
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 14)  (89 543)  (89 543)  routing T_2_33.span12_vert_7 <X> T_2_33.lc_trk_g1_7
 (7 14)  (91 543)  (91 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (92 543)  (92 543)  routing T_2_33.span12_vert_7 <X> T_2_33.lc_trk_g1_7
 (8 15)  (92 542)  (92 542)  routing T_2_33.span12_vert_7 <X> T_2_33.lc_trk_g1_7


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (4 4)  (142 532)  (142 532)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g0_4
 (5 4)  (143 532)  (143 532)  routing T_3_33.span4_horz_r_5 <X> T_3_33.lc_trk_g0_5
 (7 4)  (145 532)  (145 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (8 5)  (146 533)  (146 533)  routing T_3_33.span4_horz_r_5 <X> T_3_33.lc_trk_g0_5
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_5 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (6 12)  (198 540)  (198 540)  routing T_4_33.span12_vert_13 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span4_vert_14 <X> T_5_33.lc_trk_g0_6
 (4 7)  (250 534)  (250 534)  routing T_5_33.span4_vert_14 <X> T_5_33.lc_trk_g0_6
 (6 7)  (252 534)  (252 534)  routing T_5_33.span4_vert_14 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6


IO_Tile_6_33

 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (12 4)  (472 532)  (472 532)  routing T_9_33.lc_trk_g1_3 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (12 5)  (472 533)  (472 533)  routing T_9_33.lc_trk_g1_3 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (6 10)  (456 539)  (456 539)  routing T_9_33.span4_vert_3 <X> T_9_33.lc_trk_g1_3
 (7 10)  (457 539)  (457 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (458 539)  (458 539)  routing T_9_33.span4_vert_3 <X> T_9_33.lc_trk_g1_3


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (5 9)  (509 537)  (509 537)  routing T_10_33.span4_vert_16 <X> T_10_33.lc_trk_g1_0
 (6 9)  (510 537)  (510 537)  routing T_10_33.span4_vert_16 <X> T_10_33.lc_trk_g1_0
 (7 9)  (511 537)  (511 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_0 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_1 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (5 8)  (563 536)  (563 536)  routing T_11_33.span4_horz_r_9 <X> T_11_33.lc_trk_g1_1
 (7 8)  (565 536)  (565 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (566 536)  (566 536)  routing T_11_33.span4_horz_r_9 <X> T_11_33.lc_trk_g1_1
 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (562 541)  (562 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (5 13)  (563 541)  (563 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (7 13)  (565 541)  (565 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (11 2)  (687 531)  (687 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13
 (12 2)  (688 531)  (688 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13
 (14 4)  (690 532)  (690 532)  routing T_13_33.lc_trk_g1_6 <X> T_13_33.fabout
 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (14 5)  (690 533)  (690 533)  routing T_13_33.lc_trk_g1_6 <X> T_13_33.fabout
 (15 5)  (691 533)  (691 533)  routing T_13_33.lc_trk_g1_6 <X> T_13_33.fabout
 (4 14)  (670 543)  (670 543)  routing T_13_33.span4_vert_38 <X> T_13_33.lc_trk_g1_6
 (5 15)  (671 542)  (671 542)  routing T_13_33.span4_vert_38 <X> T_13_33.lc_trk_g1_6
 (6 15)  (672 542)  (672 542)  routing T_13_33.span4_vert_38 <X> T_13_33.lc_trk_g1_6
 (7 15)  (673 542)  (673 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_14_33

 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_25 <X> T_14_33.span4_horz_l_12
 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7



IO_Tile_16_33

 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (839 537)  (839 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (841 537)  (841 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 9)  (842 537)  (842 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 4)  (999 532)  (999 532)  routing T_19_33.span4_vert_37 <X> T_19_33.lc_trk_g0_5
 (6 4)  (1000 532)  (1000 532)  routing T_19_33.span4_vert_37 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1002 532)  (1002 532)  routing T_19_33.span4_vert_37 <X> T_19_33.lc_trk_g0_5
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (1056 539)  (1056 539)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g1_3
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (8 11)  (1056 538)  (1056 538)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g1_3
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1052 540)  (1052 540)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (13 13)  (1071 541)  (1071 541)  routing T_20_33.span4_vert_19 <X> T_20_33.span4_horz_r_3
 (14 13)  (1072 541)  (1072 541)  routing T_20_33.span4_vert_19 <X> T_20_33.span4_horz_r_3
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_horz_l_15 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (13 3)  (1341 530)  (1341 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit
 (4 15)  (1364 542)  (1364 542)  routing T_26_33.span4_horz_r_6 <X> T_26_33.lc_trk_g1_6
 (5 15)  (1365 542)  (1365 542)  routing T_26_33.span4_horz_r_6 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_horz_r_15 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span4_horz_r_15 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (5 4)  (1473 532)  (1473 532)  routing T_28_33.span4_horz_r_13 <X> T_28_33.lc_trk_g0_5
 (7 4)  (1475 532)  (1475 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1476 532)  (1476 532)  routing T_28_33.span4_horz_r_13 <X> T_28_33.lc_trk_g0_5
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_5 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 531)  (1530 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (4 14)  (1634 543)  (1634 543)  routing T_31_33.span4_vert_14 <X> T_31_33.lc_trk_g1_6
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit
 (4 15)  (1634 542)  (1634 542)  routing T_31_33.span4_vert_14 <X> T_31_33.lc_trk_g1_6
 (6 15)  (1636 542)  (1636 542)  routing T_31_33.span4_vert_14 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (422 512)  (422 512)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_0
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (27 1)  (423 513)  (423 513)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_0
 (28 1)  (424 513)  (424 513)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 514)  (411 514)  routing T_8_32.sp4_h_r_13 <X> T_8_32.lc_trk_g0_5
 (16 2)  (412 514)  (412 514)  routing T_8_32.sp4_h_r_13 <X> T_8_32.lc_trk_g0_5
 (17 2)  (413 514)  (413 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 514)  (414 514)  routing T_8_32.sp4_h_r_13 <X> T_8_32.lc_trk_g0_5
 (26 2)  (422 514)  (422 514)  routing T_8_32.lc_trk_g0_5 <X> T_8_32.input0_1
 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (417 516)  (417 516)  routing T_8_32.sp4_h_r_19 <X> T_8_32.lc_trk_g1_3
 (22 4)  (418 516)  (418 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 516)  (419 516)  routing T_8_32.sp4_h_r_19 <X> T_8_32.lc_trk_g1_3
 (24 4)  (420 516)  (420 516)  routing T_8_32.sp4_h_r_19 <X> T_8_32.lc_trk_g1_3
 (26 4)  (422 516)  (422 516)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_2
 (21 5)  (417 517)  (417 517)  routing T_8_32.sp4_h_r_19 <X> T_8_32.lc_trk_g1_3
 (22 5)  (418 517)  (418 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (419 517)  (419 517)  routing T_8_32.sp12_h_r_10 <X> T_8_32.lc_trk_g1_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (16 6)  (412 518)  (412 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 518)  (414 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (22 7)  (418 519)  (418 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 519)  (419 519)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g1_6
 (24 7)  (420 519)  (420 519)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g1_6
 (25 7)  (421 519)  (421 519)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g1_6
 (26 7)  (422 519)  (422 519)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input0_3
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (26 8)  (422 520)  (422 520)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_4
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.wire_bram/ram/WDATA_3
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (26 9)  (422 521)  (422 521)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_4
 (28 9)  (424 521)  (424 521)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (40 9)  (436 521)  (436 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (15 10)  (411 522)  (411 522)  routing T_8_32.sp4_v_b_45 <X> T_8_32.lc_trk_g2_5
 (16 10)  (412 522)  (412 522)  routing T_8_32.sp4_v_b_45 <X> T_8_32.lc_trk_g2_5
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (22 10)  (418 522)  (418 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (35 10)  (431 522)  (431 522)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_5
 (15 11)  (411 523)  (411 523)  routing T_8_32.sp4_v_t_33 <X> T_8_32.lc_trk_g2_4
 (16 11)  (412 523)  (412 523)  routing T_8_32.sp4_v_t_33 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (417 523)  (417 523)  routing T_8_32.sp4_r_v_b_39 <X> T_8_32.lc_trk_g2_7
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (419 523)  (419 523)  routing T_8_32.sp12_v_t_21 <X> T_8_32.lc_trk_g2_6
 (25 11)  (421 523)  (421 523)  routing T_8_32.sp12_v_t_21 <X> T_8_32.lc_trk_g2_6
 (26 11)  (422 523)  (422 523)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (27 11)  (423 523)  (423 523)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (429 523)  (429 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_5
 (35 12)  (431 524)  (431 524)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (15 13)  (411 525)  (411 525)  routing T_8_32.sp4_v_b_40 <X> T_8_32.lc_trk_g3_0
 (16 13)  (412 525)  (412 525)  routing T_8_32.sp4_v_b_40 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.input0_6
 (27 13)  (423 525)  (423 525)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (35 13)  (431 525)  (431 525)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (17 14)  (413 526)  (413 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (418 526)  (418 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (422 526)  (422 526)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_7
 (35 14)  (431 526)  (431 526)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input2_7
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (14 15)  (410 527)  (410 527)  routing T_8_32.sp4_r_v_b_44 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (414 527)  (414 527)  routing T_8_32.sp4_r_v_b_45 <X> T_8_32.lc_trk_g3_5
 (21 15)  (417 527)  (417 527)  routing T_8_32.sp4_r_v_b_47 <X> T_8_32.lc_trk_g3_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input2_7
 (35 15)  (431 527)  (431 527)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input2_7


LogicTile_11_32

 (4 3)  (550 515)  (550 515)  routing T_11_32.sp4_h_r_4 <X> T_11_32.sp4_h_l_37
 (6 3)  (552 515)  (552 515)  routing T_11_32.sp4_h_r_4 <X> T_11_32.sp4_h_l_37
 (4 11)  (550 523)  (550 523)  routing T_11_32.sp4_v_b_1 <X> T_11_32.sp4_h_l_43


LogicTile_12_32

 (4 11)  (604 523)  (604 523)  routing T_12_32.sp4_v_b_1 <X> T_12_32.sp4_h_l_43


LogicTile_13_32

 (4 6)  (658 518)  (658 518)  routing T_13_32.sp4_h_r_3 <X> T_13_32.sp4_v_t_38
 (5 7)  (659 519)  (659 519)  routing T_13_32.sp4_h_r_3 <X> T_13_32.sp4_v_t_38


LogicTile_15_32

 (12 4)  (774 516)  (774 516)  routing T_15_32.sp4_v_b_11 <X> T_15_32.sp4_h_r_5
 (11 5)  (773 517)  (773 517)  routing T_15_32.sp4_v_b_11 <X> T_15_32.sp4_h_r_5
 (13 5)  (775 517)  (775 517)  routing T_15_32.sp4_v_b_11 <X> T_15_32.sp4_h_r_5
 (10 6)  (772 518)  (772 518)  routing T_15_32.sp4_v_b_11 <X> T_15_32.sp4_h_l_41
 (3 11)  (765 523)  (765 523)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_l_22
 (3 12)  (765 524)  (765 524)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1
 (3 13)  (765 525)  (765 525)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1


LogicTile_16_32

 (17 3)  (833 515)  (833 515)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (8 5)  (824 517)  (824 517)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_v_b_4
 (10 5)  (826 517)  (826 517)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_v_b_4
 (0 6)  (816 518)  (816 518)  routing T_16_32.glb_netwk_3 <X> T_16_32.glb2local_0
 (1 6)  (817 518)  (817 518)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (31 6)  (847 518)  (847 518)  routing T_16_32.lc_trk_g0_4 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 518)  (848 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 518)  (852 518)  LC_3 Logic Functioning bit
 (37 6)  (853 518)  (853 518)  LC_3 Logic Functioning bit
 (38 6)  (854 518)  (854 518)  LC_3 Logic Functioning bit
 (39 6)  (855 518)  (855 518)  LC_3 Logic Functioning bit
 (0 7)  (816 519)  (816 519)  routing T_16_32.glb_netwk_3 <X> T_16_32.glb2local_0
 (36 7)  (852 519)  (852 519)  LC_3 Logic Functioning bit
 (37 7)  (853 519)  (853 519)  LC_3 Logic Functioning bit
 (38 7)  (854 519)  (854 519)  LC_3 Logic Functioning bit
 (39 7)  (855 519)  (855 519)  LC_3 Logic Functioning bit
 (47 7)  (863 519)  (863 519)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


LogicTile_17_32

 (19 1)  (893 513)  (893 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_19_32

 (8 0)  (990 512)  (990 512)  routing T_19_32.sp4_h_l_40 <X> T_19_32.sp4_h_r_1
 (10 0)  (992 512)  (992 512)  routing T_19_32.sp4_h_l_40 <X> T_19_32.sp4_h_r_1
 (4 2)  (986 514)  (986 514)  routing T_19_32.sp4_v_b_0 <X> T_19_32.sp4_v_t_37


LogicTile_23_32

 (8 0)  (1206 512)  (1206 512)  routing T_23_32.sp4_v_b_1 <X> T_23_32.sp4_h_r_1
 (9 0)  (1207 512)  (1207 512)  routing T_23_32.sp4_v_b_1 <X> T_23_32.sp4_h_r_1
 (12 4)  (1210 516)  (1210 516)  routing T_23_32.sp4_v_b_11 <X> T_23_32.sp4_h_r_5
 (11 5)  (1209 517)  (1209 517)  routing T_23_32.sp4_v_b_11 <X> T_23_32.sp4_h_r_5
 (13 5)  (1211 517)  (1211 517)  routing T_23_32.sp4_v_b_11 <X> T_23_32.sp4_h_r_5
 (4 13)  (1202 525)  (1202 525)  routing T_23_32.sp4_h_l_36 <X> T_23_32.sp4_h_r_9
 (6 13)  (1204 525)  (1204 525)  routing T_23_32.sp4_h_l_36 <X> T_23_32.sp4_h_r_9


LogicTile_24_32

 (8 8)  (1260 520)  (1260 520)  routing T_24_32.sp4_v_b_1 <X> T_24_32.sp4_h_r_7
 (9 8)  (1261 520)  (1261 520)  routing T_24_32.sp4_v_b_1 <X> T_24_32.sp4_h_r_7
 (10 8)  (1262 520)  (1262 520)  routing T_24_32.sp4_v_b_1 <X> T_24_32.sp4_h_r_7


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 514)  (1322 514)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g0_5
 (17 2)  (1323 514)  (1323 514)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (19 2)  (1325 514)  (1325 514)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (21 2)  (1327 514)  (1327 514)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (22 2)  (1328 514)  (1328 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 514)  (1329 514)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 515)  (1324 515)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g0_5
 (21 3)  (1327 515)  (1327 515)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (1327 516)  (1327 516)  routing T_25_32.sp4_h_r_19 <X> T_25_32.lc_trk_g1_3
 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 516)  (1329 516)  routing T_25_32.sp4_h_r_19 <X> T_25_32.lc_trk_g1_3
 (24 4)  (1330 516)  (1330 516)  routing T_25_32.sp4_h_r_19 <X> T_25_32.lc_trk_g1_3
 (25 4)  (1331 516)  (1331 516)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g1_2
 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_2
 (14 5)  (1320 517)  (1320 517)  routing T_25_32.sp4_r_v_b_24 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1327 517)  (1327 517)  routing T_25_32.sp4_h_r_19 <X> T_25_32.lc_trk_g1_3
 (22 5)  (1328 517)  (1328 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1329 517)  (1329 517)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g1_2
 (24 5)  (1330 517)  (1330 517)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g1_2
 (25 5)  (1331 517)  (1331 517)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g1_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g0_5 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (15 8)  (1321 520)  (1321 520)  routing T_25_32.sp4_h_l_20 <X> T_25_32.lc_trk_g2_1
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_h_l_20 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 520)  (1324 520)  routing T_25_32.sp4_h_l_20 <X> T_25_32.lc_trk_g2_1
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_4
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (15 10)  (1321 522)  (1321 522)  routing T_25_32.sp4_v_b_45 <X> T_25_32.lc_trk_g2_5
 (16 10)  (1322 522)  (1322 522)  routing T_25_32.sp4_v_b_45 <X> T_25_32.lc_trk_g2_5
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp4_v_b_47 <X> T_25_32.lc_trk_g2_7
 (24 10)  (1330 522)  (1330 522)  routing T_25_32.sp4_v_b_47 <X> T_25_32.lc_trk_g2_7
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input2_5
 (14 11)  (1320 523)  (1320 523)  routing T_25_32.sp4_r_v_b_36 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_v_b_46 <X> T_25_32.lc_trk_g2_6
 (24 11)  (1330 523)  (1330 523)  routing T_25_32.sp4_v_b_46 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_5
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input2_5
 (15 12)  (1321 524)  (1321 524)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g3_1
 (16 12)  (1322 524)  (1322 524)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (18 13)  (1324 525)  (1324 525)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g3_1
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 526)  (1321 526)  routing T_25_32.sp4_h_l_16 <X> T_25_32.lc_trk_g3_5
 (16 14)  (1322 526)  (1322 526)  routing T_25_32.sp4_h_l_16 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1328 526)  (1328 526)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1329 526)  (1329 526)  routing T_25_32.sp12_v_b_23 <X> T_25_32.lc_trk_g3_7
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (18 15)  (1324 527)  (1324 527)  routing T_25_32.sp4_h_l_16 <X> T_25_32.lc_trk_g3_5
 (21 15)  (1327 527)  (1327 527)  routing T_25_32.sp12_v_b_23 <X> T_25_32.lc_trk_g3_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7


LogicTile_28_32

 (4 11)  (1460 523)  (1460 523)  routing T_28_32.sp4_v_b_1 <X> T_28_32.sp4_h_l_43


RAM_Tile_8_31

 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 496)  (419 496)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g0_3
 (24 0)  (420 496)  (420 496)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g0_3
 (26 0)  (422 496)  (422 496)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_0
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 497)  (412 497)  routing T_8_31.sp12_h_r_8 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 497)  (417 497)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g0_3
 (26 1)  (422 497)  (422 497)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (16 2)  (412 498)  (412 498)  routing T_8_31.sp4_v_b_5 <X> T_8_31.lc_trk_g0_5
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (414 498)  (414 498)  routing T_8_31.sp4_v_b_5 <X> T_8_31.lc_trk_g0_5
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 498)  (419 498)  routing T_8_31.sp4_h_r_7 <X> T_8_31.lc_trk_g0_7
 (24 2)  (420 498)  (420 498)  routing T_8_31.sp4_h_r_7 <X> T_8_31.lc_trk_g0_7
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g0_0 <X> T_8_31.wire_bram/ram/RCLK
 (21 3)  (417 499)  (417 499)  routing T_8_31.sp4_h_r_7 <X> T_8_31.lc_trk_g0_7
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 499)  (419 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (24 3)  (420 499)  (420 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (25 3)  (421 499)  (421 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (26 3)  (422 499)  (422 499)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input0_1
 (28 3)  (424 499)  (424 499)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (3 4)  (399 500)  (399 500)  routing T_8_31.sp12_v_b_0 <X> T_8_31.sp12_h_r_0
 (3 5)  (399 501)  (399 501)  routing T_8_31.sp12_v_b_0 <X> T_8_31.sp12_h_r_0
 (14 5)  (410 501)  (410 501)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g1_0
 (15 5)  (411 501)  (411 501)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g1_0
 (16 5)  (412 501)  (412 501)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g1_0
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (28 5)  (424 501)  (424 501)  routing T_8_31.lc_trk_g2_0 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (11 6)  (407 502)  (407 502)  routing T_8_31.sp4_h_r_11 <X> T_8_31.sp4_v_t_40
 (13 6)  (409 502)  (409 502)  routing T_8_31.sp4_h_r_11 <X> T_8_31.sp4_v_t_40
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (12 7)  (408 503)  (408 503)  routing T_8_31.sp4_h_r_11 <X> T_8_31.sp4_v_t_40
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (22 8)  (418 504)  (418 504)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (419 504)  (419 504)  routing T_8_31.sp12_v_b_19 <X> T_8_31.lc_trk_g2_3
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_4
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.wire_bram/ram/WDATA_11
 (17 9)  (413 505)  (413 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (417 505)  (417 505)  routing T_8_31.sp12_v_b_19 <X> T_8_31.lc_trk_g2_3
 (28 9)  (424 505)  (424 505)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (40 9)  (436 505)  (436 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (13 10)  (409 506)  (409 506)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_v_t_45
 (35 10)  (431 506)  (431 506)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (12 11)  (408 507)  (408 507)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_v_t_45
 (17 11)  (413 507)  (413 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 507)  (430 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_6
 (35 12)  (431 508)  (431 508)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (27 13)  (423 509)  (423 509)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (35 13)  (431 509)  (431 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 510)  (399 510)  routing T_8_31.sp12_v_b_1 <X> T_8_31.sp12_v_t_22
 (4 14)  (400 510)  (400 510)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_44
 (16 14)  (412 510)  (412 510)  routing T_8_31.sp4_v_b_29 <X> T_8_31.lc_trk_g3_5
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 510)  (414 510)  routing T_8_31.sp4_v_b_29 <X> T_8_31.lc_trk_g3_5
 (26 14)  (422 510)  (422 510)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input0_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (5 15)  (401 511)  (401 511)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_44
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 511)  (431 511)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input2_7


LogicTile_9_31

 (19 1)  (457 497)  (457 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (13 2)  (451 498)  (451 498)  routing T_9_31.sp4_h_r_2 <X> T_9_31.sp4_v_t_39
 (12 3)  (450 499)  (450 499)  routing T_9_31.sp4_h_r_2 <X> T_9_31.sp4_v_t_39
 (13 10)  (451 506)  (451 506)  routing T_9_31.sp4_h_r_8 <X> T_9_31.sp4_v_t_45
 (12 11)  (450 507)  (450 507)  routing T_9_31.sp4_h_r_8 <X> T_9_31.sp4_v_t_45
 (2 12)  (440 508)  (440 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 14)  (442 510)  (442 510)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_v_t_44
 (5 15)  (443 511)  (443 511)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_v_t_44
 (8 15)  (446 511)  (446 511)  routing T_9_31.sp4_h_r_4 <X> T_9_31.sp4_v_t_47
 (9 15)  (447 511)  (447 511)  routing T_9_31.sp4_h_r_4 <X> T_9_31.sp4_v_t_47
 (10 15)  (448 511)  (448 511)  routing T_9_31.sp4_h_r_4 <X> T_9_31.sp4_v_t_47


LogicTile_11_31

 (19 1)  (565 497)  (565 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 3)  (549 499)  (549 499)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_l_23


LogicTile_12_31

 (19 1)  (619 497)  (619 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (5 2)  (605 498)  (605 498)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_l_37
 (6 7)  (606 503)  (606 503)  routing T_12_31.sp4_h_r_3 <X> T_12_31.sp4_h_l_38
 (10 10)  (610 506)  (610 506)  routing T_12_31.sp4_v_b_2 <X> T_12_31.sp4_h_l_42
 (12 10)  (612 506)  (612 506)  routing T_12_31.sp4_h_r_5 <X> T_12_31.sp4_h_l_45
 (6 11)  (606 507)  (606 507)  routing T_12_31.sp4_h_r_6 <X> T_12_31.sp4_h_l_43
 (13 11)  (613 507)  (613 507)  routing T_12_31.sp4_h_r_5 <X> T_12_31.sp4_h_l_45
 (4 15)  (604 511)  (604 511)  routing T_12_31.sp4_h_r_1 <X> T_12_31.sp4_h_l_44
 (6 15)  (606 511)  (606 511)  routing T_12_31.sp4_h_r_1 <X> T_12_31.sp4_h_l_44


LogicTile_13_31

 (11 3)  (665 499)  (665 499)  routing T_13_31.sp4_h_r_2 <X> T_13_31.sp4_h_l_39
 (8 6)  (662 502)  (662 502)  routing T_13_31.sp4_h_r_4 <X> T_13_31.sp4_h_l_41
 (11 11)  (665 507)  (665 507)  routing T_13_31.sp4_h_r_0 <X> T_13_31.sp4_h_l_45
 (13 11)  (667 507)  (667 507)  routing T_13_31.sp4_h_r_0 <X> T_13_31.sp4_h_l_45
 (4 15)  (658 511)  (658 511)  routing T_13_31.sp4_v_b_4 <X> T_13_31.sp4_h_l_44


LogicTile_14_31

 (9 3)  (717 499)  (717 499)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_v_t_36
 (10 3)  (718 499)  (718 499)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_v_t_36
 (8 8)  (716 504)  (716 504)  routing T_14_31.sp4_v_b_1 <X> T_14_31.sp4_h_r_7
 (9 8)  (717 504)  (717 504)  routing T_14_31.sp4_v_b_1 <X> T_14_31.sp4_h_r_7
 (10 8)  (718 504)  (718 504)  routing T_14_31.sp4_v_b_1 <X> T_14_31.sp4_h_r_7
 (12 8)  (720 504)  (720 504)  routing T_14_31.sp4_v_b_8 <X> T_14_31.sp4_h_r_8
 (11 9)  (719 505)  (719 505)  routing T_14_31.sp4_v_b_8 <X> T_14_31.sp4_h_r_8
 (22 9)  (730 505)  (730 505)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (731 505)  (731 505)  routing T_14_31.sp12_v_b_18 <X> T_14_31.lc_trk_g2_2
 (25 9)  (733 505)  (733 505)  routing T_14_31.sp12_v_b_18 <X> T_14_31.lc_trk_g2_2
 (14 12)  (722 508)  (722 508)  routing T_14_31.sp4_h_l_21 <X> T_14_31.lc_trk_g3_0
 (25 12)  (733 508)  (733 508)  routing T_14_31.sp12_v_t_1 <X> T_14_31.lc_trk_g3_2
 (15 13)  (723 509)  (723 509)  routing T_14_31.sp4_h_l_21 <X> T_14_31.lc_trk_g3_0
 (16 13)  (724 509)  (724 509)  routing T_14_31.sp4_h_l_21 <X> T_14_31.lc_trk_g3_0
 (17 13)  (725 509)  (725 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (730 509)  (730 509)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (732 509)  (732 509)  routing T_14_31.sp12_v_t_1 <X> T_14_31.lc_trk_g3_2
 (25 13)  (733 509)  (733 509)  routing T_14_31.sp12_v_t_1 <X> T_14_31.lc_trk_g3_2
 (15 14)  (723 510)  (723 510)  routing T_14_31.sp12_v_t_2 <X> T_14_31.lc_trk_g3_5
 (17 14)  (725 510)  (725 510)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (726 510)  (726 510)  routing T_14_31.sp12_v_t_2 <X> T_14_31.lc_trk_g3_5
 (28 14)  (736 510)  (736 510)  routing T_14_31.lc_trk_g2_2 <X> T_14_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 510)  (737 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 510)  (739 510)  routing T_14_31.lc_trk_g3_5 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 510)  (740 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 510)  (741 510)  routing T_14_31.lc_trk_g3_5 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 510)  (742 510)  routing T_14_31.lc_trk_g3_5 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 510)  (746 510)  LC_7 Logic Functioning bit
 (39 14)  (747 510)  (747 510)  LC_7 Logic Functioning bit
 (41 14)  (749 510)  (749 510)  LC_7 Logic Functioning bit
 (46 14)  (754 510)  (754 510)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (755 510)  (755 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (726 511)  (726 511)  routing T_14_31.sp12_v_t_2 <X> T_14_31.lc_trk_g3_5
 (27 15)  (735 511)  (735 511)  routing T_14_31.lc_trk_g3_0 <X> T_14_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 511)  (736 511)  routing T_14_31.lc_trk_g3_0 <X> T_14_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 511)  (737 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 511)  (738 511)  routing T_14_31.lc_trk_g2_2 <X> T_14_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 511)  (740 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 511)  (741 511)  routing T_14_31.lc_trk_g3_2 <X> T_14_31.input_2_7
 (34 15)  (742 511)  (742 511)  routing T_14_31.lc_trk_g3_2 <X> T_14_31.input_2_7
 (35 15)  (743 511)  (743 511)  routing T_14_31.lc_trk_g3_2 <X> T_14_31.input_2_7
 (38 15)  (746 511)  (746 511)  LC_7 Logic Functioning bit


LogicTile_15_31

 (3 0)  (765 496)  (765 496)  routing T_15_31.sp12_h_r_0 <X> T_15_31.sp12_v_b_0
 (14 0)  (776 496)  (776 496)  routing T_15_31.sp4_v_b_8 <X> T_15_31.lc_trk_g0_0
 (21 0)  (783 496)  (783 496)  routing T_15_31.sp4_v_b_11 <X> T_15_31.lc_trk_g0_3
 (22 0)  (784 496)  (784 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 496)  (785 496)  routing T_15_31.sp4_v_b_11 <X> T_15_31.lc_trk_g0_3
 (25 0)  (787 496)  (787 496)  routing T_15_31.wire_logic_cluster/lc_2/out <X> T_15_31.lc_trk_g0_2
 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_r_0 <X> T_15_31.sp12_v_b_0
 (14 1)  (776 497)  (776 497)  routing T_15_31.sp4_v_b_8 <X> T_15_31.lc_trk_g0_0
 (16 1)  (778 497)  (778 497)  routing T_15_31.sp4_v_b_8 <X> T_15_31.lc_trk_g0_0
 (17 1)  (779 497)  (779 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (783 497)  (783 497)  routing T_15_31.sp4_v_b_11 <X> T_15_31.lc_trk_g0_3
 (22 1)  (784 497)  (784 497)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 498)  (776 498)  routing T_15_31.wire_logic_cluster/lc_4/out <X> T_15_31.lc_trk_g0_4
 (26 2)  (788 498)  (788 498)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 498)  (790 498)  routing T_15_31.lc_trk_g2_0 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 498)  (791 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 498)  (794 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 498)  (795 498)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 498)  (796 498)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 498)  (798 498)  LC_1 Logic Functioning bit
 (37 2)  (799 498)  (799 498)  LC_1 Logic Functioning bit
 (38 2)  (800 498)  (800 498)  LC_1 Logic Functioning bit
 (41 2)  (803 498)  (803 498)  LC_1 Logic Functioning bit
 (43 2)  (805 498)  (805 498)  LC_1 Logic Functioning bit
 (45 2)  (807 498)  (807 498)  LC_1 Logic Functioning bit
 (51 2)  (813 498)  (813 498)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (17 3)  (779 499)  (779 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (788 499)  (788 499)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 499)  (789 499)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 499)  (791 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 499)  (794 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 499)  (797 499)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.input_2_1
 (36 3)  (798 499)  (798 499)  LC_1 Logic Functioning bit
 (38 3)  (800 499)  (800 499)  LC_1 Logic Functioning bit
 (41 3)  (803 499)  (803 499)  LC_1 Logic Functioning bit
 (21 4)  (783 500)  (783 500)  routing T_15_31.wire_logic_cluster/lc_3/out <X> T_15_31.lc_trk_g1_3
 (22 4)  (784 500)  (784 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 500)  (791 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 500)  (793 500)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 500)  (794 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 500)  (796 500)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 500)  (798 500)  LC_2 Logic Functioning bit
 (38 4)  (800 500)  (800 500)  LC_2 Logic Functioning bit
 (43 4)  (805 500)  (805 500)  LC_2 Logic Functioning bit
 (45 4)  (807 500)  (807 500)  LC_2 Logic Functioning bit
 (46 4)  (808 500)  (808 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (813 500)  (813 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (788 501)  (788 501)  routing T_15_31.lc_trk_g2_2 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 501)  (790 501)  routing T_15_31.lc_trk_g2_2 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 501)  (791 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 501)  (792 501)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 501)  (793 501)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 501)  (794 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 501)  (797 501)  routing T_15_31.lc_trk_g0_2 <X> T_15_31.input_2_2
 (37 5)  (799 501)  (799 501)  LC_2 Logic Functioning bit
 (39 5)  (801 501)  (801 501)  LC_2 Logic Functioning bit
 (40 5)  (802 501)  (802 501)  LC_2 Logic Functioning bit
 (42 5)  (804 501)  (804 501)  LC_2 Logic Functioning bit
 (43 5)  (805 501)  (805 501)  LC_2 Logic Functioning bit
 (47 5)  (809 501)  (809 501)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (777 502)  (777 502)  routing T_15_31.sp4_h_r_21 <X> T_15_31.lc_trk_g1_5
 (16 6)  (778 502)  (778 502)  routing T_15_31.sp4_h_r_21 <X> T_15_31.lc_trk_g1_5
 (17 6)  (779 502)  (779 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 502)  (780 502)  routing T_15_31.sp4_h_r_21 <X> T_15_31.lc_trk_g1_5
 (26 6)  (788 502)  (788 502)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 502)  (789 502)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 502)  (791 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 502)  (793 502)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 502)  (794 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 502)  (795 502)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 502)  (798 502)  LC_3 Logic Functioning bit
 (38 6)  (800 502)  (800 502)  LC_3 Logic Functioning bit
 (39 6)  (801 502)  (801 502)  LC_3 Logic Functioning bit
 (45 6)  (807 502)  (807 502)  LC_3 Logic Functioning bit
 (51 6)  (813 502)  (813 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (780 503)  (780 503)  routing T_15_31.sp4_h_r_21 <X> T_15_31.lc_trk_g1_5
 (22 7)  (784 503)  (784 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (788 503)  (788 503)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 503)  (789 503)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 503)  (791 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 503)  (792 503)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 503)  (794 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 503)  (797 503)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.input_2_3
 (36 7)  (798 503)  (798 503)  LC_3 Logic Functioning bit
 (37 7)  (799 503)  (799 503)  LC_3 Logic Functioning bit
 (38 7)  (800 503)  (800 503)  LC_3 Logic Functioning bit
 (39 7)  (801 503)  (801 503)  LC_3 Logic Functioning bit
 (43 7)  (805 503)  (805 503)  LC_3 Logic Functioning bit
 (48 7)  (810 503)  (810 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 504)  (789 504)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 504)  (791 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 504)  (792 504)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 504)  (793 504)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 504)  (794 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 504)  (795 504)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 504)  (796 504)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 504)  (797 504)  routing T_15_31.lc_trk_g0_4 <X> T_15_31.input_2_4
 (36 8)  (798 504)  (798 504)  LC_4 Logic Functioning bit
 (37 8)  (799 504)  (799 504)  LC_4 Logic Functioning bit
 (38 8)  (800 504)  (800 504)  LC_4 Logic Functioning bit
 (39 8)  (801 504)  (801 504)  LC_4 Logic Functioning bit
 (45 8)  (807 504)  (807 504)  LC_4 Logic Functioning bit
 (46 8)  (808 504)  (808 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (809 504)  (809 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (776 505)  (776 505)  routing T_15_31.sp12_v_b_16 <X> T_15_31.lc_trk_g2_0
 (16 9)  (778 505)  (778 505)  routing T_15_31.sp12_v_b_16 <X> T_15_31.lc_trk_g2_0
 (17 9)  (779 505)  (779 505)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (784 505)  (784 505)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (785 505)  (785 505)  routing T_15_31.sp12_v_b_18 <X> T_15_31.lc_trk_g2_2
 (25 9)  (787 505)  (787 505)  routing T_15_31.sp12_v_b_18 <X> T_15_31.lc_trk_g2_2
 (29 9)  (791 505)  (791 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 505)  (792 505)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 505)  (793 505)  routing T_15_31.lc_trk_g3_6 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 505)  (794 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 505)  (798 505)  LC_4 Logic Functioning bit
 (37 9)  (799 505)  (799 505)  LC_4 Logic Functioning bit
 (38 9)  (800 505)  (800 505)  LC_4 Logic Functioning bit
 (42 9)  (804 505)  (804 505)  LC_4 Logic Functioning bit
 (16 10)  (778 506)  (778 506)  routing T_15_31.sp12_v_t_10 <X> T_15_31.lc_trk_g2_5
 (17 10)  (779 506)  (779 506)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (787 506)  (787 506)  routing T_15_31.wire_logic_cluster/lc_6/out <X> T_15_31.lc_trk_g2_6
 (26 10)  (788 506)  (788 506)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 506)  (789 506)  routing T_15_31.lc_trk_g3_5 <X> T_15_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 506)  (790 506)  routing T_15_31.lc_trk_g3_5 <X> T_15_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 506)  (791 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 506)  (792 506)  routing T_15_31.lc_trk_g3_5 <X> T_15_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 506)  (794 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 506)  (795 506)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 506)  (796 506)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 506)  (798 506)  LC_5 Logic Functioning bit
 (38 10)  (800 506)  (800 506)  LC_5 Logic Functioning bit
 (39 10)  (801 506)  (801 506)  LC_5 Logic Functioning bit
 (45 10)  (807 506)  (807 506)  LC_5 Logic Functioning bit
 (46 10)  (808 506)  (808 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (814 506)  (814 506)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 507)  (776 507)  routing T_15_31.sp12_v_b_20 <X> T_15_31.lc_trk_g2_4
 (16 11)  (778 507)  (778 507)  routing T_15_31.sp12_v_b_20 <X> T_15_31.lc_trk_g2_4
 (17 11)  (779 507)  (779 507)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (784 507)  (784 507)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 507)  (788 507)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 507)  (789 507)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 507)  (791 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 507)  (793 507)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 507)  (794 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 507)  (797 507)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.input_2_5
 (36 11)  (798 507)  (798 507)  LC_5 Logic Functioning bit
 (37 11)  (799 507)  (799 507)  LC_5 Logic Functioning bit
 (38 11)  (800 507)  (800 507)  LC_5 Logic Functioning bit
 (39 11)  (801 507)  (801 507)  LC_5 Logic Functioning bit
 (43 11)  (805 507)  (805 507)  LC_5 Logic Functioning bit
 (17 12)  (779 508)  (779 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 508)  (780 508)  routing T_15_31.wire_logic_cluster/lc_1/out <X> T_15_31.lc_trk_g3_1
 (21 12)  (783 508)  (783 508)  routing T_15_31.sp12_v_t_0 <X> T_15_31.lc_trk_g3_3
 (22 12)  (784 508)  (784 508)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 508)  (786 508)  routing T_15_31.sp12_v_t_0 <X> T_15_31.lc_trk_g3_3
 (27 12)  (789 508)  (789 508)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 508)  (791 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 508)  (792 508)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 508)  (793 508)  routing T_15_31.lc_trk_g2_5 <X> T_15_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 508)  (794 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 508)  (795 508)  routing T_15_31.lc_trk_g2_5 <X> T_15_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 508)  (797 508)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.input_2_6
 (36 12)  (798 508)  (798 508)  LC_6 Logic Functioning bit
 (37 12)  (799 508)  (799 508)  LC_6 Logic Functioning bit
 (38 12)  (800 508)  (800 508)  LC_6 Logic Functioning bit
 (39 12)  (801 508)  (801 508)  LC_6 Logic Functioning bit
 (45 12)  (807 508)  (807 508)  LC_6 Logic Functioning bit
 (46 12)  (808 508)  (808 508)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (809 508)  (809 508)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (814 508)  (814 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (783 509)  (783 509)  routing T_15_31.sp12_v_t_0 <X> T_15_31.lc_trk_g3_3
 (29 13)  (791 509)  (791 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 509)  (792 509)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 509)  (794 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 509)  (795 509)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.input_2_6
 (35 13)  (797 509)  (797 509)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.input_2_6
 (36 13)  (798 509)  (798 509)  LC_6 Logic Functioning bit
 (37 13)  (799 509)  (799 509)  LC_6 Logic Functioning bit
 (38 13)  (800 509)  (800 509)  LC_6 Logic Functioning bit
 (42 13)  (804 509)  (804 509)  LC_6 Logic Functioning bit
 (1 14)  (763 510)  (763 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 510)  (779 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 510)  (780 510)  routing T_15_31.wire_logic_cluster/lc_5/out <X> T_15_31.lc_trk_g3_5
 (0 15)  (762 511)  (762 511)  routing T_15_31.lc_trk_g1_5 <X> T_15_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 511)  (763 511)  routing T_15_31.lc_trk_g1_5 <X> T_15_31.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 511)  (784 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (785 511)  (785 511)  routing T_15_31.sp12_v_t_21 <X> T_15_31.lc_trk_g3_6
 (25 15)  (787 511)  (787 511)  routing T_15_31.sp12_v_t_21 <X> T_15_31.lc_trk_g3_6


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0
 (3 2)  (819 498)  (819 498)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_l_23
 (19 2)  (835 498)  (835 498)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_r_0
 (5 6)  (821 502)  (821 502)  routing T_16_31.sp4_v_b_3 <X> T_16_31.sp4_h_l_38
 (13 7)  (829 503)  (829 503)  routing T_16_31.sp4_v_b_0 <X> T_16_31.sp4_h_l_40
 (12 10)  (828 506)  (828 506)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_l_45


LogicTile_17_31

 (11 8)  (885 504)  (885 504)  routing T_17_31.sp4_h_r_3 <X> T_17_31.sp4_v_b_8
 (11 9)  (885 505)  (885 505)  routing T_17_31.sp4_h_l_37 <X> T_17_31.sp4_h_r_8
 (13 9)  (887 505)  (887 505)  routing T_17_31.sp4_h_l_37 <X> T_17_31.sp4_h_r_8
 (8 12)  (882 508)  (882 508)  routing T_17_31.sp4_h_l_39 <X> T_17_31.sp4_h_r_10
 (10 12)  (884 508)  (884 508)  routing T_17_31.sp4_h_l_39 <X> T_17_31.sp4_h_r_10


LogicTile_18_31

 (4 5)  (932 501)  (932 501)  routing T_18_31.sp4_h_l_42 <X> T_18_31.sp4_h_r_3
 (6 5)  (934 501)  (934 501)  routing T_18_31.sp4_h_l_42 <X> T_18_31.sp4_h_r_3
 (11 5)  (939 501)  (939 501)  routing T_18_31.sp4_h_l_44 <X> T_18_31.sp4_h_r_5
 (13 5)  (941 501)  (941 501)  routing T_18_31.sp4_h_l_44 <X> T_18_31.sp4_h_r_5
 (19 15)  (947 511)  (947 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0


LogicTile_20_31

 (3 1)  (1039 497)  (1039 497)  routing T_20_31.sp12_h_l_23 <X> T_20_31.sp12_v_b_0


LogicTile_21_31

 (6 5)  (1096 501)  (1096 501)  routing T_21_31.sp4_h_l_38 <X> T_21_31.sp4_h_r_3
 (3 12)  (1093 508)  (1093 508)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (8 12)  (1098 508)  (1098 508)  routing T_21_31.sp4_h_l_47 <X> T_21_31.sp4_h_r_10
 (12 12)  (1102 508)  (1102 508)  routing T_21_31.sp4_h_l_45 <X> T_21_31.sp4_h_r_11
 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (13 13)  (1103 509)  (1103 509)  routing T_21_31.sp4_h_l_45 <X> T_21_31.sp4_h_r_11


LogicTile_22_31

 (12 8)  (1156 504)  (1156 504)  routing T_22_31.sp4_h_l_40 <X> T_22_31.sp4_h_r_8
 (13 9)  (1157 505)  (1157 505)  routing T_22_31.sp4_h_l_40 <X> T_22_31.sp4_h_r_8
 (11 13)  (1155 509)  (1155 509)  routing T_22_31.sp4_h_l_38 <X> T_22_31.sp4_h_r_11
 (13 13)  (1157 509)  (1157 509)  routing T_22_31.sp4_h_l_38 <X> T_22_31.sp4_h_r_11


LogicTile_23_31

 (19 1)  (1217 497)  (1217 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 13)  (1201 509)  (1201 509)  routing T_23_31.sp12_h_l_22 <X> T_23_31.sp12_h_r_1


LogicTile_24_31

 (19 1)  (1271 497)  (1271 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (2 8)  (1254 504)  (1254 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_31

 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (25 0)  (1331 496)  (1331 496)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 497)  (1328 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 497)  (1329 497)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (25 1)  (1331 497)  (1331 497)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (27 1)  (1333 497)  (1333 497)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (0 3)  (1306 499)  (1306 499)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 499)  (1329 499)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (2 4)  (1308 500)  (1308 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (14 4)  (1320 500)  (1320 500)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g1_0
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 4)  (1331 500)  (1331 500)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_2
 (14 5)  (1320 501)  (1320 501)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g1_0
 (16 5)  (1322 501)  (1322 501)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_18 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (24 5)  (1330 501)  (1330 501)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (25 5)  (1331 501)  (1331 501)  routing T_25_31.sp4_h_r_18 <X> T_25_31.lc_trk_g1_2
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (14 6)  (1320 502)  (1320 502)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g1_4
 (15 6)  (1321 502)  (1321 502)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_3
 (3 7)  (1309 503)  (1309 503)  routing T_25_31.sp12_h_l_23 <X> T_25_31.sp12_v_t_23
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (27 7)  (1333 503)  (1333 503)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_3
 (28 7)  (1334 503)  (1334 503)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (27 8)  (1333 504)  (1333 504)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.wire_bram/ram/WDATA_11
 (38 9)  (1344 505)  (1344 505)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (11 10)  (1317 506)  (1317 506)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_45
 (13 10)  (1319 506)  (1319 506)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_45
 (14 10)  (1320 506)  (1320 506)  routing T_25_31.sp4_v_b_28 <X> T_25_31.lc_trk_g2_4
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp4_v_b_28 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (4 12)  (1310 508)  (1310 508)  routing T_25_31.sp4_h_l_38 <X> T_25_31.sp4_v_b_9
 (6 12)  (1312 508)  (1312 508)  routing T_25_31.sp4_h_l_38 <X> T_25_31.sp4_v_b_9
 (14 12)  (1320 508)  (1320 508)  routing T_25_31.sp4_v_t_13 <X> T_25_31.lc_trk_g3_0
 (15 12)  (1321 508)  (1321 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (16 12)  (1322 508)  (1322 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 508)  (1324 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (5 13)  (1311 509)  (1311 509)  routing T_25_31.sp4_h_l_38 <X> T_25_31.sp4_v_b_9
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp4_v_t_13 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g0_2 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (25 14)  (1331 510)  (1331 510)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g3_6
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (8 15)  (1314 511)  (1314 511)  routing T_25_31.sp4_h_l_47 <X> T_25_31.sp4_v_t_47
 (12 15)  (1318 511)  (1318 511)  routing T_25_31.sp4_h_l_46 <X> T_25_31.sp4_v_t_46
 (16 15)  (1322 511)  (1322 511)  routing T_25_31.sp12_v_t_11 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (22 15)  (1328 511)  (1328 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 511)  (1329 511)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g3_6
 (24 15)  (1330 511)  (1330 511)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g3_6
 (25 15)  (1331 511)  (1331 511)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g3_6
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input2_7


LogicTile_26_31

 (10 3)  (1358 499)  (1358 499)  routing T_26_31.sp4_h_l_45 <X> T_26_31.sp4_v_t_36
 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (19 1)  (1475 497)  (1475 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_29_31

 (3 1)  (1513 497)  (1513 497)  routing T_29_31.sp12_h_l_23 <X> T_29_31.sp12_v_b_0
 (12 15)  (1522 511)  (1522 511)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_46


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (6 4)  (11 484)  (11 484)  routing T_0_30.span12_horz_21 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (8 5)  (9 485)  (9 485)  routing T_0_30.span12_horz_21 <X> T_0_30.lc_trk_g0_5
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 488)  (12 488)  routing T_0_30.span4_horz_17 <X> T_0_30.lc_trk_g1_1
 (6 8)  (11 488)  (11 488)  routing T_0_30.span4_horz_17 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 10)  (75 490)  (75 490)  routing T_2_30.sp12_h_r_1 <X> T_2_30.sp12_h_l_22
 (3 11)  (75 491)  (75 491)  routing T_2_30.sp12_h_r_1 <X> T_2_30.sp12_h_l_22


LogicTile_3_30

 (10 6)  (136 486)  (136 486)  routing T_3_30.sp4_v_b_11 <X> T_3_30.sp4_h_l_41


LogicTile_5_30

 (4 6)  (238 486)  (238 486)  routing T_5_30.sp4_h_r_3 <X> T_5_30.sp4_v_t_38
 (5 7)  (239 487)  (239 487)  routing T_5_30.sp4_h_r_3 <X> T_5_30.sp4_v_t_38


LogicTile_6_30

 (19 15)  (307 495)  (307 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (25 6)  (421 486)  (421 486)  routing T_8_30.sp4_v_b_6 <X> T_8_30.lc_trk_g1_6
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (22 7)  (418 487)  (418 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (419 487)  (419 487)  routing T_8_30.sp4_v_b_6 <X> T_8_30.lc_trk_g1_6
 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (38 9)  (434 489)  (434 489)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 494)  (412 494)  routing T_8_30.sp4_v_b_29 <X> T_8_30.lc_trk_g3_5
 (17 14)  (413 494)  (413 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 494)  (414 494)  routing T_8_30.sp4_v_b_29 <X> T_8_30.lc_trk_g3_5
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE


LogicTile_10_30

 (11 6)  (503 486)  (503 486)  routing T_10_30.sp4_h_r_11 <X> T_10_30.sp4_v_t_40
 (13 6)  (505 486)  (505 486)  routing T_10_30.sp4_h_r_11 <X> T_10_30.sp4_v_t_40
 (12 7)  (504 487)  (504 487)  routing T_10_30.sp4_h_r_11 <X> T_10_30.sp4_v_t_40


LogicTile_12_30

 (19 0)  (619 480)  (619 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (3 11)  (711 491)  (711 491)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_l_22
 (3 12)  (711 492)  (711 492)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1
 (3 13)  (711 493)  (711 493)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1
 (12 14)  (720 494)  (720 494)  routing T_14_30.sp4_v_b_11 <X> T_14_30.sp4_h_l_46


LogicTile_15_30

 (3 14)  (765 494)  (765 494)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_v_t_22


LogicTile_16_30

 (9 1)  (825 481)  (825 481)  routing T_16_30.sp4_v_t_36 <X> T_16_30.sp4_v_b_1
 (3 3)  (819 483)  (819 483)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_l_23
 (19 3)  (835 483)  (835 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 4)  (819 484)  (819 484)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 5)  (819 485)  (819 485)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0


LogicTile_17_30

 (3 0)  (877 480)  (877 480)  routing T_17_30.sp12_h_r_0 <X> T_17_30.sp12_v_b_0
 (3 1)  (877 481)  (877 481)  routing T_17_30.sp12_h_r_0 <X> T_17_30.sp12_v_b_0


LogicTile_20_30

 (6 10)  (1042 490)  (1042 490)  routing T_20_30.sp4_v_b_3 <X> T_20_30.sp4_v_t_43
 (5 11)  (1041 491)  (1041 491)  routing T_20_30.sp4_v_b_3 <X> T_20_30.sp4_v_t_43


LogicTile_22_30

 (2 4)  (1146 484)  (1146 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_30

 (8 4)  (1206 484)  (1206 484)  routing T_23_30.sp4_v_b_4 <X> T_23_30.sp4_h_r_4
 (9 4)  (1207 484)  (1207 484)  routing T_23_30.sp4_v_b_4 <X> T_23_30.sp4_h_r_4
 (2 10)  (1200 490)  (1200 490)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (6 2)  (1312 482)  (1312 482)  routing T_25_30.sp4_h_l_42 <X> T_25_30.sp4_v_t_37
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (38 9)  (1344 489)  (1344 489)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 11)  (1320 491)  (1320 491)  routing T_25_30.sp4_h_l_17 <X> T_25_30.lc_trk_g2_4
 (15 11)  (1321 491)  (1321 491)  routing T_25_30.sp4_h_l_17 <X> T_25_30.lc_trk_g2_4
 (16 11)  (1322 491)  (1322 491)  routing T_25_30.sp4_h_l_17 <X> T_25_30.lc_trk_g2_4
 (17 11)  (1323 491)  (1323 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (22 15)  (1328 495)  (1328 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_26_30

 (6 2)  (1354 482)  (1354 482)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_37
 (5 3)  (1353 483)  (1353 483)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_37
 (12 12)  (1360 492)  (1360 492)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_h_r_11
 (13 13)  (1361 493)  (1361 493)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_h_r_11


LogicTile_27_30

 (8 12)  (1410 492)  (1410 492)  routing T_27_30.sp4_v_b_10 <X> T_27_30.sp4_h_r_10
 (9 12)  (1411 492)  (1411 492)  routing T_27_30.sp4_v_b_10 <X> T_27_30.sp4_h_r_10


LogicTile_30_30

 (10 7)  (1574 487)  (1574 487)  routing T_30_30.sp4_h_l_46 <X> T_30_30.sp4_v_t_41


LogicTile_31_30

 (6 6)  (1624 486)  (1624 486)  routing T_31_30.sp4_h_l_47 <X> T_31_30.sp4_v_t_38


IO_Tile_0_29

 (11 0)  (6 464)  (6 464)  routing T_0_29.span4_vert_b_0 <X> T_0_29.span4_vert_t_12


LogicTile_6_29

 (8 11)  (296 475)  (296 475)  routing T_6_29.sp4_v_b_4 <X> T_6_29.sp4_v_t_42
 (10 11)  (298 475)  (298 475)  routing T_6_29.sp4_v_b_4 <X> T_6_29.sp4_v_t_42


RAM_Tile_8_29

 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 465)  (410 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (16 1)  (412 465)  (412 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g0_0 <X> T_8_29.wire_bram/ram/RCLK
 (13 6)  (409 470)  (409 470)  routing T_8_29.sp4_v_b_5 <X> T_8_29.sp4_v_t_40
 (16 6)  (412 470)  (412 470)  routing T_8_29.sp4_v_b_5 <X> T_8_29.lc_trk_g1_5
 (17 6)  (413 470)  (413 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 470)  (414 470)  routing T_8_29.sp4_v_b_5 <X> T_8_29.lc_trk_g1_5
 (16 8)  (412 472)  (412 472)  routing T_8_29.sp4_v_t_20 <X> T_8_29.lc_trk_g2_1
 (17 8)  (413 472)  (413 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (414 472)  (414 472)  routing T_8_29.sp4_v_t_20 <X> T_8_29.lc_trk_g2_1
 (28 8)  (424 472)  (424 472)  routing T_8_29.lc_trk_g2_1 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (414 473)  (414 473)  routing T_8_29.sp4_v_t_20 <X> T_8_29.lc_trk_g2_1
 (40 9)  (436 473)  (436 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 479)  (396 479)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_bram/ram/RE


LogicTile_9_29

 (8 3)  (446 467)  (446 467)  routing T_9_29.sp4_h_r_1 <X> T_9_29.sp4_v_t_36
 (9 3)  (447 467)  (447 467)  routing T_9_29.sp4_h_r_1 <X> T_9_29.sp4_v_t_36
 (4 6)  (442 470)  (442 470)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_v_t_38
 (6 6)  (444 470)  (444 470)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_v_t_38
 (5 7)  (443 471)  (443 471)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_v_t_38


LogicTile_12_29

 (4 3)  (604 467)  (604 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 3)  (606 467)  (606 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 12)  (606 476)  (606 476)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_v_b_9


LogicTile_13_29

 (10 2)  (664 466)  (664 466)  routing T_13_29.sp4_v_b_8 <X> T_13_29.sp4_h_l_36
 (9 11)  (663 475)  (663 475)  routing T_13_29.sp4_v_b_7 <X> T_13_29.sp4_v_t_42
 (5 14)  (659 478)  (659 478)  routing T_13_29.sp4_h_r_6 <X> T_13_29.sp4_h_l_44
 (4 15)  (658 479)  (658 479)  routing T_13_29.sp4_h_r_6 <X> T_13_29.sp4_h_l_44


LogicTile_15_29

 (3 6)  (765 470)  (765 470)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_v_t_23


LogicTile_16_29

 (9 5)  (825 469)  (825 469)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_v_b_4
 (8 6)  (824 470)  (824 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41
 (9 6)  (825 470)  (825 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41


LogicTile_17_29

 (5 8)  (879 472)  (879 472)  routing T_17_29.sp4_v_b_6 <X> T_17_29.sp4_h_r_6
 (6 9)  (880 473)  (880 473)  routing T_17_29.sp4_v_b_6 <X> T_17_29.sp4_h_r_6
 (5 10)  (879 474)  (879 474)  routing T_17_29.sp4_v_b_6 <X> T_17_29.sp4_h_l_43


LogicTile_20_29

 (19 3)  (1055 467)  (1055 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (13 14)  (1049 478)  (1049 478)  routing T_20_29.sp4_v_b_11 <X> T_20_29.sp4_v_t_46


LogicTile_21_29

 (11 1)  (1101 465)  (1101 465)  routing T_21_29.sp4_h_l_43 <X> T_21_29.sp4_h_r_2
 (13 1)  (1103 465)  (1103 465)  routing T_21_29.sp4_h_l_43 <X> T_21_29.sp4_h_r_2


LogicTile_24_29

 (12 8)  (1264 472)  (1264 472)  routing T_24_29.sp4_v_b_2 <X> T_24_29.sp4_h_r_8
 (11 9)  (1263 473)  (1263 473)  routing T_24_29.sp4_v_b_2 <X> T_24_29.sp4_h_r_8
 (13 9)  (1265 473)  (1265 473)  routing T_24_29.sp4_v_b_2 <X> T_24_29.sp4_h_r_8


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.lc_trk_g3_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (4 2)  (1310 466)  (1310 466)  routing T_25_29.sp4_v_b_0 <X> T_25_29.sp4_v_t_37
 (14 2)  (1320 466)  (1320 466)  routing T_25_29.sp4_v_b_4 <X> T_25_29.lc_trk_g0_4
 (15 2)  (1321 466)  (1321 466)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (16 2)  (1322 466)  (1322 466)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (17 2)  (1323 466)  (1323 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1324 466)  (1324 466)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (0 3)  (1306 467)  (1306 467)  routing T_25_29.lc_trk_g3_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g3_1 <X> T_25_29.wire_bram/ram/RCLK
 (16 3)  (1322 467)  (1322 467)  routing T_25_29.sp4_v_b_4 <X> T_25_29.lc_trk_g0_4
 (17 3)  (1323 467)  (1323 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (1324 467)  (1324 467)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (9 7)  (1315 471)  (1315 471)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_41
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g0_5 <X> T_25_29.wire_bram/ram/WDATA_11
 (40 9)  (1346 473)  (1346 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (10 11)  (1316 475)  (1316 475)  routing T_25_29.sp4_h_l_39 <X> T_25_29.sp4_v_t_42
 (16 12)  (1322 476)  (1322 476)  routing T_25_29.sp4_v_t_20 <X> T_25_29.lc_trk_g3_1
 (17 12)  (1323 476)  (1323 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 476)  (1324 476)  routing T_25_29.sp4_v_t_20 <X> T_25_29.lc_trk_g3_1
 (18 13)  (1324 477)  (1324 477)  routing T_25_29.sp4_v_t_20 <X> T_25_29.lc_trk_g3_1
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g0_4 <X> T_25_29.wire_bram/ram/RE


LogicTile_6_28

 (19 4)  (307 452)  (307 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (399 454)  (399 454)  routing T_8_28.sp12_h_r_0 <X> T_8_28.sp12_v_t_23
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (13 6)  (409 454)  (409 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_t_40
 (15 6)  (411 454)  (411 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.lc_trk_g1_5
 (16 6)  (412 454)  (412 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.lc_trk_g1_5
 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (3 7)  (399 455)  (399 455)  routing T_8_28.sp12_h_r_0 <X> T_8_28.sp12_v_t_23
 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (12 7)  (408 455)  (408 455)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_t_40
 (18 7)  (414 455)  (414 455)  routing T_8_28.sp4_h_r_5 <X> T_8_28.lc_trk_g1_5
 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_bram/ram/WDATA_3
 (28 8)  (424 456)  (424 456)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 456)  (426 456)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_bram/ram/WDATA_3
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g3_6 <X> T_8_28.wire_bram/ram/WDATA_3
 (37 9)  (433 457)  (433 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (22 15)  (418 463)  (418 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 463)  (421 463)  routing T_8_28.sp4_r_v_b_46 <X> T_8_28.lc_trk_g3_6


LogicTile_10_28

 (11 9)  (503 457)  (503 457)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_h_r_8
 (13 9)  (505 457)  (505 457)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_h_r_8


LogicTile_12_28

 (12 6)  (612 454)  (612 454)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_h_l_40
 (13 7)  (613 455)  (613 455)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_h_l_40
 (5 8)  (605 456)  (605 456)  routing T_12_28.sp4_v_b_0 <X> T_12_28.sp4_h_r_6
 (4 9)  (604 457)  (604 457)  routing T_12_28.sp4_v_b_0 <X> T_12_28.sp4_h_r_6
 (6 9)  (606 457)  (606 457)  routing T_12_28.sp4_v_b_0 <X> T_12_28.sp4_h_r_6


LogicTile_13_28

 (19 7)  (673 455)  (673 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_14_28

 (26 4)  (734 452)  (734 452)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 452)  (735 452)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 452)  (737 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 452)  (739 452)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 452)  (740 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 452)  (741 452)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 452)  (742 452)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 452)  (746 452)  LC_2 Logic Functioning bit
 (39 4)  (747 452)  (747 452)  LC_2 Logic Functioning bit
 (41 4)  (749 452)  (749 452)  LC_2 Logic Functioning bit
 (47 4)  (755 452)  (755 452)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (730 453)  (730 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (734 453)  (734 453)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 453)  (736 453)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 453)  (737 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 453)  (738 453)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 453)  (739 453)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 453)  (740 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 453)  (741 453)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.input_2_2
 (34 5)  (742 453)  (742 453)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.input_2_2
 (38 5)  (746 453)  (746 453)  LC_2 Logic Functioning bit
 (51 5)  (759 453)  (759 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 8)  (721 456)  (721 456)  routing T_14_28.sp4_h_l_45 <X> T_14_28.sp4_v_b_8
 (12 9)  (720 457)  (720 457)  routing T_14_28.sp4_h_l_45 <X> T_14_28.sp4_v_b_8
 (22 11)  (730 459)  (730 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 459)  (731 459)  routing T_14_28.sp4_h_r_30 <X> T_14_28.lc_trk_g2_6
 (24 11)  (732 459)  (732 459)  routing T_14_28.sp4_h_r_30 <X> T_14_28.lc_trk_g2_6
 (25 11)  (733 459)  (733 459)  routing T_14_28.sp4_h_r_30 <X> T_14_28.lc_trk_g2_6
 (16 12)  (724 460)  (724 460)  routing T_14_28.sp12_v_t_6 <X> T_14_28.lc_trk_g3_1
 (17 12)  (725 460)  (725 460)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (3 14)  (711 462)  (711 462)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_v_t_22
 (25 14)  (733 462)  (733 462)  routing T_14_28.sp12_v_b_6 <X> T_14_28.lc_trk_g3_6
 (22 15)  (730 463)  (730 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (732 463)  (732 463)  routing T_14_28.sp12_v_b_6 <X> T_14_28.lc_trk_g3_6
 (25 15)  (733 463)  (733 463)  routing T_14_28.sp12_v_b_6 <X> T_14_28.lc_trk_g3_6


LogicTile_15_28

 (3 14)  (765 462)  (765 462)  routing T_15_28.sp12_v_b_1 <X> T_15_28.sp12_v_t_22


LogicTile_16_28

 (12 2)  (828 450)  (828 450)  routing T_16_28.sp4_v_t_39 <X> T_16_28.sp4_h_l_39
 (11 3)  (827 451)  (827 451)  routing T_16_28.sp4_v_t_39 <X> T_16_28.sp4_h_l_39
 (8 9)  (824 457)  (824 457)  routing T_16_28.sp4_v_t_41 <X> T_16_28.sp4_v_b_7
 (10 9)  (826 457)  (826 457)  routing T_16_28.sp4_v_t_41 <X> T_16_28.sp4_v_b_7


LogicTile_17_28

 (3 0)  (877 448)  (877 448)  routing T_17_28.sp12_h_r_0 <X> T_17_28.sp12_v_b_0
 (3 1)  (877 449)  (877 449)  routing T_17_28.sp12_h_r_0 <X> T_17_28.sp12_v_b_0


LogicTile_19_28

 (4 2)  (986 450)  (986 450)  routing T_19_28.sp4_v_b_0 <X> T_19_28.sp4_v_t_37


LogicTile_23_28

 (12 4)  (1210 452)  (1210 452)  routing T_23_28.sp4_v_b_11 <X> T_23_28.sp4_h_r_5
 (11 5)  (1209 453)  (1209 453)  routing T_23_28.sp4_v_b_11 <X> T_23_28.sp4_h_r_5
 (13 5)  (1211 453)  (1211 453)  routing T_23_28.sp4_v_b_11 <X> T_23_28.sp4_h_r_5
 (13 14)  (1211 462)  (1211 462)  routing T_23_28.sp4_v_b_11 <X> T_23_28.sp4_v_t_46


LogicTile_24_28

 (19 2)  (1271 450)  (1271 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (22 7)  (1328 455)  (1328 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 455)  (1329 455)  routing T_25_28.sp4_v_b_22 <X> T_25_28.lc_trk_g1_6
 (24 7)  (1330 455)  (1330 455)  routing T_25_28.sp4_v_b_22 <X> T_25_28.lc_trk_g1_6
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (38 9)  (1344 457)  (1344 457)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 462)  (1321 462)  routing T_25_28.sp4_h_l_16 <X> T_25_28.lc_trk_g3_5
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp4_h_l_16 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (18 15)  (1324 463)  (1324 463)  routing T_25_28.sp4_h_l_16 <X> T_25_28.lc_trk_g3_5


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (6 6)  (11 438)  (11 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (8 10)  (80 442)  (80 442)  routing T_2_27.sp4_h_r_11 <X> T_2_27.sp4_h_l_42
 (10 10)  (82 442)  (82 442)  routing T_2_27.sp4_h_r_11 <X> T_2_27.sp4_h_l_42
 (5 14)  (77 446)  (77 446)  routing T_2_27.sp4_h_r_6 <X> T_2_27.sp4_h_l_44
 (4 15)  (76 447)  (76 447)  routing T_2_27.sp4_h_r_6 <X> T_2_27.sp4_h_l_44


LogicTile_4_27

 (3 14)  (183 446)  (183 446)  routing T_4_27.sp12_v_b_1 <X> T_4_27.sp12_v_t_22


LogicTile_6_27

 (5 10)  (293 442)  (293 442)  routing T_6_27.sp4_v_b_6 <X> T_6_27.sp4_h_l_43
 (12 14)  (300 446)  (300 446)  routing T_6_27.sp4_h_r_8 <X> T_6_27.sp4_h_l_46
 (13 15)  (301 447)  (301 447)  routing T_6_27.sp4_h_r_8 <X> T_6_27.sp4_h_l_46


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 433)  (412 433)  routing T_8_27.sp12_h_r_8 <X> T_8_27.lc_trk_g0_0
 (17 1)  (413 433)  (413 433)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g0_0 <X> T_8_27.wire_bram/ram/RCLK
 (3 4)  (399 436)  (399 436)  routing T_8_27.sp12_v_b_0 <X> T_8_27.sp12_h_r_0
 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_v_b_0 <X> T_8_27.sp12_h_r_0
 (11 6)  (407 438)  (407 438)  routing T_8_27.sp4_v_b_2 <X> T_8_27.sp4_v_t_40
 (12 7)  (408 439)  (408 439)  routing T_8_27.sp4_v_b_2 <X> T_8_27.sp4_v_t_40
 (16 8)  (412 440)  (412 440)  routing T_8_27.sp4_v_t_20 <X> T_8_27.lc_trk_g2_1
 (17 8)  (413 440)  (413 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (414 440)  (414 440)  routing T_8_27.sp4_v_t_20 <X> T_8_27.lc_trk_g2_1
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g2_1 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (414 441)  (414 441)  routing T_8_27.sp4_v_t_20 <X> T_8_27.lc_trk_g2_1
 (40 9)  (436 441)  (436 441)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (400 446)  (400 446)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_v_t_44
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp4_v_b_29 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 446)  (414 446)  routing T_8_27.sp4_v_b_29 <X> T_8_27.lc_trk_g3_5
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (11 6)  (449 438)  (449 438)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_40
 (13 6)  (451 438)  (451 438)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_40
 (4 10)  (442 442)  (442 442)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_v_t_43
 (6 10)  (444 442)  (444 442)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_v_t_43
 (11 10)  (449 442)  (449 442)  routing T_9_27.sp4_v_b_0 <X> T_9_27.sp4_v_t_45
 (13 10)  (451 442)  (451 442)  routing T_9_27.sp4_v_b_0 <X> T_9_27.sp4_v_t_45
 (9 11)  (447 443)  (447 443)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_42
 (10 11)  (448 443)  (448 443)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_42
 (11 14)  (449 446)  (449 446)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_v_t_46
 (13 14)  (451 446)  (451 446)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_v_t_46


LogicTile_10_27

 (12 10)  (504 442)  (504 442)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_h_l_45
 (13 11)  (505 443)  (505 443)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_h_l_45


LogicTile_12_27

 (11 2)  (611 434)  (611 434)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_v_t_39
 (13 2)  (613 434)  (613 434)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_v_t_39
 (12 3)  (612 435)  (612 435)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_v_t_39


LogicTile_13_27

 (9 7)  (663 439)  (663 439)  routing T_13_27.sp4_v_b_4 <X> T_13_27.sp4_v_t_41


LogicTile_14_27

 (26 0)  (734 432)  (734 432)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 432)  (735 432)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 432)  (736 432)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 432)  (737 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 432)  (738 432)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 432)  (741 432)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 432)  (742 432)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 432)  (746 432)  LC_0 Logic Functioning bit
 (39 0)  (747 432)  (747 432)  LC_0 Logic Functioning bit
 (41 0)  (749 432)  (749 432)  LC_0 Logic Functioning bit
 (46 0)  (754 432)  (754 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (735 433)  (735 433)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 433)  (736 433)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 433)  (737 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 433)  (740 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 433)  (741 433)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_0
 (35 1)  (743 433)  (743 433)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_0
 (38 1)  (746 433)  (746 433)  LC_0 Logic Functioning bit
 (47 1)  (755 433)  (755 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (12 6)  (720 438)  (720 438)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_h_l_40
 (13 6)  (721 438)  (721 438)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_v_t_40
 (22 9)  (730 441)  (730 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 441)  (731 441)  routing T_14_27.sp12_v_t_9 <X> T_14_27.lc_trk_g2_2
 (11 10)  (719 442)  (719 442)  routing T_14_27.sp4_v_b_0 <X> T_14_27.sp4_v_t_45
 (13 10)  (721 442)  (721 442)  routing T_14_27.sp4_v_b_0 <X> T_14_27.sp4_v_t_45
 (16 13)  (724 445)  (724 445)  routing T_14_27.sp12_v_b_8 <X> T_14_27.lc_trk_g3_0
 (17 13)  (725 445)  (725 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (15 14)  (723 446)  (723 446)  routing T_14_27.sp4_h_l_16 <X> T_14_27.lc_trk_g3_5
 (16 14)  (724 446)  (724 446)  routing T_14_27.sp4_h_l_16 <X> T_14_27.lc_trk_g3_5
 (17 14)  (725 446)  (725 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (15 15)  (723 447)  (723 447)  routing T_14_27.sp4_v_t_33 <X> T_14_27.lc_trk_g3_4
 (16 15)  (724 447)  (724 447)  routing T_14_27.sp4_v_t_33 <X> T_14_27.lc_trk_g3_4
 (17 15)  (725 447)  (725 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (726 447)  (726 447)  routing T_14_27.sp4_h_l_16 <X> T_14_27.lc_trk_g3_5


LogicTile_15_27

 (3 6)  (765 438)  (765 438)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_v_t_23
 (13 10)  (775 442)  (775 442)  routing T_15_27.sp4_v_b_8 <X> T_15_27.sp4_v_t_45
 (11 14)  (773 446)  (773 446)  routing T_15_27.sp4_v_b_8 <X> T_15_27.sp4_v_t_46
 (12 15)  (774 447)  (774 447)  routing T_15_27.sp4_v_b_8 <X> T_15_27.sp4_v_t_46


LogicTile_16_27

 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_h_l_23
 (4 2)  (820 434)  (820 434)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_37
 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (12 6)  (828 438)  (828 438)  routing T_16_27.sp4_v_b_5 <X> T_16_27.sp4_h_l_40
 (6 10)  (822 442)  (822 442)  routing T_16_27.sp4_v_b_3 <X> T_16_27.sp4_v_t_43
 (11 10)  (827 442)  (827 442)  routing T_16_27.sp4_v_b_5 <X> T_16_27.sp4_v_t_45
 (5 11)  (821 443)  (821 443)  routing T_16_27.sp4_v_b_3 <X> T_16_27.sp4_v_t_43
 (12 11)  (828 443)  (828 443)  routing T_16_27.sp4_v_b_5 <X> T_16_27.sp4_v_t_45


LogicTile_17_27

 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (11 5)  (885 437)  (885 437)  routing T_17_27.sp4_h_l_40 <X> T_17_27.sp4_h_r_5
 (13 8)  (887 440)  (887 440)  routing T_17_27.sp4_v_t_45 <X> T_17_27.sp4_v_b_8


LogicTile_20_27

 (3 1)  (1039 433)  (1039 433)  routing T_20_27.sp12_h_l_23 <X> T_20_27.sp12_v_b_0


LogicTile_21_27

 (12 8)  (1102 440)  (1102 440)  routing T_21_27.sp4_h_l_40 <X> T_21_27.sp4_h_r_8
 (13 9)  (1103 441)  (1103 441)  routing T_21_27.sp4_h_l_40 <X> T_21_27.sp4_h_r_8


LogicTile_22_27

 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_27

 (19 11)  (1217 443)  (1217 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (6 2)  (1312 434)  (1312 434)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_37
 (0 3)  (1306 435)  (1306 435)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.wire_bram/ram/RCLK
 (10 3)  (1316 435)  (1316 435)  routing T_25_27.sp4_h_l_45 <X> T_25_27.sp4_v_t_36
 (15 4)  (1321 436)  (1321 436)  routing T_25_27.sp4_h_r_9 <X> T_25_27.lc_trk_g1_1
 (16 4)  (1322 436)  (1322 436)  routing T_25_27.sp4_h_r_9 <X> T_25_27.lc_trk_g1_1
 (17 4)  (1323 436)  (1323 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 436)  (1324 436)  routing T_25_27.sp4_h_r_9 <X> T_25_27.lc_trk_g1_1
 (9 7)  (1315 439)  (1315 439)  routing T_25_27.sp4_v_b_4 <X> T_25_27.sp4_v_t_41
 (14 7)  (1320 439)  (1320 439)  routing T_25_27.sp12_h_r_20 <X> T_25_27.lc_trk_g1_4
 (16 7)  (1322 439)  (1322 439)  routing T_25_27.sp12_h_r_20 <X> T_25_27.lc_trk_g1_4
 (17 7)  (1323 439)  (1323 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (38 9)  (1344 441)  (1344 441)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 10)  (1310 442)  (1310 442)  routing T_25_27.sp4_v_b_6 <X> T_25_27.sp4_v_t_43
 (11 10)  (1317 442)  (1317 442)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_45
 (13 10)  (1319 442)  (1319 442)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_45
 (14 10)  (1320 442)  (1320 442)  routing T_25_27.sp4_v_b_28 <X> T_25_27.lc_trk_g2_4
 (16 11)  (1322 443)  (1322 443)  routing T_25_27.sp4_v_b_28 <X> T_25_27.lc_trk_g2_4
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (4 12)  (1310 444)  (1310 444)  routing T_25_27.sp4_v_t_44 <X> T_25_27.sp4_v_b_9
 (5 12)  (1311 444)  (1311 444)  routing T_25_27.sp4_v_t_44 <X> T_25_27.sp4_h_r_9
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (9 15)  (1315 447)  (1315 447)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_47


LogicTile_26_27

 (9 11)  (1357 443)  (1357 443)  routing T_26_27.sp4_v_b_7 <X> T_26_27.sp4_v_t_42
 (11 14)  (1359 446)  (1359 446)  routing T_26_27.sp4_v_b_8 <X> T_26_27.sp4_v_t_46
 (12 15)  (1360 447)  (1360 447)  routing T_26_27.sp4_v_b_8 <X> T_26_27.sp4_v_t_46


LogicTile_27_27

 (3 3)  (1405 435)  (1405 435)  routing T_27_27.sp12_v_b_0 <X> T_27_27.sp12_h_l_23


LogicTile_3_26

 (11 14)  (137 430)  (137 430)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_v_t_46
 (12 15)  (138 431)  (138 431)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_v_t_46


LogicTile_6_26

 (19 6)  (307 422)  (307 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (16 6)  (412 422)  (412 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.lc_trk_g1_5
 (17 6)  (413 422)  (413 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 422)  (414 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.lc_trk_g1_5
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_bram/ram/WDATA_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (38 9)  (434 425)  (434 425)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (4 10)  (400 426)  (400 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (6 10)  (402 426)  (402 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (17 13)  (413 429)  (413 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE


LogicTile_12_26

 (3 1)  (603 417)  (603 417)  routing T_12_26.sp12_h_l_23 <X> T_12_26.sp12_v_b_0


LogicTile_14_26

 (4 14)  (712 430)  (712 430)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_v_t_44
 (6 14)  (714 430)  (714 430)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_v_t_44
 (13 14)  (721 430)  (721 430)  routing T_14_26.sp4_v_b_11 <X> T_14_26.sp4_v_t_46


LogicTile_15_26

 (19 10)  (781 426)  (781 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_26

 (19 0)  (835 416)  (835 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 5)  (824 421)  (824 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (10 5)  (826 421)  (826 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_23_26

 (8 7)  (1206 423)  (1206 423)  routing T_23_26.sp4_v_b_1 <X> T_23_26.sp4_v_t_41
 (10 7)  (1208 423)  (1208 423)  routing T_23_26.sp4_v_b_1 <X> T_23_26.sp4_v_t_41


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 418)  (1320 418)  routing T_25_26.sp4_v_b_4 <X> T_25_26.lc_trk_g0_4
 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 419)  (1322 419)  routing T_25_26.sp4_v_b_4 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (24 5)  (1330 421)  (1330 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 424)  (1345 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (6 14)  (1354 430)  (1354 430)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_44
 (5 15)  (1353 431)  (1353 431)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_44


LogicTile_27_26

 (9 15)  (1411 431)  (1411 431)  routing T_27_26.sp4_v_b_10 <X> T_27_26.sp4_v_t_47


IO_Tile_0_25

 (4 0)  (13 400)  (13 400)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g0_0
 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_vert_b_0 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 401)  (12 401)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g0_0
 (7 1)  (10 401)  (10 401)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit
 (6 15)  (11 415)  (11 415)  routing T_0_25.span12_horz_14 <X> T_0_25.lc_trk_g1_6
 (7 15)  (10 415)  (10 415)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (3 10)  (237 410)  (237 410)  routing T_5_25.sp12_h_r_1 <X> T_5_25.sp12_h_l_22
 (3 11)  (237 411)  (237 411)  routing T_5_25.sp12_h_r_1 <X> T_5_25.sp12_h_l_22


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 403)  (396 403)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g1_1 <X> T_8_25.wire_bram/ram/RCLK
 (15 4)  (411 404)  (411 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (16 4)  (412 404)  (412 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (17 4)  (413 404)  (413 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 404)  (414 404)  routing T_8_25.sp4_h_r_9 <X> T_8_25.lc_trk_g1_1
 (10 5)  (406 405)  (406 405)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_v_b_4
 (11 6)  (407 406)  (407 406)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_v_t_40
 (13 6)  (409 406)  (409 406)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_v_t_40
 (16 6)  (412 406)  (412 406)  routing T_8_25.sp12_h_r_21 <X> T_8_25.lc_trk_g1_5
 (17 6)  (413 406)  (413 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (25 6)  (421 406)  (421 406)  routing T_8_25.sp4_v_b_6 <X> T_8_25.lc_trk_g1_6
 (12 7)  (408 407)  (408 407)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_v_t_40
 (18 7)  (414 407)  (414 407)  routing T_8_25.sp12_h_r_21 <X> T_8_25.lc_trk_g1_5
 (22 7)  (418 407)  (418 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (419 407)  (419 407)  routing T_8_25.sp4_v_b_6 <X> T_8_25.lc_trk_g1_6
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 408)  (426 408)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_11
 (30 9)  (426 409)  (426 409)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_11
 (38 9)  (434 409)  (434 409)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (6 14)  (402 414)  (402 414)  routing T_8_25.sp4_v_b_6 <X> T_8_25.sp4_v_t_44
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (5 15)  (401 415)  (401 415)  routing T_8_25.sp4_v_b_6 <X> T_8_25.sp4_v_t_44


LogicTile_9_25



LogicTile_10_25

 (3 8)  (495 408)  (495 408)  routing T_10_25.sp12_h_r_1 <X> T_10_25.sp12_v_b_1
 (3 9)  (495 409)  (495 409)  routing T_10_25.sp12_h_r_1 <X> T_10_25.sp12_v_b_1
 (3 10)  (495 410)  (495 410)  routing T_10_25.sp12_h_r_1 <X> T_10_25.sp12_h_l_22
 (3 11)  (495 411)  (495 411)  routing T_10_25.sp12_h_r_1 <X> T_10_25.sp12_h_l_22


LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0
 (5 14)  (605 414)  (605 414)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_44
 (6 15)  (606 415)  (606 415)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_44
 (11 15)  (611 415)  (611 415)  routing T_12_25.sp4_h_r_11 <X> T_12_25.sp4_h_l_46


LogicTile_13_25

 (8 0)  (662 400)  (662 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (9 0)  (663 400)  (663 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (10 0)  (664 400)  (664 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (3 4)  (657 404)  (657 404)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (3 5)  (657 405)  (657 405)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (11 10)  (665 410)  (665 410)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_v_t_45
 (13 10)  (667 410)  (667 410)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_v_t_45


LogicTile_14_25

 (25 0)  (733 400)  (733 400)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 401)  (731 401)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (24 1)  (732 401)  (732 401)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (25 1)  (733 401)  (733 401)  routing T_14_25.sp4_h_l_7 <X> T_14_25.lc_trk_g0_2
 (14 6)  (722 406)  (722 406)  routing T_14_25.sp4_h_l_1 <X> T_14_25.lc_trk_g1_4
 (15 7)  (723 407)  (723 407)  routing T_14_25.sp4_h_l_1 <X> T_14_25.lc_trk_g1_4
 (16 7)  (724 407)  (724 407)  routing T_14_25.sp4_h_l_1 <X> T_14_25.lc_trk_g1_4
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 408)  (738 408)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 408)  (739 408)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (38 8)  (746 408)  (746 408)  LC_4 Logic Functioning bit
 (41 8)  (749 408)  (749 408)  LC_4 Logic Functioning bit
 (43 8)  (751 408)  (751 408)  LC_4 Logic Functioning bit
 (52 8)  (760 408)  (760 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (734 409)  (734 409)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 409)  (737 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (41 9)  (749 409)  (749 409)  LC_4 Logic Functioning bit
 (43 9)  (751 409)  (751 409)  LC_4 Logic Functioning bit
 (15 10)  (723 410)  (723 410)  routing T_14_25.sp4_v_t_32 <X> T_14_25.lc_trk_g2_5
 (16 10)  (724 410)  (724 410)  routing T_14_25.sp4_v_t_32 <X> T_14_25.lc_trk_g2_5
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5


LogicTile_15_25

 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (3 14)  (765 414)  (765 414)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_v_t_22


LogicTile_16_25

 (8 9)  (824 409)  (824 409)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_7
 (10 9)  (826 409)  (826 409)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_7
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (11 15)  (827 415)  (827 415)  routing T_16_25.sp4_h_r_11 <X> T_16_25.sp4_h_l_46


LogicTile_17_25

 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (37 6)  (911 406)  (911 406)  LC_3 Logic Functioning bit
 (38 6)  (912 406)  (912 406)  LC_3 Logic Functioning bit
 (39 6)  (913 406)  (913 406)  LC_3 Logic Functioning bit
 (40 6)  (914 406)  (914 406)  LC_3 Logic Functioning bit
 (41 6)  (915 406)  (915 406)  LC_3 Logic Functioning bit
 (42 6)  (916 406)  (916 406)  LC_3 Logic Functioning bit
 (43 6)  (917 406)  (917 406)  LC_3 Logic Functioning bit
 (46 6)  (920 406)  (920 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (921 406)  (921 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (37 7)  (911 407)  (911 407)  LC_3 Logic Functioning bit
 (38 7)  (912 407)  (912 407)  LC_3 Logic Functioning bit
 (39 7)  (913 407)  (913 407)  LC_3 Logic Functioning bit
 (40 7)  (914 407)  (914 407)  LC_3 Logic Functioning bit
 (41 7)  (915 407)  (915 407)  LC_3 Logic Functioning bit
 (42 7)  (916 407)  (916 407)  LC_3 Logic Functioning bit
 (43 7)  (917 407)  (917 407)  LC_3 Logic Functioning bit
 (46 7)  (920 407)  (920 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (6 10)  (880 410)  (880 410)  routing T_17_25.sp4_v_b_3 <X> T_17_25.sp4_v_t_43
 (8 10)  (882 410)  (882 410)  routing T_17_25.sp4_h_r_7 <X> T_17_25.sp4_h_l_42
 (3 11)  (877 411)  (877 411)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_l_22
 (5 11)  (879 411)  (879 411)  routing T_17_25.sp4_v_b_3 <X> T_17_25.sp4_v_t_43
 (12 12)  (886 412)  (886 412)  routing T_17_25.sp4_v_b_11 <X> T_17_25.sp4_h_r_11
 (11 13)  (885 413)  (885 413)  routing T_17_25.sp4_v_b_11 <X> T_17_25.sp4_h_r_11


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (12 15)  (1048 415)  (1048 415)  routing T_20_25.sp4_h_l_46 <X> T_20_25.sp4_v_t_46


LogicTile_21_25

 (11 1)  (1101 401)  (1101 401)  routing T_21_25.sp4_h_l_43 <X> T_21_25.sp4_h_r_2
 (13 1)  (1103 401)  (1103 401)  routing T_21_25.sp4_h_l_43 <X> T_21_25.sp4_h_r_2
 (8 8)  (1098 408)  (1098 408)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_h_r_7
 (10 8)  (1100 408)  (1100 408)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_h_r_7
 (8 10)  (1098 410)  (1098 410)  routing T_21_25.sp4_h_r_11 <X> T_21_25.sp4_h_l_42
 (10 10)  (1100 410)  (1100 410)  routing T_21_25.sp4_h_r_11 <X> T_21_25.sp4_h_l_42


LogicTile_22_25



LogicTile_23_25

 (19 1)  (1217 401)  (1217 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 14)  (1201 414)  (1201 414)  routing T_23_25.sp12_v_b_1 <X> T_23_25.sp12_v_t_22


LogicTile_24_25

 (3 4)  (1255 404)  (1255 404)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0


RAM_Tile_25_25

 (21 0)  (1327 400)  (1327 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 401)  (1327 401)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (6 2)  (1312 402)  (1312 402)  routing T_25_25.sp4_h_l_42 <X> T_25_25.sp4_v_t_37
 (0 3)  (1306 403)  (1306 403)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (12 4)  (1318 404)  (1318 404)  routing T_25_25.sp4_h_l_39 <X> T_25_25.sp4_h_r_5
 (12 5)  (1318 405)  (1318 405)  routing T_25_25.sp4_h_r_5 <X> T_25_25.sp4_v_b_5
 (13 5)  (1319 405)  (1319 405)  routing T_25_25.sp4_h_l_39 <X> T_25_25.sp4_h_r_5
 (15 6)  (1321 406)  (1321 406)  routing T_25_25.sp4_h_r_5 <X> T_25_25.lc_trk_g1_5
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp4_h_r_5 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (3 7)  (1309 407)  (1309 407)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_t_23
 (8 7)  (1314 407)  (1314 407)  routing T_25_25.sp4_h_r_10 <X> T_25_25.sp4_v_t_41
 (9 7)  (1315 407)  (1315 407)  routing T_25_25.sp4_h_r_10 <X> T_25_25.sp4_v_t_41
 (10 7)  (1316 407)  (1316 407)  routing T_25_25.sp4_h_r_10 <X> T_25_25.sp4_v_t_41
 (18 7)  (1324 407)  (1324 407)  routing T_25_25.sp4_h_r_5 <X> T_25_25.lc_trk_g1_5
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (39 9)  (1345 409)  (1345 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (8 12)  (1314 412)  (1314 412)  routing T_25_25.sp4_h_l_39 <X> T_25_25.sp4_h_r_10
 (10 12)  (1316 412)  (1316 412)  routing T_25_25.sp4_h_l_39 <X> T_25_25.sp4_h_r_10
 (16 12)  (1322 412)  (1322 412)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g3_1
 (17 12)  (1323 412)  (1323 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 412)  (1324 412)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g3_1
 (18 13)  (1324 413)  (1324 413)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g3_1
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (11 14)  (1317 414)  (1317 414)  routing T_25_25.sp4_v_b_3 <X> T_25_25.sp4_v_t_46
 (12 14)  (1318 414)  (1318 414)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_46
 (13 14)  (1319 414)  (1319 414)  routing T_25_25.sp4_v_b_3 <X> T_25_25.sp4_v_t_46
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (11 15)  (1317 415)  (1317 415)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_46
 (13 15)  (1319 415)  (1319 415)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_46


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24

 (3 6)  (75 390)  (75 390)  routing T_2_24.sp12_h_r_0 <X> T_2_24.sp12_v_t_23
 (3 7)  (75 391)  (75 391)  routing T_2_24.sp12_h_r_0 <X> T_2_24.sp12_v_t_23


LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 386)  (410 386)  routing T_8_24.sp4_v_b_4 <X> T_8_24.lc_trk_g0_4
 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 387)  (412 387)  routing T_8_24.sp4_v_b_4 <X> T_8_24.lc_trk_g0_4
 (17 3)  (413 387)  (413 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (3 4)  (399 388)  (399 388)  routing T_8_24.sp12_v_t_23 <X> T_8_24.sp12_h_r_0
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (36 9)  (432 393)  (432 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (14 13)  (410 397)  (410 397)  routing T_8_24.sp4_r_v_b_40 <X> T_8_24.lc_trk_g3_0
 (17 13)  (413 397)  (413 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_bram/ram/WE


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (6 2)  (606 386)  (606 386)  routing T_12_24.sp4_v_b_9 <X> T_12_24.sp4_v_t_37
 (5 3)  (605 387)  (605 387)  routing T_12_24.sp4_v_b_9 <X> T_12_24.sp4_v_t_37
 (8 4)  (608 388)  (608 388)  routing T_12_24.sp4_h_l_45 <X> T_12_24.sp4_h_r_4
 (10 4)  (610 388)  (610 388)  routing T_12_24.sp4_h_l_45 <X> T_12_24.sp4_h_r_4


LogicTile_13_24

 (3 0)  (657 384)  (657 384)  routing T_13_24.sp12_h_r_0 <X> T_13_24.sp12_v_b_0
 (19 0)  (673 384)  (673 384)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (657 385)  (657 385)  routing T_13_24.sp12_h_r_0 <X> T_13_24.sp12_v_b_0


LogicTile_14_24

 (0 2)  (708 386)  (708 386)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (711 386)  (711 386)  routing T_14_24.sp12_h_r_0 <X> T_14_24.sp12_h_l_23
 (0 3)  (708 387)  (708 387)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 3)  (710 387)  (710 387)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (3 3)  (711 387)  (711 387)  routing T_14_24.sp12_h_r_0 <X> T_14_24.sp12_h_l_23
 (2 4)  (710 388)  (710 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 6)  (724 390)  (724 390)  routing T_14_24.sp4_v_b_5 <X> T_14_24.lc_trk_g1_5
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 390)  (726 390)  routing T_14_24.sp4_v_b_5 <X> T_14_24.lc_trk_g1_5
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 392)  (741 392)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (47 8)  (755 392)  (755 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 392)  (759 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (15 12)  (723 396)  (723 396)  routing T_14_24.sp4_h_r_25 <X> T_14_24.lc_trk_g3_1
 (16 12)  (724 396)  (724 396)  routing T_14_24.sp4_h_r_25 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (726 397)  (726 397)  routing T_14_24.sp4_h_r_25 <X> T_14_24.lc_trk_g3_1
 (1 14)  (709 398)  (709 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 399)  (708 399)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 399)  (709 399)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r


LogicTile_15_24

 (13 2)  (775 386)  (775 386)  routing T_15_24.sp4_v_b_2 <X> T_15_24.sp4_v_t_39
 (3 8)  (765 392)  (765 392)  routing T_15_24.sp12_v_t_22 <X> T_15_24.sp12_v_b_1
 (19 8)  (781 392)  (781 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_24

 (8 2)  (824 386)  (824 386)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_l_36
 (9 2)  (825 386)  (825 386)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_l_36
 (10 2)  (826 386)  (826 386)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_l_36
 (8 5)  (824 389)  (824 389)  routing T_16_24.sp4_h_l_41 <X> T_16_24.sp4_v_b_4
 (9 5)  (825 389)  (825 389)  routing T_16_24.sp4_h_l_41 <X> T_16_24.sp4_v_b_4
 (9 9)  (825 393)  (825 393)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_v_b_7


LogicTile_17_24

 (8 1)  (882 385)  (882 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (9 1)  (883 385)  (883 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1
 (10 1)  (884 385)  (884 385)  routing T_17_24.sp4_h_l_42 <X> T_17_24.sp4_v_b_1


LogicTile_18_24



LogicTile_19_24

 (4 2)  (986 386)  (986 386)  routing T_19_24.sp4_v_b_4 <X> T_19_24.sp4_v_t_37
 (6 2)  (988 386)  (988 386)  routing T_19_24.sp4_v_b_4 <X> T_19_24.sp4_v_t_37
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 386)  (1309 386)  routing T_25_24.sp12_v_t_23 <X> T_25_24.sp12_h_l_23
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (22 7)  (1328 391)  (1328 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 391)  (1331 391)  routing T_25_24.sp4_r_v_b_30 <X> T_25_24.lc_trk_g1_6
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 392)  (1336 392)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (14 10)  (1320 394)  (1320 394)  routing T_25_24.sp4_v_b_28 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_v_b_28 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (11 0)  (6 368)  (6 368)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_t_12
 (12 0)  (5 368)  (5 368)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_t_12


LogicTile_4_23

 (8 2)  (188 370)  (188 370)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_h_l_36


RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (8 2)  (404 370)  (404 370)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_h_l_36
 (11 2)  (407 370)  (407 370)  routing T_8_23.sp4_v_b_6 <X> T_8_23.sp4_v_t_39
 (13 2)  (409 370)  (409 370)  routing T_8_23.sp4_v_b_6 <X> T_8_23.sp4_v_t_39
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (426 376)  (426 376)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (40 9)  (436 377)  (436 377)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (410 378)  (410 378)  routing T_8_23.sp4_v_b_28 <X> T_8_23.lc_trk_g2_4
 (16 11)  (412 379)  (412 379)  routing T_8_23.sp4_v_b_28 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (400 382)  (400 382)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_v_t_44
 (6 14)  (402 382)  (402 382)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_v_t_44
 (25 14)  (421 382)  (421 382)  routing T_8_23.sp4_v_t_19 <X> T_8_23.lc_trk_g3_6
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (22 15)  (418 383)  (418 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (419 383)  (419 383)  routing T_8_23.sp4_v_t_19 <X> T_8_23.lc_trk_g3_6


LogicTile_9_23

 (4 2)  (442 370)  (442 370)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_t_37
 (6 2)  (444 370)  (444 370)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_t_37
 (5 3)  (443 371)  (443 371)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_t_37
 (6 6)  (444 374)  (444 374)  routing T_9_23.sp4_v_b_0 <X> T_9_23.sp4_v_t_38
 (11 6)  (449 374)  (449 374)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_v_t_40
 (13 6)  (451 374)  (451 374)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_v_t_40
 (5 7)  (443 375)  (443 375)  routing T_9_23.sp4_v_b_0 <X> T_9_23.sp4_v_t_38
 (4 14)  (442 382)  (442 382)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_44
 (6 14)  (444 382)  (444 382)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_44
 (13 14)  (451 382)  (451 382)  routing T_9_23.sp4_v_b_11 <X> T_9_23.sp4_v_t_46
 (9 15)  (447 383)  (447 383)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_v_t_47
 (10 15)  (448 383)  (448 383)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_v_t_47


LogicTile_12_23

 (8 2)  (608 370)  (608 370)  routing T_12_23.sp4_h_r_1 <X> T_12_23.sp4_h_l_36


LogicTile_13_23

 (8 7)  (662 375)  (662 375)  routing T_13_23.sp4_h_r_4 <X> T_13_23.sp4_v_t_41
 (9 7)  (663 375)  (663 375)  routing T_13_23.sp4_h_r_4 <X> T_13_23.sp4_v_t_41
 (4 11)  (658 379)  (658 379)  routing T_13_23.sp4_v_b_1 <X> T_13_23.sp4_h_l_43


LogicTile_14_23

 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 369)  (731 369)  routing T_14_23.sp4_v_b_18 <X> T_14_23.lc_trk_g0_2
 (24 1)  (732 369)  (732 369)  routing T_14_23.sp4_v_b_18 <X> T_14_23.lc_trk_g0_2
 (0 2)  (708 370)  (708 370)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (714 370)  (714 370)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_v_t_37
 (2 3)  (710 371)  (710 371)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (5 3)  (713 371)  (713 371)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_v_t_37
 (14 8)  (722 376)  (722 376)  routing T_14_23.sp4_h_l_21 <X> T_14_23.lc_trk_g2_0
 (15 9)  (723 377)  (723 377)  routing T_14_23.sp4_h_l_21 <X> T_14_23.lc_trk_g2_0
 (16 9)  (724 377)  (724 377)  routing T_14_23.sp4_h_l_21 <X> T_14_23.lc_trk_g2_0
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (5 12)  (713 380)  (713 380)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_h_r_9
 (6 13)  (714 381)  (714 381)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_h_r_9
 (0 14)  (708 382)  (708 382)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 382)  (723 382)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (16 14)  (724 382)  (724 382)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (39 14)  (747 382)  (747 382)  LC_7 Logic Functioning bit
 (45 14)  (753 382)  (753 382)  LC_7 Logic Functioning bit
 (51 14)  (759 382)  (759 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 382)  (760 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 383)  (708 383)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 383)  (709 383)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 383)  (726 383)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g3_5
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit


LogicTile_15_23

 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 370)  (776 370)  routing T_15_23.sp4_h_l_9 <X> T_15_23.lc_trk_g0_4
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (14 3)  (776 371)  (776 371)  routing T_15_23.sp4_h_l_9 <X> T_15_23.lc_trk_g0_4
 (15 3)  (777 371)  (777 371)  routing T_15_23.sp4_h_l_9 <X> T_15_23.lc_trk_g0_4
 (16 3)  (778 371)  (778 371)  routing T_15_23.sp4_h_l_9 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (16 6)  (778 374)  (778 374)  routing T_15_23.sp4_v_b_5 <X> T_15_23.lc_trk_g1_5
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.sp4_v_b_5 <X> T_15_23.lc_trk_g1_5
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (11 10)  (773 378)  (773 378)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_v_t_45
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 378)  (785 378)  routing T_15_23.sp12_v_b_23 <X> T_15_23.lc_trk_g2_7
 (12 11)  (774 379)  (774 379)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_v_t_45
 (13 11)  (775 379)  (775 379)  routing T_15_23.sp4_v_b_3 <X> T_15_23.sp4_h_l_45
 (21 11)  (783 379)  (783 379)  routing T_15_23.sp12_v_b_23 <X> T_15_23.lc_trk_g2_7
 (26 12)  (788 380)  (788 380)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 380)  (790 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 380)  (795 380)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 380)  (797 380)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_6
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (38 12)  (800 380)  (800 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (46 12)  (808 380)  (808 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (809 380)  (809 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (9 13)  (771 381)  (771 381)  routing T_15_23.sp4_v_t_47 <X> T_15_23.sp4_v_b_10
 (26 13)  (788 381)  (788 381)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 381)  (789 381)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 381)  (792 381)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 381)  (796 381)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (39 13)  (801 381)  (801 381)  LC_6 Logic Functioning bit
 (43 13)  (805 381)  (805 381)  LC_6 Logic Functioning bit
 (48 13)  (810 381)  (810 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 382)  (787 382)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g3_6
 (1 15)  (763 383)  (763 383)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_23

 (16 0)  (832 368)  (832 368)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 368)  (839 368)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g0_3
 (18 1)  (834 369)  (834 369)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g0_1
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (9 2)  (825 370)  (825 370)  routing T_16_23.sp4_v_b_1 <X> T_16_23.sp4_h_l_36
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (52 2)  (868 370)  (868 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 371)  (851 371)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.input_2_1
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (53 3)  (869 371)  (869 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_r_0
 (3 5)  (819 373)  (819 373)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_r_0
 (9 5)  (825 373)  (825 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (4 6)  (820 374)  (820 374)  routing T_16_23.sp4_v_b_7 <X> T_16_23.sp4_v_t_38
 (6 6)  (822 374)  (822 374)  routing T_16_23.sp4_v_b_7 <X> T_16_23.sp4_v_t_38
 (11 6)  (827 374)  (827 374)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_v_t_40
 (13 6)  (829 374)  (829 374)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_v_t_40
 (25 8)  (841 376)  (841 376)  routing T_16_23.sp12_v_t_1 <X> T_16_23.lc_trk_g2_2
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.sp12_v_t_1 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.sp12_v_t_1 <X> T_16_23.lc_trk_g2_2
 (12 10)  (828 378)  (828 378)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_h_l_45
 (11 11)  (827 379)  (827 379)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_h_l_45
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (839 379)  (839 379)  routing T_16_23.sp12_v_b_14 <X> T_16_23.lc_trk_g2_6


LogicTile_17_23

 (9 5)  (883 373)  (883 373)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_v_b_4
 (10 5)  (884 373)  (884 373)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_v_b_4


LogicTile_18_23

 (2 12)  (930 380)  (930 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_23

 (3 4)  (985 372)  (985 372)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0
 (3 5)  (985 373)  (985 373)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0


LogicTile_21_23

 (11 4)  (1101 372)  (1101 372)  routing T_21_23.sp4_h_l_46 <X> T_21_23.sp4_v_b_5
 (13 4)  (1103 372)  (1103 372)  routing T_21_23.sp4_h_l_46 <X> T_21_23.sp4_v_b_5
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_h_l_46 <X> T_21_23.sp4_v_b_5


LogicTile_22_23

 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_23

 (6 0)  (1312 368)  (1312 368)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_0
 (5 1)  (1311 369)  (1311 369)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (4 2)  (1310 370)  (1310 370)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_v_t_37
 (6 2)  (1312 370)  (1312 370)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_v_t_37
 (0 3)  (1306 371)  (1306 371)  routing T_25_23.lc_trk_g1_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g1_1 <X> T_25_23.wire_bram/ram/RCLK
 (15 4)  (1321 372)  (1321 372)  routing T_25_23.sp4_h_r_9 <X> T_25_23.lc_trk_g1_1
 (16 4)  (1322 372)  (1322 372)  routing T_25_23.sp4_h_r_9 <X> T_25_23.lc_trk_g1_1
 (17 4)  (1323 372)  (1323 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 372)  (1324 372)  routing T_25_23.sp4_h_r_9 <X> T_25_23.lc_trk_g1_1
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (8 7)  (1314 375)  (1314 375)  routing T_25_23.sp4_v_b_1 <X> T_25_23.sp4_v_t_41
 (10 7)  (1316 375)  (1316 375)  routing T_25_23.sp4_v_b_1 <X> T_25_23.sp4_v_t_41
 (16 7)  (1322 375)  (1322 375)  routing T_25_23.sp12_h_r_12 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (4 10)  (1310 378)  (1310 378)  routing T_25_23.sp4_v_b_6 <X> T_25_23.sp4_v_t_43
 (8 11)  (1314 379)  (1314 379)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_t_42
 (5 12)  (1311 380)  (1311 380)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_r_9
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 382)  (1322 382)  routing T_25_23.sp4_v_b_29 <X> T_25_23.lc_trk_g3_5
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 382)  (1324 382)  routing T_25_23.sp4_v_b_29 <X> T_25_23.lc_trk_g3_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (9 15)  (1315 383)  (1315 383)  routing T_25_23.sp4_v_b_2 <X> T_25_23.sp4_v_t_47
 (10 15)  (1316 383)  (1316 383)  routing T_25_23.sp4_v_b_2 <X> T_25_23.sp4_v_t_47


LogicTile_26_23

 (11 10)  (1359 378)  (1359 378)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_v_t_45
 (8 11)  (1356 379)  (1356 379)  routing T_26_23.sp4_v_b_4 <X> T_26_23.sp4_v_t_42
 (10 11)  (1358 379)  (1358 379)  routing T_26_23.sp4_v_b_4 <X> T_26_23.sp4_v_t_42
 (12 11)  (1360 379)  (1360 379)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_v_t_45


IO_Tile_0_22

 (4 0)  (13 352)  (13 352)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g0_0
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (6 1)  (11 353)  (11 353)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g0_0
 (7 1)  (10 353)  (10 353)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 365)  (13 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_3_22

 (11 10)  (137 362)  (137 362)  routing T_3_22.sp4_h_r_2 <X> T_3_22.sp4_v_t_45
 (13 10)  (139 362)  (139 362)  routing T_3_22.sp4_h_r_2 <X> T_3_22.sp4_v_t_45
 (12 11)  (138 363)  (138 363)  routing T_3_22.sp4_h_r_2 <X> T_3_22.sp4_v_t_45


LogicTile_4_22

 (4 3)  (184 355)  (184 355)  routing T_4_22.sp4_v_b_7 <X> T_4_22.sp4_h_l_37
 (19 14)  (199 366)  (199 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 355)  (410 355)  routing T_8_22.sp4_h_r_4 <X> T_8_22.lc_trk_g0_4
 (15 3)  (411 355)  (411 355)  routing T_8_22.sp4_h_r_4 <X> T_8_22.lc_trk_g0_4
 (16 3)  (412 355)  (412 355)  routing T_8_22.sp4_h_r_4 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (13 6)  (409 358)  (409 358)  routing T_8_22.sp4_v_b_5 <X> T_8_22.sp4_v_t_40
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.wire_bram/ram/WDATA_3
 (39 8)  (435 360)  (435 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (17 10)  (413 362)  (413 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_bram/ram/WE
 (8 15)  (404 367)  (404 367)  routing T_8_22.sp4_v_b_7 <X> T_8_22.sp4_v_t_47
 (10 15)  (406 367)  (406 367)  routing T_8_22.sp4_v_b_7 <X> T_8_22.sp4_v_t_47


LogicTile_9_22

 (1 3)  (439 355)  (439 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_13_22

 (19 1)  (673 353)  (673 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 10)  (657 362)  (657 362)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_h_l_22
 (3 11)  (657 363)  (657 363)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_h_l_22
 (3 14)  (657 366)  (657 366)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_v_t_22
 (3 15)  (657 367)  (657 367)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_v_t_22


LogicTile_14_22

 (9 3)  (717 355)  (717 355)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_v_t_36
 (10 3)  (718 355)  (718 355)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_v_t_36


LogicTile_15_22

 (3 6)  (765 358)  (765 358)  routing T_15_22.sp12_v_b_0 <X> T_15_22.sp12_v_t_23
 (3 8)  (765 360)  (765 360)  routing T_15_22.sp12_v_t_22 <X> T_15_22.sp12_v_b_1


LogicTile_16_22

 (9 4)  (825 356)  (825 356)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_r_4
 (9 5)  (825 357)  (825 357)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_4
 (3 6)  (819 358)  (819 358)  routing T_16_22.sp12_v_b_0 <X> T_16_22.sp12_v_t_23
 (6 8)  (822 360)  (822 360)  routing T_16_22.sp4_h_r_1 <X> T_16_22.sp4_v_b_6
 (3 11)  (819 363)  (819 363)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_h_l_22


LogicTile_17_22

 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 355)  (874 355)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 3)  (876 355)  (876 355)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (14 3)  (888 355)  (888 355)  routing T_17_22.sp4_r_v_b_28 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 4)  (889 356)  (889 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (16 4)  (890 356)  (890 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 356)  (892 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (18 5)  (892 357)  (892 357)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (31 6)  (905 358)  (905 358)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 358)  (907 358)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 358)  (910 358)  LC_3 Logic Functioning bit
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (45 6)  (919 358)  (919 358)  LC_3 Logic Functioning bit
 (51 6)  (925 358)  (925 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (51 7)  (925 359)  (925 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp12_v_b_14 <X> T_17_22.lc_trk_g2_6
 (19 13)  (893 365)  (893 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 367)  (875 367)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r


LogicTile_20_22

 (4 1)  (1040 353)  (1040 353)  routing T_20_22.sp4_h_l_41 <X> T_20_22.sp4_h_r_0
 (6 1)  (1042 353)  (1042 353)  routing T_20_22.sp4_h_l_41 <X> T_20_22.sp4_h_r_0
 (14 1)  (1050 353)  (1050 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.lc_trk_g0_0
 (15 1)  (1051 353)  (1051 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.lc_trk_g0_0
 (16 1)  (1052 353)  (1052 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1038 355)  (1038 355)  routing T_20_22.lc_trk_g0_0 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (47 6)  (1083 358)  (1083 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (1063 359)  (1063 359)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (15 11)  (1051 363)  (1051 363)  routing T_20_22.sp4_v_t_33 <X> T_20_22.lc_trk_g2_4
 (16 11)  (1052 363)  (1052 363)  routing T_20_22.sp4_v_t_33 <X> T_20_22.lc_trk_g2_4
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (1036 366)  (1036 366)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 367)  (1037 367)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (16 15)  (1052 367)  (1052 367)  routing T_20_22.sp12_v_b_12 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_24_22

 (2 14)  (1254 366)  (1254 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 354)  (1320 354)  routing T_25_22.sp4_v_b_4 <X> T_25_22.lc_trk_g0_4
 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 355)  (1322 355)  routing T_25_22.sp4_v_b_4 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (9 7)  (1315 359)  (1315 359)  routing T_25_22.sp4_v_b_4 <X> T_25_22.sp4_v_t_41
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (38 9)  (1344 361)  (1344 361)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (19 10)  (1325 362)  (1325 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (17 13)  (1323 365)  (1323 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (19 4)  (1367 356)  (1367 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 10)  (1352 362)  (1352 362)  routing T_26_22.sp4_v_b_6 <X> T_26_22.sp4_v_t_43


LogicTile_27_22

 (8 15)  (1410 367)  (1410 367)  routing T_27_22.sp4_h_l_47 <X> T_27_22.sp4_v_t_47


IO_Tile_0_21

 (6 0)  (11 336)  (11 336)  routing T_0_21.span4_horz_1 <X> T_0_21.lc_trk_g0_1
 (7 0)  (10 336)  (10 336)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 336)  (9 336)  routing T_0_21.span4_horz_1 <X> T_0_21.lc_trk_g0_1
 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (12 4)  (5 340)  (5 340)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (12 5)  (5 341)  (5 341)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (5 14)  (12 350)  (12 350)  routing T_0_21.span4_vert_b_7 <X> T_0_21.lc_trk_g1_7
 (7 14)  (10 350)  (10 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit
 (8 15)  (9 351)  (9 351)  routing T_0_21.span4_vert_b_7 <X> T_0_21.lc_trk_g1_7


LogicTile_4_21

 (9 2)  (189 338)  (189 338)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_36
 (19 7)  (199 343)  (199 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_6_21

 (3 6)  (291 342)  (291 342)  routing T_6_21.sp12_h_r_0 <X> T_6_21.sp12_v_t_23
 (3 7)  (291 343)  (291 343)  routing T_6_21.sp12_h_r_0 <X> T_6_21.sp12_v_t_23


RAM_Tile_8_21

 (4 0)  (400 336)  (400 336)  routing T_8_21.sp4_v_t_41 <X> T_8_21.sp4_v_b_0
 (6 0)  (402 336)  (402 336)  routing T_8_21.sp4_v_t_41 <X> T_8_21.sp4_v_b_0
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 339)  (396 339)  routing T_8_21.lc_trk_g1_1 <X> T_8_21.wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g1_1 <X> T_8_21.wire_bram/ram/RCLK
 (14 3)  (410 339)  (410 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (15 3)  (411 339)  (411 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (16 3)  (412 339)  (412 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (9 4)  (405 340)  (405 340)  routing T_8_21.sp4_v_t_41 <X> T_8_21.sp4_h_r_4
 (15 4)  (411 340)  (411 340)  routing T_8_21.sp4_h_r_9 <X> T_8_21.lc_trk_g1_1
 (16 4)  (412 340)  (412 340)  routing T_8_21.sp4_h_r_9 <X> T_8_21.lc_trk_g1_1
 (17 4)  (413 340)  (413 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 340)  (414 340)  routing T_8_21.sp4_h_r_9 <X> T_8_21.lc_trk_g1_1
 (8 5)  (404 341)  (404 341)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_b_4
 (14 5)  (410 341)  (410 341)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g1_0
 (15 5)  (411 341)  (411 341)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g1_0
 (16 5)  (412 341)  (412 341)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (37 9)  (433 345)  (433 345)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (4 10)  (400 346)  (400 346)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_43
 (6 10)  (402 346)  (402 346)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_43
 (5 11)  (401 347)  (401 347)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_43
 (6 12)  (402 348)  (402 348)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_b_9
 (10 12)  (406 348)  (406 348)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_h_r_10
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (9 14)  (405 350)  (405 350)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_h_l_47
 (10 14)  (406 350)  (406 350)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_h_l_47
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.wire_bram/ram/RE


LogicTile_10_21

 (5 4)  (497 340)  (497 340)  routing T_10_21.sp4_h_l_37 <X> T_10_21.sp4_h_r_3
 (4 5)  (496 341)  (496 341)  routing T_10_21.sp4_h_l_37 <X> T_10_21.sp4_h_r_3


LogicTile_12_21

 (5 2)  (605 338)  (605 338)  routing T_12_21.sp4_v_b_0 <X> T_12_21.sp4_h_l_37
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 344)  (623 344)  routing T_12_21.sp12_v_b_11 <X> T_12_21.lc_trk_g2_3
 (4 9)  (604 345)  (604 345)  routing T_12_21.sp4_h_l_47 <X> T_12_21.sp4_h_r_6
 (6 9)  (606 345)  (606 345)  routing T_12_21.sp4_h_l_47 <X> T_12_21.sp4_h_r_6
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (8 10)  (608 346)  (608 346)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_42
 (10 10)  (610 346)  (610 346)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_42
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp12_v_t_12 <X> T_12_21.lc_trk_g2_7
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (26 13)  (626 349)  (626 349)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (4 15)  (604 351)  (604 351)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_h_l_44
 (6 15)  (606 351)  (606 351)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_h_l_44


LogicTile_13_21

 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 338)  (688 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (41 2)  (695 338)  (695 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 339)  (681 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (21 4)  (675 340)  (675 340)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 340)  (677 340)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (24 4)  (678 340)  (678 340)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (25 4)  (679 340)  (679 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (26 4)  (680 340)  (680 340)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 340)  (684 340)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (50 4)  (704 340)  (704 340)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (675 341)  (675 341)  routing T_13_21.sp4_h_r_19 <X> T_13_21.lc_trk_g1_3
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (27 5)  (681 341)  (681 341)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (38 5)  (692 341)  (692 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (42 5)  (696 341)  (696 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (16 6)  (670 342)  (670 342)  routing T_13_21.sp12_h_l_18 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (25 6)  (679 342)  (679 342)  routing T_13_21.lft_op_6 <X> T_13_21.lc_trk_g1_6
 (18 7)  (672 343)  (672 343)  routing T_13_21.sp12_h_l_18 <X> T_13_21.lc_trk_g1_5
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 343)  (678 343)  routing T_13_21.lft_op_6 <X> T_13_21.lc_trk_g1_6
 (16 10)  (670 346)  (670 346)  routing T_13_21.sp4_v_b_37 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.sp4_v_b_37 <X> T_13_21.lc_trk_g2_5
 (8 11)  (662 347)  (662 347)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_v_t_42
 (10 11)  (664 347)  (664 347)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_v_t_42
 (18 11)  (672 347)  (672 347)  routing T_13_21.sp4_v_b_37 <X> T_13_21.lc_trk_g2_5
 (8 12)  (662 348)  (662 348)  routing T_13_21.sp4_v_b_10 <X> T_13_21.sp4_h_r_10
 (9 12)  (663 348)  (663 348)  routing T_13_21.sp4_v_b_10 <X> T_13_21.sp4_h_r_10
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 348)  (677 348)  routing T_13_21.sp12_v_b_11 <X> T_13_21.lc_trk_g3_3


LogicTile_14_21

 (25 0)  (733 336)  (733 336)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g0_2
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g0_2
 (0 2)  (708 338)  (708 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 339)  (708 339)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 3)  (710 339)  (710 339)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (712 340)  (712 340)  routing T_14_21.sp4_h_l_38 <X> T_14_21.sp4_v_b_3
 (5 5)  (713 341)  (713 341)  routing T_14_21.sp4_h_l_38 <X> T_14_21.sp4_v_b_3
 (14 10)  (722 346)  (722 346)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g2_4
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (51 10)  (759 346)  (759 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 347)  (723 347)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (35 11)  (743 347)  (743 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (15 12)  (723 348)  (723 348)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g3_1
 (16 12)  (724 348)  (724 348)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g3_1
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (14 13)  (722 349)  (722 349)  routing T_14_21.sp12_v_b_16 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp12_v_b_16 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (726 349)  (726 349)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g3_1
 (3 14)  (711 350)  (711 350)  routing T_14_21.sp12_v_b_1 <X> T_14_21.sp12_v_t_22


LogicTile_15_21

 (13 6)  (775 342)  (775 342)  routing T_15_21.sp4_v_b_5 <X> T_15_21.sp4_v_t_40
 (13 8)  (775 344)  (775 344)  routing T_15_21.sp4_v_t_45 <X> T_15_21.sp4_v_b_8
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (41 8)  (803 344)  (803 344)  LC_4 Logic Functioning bit
 (43 8)  (805 344)  (805 344)  LC_4 Logic Functioning bit
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (41 9)  (803 345)  (803 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (3 11)  (765 347)  (765 347)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_l_22
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (787 348)  (787 348)  routing T_15_21.sp4_h_r_34 <X> T_15_21.lc_trk_g3_2
 (14 13)  (776 349)  (776 349)  routing T_15_21.sp4_r_v_b_40 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (780 349)  (780 349)  routing T_15_21.sp4_r_v_b_41 <X> T_15_21.lc_trk_g3_1
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 349)  (785 349)  routing T_15_21.sp4_h_r_34 <X> T_15_21.lc_trk_g3_2
 (24 13)  (786 349)  (786 349)  routing T_15_21.sp4_h_r_34 <X> T_15_21.lc_trk_g3_2


LogicTile_16_21

 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 336)  (839 336)  routing T_16_21.sp4_v_b_19 <X> T_16_21.lc_trk_g0_3
 (24 0)  (840 336)  (840 336)  routing T_16_21.sp4_v_b_19 <X> T_16_21.lc_trk_g0_3
 (4 1)  (820 337)  (820 337)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_r_0
 (8 2)  (824 338)  (824 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (9 2)  (825 338)  (825 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (10 2)  (826 338)  (826 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (8 4)  (824 340)  (824 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (9 4)  (825 340)  (825 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (10 4)  (826 340)  (826 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (11 4)  (827 340)  (827 340)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_b_5
 (14 11)  (830 347)  (830 347)  routing T_16_21.sp4_r_v_b_36 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 14)  (837 350)  (837 350)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g3_7
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 350)  (839 350)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g3_7
 (24 14)  (840 350)  (840 350)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g3_7
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (52 14)  (868 350)  (868 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (827 351)  (827 351)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_h_l_46
 (21 15)  (837 351)  (837 351)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g3_7
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (8 9)  (882 345)  (882 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7


LogicTile_18_21

 (0 2)  (928 338)  (928 338)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (931 338)  (931 338)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (21 2)  (949 338)  (949 338)  routing T_18_21.sp4_v_b_7 <X> T_18_21.lc_trk_g0_7
 (22 2)  (950 338)  (950 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (951 338)  (951 338)  routing T_18_21.sp4_v_b_7 <X> T_18_21.lc_trk_g0_7
 (2 3)  (930 339)  (930 339)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (3 3)  (931 339)  (931 339)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (47 8)  (975 344)  (975 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (942 345)  (942 345)  routing T_18_21.sp4_h_r_24 <X> T_18_21.lc_trk_g2_0
 (15 9)  (943 345)  (943 345)  routing T_18_21.sp4_h_r_24 <X> T_18_21.lc_trk_g2_0
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp4_h_r_24 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (53 9)  (981 345)  (981 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 11)  (942 347)  (942 347)  routing T_18_21.sp4_h_l_17 <X> T_18_21.lc_trk_g2_4
 (15 11)  (943 347)  (943 347)  routing T_18_21.sp4_h_l_17 <X> T_18_21.lc_trk_g2_4
 (16 11)  (944 347)  (944 347)  routing T_18_21.sp4_h_l_17 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (928 350)  (928 350)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r


LogicTile_20_21

 (6 14)  (1042 350)  (1042 350)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_t_44
 (12 14)  (1048 350)  (1048 350)  routing T_20_21.sp4_v_b_11 <X> T_20_21.sp4_h_l_46


LogicTile_21_21

 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_h_r_2 <X> T_21_21.sp4_v_b_2


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.lc_trk_g2_0 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (12 2)  (1318 338)  (1318 338)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g2_0 <X> T_25_21.wire_bram/ram/RCLK
 (11 3)  (1317 339)  (1317 339)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (13 3)  (1319 339)  (1319 339)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (12 4)  (1318 340)  (1318 340)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_r_5
 (13 4)  (1319 340)  (1319 340)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_5
 (4 6)  (1310 342)  (1310 342)  routing T_25_21.sp4_v_b_3 <X> T_25_21.sp4_v_t_38
 (15 6)  (1321 342)  (1321 342)  routing T_25_21.sp4_h_r_5 <X> T_25_21.lc_trk_g1_5
 (16 6)  (1322 342)  (1322 342)  routing T_25_21.sp4_h_r_5 <X> T_25_21.lc_trk_g1_5
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1324 343)  (1324 343)  routing T_25_21.sp4_h_r_5 <X> T_25_21.lc_trk_g1_5
 (14 8)  (1320 344)  (1320 344)  routing T_25_21.sp4_v_t_13 <X> T_25_21.lc_trk_g2_0
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (16 9)  (1322 345)  (1322 345)  routing T_25_21.sp4_v_t_13 <X> T_25_21.lc_trk_g2_0
 (17 9)  (1323 345)  (1323 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (39 9)  (1345 345)  (1345 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (16 10)  (1322 346)  (1322 346)  routing T_25_21.sp4_v_b_29 <X> T_25_21.lc_trk_g2_5
 (17 10)  (1323 346)  (1323 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 346)  (1324 346)  routing T_25_21.sp4_v_b_29 <X> T_25_21.lc_trk_g2_5
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE


IO_Tile_0_20

 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_6_20

 (8 8)  (296 328)  (296 328)  routing T_6_20.sp4_v_b_7 <X> T_6_20.sp4_h_r_7
 (9 8)  (297 328)  (297 328)  routing T_6_20.sp4_v_b_7 <X> T_6_20.sp4_h_r_7


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (9 7)  (405 327)  (405 327)  routing T_8_20.sp4_v_b_4 <X> T_8_20.sp4_v_t_41
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (37 9)  (433 329)  (433 329)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (22 10)  (418 330)  (418 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (419 330)  (419 330)  routing T_8_20.sp4_h_l_18 <X> T_8_20.lc_trk_g2_7
 (24 10)  (420 330)  (420 330)  routing T_8_20.sp4_h_l_18 <X> T_8_20.lc_trk_g2_7
 (21 11)  (417 331)  (417 331)  routing T_8_20.sp4_h_l_18 <X> T_8_20.lc_trk_g2_7
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 334)  (412 334)  routing T_8_20.sp4_v_b_29 <X> T_8_20.lc_trk_g3_5
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 334)  (414 334)  routing T_8_20.sp4_v_b_29 <X> T_8_20.lc_trk_g3_5
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE


LogicTile_10_20

 (6 1)  (498 321)  (498 321)  routing T_10_20.sp4_h_l_37 <X> T_10_20.sp4_h_r_0


LogicTile_12_20

 (19 0)  (619 320)  (619 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 14)  (604 334)  (604 334)  routing T_12_20.sp4_v_b_9 <X> T_12_20.sp4_v_t_44


LogicTile_13_20

 (4 2)  (658 322)  (658 322)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_37
 (6 2)  (660 322)  (660 322)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_37
 (3 12)  (657 332)  (657 332)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_h_r_1
 (3 13)  (657 333)  (657 333)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_h_r_1


LogicTile_14_20

 (4 0)  (712 320)  (712 320)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_0
 (5 1)  (713 321)  (713 321)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_0
 (11 6)  (719 326)  (719 326)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_40
 (13 6)  (721 326)  (721 326)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_40
 (12 7)  (720 327)  (720 327)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_40
 (3 14)  (711 334)  (711 334)  routing T_14_20.sp12_v_b_1 <X> T_14_20.sp12_v_t_22


LogicTile_15_20

 (5 0)  (767 320)  (767 320)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_r_0
 (4 1)  (766 321)  (766 321)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_r_0
 (6 1)  (768 321)  (768 321)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_r_0
 (13 2)  (775 322)  (775 322)  routing T_15_20.sp4_v_b_2 <X> T_15_20.sp4_v_t_39
 (8 5)  (770 325)  (770 325)  routing T_15_20.sp4_v_t_36 <X> T_15_20.sp4_v_b_4
 (10 5)  (772 325)  (772 325)  routing T_15_20.sp4_v_t_36 <X> T_15_20.sp4_v_b_4
 (3 6)  (765 326)  (765 326)  routing T_15_20.sp12_v_b_0 <X> T_15_20.sp12_v_t_23
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp12_h_r_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp12_h_r_5 <X> T_15_20.lc_trk_g1_5
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 326)  (802 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (42 6)  (804 326)  (804 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (46 6)  (808 326)  (808 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (810 326)  (810 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (815 326)  (815 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp12_h_r_5 <X> T_15_20.lc_trk_g1_5
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (51 7)  (813 327)  (813 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (765 328)  (765 328)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_v_b_1


LogicTile_16_20

 (0 2)  (816 322)  (816 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (25 2)  (841 322)  (841 322)  routing T_16_20.sp4_v_t_3 <X> T_16_20.lc_trk_g0_6
 (0 3)  (816 323)  (816 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 3)  (818 323)  (818 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 323)  (839 323)  routing T_16_20.sp4_v_t_3 <X> T_16_20.lc_trk_g0_6
 (25 3)  (841 323)  (841 323)  routing T_16_20.sp4_v_t_3 <X> T_16_20.lc_trk_g0_6
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (52 4)  (868 324)  (868 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 325)  (839 325)  routing T_16_20.sp4_v_b_18 <X> T_16_20.lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.sp4_v_b_18 <X> T_16_20.lc_trk_g1_2
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (51 5)  (867 325)  (867 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (829 326)  (829 326)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_v_t_40
 (15 6)  (831 326)  (831 326)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g1_5
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g1_5
 (12 7)  (828 327)  (828 327)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_v_t_40
 (6 8)  (822 328)  (822 328)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_b_6
 (9 9)  (825 329)  (825 329)  routing T_16_20.sp4_v_t_42 <X> T_16_20.sp4_v_b_7
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (48 14)  (864 334)  (864 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (868 334)  (868 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (2 0)  (876 320)  (876 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 9)  (886 329)  (886 329)  routing T_17_20.sp4_h_r_8 <X> T_17_20.sp4_v_b_8
 (19 13)  (893 333)  (893 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 15)  (877 335)  (877 335)  routing T_17_20.sp12_h_l_22 <X> T_17_20.sp12_v_t_22


LogicTile_18_20

 (10 7)  (938 327)  (938 327)  routing T_18_20.sp4_h_l_46 <X> T_18_20.sp4_v_t_41


LogicTile_19_20

 (6 1)  (988 321)  (988 321)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_h_r_0


LogicTile_20_20

 (0 2)  (1036 322)  (1036 322)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 323)  (1038 323)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.sp4_h_r_13 <X> T_20_20.lc_trk_g1_5
 (16 6)  (1052 326)  (1052 326)  routing T_20_20.sp4_h_r_13 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 326)  (1054 326)  routing T_20_20.sp4_h_r_13 <X> T_20_20.lc_trk_g1_5
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.sp4_v_b_7 <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 326)  (1059 326)  routing T_20_20.sp4_v_b_7 <X> T_20_20.lc_trk_g1_7
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 326)  (1070 326)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (45 6)  (1081 326)  (1081 326)  LC_3 Logic Functioning bit
 (52 6)  (1088 326)  (1088 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (48 7)  (1084 327)  (1084 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 12)  (1052 332)  (1052 332)  routing T_20_20.sp4_v_b_33 <X> T_20_20.lc_trk_g3_1
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 332)  (1054 332)  routing T_20_20.sp4_v_b_33 <X> T_20_20.lc_trk_g3_1
 (18 13)  (1054 333)  (1054 333)  routing T_20_20.sp4_v_b_33 <X> T_20_20.lc_trk_g3_1
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 335)  (1036 335)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 335)  (1037 335)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_7/s_r


LogicTile_21_20

 (11 11)  (1101 331)  (1101 331)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_h_l_45


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (3 3)  (1309 323)  (1309 323)  routing T_25_20.sp12_v_b_0 <X> T_25_20.sp12_h_l_23
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (25 6)  (1331 326)  (1331 326)  routing T_25_20.sp4_v_b_14 <X> T_25_20.lc_trk_g1_6
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (22 7)  (1328 327)  (1328 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 327)  (1329 327)  routing T_25_20.sp4_v_b_14 <X> T_25_20.lc_trk_g1_6
 (25 7)  (1331 327)  (1331 327)  routing T_25_20.sp4_v_b_14 <X> T_25_20.lc_trk_g1_6
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (38 9)  (1344 329)  (1344 329)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (12 10)  (1318 330)  (1318 330)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_45
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.sp4_v_b_28 <X> T_25_20.lc_trk_g2_4
 (11 11)  (1317 331)  (1317 331)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_45
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp4_v_b_28 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12
 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12


LogicTile_4_19

 (8 2)  (188 306)  (188 306)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_h_l_36


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (21 0)  (417 304)  (417 304)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (22 0)  (418 304)  (418 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 304)  (420 304)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 305)  (412 305)  routing T_8_19.sp12_h_r_8 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 305)  (417 305)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (8 2)  (404 306)  (404 306)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_h_l_36
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (9 3)  (405 307)  (405 307)  routing T_8_19.sp4_v_b_1 <X> T_8_19.sp4_v_t_36
 (19 4)  (415 308)  (415 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 312)  (433 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (4 10)  (400 314)  (400 314)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_43
 (6 10)  (402 314)  (402 314)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_43
 (14 10)  (410 314)  (410 314)  routing T_8_19.sp4_v_b_28 <X> T_8_19.lc_trk_g2_4
 (16 11)  (412 315)  (412 315)  routing T_8_19.sp4_v_b_28 <X> T_8_19.lc_trk_g2_4
 (17 11)  (413 315)  (413 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (399 318)  (399 318)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (3 15)  (399 319)  (399 319)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22


LogicTile_9_19

 (6 2)  (444 306)  (444 306)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_37
 (11 2)  (449 306)  (449 306)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_v_t_39
 (13 2)  (451 306)  (451 306)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_v_t_39
 (5 3)  (443 307)  (443 307)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_37
 (9 3)  (447 307)  (447 307)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_v_t_36
 (10 3)  (448 307)  (448 307)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_v_t_36
 (12 3)  (450 307)  (450 307)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_v_t_39
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (4 14)  (442 318)  (442 318)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_44
 (13 14)  (451 318)  (451 318)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_v_t_46
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22


LogicTile_11_19

 (3 6)  (549 310)  (549 310)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_v_t_23
 (3 14)  (549 318)  (549 318)  routing T_11_19.sp12_v_b_1 <X> T_11_19.sp12_v_t_22


LogicTile_12_19

 (10 2)  (610 306)  (610 306)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_l_36
 (3 6)  (603 310)  (603 310)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22


LogicTile_13_19

 (4 9)  (658 313)  (658 313)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_r_6
 (12 10)  (666 314)  (666 314)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_45
 (13 11)  (667 315)  (667 315)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_45


LogicTile_14_19

 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (46 0)  (754 304)  (754 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_0
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.bot_op_2 <X> T_14_19.lc_trk_g1_2
 (3 6)  (711 310)  (711 310)  routing T_14_19.sp12_v_b_0 <X> T_14_19.sp12_v_t_23
 (14 6)  (722 310)  (722 310)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g1_4
 (14 7)  (722 311)  (722 311)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g1_4
 (16 7)  (724 311)  (724 311)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (25 8)  (733 312)  (733 312)  routing T_14_19.sp12_v_t_1 <X> T_14_19.lc_trk_g2_2
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (51 8)  (759 312)  (759 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp12_v_t_1 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.sp12_v_t_1 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (48 9)  (756 313)  (756 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 12)  (713 316)  (713 316)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_9
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp4_h_r_33 <X> T_14_19.lc_trk_g3_1
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp4_h_r_33 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.sp4_h_r_33 <X> T_14_19.lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp12_v_b_11 <X> T_14_19.lc_trk_g3_3
 (6 13)  (714 317)  (714 317)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_9
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp12_v_b_8 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (3 14)  (711 318)  (711 318)  routing T_14_19.sp12_v_b_1 <X> T_14_19.sp12_v_t_22
 (4 14)  (712 318)  (712 318)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_v_t_44
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 319)  (731 319)  routing T_14_19.sp12_v_b_14 <X> T_14_19.lc_trk_g3_6


LogicTile_15_19

 (3 0)  (765 304)  (765 304)  routing T_15_19.sp12_v_t_23 <X> T_15_19.sp12_v_b_0
 (8 0)  (770 304)  (770 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (9 0)  (771 304)  (771 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (10 0)  (772 304)  (772 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_v_b_1
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (11 6)  (773 310)  (773 310)  routing T_15_19.sp4_v_b_2 <X> T_15_19.sp4_v_t_40
 (21 6)  (783 310)  (783 310)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (774 311)  (774 311)  routing T_15_19.sp4_v_b_2 <X> T_15_19.sp4_v_t_40
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp12_v_b_12 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g3_4
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_7
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (41 14)  (803 318)  (803 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (47 14)  (809 318)  (809 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (814 318)  (814 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 319)  (776 319)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g3_4
 (15 15)  (777 319)  (777 319)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 319)  (795 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_7
 (34 15)  (796 319)  (796 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (3 0)  (819 304)  (819 304)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_v_b_0
 (4 0)  (820 304)  (820 304)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_0
 (6 0)  (822 304)  (822 304)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_0
 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g0_1
 (25 0)  (841 304)  (841 304)  routing T_16_19.sp4_v_b_2 <X> T_16_19.lc_trk_g0_2
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (834 305)  (834 305)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g0_1
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_v_b_2 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_0
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_l_23
 (14 2)  (830 306)  (830 306)  routing T_16_19.sp4_h_l_1 <X> T_16_19.lc_trk_g0_4
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 306)  (839 306)  routing T_16_19.sp4_v_b_23 <X> T_16_19.lc_trk_g0_7
 (24 2)  (840 306)  (840 306)  routing T_16_19.sp4_v_b_23 <X> T_16_19.lc_trk_g0_7
 (0 3)  (816 307)  (816 307)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 3)  (818 307)  (818 307)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (15 3)  (831 307)  (831 307)  routing T_16_19.sp4_h_l_1 <X> T_16_19.lc_trk_g0_4
 (16 3)  (832 307)  (832 307)  routing T_16_19.sp4_h_l_1 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (816 308)  (816 308)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (0 5)  (816 309)  (816 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (48 5)  (864 309)  (864 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (820 310)  (820 310)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_38
 (6 6)  (822 310)  (822 310)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_38
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g1_5
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.bot_op_7 <X> T_16_19.lc_trk_g1_7
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (47 6)  (863 310)  (863 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (866 310)  (866 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g1_6
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (2 8)  (818 312)  (818 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 8)  (819 312)  (819 312)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_v_b_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (3 9)  (819 313)  (819 313)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_v_b_1
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (9 11)  (825 315)  (825 315)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_v_t_42
 (10 11)  (826 315)  (826 315)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_v_t_42
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (48 11)  (864 315)  (864 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (828 316)  (828 316)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_h_r_11
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (841 316)  (841 316)  routing T_16_19.bnl_op_2 <X> T_16_19.lc_trk_g3_2
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (11 13)  (827 317)  (827 317)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_h_r_11
 (14 13)  (830 317)  (830 317)  routing T_16_19.sp4_r_v_b_40 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_r_v_b_43 <X> T_16_19.lc_trk_g3_3
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.bnl_op_2 <X> T_16_19.lc_trk_g3_2
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 318)  (820 318)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_44
 (5 14)  (821 318)  (821 318)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_l_44
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r


LogicTile_17_19

 (25 4)  (899 308)  (899 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.lc_trk_g1_2
 (9 5)  (883 309)  (883 309)  routing T_17_19.sp4_v_t_41 <X> T_17_19.sp4_v_b_4
 (11 5)  (885 309)  (885 309)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_h_r_5
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (897 309)  (897 309)  routing T_17_19.sp4_v_b_10 <X> T_17_19.lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.sp4_v_b_10 <X> T_17_19.lc_trk_g1_2
 (6 9)  (880 313)  (880 313)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_h_r_6
 (19 10)  (893 314)  (893 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_30 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_30 <X> T_17_19.lc_trk_g2_6
 (25 11)  (899 315)  (899 315)  routing T_17_19.sp4_h_r_30 <X> T_17_19.lc_trk_g2_6
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 317)  (907 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (21 14)  (895 318)  (895 318)  routing T_17_19.sp4_v_t_18 <X> T_17_19.lc_trk_g3_7
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_t_18 <X> T_17_19.lc_trk_g3_7


LogicTile_18_19

 (6 13)  (934 317)  (934 317)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_h_r_9


LogicTile_19_19

 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 306)  (996 306)  routing T_19_19.sp4_h_l_9 <X> T_19_19.lc_trk_g0_4
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (14 3)  (996 307)  (996 307)  routing T_19_19.sp4_h_l_9 <X> T_19_19.lc_trk_g0_4
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_h_l_9 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_h_l_9 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (4 4)  (986 308)  (986 308)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_3
 (6 4)  (988 308)  (988 308)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_3
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.sp4_v_b_11 <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 308)  (1005 308)  routing T_19_19.sp4_v_b_11 <X> T_19_19.lc_trk_g1_3
 (25 4)  (1007 308)  (1007 308)  routing T_19_19.sp4_v_b_2 <X> T_19_19.lc_trk_g1_2
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_3
 (21 5)  (1003 309)  (1003 309)  routing T_19_19.sp4_v_b_11 <X> T_19_19.lc_trk_g1_3
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1005 309)  (1005 309)  routing T_19_19.sp4_v_b_2 <X> T_19_19.lc_trk_g1_2
 (3 6)  (985 310)  (985 310)  routing T_19_19.sp12_v_b_0 <X> T_19_19.sp12_v_t_23
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 10)  (987 314)  (987 314)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_h_l_43
 (4 11)  (986 315)  (986 315)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_h_l_43
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (47 14)  (1029 318)  (1029 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1030 318)  (1030 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (983 319)  (983 319)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (24 15)  (1006 319)  (1006 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 319)  (1016 319)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.input_2_7
 (35 15)  (1017 319)  (1017 319)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.input_2_7
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (26 2)  (1062 306)  (1062 306)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 306)  (1064 306)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 306)  (1067 306)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 306)  (1071 306)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.input_2_1
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 307)  (1067 307)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 307)  (1069 307)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.input_2_1
 (34 3)  (1070 307)  (1070 307)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.input_2_1
 (35 3)  (1071 307)  (1071 307)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.input_2_1
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (40 3)  (1076 307)  (1076 307)  LC_1 Logic Functioning bit
 (3 4)  (1039 308)  (1039 308)  routing T_20_19.sp12_v_t_23 <X> T_20_19.sp12_h_r_0
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp4_v_t_1 <X> T_20_19.lc_trk_g1_4
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp12_h_l_12 <X> T_20_19.lc_trk_g1_7
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp4_v_t_1 <X> T_20_19.lc_trk_g1_4
 (16 7)  (1052 311)  (1052 311)  routing T_20_19.sp4_v_t_1 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (14 9)  (1050 313)  (1050 313)  routing T_20_19.sp12_v_b_16 <X> T_20_19.lc_trk_g2_0
 (16 9)  (1052 313)  (1052 313)  routing T_20_19.sp12_v_b_16 <X> T_20_19.lc_trk_g2_0
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (10 13)  (1046 317)  (1046 317)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_v_b_10
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_19

 (2 0)  (1092 304)  (1092 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (1098 304)  (1098 304)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_h_r_1
 (10 0)  (1100 304)  (1100 304)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_h_r_1
 (21 0)  (1111 304)  (1111 304)  routing T_21_19.sp12_h_r_3 <X> T_21_19.lc_trk_g0_3
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1114 304)  (1114 304)  routing T_21_19.sp12_h_r_3 <X> T_21_19.lc_trk_g0_3
 (10 1)  (1100 305)  (1100 305)  routing T_21_19.sp4_h_r_8 <X> T_21_19.sp4_v_b_1
 (21 1)  (1111 305)  (1111 305)  routing T_21_19.sp12_h_r_3 <X> T_21_19.lc_trk_g0_3
 (22 3)  (1112 307)  (1112 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 307)  (1113 307)  routing T_21_19.sp4_v_b_22 <X> T_21_19.lc_trk_g0_6
 (24 3)  (1114 307)  (1114 307)  routing T_21_19.sp4_v_b_22 <X> T_21_19.lc_trk_g0_6
 (15 4)  (1105 308)  (1105 308)  routing T_21_19.lft_op_1 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 308)  (1108 308)  routing T_21_19.lft_op_1 <X> T_21_19.lc_trk_g1_1
 (8 5)  (1098 309)  (1098 309)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_v_b_4
 (11 8)  (1101 312)  (1101 312)  routing T_21_19.sp4_v_t_40 <X> T_21_19.sp4_v_b_8
 (6 9)  (1096 313)  (1096 313)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_6
 (12 9)  (1102 313)  (1102 313)  routing T_21_19.sp4_v_t_40 <X> T_21_19.sp4_v_b_8
 (25 12)  (1115 316)  (1115 316)  routing T_21_19.sp4_v_b_26 <X> T_21_19.lc_trk_g3_2
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 317)  (1113 317)  routing T_21_19.sp4_v_b_26 <X> T_21_19.lc_trk_g3_2
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 319)  (1120 319)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 319)  (1122 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1125 319)  (1125 319)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.input_2_7
 (36 15)  (1126 319)  (1126 319)  LC_7 Logic Functioning bit
 (37 15)  (1127 319)  (1127 319)  LC_7 Logic Functioning bit
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit
 (39 15)  (1129 319)  (1129 319)  LC_7 Logic Functioning bit
 (42 15)  (1132 319)  (1132 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (2 12)  (1146 316)  (1146 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_19

 (5 6)  (1203 310)  (1203 310)  routing T_23_19.sp4_h_r_0 <X> T_23_19.sp4_h_l_38
 (4 7)  (1202 311)  (1202 311)  routing T_23_19.sp4_h_r_0 <X> T_23_19.sp4_h_l_38
 (3 14)  (1201 318)  (1201 318)  routing T_23_19.sp12_v_b_1 <X> T_23_19.sp12_v_t_22


LogicTile_24_19

 (3 6)  (1255 310)  (1255 310)  routing T_24_19.sp12_v_b_0 <X> T_24_19.sp12_v_t_23
 (3 15)  (1255 319)  (1255 319)  routing T_24_19.sp12_h_l_22 <X> T_24_19.sp12_v_t_22


RAM_Tile_25_19

 (5 0)  (1311 304)  (1311 304)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_r_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 305)  (1320 305)  routing T_25_19.sp4_h_r_0 <X> T_25_19.lc_trk_g0_0
 (15 1)  (1321 305)  (1321 305)  routing T_25_19.sp4_h_r_0 <X> T_25_19.lc_trk_g0_0
 (16 1)  (1322 305)  (1322 305)  routing T_25_19.sp4_h_r_0 <X> T_25_19.lc_trk_g0_0
 (17 1)  (1323 305)  (1323 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (11 2)  (1317 306)  (1317 306)  routing T_25_19.sp4_v_b_11 <X> T_25_19.sp4_v_t_39
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g0_0 <X> T_25_19.wire_bram/ram/RCLK
 (3 3)  (1309 307)  (1309 307)  routing T_25_19.sp12_v_b_0 <X> T_25_19.sp12_h_l_23
 (8 3)  (1314 307)  (1314 307)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_v_t_36
 (12 3)  (1318 307)  (1318 307)  routing T_25_19.sp4_v_b_11 <X> T_25_19.sp4_v_t_39
 (8 6)  (1314 310)  (1314 310)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_41
 (9 6)  (1315 310)  (1315 310)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_41
 (10 6)  (1316 310)  (1316 310)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_41
 (11 6)  (1317 310)  (1317 310)  routing T_25_19.sp4_v_b_2 <X> T_25_19.sp4_v_t_40
 (10 7)  (1316 311)  (1316 311)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_t_41
 (12 7)  (1318 311)  (1318 311)  routing T_25_19.sp4_v_b_2 <X> T_25_19.sp4_v_t_40
 (14 7)  (1320 311)  (1320 311)  routing T_25_19.sp12_h_r_20 <X> T_25_19.lc_trk_g1_4
 (16 7)  (1322 311)  (1322 311)  routing T_25_19.sp12_h_r_20 <X> T_25_19.lc_trk_g1_4
 (17 7)  (1323 311)  (1323 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (37 9)  (1343 313)  (1343 313)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (12 10)  (1318 314)  (1318 314)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_45
 (5 11)  (1311 315)  (1311 315)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_v_t_43
 (11 11)  (1317 315)  (1317 315)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_45
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_v_b_29 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 318)  (1324 318)  routing T_25_19.sp4_v_b_29 <X> T_25_19.lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE


LogicTile_26_19

 (13 6)  (1361 310)  (1361 310)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_40


LogicTile_27_19

 (3 3)  (1405 307)  (1405 307)  routing T_27_19.sp12_v_b_0 <X> T_27_19.sp12_h_l_23


LogicTile_28_19

 (3 15)  (1459 319)  (1459 319)  routing T_28_19.sp12_h_l_22 <X> T_28_19.sp12_v_t_22


LogicTile_29_19

 (3 2)  (1513 306)  (1513 306)  routing T_29_19.sp12_v_t_23 <X> T_29_19.sp12_h_l_23


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 12)  (6 300)  (6 300)  routing T_0_18.span4_horz_19 <X> T_0_18.span4_vert_t_15
 (12 12)  (5 300)  (5 300)  routing T_0_18.span4_horz_19 <X> T_0_18.span4_vert_t_15
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (6 11)  (132 299)  (132 299)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_43


LogicTile_7_18

 (6 11)  (348 299)  (348 299)  routing T_7_18.sp4_h_r_6 <X> T_7_18.sp4_h_l_43


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 288)  (411 288)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (16 0)  (412 288)  (412 288)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (17 0)  (413 288)  (413 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 288)  (414 288)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 289)  (414 289)  routing T_8_18.sp4_h_r_17 <X> T_8_18.lc_trk_g0_1
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (13 6)  (409 294)  (409 294)  routing T_8_18.sp4_v_b_5 <X> T_8_18.sp4_v_t_40
 (16 6)  (412 294)  (412 294)  routing T_8_18.sp4_v_b_5 <X> T_8_18.lc_trk_g1_5
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 294)  (414 294)  routing T_8_18.sp4_v_b_5 <X> T_8_18.lc_trk_g1_5
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (37 8)  (433 296)  (433 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (9 11)  (405 299)  (405 299)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_v_t_42
 (10 11)  (406 299)  (406 299)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_v_t_42
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (8 4)  (446 292)  (446 292)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_h_r_4
 (9 4)  (447 292)  (447 292)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_h_r_4


LogicTile_11_18

 (10 6)  (556 294)  (556 294)  routing T_11_18.sp4_v_b_11 <X> T_11_18.sp4_h_l_41
 (4 11)  (550 299)  (550 299)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_l_43


LogicTile_12_18

 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_r_v_b_28 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0
 (8 5)  (608 293)  (608 293)  routing T_12_18.sp4_h_r_4 <X> T_12_18.sp4_v_b_4
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (18 9)  (618 297)  (618 297)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_t_12 <X> T_12_18.lc_trk_g2_7
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_r_v_b_41 <X> T_12_18.lc_trk_g3_1
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit


LogicTile_13_18

 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (5 8)  (659 296)  (659 296)  routing T_13_18.sp4_v_b_6 <X> T_13_18.sp4_h_r_6
 (6 9)  (660 297)  (660 297)  routing T_13_18.sp4_v_b_6 <X> T_13_18.sp4_h_r_6
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_r_v_b_38 <X> T_13_18.lc_trk_g2_6
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_t_17 <X> T_13_18.lc_trk_g3_4
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp12_v_b_23 <X> T_13_18.lc_trk_g3_7
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_17 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp12_v_b_23 <X> T_13_18.lc_trk_g3_7


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (2 3)  (710 291)  (710 291)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (5 8)  (713 296)  (713 296)  routing T_14_18.sp4_v_b_6 <X> T_14_18.sp4_h_r_6
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_v_t_12 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.sp4_v_t_12 <X> T_14_18.lc_trk_g2_1
 (6 9)  (714 297)  (714 297)  routing T_14_18.sp4_v_b_6 <X> T_14_18.sp4_h_r_6
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (722 298)  (722 298)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g2_4
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (0 14)  (708 302)  (708 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp12_v_t_2 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.sp12_v_t_2 <X> T_14_18.lc_trk_g3_5
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp12_v_t_2 <X> T_14_18.lc_trk_g3_5


LogicTile_15_18

 (12 0)  (774 288)  (774 288)  routing T_15_18.sp4_v_b_2 <X> T_15_18.sp4_h_r_2
 (21 0)  (783 288)  (783 288)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g0_3
 (11 1)  (773 289)  (773 289)  routing T_15_18.sp4_v_b_2 <X> T_15_18.sp4_h_r_2
 (21 1)  (783 289)  (783 289)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g0_3
 (0 2)  (762 290)  (762 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (13 2)  (775 290)  (775 290)  routing T_15_18.sp4_v_b_2 <X> T_15_18.sp4_v_t_39
 (19 2)  (781 290)  (781 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (762 291)  (762 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (25 4)  (787 292)  (787 292)  routing T_15_18.bnr_op_2 <X> T_15_18.lc_trk_g1_2
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (48 4)  (810 292)  (810 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 293)  (787 293)  routing T_15_18.bnr_op_2 <X> T_15_18.lc_trk_g1_2
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_h_r_3 <X> T_15_18.sp4_v_b_8
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp12_v_b_11 <X> T_15_18.lc_trk_g2_3
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (51 8)  (813 296)  (813 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (15 12)  (777 300)  (777 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (16 12)  (778 300)  (778 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (780 301)  (780 301)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (3 14)  (765 302)  (765 302)  routing T_15_18.sp12_v_b_1 <X> T_15_18.sp12_v_t_22
 (14 14)  (776 302)  (776 302)  routing T_15_18.bnl_op_4 <X> T_15_18.lc_trk_g3_4
 (14 15)  (776 303)  (776 303)  routing T_15_18.bnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_16_18

 (4 0)  (820 288)  (820 288)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_v_b_0
 (6 0)  (822 288)  (822 288)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_v_b_0
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_v_b_19 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_v_b_19 <X> T_16_18.lc_trk_g0_3
 (15 1)  (831 289)  (831 289)  routing T_16_18.bot_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (2 3)  (818 291)  (818 291)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (4 3)  (820 291)  (820 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_37
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_37
 (14 3)  (830 291)  (830 291)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g0_4
 (15 3)  (831 291)  (831 291)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (834 291)  (834 291)  routing T_16_18.sp4_r_v_b_29 <X> T_16_18.lc_trk_g0_5
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.bot_op_6 <X> T_16_18.lc_trk_g0_6
 (9 4)  (825 292)  (825 292)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_h_r_4
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.bot_op_3 <X> T_16_18.lc_trk_g1_3
 (9 5)  (825 293)  (825 293)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_v_b_4
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp12_h_r_8 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (8 6)  (824 294)  (824 294)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_h_l_41
 (9 6)  (825 294)  (825 294)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_h_l_41
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 295)  (851 295)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (51 7)  (867 295)  (867 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (15 9)  (831 297)  (831 297)  routing T_16_18.sp4_v_t_29 <X> T_16_18.lc_trk_g2_0
 (16 9)  (832 297)  (832 297)  routing T_16_18.sp4_v_t_29 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp12_v_b_21 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (42 10)  (858 298)  (858 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (50 10)  (866 298)  (866 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (867 298)  (867 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp12_v_b_21 <X> T_16_18.lc_trk_g2_5
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (3 14)  (819 302)  (819 302)  routing T_16_18.sp12_v_b_1 <X> T_16_18.sp12_v_t_22
 (25 14)  (841 302)  (841 302)  routing T_16_18.bnl_op_6 <X> T_16_18.lc_trk_g3_6
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.bnl_op_6 <X> T_16_18.lc_trk_g3_6
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit
 (46 15)  (862 303)  (862 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_18

 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 291)  (874 291)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 3)  (876 291)  (876 291)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.top_op_6 <X> T_17_18.lc_trk_g0_6
 (25 3)  (899 291)  (899 291)  routing T_17_18.top_op_6 <X> T_17_18.lc_trk_g0_6
 (8 4)  (882 292)  (882 292)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_4
 (9 4)  (883 292)  (883 292)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_4
 (15 4)  (889 292)  (889 292)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g1_1
 (16 4)  (890 292)  (890 292)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g1_1
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 292)  (892 292)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g1_1
 (18 5)  (892 293)  (892 293)  routing T_17_18.sp4_h_l_4 <X> T_17_18.lc_trk_g1_1
 (13 6)  (887 294)  (887 294)  routing T_17_18.sp4_v_b_5 <X> T_17_18.sp4_v_t_40
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (52 6)  (926 294)  (926 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_7
 (9 9)  (883 297)  (883 297)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_7
 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_t_43
 (15 12)  (889 300)  (889 300)  routing T_17_18.sp12_v_b_1 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.sp12_v_b_1 <X> T_17_18.lc_trk_g3_1
 (18 13)  (892 301)  (892 301)  routing T_17_18.sp12_v_b_1 <X> T_17_18.lc_trk_g3_1
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 301)  (897 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (24 13)  (898 301)  (898 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (10 14)  (884 302)  (884 302)  routing T_17_18.sp4_v_b_5 <X> T_17_18.sp4_h_l_47


LogicTile_19_18

 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.sp4_v_t_3 <X> T_19_18.lc_trk_g0_6
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 291)  (1005 291)  routing T_19_18.sp4_v_t_3 <X> T_19_18.lc_trk_g0_6
 (25 3)  (1007 291)  (1007 291)  routing T_19_18.sp4_v_t_3 <X> T_19_18.lc_trk_g0_6
 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_8
 (13 8)  (995 296)  (995 296)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_8
 (12 9)  (994 297)  (994 297)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_8
 (25 12)  (1007 300)  (1007 300)  routing T_19_18.sp4_v_b_26 <X> T_19_18.lc_trk_g3_2
 (22 13)  (1004 301)  (1004 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1005 301)  (1005 301)  routing T_19_18.sp4_v_b_26 <X> T_19_18.lc_trk_g3_2
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1015 303)  (1015 303)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.input_2_7
 (34 15)  (1016 303)  (1016 303)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.input_2_7
 (35 15)  (1017 303)  (1017 303)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.input_2_7
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1059 288)  (1059 288)  routing T_20_18.sp12_h_l_16 <X> T_20_18.lc_trk_g0_3
 (4 1)  (1040 289)  (1040 289)  routing T_20_18.sp4_h_l_41 <X> T_20_18.sp4_h_r_0
 (6 1)  (1042 289)  (1042 289)  routing T_20_18.sp4_h_l_41 <X> T_20_18.sp4_h_r_0
 (14 1)  (1050 289)  (1050 289)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g0_0
 (15 1)  (1051 289)  (1051 289)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g0_0
 (16 1)  (1052 289)  (1052 289)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (1057 289)  (1057 289)  routing T_20_18.sp12_h_l_16 <X> T_20_18.lc_trk_g0_3
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1038 291)  (1038 291)  routing T_20_18.lc_trk_g0_0 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 291)  (1059 291)  routing T_20_18.sp4_v_b_22 <X> T_20_18.lc_trk_g0_6
 (24 3)  (1060 291)  (1060 291)  routing T_20_18.sp4_v_b_22 <X> T_20_18.lc_trk_g0_6
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (45 4)  (1081 292)  (1081 292)  LC_2 Logic Functioning bit
 (52 4)  (1088 292)  (1088 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.tnr_op_7 <X> T_20_18.lc_trk_g2_7
 (6 14)  (1042 302)  (1042 302)  routing T_20_18.sp4_h_l_41 <X> T_20_18.sp4_v_t_44


LogicTile_21_18

 (8 4)  (1098 292)  (1098 292)  routing T_21_18.sp4_h_l_41 <X> T_21_18.sp4_h_r_4


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 290)  (1320 290)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (8 7)  (1314 295)  (1314 295)  routing T_25_18.sp4_h_l_41 <X> T_25_18.sp4_v_t_41
 (22 7)  (1328 295)  (1328 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (38 8)  (1344 296)  (1344 296)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (4 10)  (1352 298)  (1352 298)  routing T_26_18.sp4_v_b_6 <X> T_26_18.sp4_v_t_43


RAM_Tile_8_17

 (14 0)  (410 272)  (410 272)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g0_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 273)  (411 273)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g0_0
 (16 1)  (412 273)  (412 273)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g0_0 <X> T_8_17.wire_bram/ram/RCLK
 (8 4)  (404 276)  (404 276)  routing T_8_17.sp4_v_b_4 <X> T_8_17.sp4_h_r_4
 (9 4)  (405 276)  (405 276)  routing T_8_17.sp4_v_b_4 <X> T_8_17.sp4_h_r_4
 (11 4)  (407 276)  (407 276)  routing T_8_17.sp4_v_t_44 <X> T_8_17.sp4_v_b_5
 (13 4)  (409 276)  (409 276)  routing T_8_17.sp4_v_t_44 <X> T_8_17.sp4_v_b_5
 (16 6)  (412 278)  (412 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g1_5
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 278)  (414 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g1_5
 (11 8)  (407 280)  (407 280)  routing T_8_17.sp4_v_t_37 <X> T_8_17.sp4_v_b_8
 (13 8)  (409 280)  (409 280)  routing T_8_17.sp4_v_t_37 <X> T_8_17.sp4_v_b_8
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (37 8)  (433 280)  (433 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (25 12)  (421 284)  (421 284)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (22 13)  (418 285)  (418 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (419 285)  (419 285)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (25 13)  (421 285)  (421 285)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (15 0)  (615 272)  (615 272)  routing T_12_17.sp4_h_r_9 <X> T_12_17.lc_trk_g0_1
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_h_r_9 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.sp4_h_r_9 <X> T_12_17.lc_trk_g0_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (46 0)  (646 272)  (646 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (604 273)  (604 273)  routing T_12_17.sp4_h_l_41 <X> T_12_17.sp4_h_r_0
 (6 1)  (606 273)  (606 273)  routing T_12_17.sp4_h_l_41 <X> T_12_17.sp4_h_r_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g0_2
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (602 275)  (602 275)  routing T_12_17.lc_trk_g0_0 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (12 9)  (612 281)  (612 281)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_b_8
 (11 11)  (611 283)  (611 283)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_h_l_45
 (14 11)  (614 283)  (614 283)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g2_4
 (15 11)  (615 283)  (615 283)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (600 286)  (600 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (14 3)  (668 275)  (668 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (3 6)  (657 278)  (657 278)  routing T_13_17.sp12_v_b_0 <X> T_13_17.sp12_v_t_23
 (8 7)  (662 279)  (662 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (9 7)  (663 279)  (663 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp12_v_t_12 <X> T_13_17.lc_trk_g2_7
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_r_v_b_37 <X> T_13_17.lc_trk_g2_5
 (15 12)  (669 284)  (669 284)  routing T_13_17.sp4_v_t_28 <X> T_13_17.lc_trk_g3_1
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_v_t_28 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 285)  (687 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_6
 (34 13)  (688 285)  (688 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (8 15)  (662 287)  (662 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (9 15)  (663 287)  (663 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (10 15)  (664 287)  (664 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47


LogicTile_14_17

 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.bnr_op_1 <X> T_14_17.lc_trk_g0_1
 (18 1)  (726 273)  (726 273)  routing T_14_17.bnr_op_1 <X> T_14_17.lc_trk_g0_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_v_b_9 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_v_b_9 <X> T_14_17.lc_trk_g1_1
 (15 5)  (723 277)  (723 277)  routing T_14_17.bot_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_v_b_9 <X> T_14_17.lc_trk_g1_1
 (8 6)  (716 278)  (716 278)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_h_l_41
 (10 6)  (718 278)  (718 278)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_h_l_41
 (25 6)  (733 278)  (733 278)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (48 6)  (756 278)  (756 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (53 7)  (761 279)  (761 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (720 280)  (720 280)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_8
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_4
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (11 9)  (719 281)  (719 281)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_8
 (13 9)  (721 281)  (721 281)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_8
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_4
 (35 9)  (743 281)  (743 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (25 10)  (733 282)  (733 282)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7


LogicTile_15_17

 (8 0)  (770 272)  (770 272)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_h_r_1
 (10 0)  (772 272)  (772 272)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_h_r_1
 (21 0)  (783 272)  (783 272)  routing T_15_17.sp4_v_b_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_3 <X> T_15_17.lc_trk_g0_3
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (0 2)  (762 274)  (762 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 275)  (762 275)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 3)  (764 275)  (764 275)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 276)  (777 276)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (18 5)  (780 277)  (780 277)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_v_b_0 <X> T_15_17.sp12_v_t_23
 (15 6)  (777 278)  (777 278)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (13 8)  (775 280)  (775 280)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_v_b_8
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_r_v_b_33 <X> T_15_17.lc_trk_g2_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (46 12)  (808 284)  (808 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (47 13)  (809 285)  (809 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (815 285)  (815 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r


LogicTile_16_17

 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_0
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (9 1)  (825 273)  (825 273)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_v_b_1
 (10 1)  (826 273)  (826 273)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_v_b_1
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (25 2)  (841 274)  (841 274)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g0_6
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g0_6
 (12 4)  (828 276)  (828 276)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_r_5
 (13 4)  (829 276)  (829 276)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_v_b_5
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_v_b_10 <X> T_16_17.lc_trk_g1_2
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_v_b_10 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.sp4_v_b_10 <X> T_16_17.lc_trk_g1_2
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 277)  (850 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.input_2_2
 (35 5)  (851 277)  (851 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.input_2_2
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (25 6)  (841 278)  (841 278)  routing T_16_17.bnr_op_6 <X> T_16_17.lc_trk_g1_6
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (841 279)  (841 279)  routing T_16_17.bnr_op_6 <X> T_16_17.lc_trk_g1_6
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (43 7)  (859 279)  (859 279)  LC_3 Logic Functioning bit
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.bnl_op_1 <X> T_16_17.lc_trk_g2_1
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp12_v_b_19 <X> T_16_17.lc_trk_g2_3
 (18 9)  (834 281)  (834 281)  routing T_16_17.bnl_op_1 <X> T_16_17.lc_trk_g2_1
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp12_v_b_19 <X> T_16_17.lc_trk_g2_3
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_h_l_45
 (21 10)  (837 282)  (837 282)  routing T_16_17.rgt_op_7 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.rgt_op_7 <X> T_16_17.lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_v_b_30 <X> T_16_17.lc_trk_g2_6
 (13 11)  (829 283)  (829 283)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_h_l_45
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_v_b_30 <X> T_16_17.lc_trk_g2_6
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.bnl_op_1 <X> T_16_17.lc_trk_g3_1
 (21 12)  (837 284)  (837 284)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g3_3
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (18 13)  (834 285)  (834 285)  routing T_16_17.bnl_op_1 <X> T_16_17.lc_trk_g3_1
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (839 285)  (839 285)  routing T_16_17.sp12_v_b_18 <X> T_16_17.lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp12_v_b_18 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (41 13)  (857 285)  (857 285)  LC_6 Logic Functioning bit
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_r_v_b_45 <X> T_16_17.lc_trk_g3_5


LogicTile_17_17

 (5 0)  (879 272)  (879 272)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_0
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_0
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_v_b_18 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_v_b_18 <X> T_17_17.lc_trk_g0_2
 (14 2)  (888 274)  (888 274)  routing T_17_17.sp4_v_b_4 <X> T_17_17.lc_trk_g0_4
 (16 3)  (890 275)  (890 275)  routing T_17_17.sp4_v_b_4 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_4
 (9 5)  (883 277)  (883 277)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_4
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_v_b_4 <X> T_17_17.lc_trk_g1_4
 (16 6)  (890 278)  (890 278)  routing T_17_17.sp4_v_b_13 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.sp4_v_b_13 <X> T_17_17.lc_trk_g1_5
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_v_b_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (892 279)  (892 279)  routing T_17_17.sp4_v_b_13 <X> T_17_17.lc_trk_g1_5
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (897 282)  (897 282)  routing T_17_17.sp12_v_b_23 <X> T_17_17.lc_trk_g2_7
 (21 11)  (895 283)  (895 283)  routing T_17_17.sp12_v_b_23 <X> T_17_17.lc_trk_g2_7
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp4_v_b_47 <X> T_17_17.lc_trk_g3_7
 (24 14)  (898 286)  (898 286)  routing T_17_17.sp4_v_b_47 <X> T_17_17.lc_trk_g3_7
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (40 15)  (914 287)  (914 287)  LC_7 Logic Functioning bit
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (13 8)  (941 280)  (941 280)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_8
 (12 9)  (940 281)  (940 281)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_8
 (8 11)  (936 283)  (936 283)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_v_t_42
 (9 11)  (937 283)  (937 283)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_v_t_42
 (10 11)  (938 283)  (938 283)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_v_t_42
 (2 12)  (930 284)  (930 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_17

 (12 0)  (994 272)  (994 272)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_r_2
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_r_2
 (0 2)  (982 274)  (982 274)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (997 274)  (997 274)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g0_5
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (2 3)  (984 275)  (984 275)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g1_7
 (21 7)  (1003 279)  (1003 279)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g1_7
 (14 8)  (996 280)  (996 280)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g2_0
 (15 8)  (997 280)  (997 280)  routing T_19_17.sp4_h_r_25 <X> T_19_17.lc_trk_g2_1
 (16 8)  (998 280)  (998 280)  routing T_19_17.sp4_h_r_25 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (14 9)  (996 281)  (996 281)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g2_0
 (15 9)  (997 281)  (997 281)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g2_0
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (1000 281)  (1000 281)  routing T_19_17.sp4_h_r_25 <X> T_19_17.lc_trk_g2_1
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 283)  (1012 283)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1015 283)  (1015 283)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.input_2_5
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (46 13)  (1028 285)  (1028 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (1003 286)  (1003 286)  routing T_19_17.sp4_v_t_26 <X> T_19_17.lc_trk_g3_7
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 286)  (1005 286)  routing T_19_17.sp4_v_t_26 <X> T_19_17.lc_trk_g3_7
 (21 15)  (1003 287)  (1003 287)  routing T_19_17.sp4_v_t_26 <X> T_19_17.lc_trk_g3_7


LogicTile_20_17

 (14 0)  (1050 272)  (1050 272)  routing T_20_17.sp4_h_r_8 <X> T_20_17.lc_trk_g0_0
 (25 0)  (1061 272)  (1061 272)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g0_2
 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 272)  (1066 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 272)  (1071 272)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.input_2_0
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (42 0)  (1078 272)  (1078 272)  LC_0 Logic Functioning bit
 (15 1)  (1051 273)  (1051 273)  routing T_20_17.sp4_h_r_8 <X> T_20_17.lc_trk_g0_0
 (16 1)  (1052 273)  (1052 273)  routing T_20_17.sp4_h_r_8 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 273)  (1059 273)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g0_2
 (25 1)  (1061 273)  (1061 273)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g0_2
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 273)  (1064 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 273)  (1067 273)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 273)  (1069 273)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.input_2_0
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (43 1)  (1079 273)  (1079 273)  LC_0 Logic Functioning bit
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 274)  (1051 274)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g0_5
 (16 2)  (1052 274)  (1052 274)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g0_5
 (17 2)  (1053 274)  (1053 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1054 274)  (1054 274)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g0_5
 (21 2)  (1057 274)  (1057 274)  routing T_20_17.sp12_h_l_4 <X> T_20_17.lc_trk_g0_7
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 274)  (1060 274)  routing T_20_17.sp12_h_l_4 <X> T_20_17.lc_trk_g0_7
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (1038 275)  (1038 275)  routing T_20_17.lc_trk_g0_0 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (21 3)  (1057 275)  (1057 275)  routing T_20_17.sp12_h_l_4 <X> T_20_17.lc_trk_g0_7
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.bot_op_6 <X> T_20_17.lc_trk_g0_6
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 276)  (1071 276)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (18 5)  (1054 277)  (1054 277)  routing T_20_17.sp4_r_v_b_25 <X> T_20_17.lc_trk_g1_1
 (28 5)  (1064 277)  (1064 277)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 277)  (1068 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 277)  (1069 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (34 5)  (1070 277)  (1070 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (35 5)  (1071 277)  (1071 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (40 5)  (1076 277)  (1076 277)  LC_2 Logic Functioning bit
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (43 6)  (1079 278)  (1079 278)  LC_3 Logic Functioning bit
 (50 6)  (1086 278)  (1086 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1050 279)  (1050 279)  routing T_20_17.sp4_r_v_b_28 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (40 7)  (1076 279)  (1076 279)  LC_3 Logic Functioning bit
 (43 7)  (1079 279)  (1079 279)  LC_3 Logic Functioning bit
 (12 8)  (1048 280)  (1048 280)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_h_r_8
 (21 8)  (1057 280)  (1057 280)  routing T_20_17.sp4_v_t_22 <X> T_20_17.lc_trk_g2_3
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1059 280)  (1059 280)  routing T_20_17.sp4_v_t_22 <X> T_20_17.lc_trk_g2_3
 (13 9)  (1049 281)  (1049 281)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_h_r_8
 (21 9)  (1057 281)  (1057 281)  routing T_20_17.sp4_v_t_22 <X> T_20_17.lc_trk_g2_3
 (14 10)  (1050 282)  (1050 282)  routing T_20_17.sp4_v_b_36 <X> T_20_17.lc_trk_g2_4
 (15 10)  (1051 282)  (1051 282)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g2_5
 (16 10)  (1052 282)  (1052 282)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g2_5
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.sp4_h_l_24 <X> T_20_17.lc_trk_g2_5
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (45 10)  (1081 282)  (1081 282)  LC_5 Logic Functioning bit
 (51 10)  (1087 282)  (1087 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1050 283)  (1050 283)  routing T_20_17.sp4_v_b_36 <X> T_20_17.lc_trk_g2_4
 (16 11)  (1052 283)  (1052 283)  routing T_20_17.sp4_v_b_36 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g3_1
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1061 286)  (1061 286)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp12_v_b_12 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp4_r_v_b_47 <X> T_20_17.lc_trk_g3_7
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (24 15)  (1060 287)  (1060 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6


LogicTile_21_17

 (10 1)  (1100 273)  (1100 273)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_v_b_1
 (8 2)  (1098 274)  (1098 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (10 2)  (1100 274)  (1100 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36


LogicTile_23_17

 (5 2)  (1203 274)  (1203 274)  routing T_23_17.sp4_v_b_0 <X> T_23_17.sp4_h_l_37
 (12 4)  (1210 276)  (1210 276)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_5
 (13 5)  (1211 277)  (1211 277)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_5


LogicTile_24_17

 (8 4)  (1260 276)  (1260 276)  routing T_24_17.sp4_h_l_45 <X> T_24_17.sp4_h_r_4
 (10 4)  (1262 276)  (1262 276)  routing T_24_17.sp4_h_l_45 <X> T_24_17.sp4_h_r_4


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 275)  (1306 275)  routing T_25_17.lc_trk_g1_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g1_1 <X> T_25_17.wire_bram/ram/RCLK
 (12 4)  (1318 276)  (1318 276)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_r_5
 (13 4)  (1319 276)  (1319 276)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_v_b_5
 (15 4)  (1321 276)  (1321 276)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (16 4)  (1322 276)  (1322 276)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (17 4)  (1323 276)  (1323 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 276)  (1324 276)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (18 5)  (1324 277)  (1324 277)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (4 6)  (1310 278)  (1310 278)  routing T_25_17.sp4_v_b_7 <X> T_25_17.sp4_v_t_38
 (6 6)  (1312 278)  (1312 278)  routing T_25_17.sp4_v_b_7 <X> T_25_17.sp4_v_t_38
 (15 6)  (1321 278)  (1321 278)  routing T_25_17.sp4_h_r_5 <X> T_25_17.lc_trk_g1_5
 (16 6)  (1322 278)  (1322 278)  routing T_25_17.sp4_h_r_5 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (13 7)  (1319 279)  (1319 279)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_h_l_40
 (18 7)  (1324 279)  (1324 279)  routing T_25_17.sp4_h_r_5 <X> T_25_17.lc_trk_g1_5
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (38 9)  (1344 281)  (1344 281)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (12 10)  (1318 282)  (1318 282)  routing T_25_17.sp4_v_t_45 <X> T_25_17.sp4_h_l_45
 (15 10)  (1321 282)  (1321 282)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (16 10)  (1322 282)  (1322 282)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (11 11)  (1317 283)  (1317 283)  routing T_25_17.sp4_v_t_45 <X> T_25_17.sp4_h_l_45
 (18 11)  (1324 283)  (1324 283)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit


LogicTile_6_16

 (8 11)  (296 267)  (296 267)  routing T_6_16.sp4_v_b_4 <X> T_6_16.sp4_v_t_42
 (10 11)  (298 267)  (298 267)  routing T_6_16.sp4_v_b_4 <X> T_6_16.sp4_v_t_42


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 258)  (410 258)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g0_4
 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 259)  (410 259)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g0_4
 (16 3)  (412 259)  (412 259)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g0_4
 (17 3)  (413 259)  (413 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 264)  (426 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (38 9)  (434 265)  (434 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_bram/ram/WE
 (14 15)  (410 271)  (410 271)  routing T_8_16.sp4_r_v_b_44 <X> T_8_16.lc_trk_g3_4
 (17 15)  (413 271)  (413 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_9_16

 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 258)  (462 258)  routing T_9_16.bot_op_7 <X> T_9_16.lc_trk_g0_7
 (0 3)  (438 259)  (438 259)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 260)  (453 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (16 4)  (454 260)  (454 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 260)  (456 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (0 5)  (438 261)  (438 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (18 5)  (456 261)  (456 261)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (15 6)  (453 262)  (453 262)  routing T_9_16.sp4_h_r_21 <X> T_9_16.lc_trk_g1_5
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_h_r_21 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp4_h_r_21 <X> T_9_16.lc_trk_g1_5
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (39 6)  (477 262)  (477 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (18 7)  (456 263)  (456 263)  routing T_9_16.sp4_h_r_21 <X> T_9_16.lc_trk_g1_5
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (44 7)  (482 263)  (482 263)  LC_3 Logic Functioning bit
 (14 8)  (452 264)  (452 264)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 268)  (461 268)  routing T_9_16.sp4_v_t_30 <X> T_9_16.lc_trk_g3_3
 (24 12)  (462 268)  (462 268)  routing T_9_16.sp4_v_t_30 <X> T_9_16.lc_trk_g3_3
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (44 13)  (482 269)  (482 269)  LC_6 Logic Functioning bit
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 270)  (463 270)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g3_6
 (0 15)  (438 271)  (438 271)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 271)  (439 271)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_16

 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (42 0)  (534 256)  (534 256)  LC_0 Logic Functioning bit
 (44 0)  (536 256)  (536 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (53 0)  (545 256)  (545 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (49 1)  (541 257)  (541 257)  Carry_In_Mux bit 

 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (44 2)  (536 258)  (536 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (53 2)  (545 258)  (545 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (21 4)  (513 260)  (513 260)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 260)  (517 260)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g1_2
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (42 4)  (534 260)  (534 260)  LC_2 Logic Functioning bit
 (44 4)  (536 260)  (536 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (41 5)  (533 261)  (533 261)  LC_2 Logic Functioning bit
 (42 5)  (534 261)  (534 261)  LC_2 Logic Functioning bit
 (53 5)  (545 261)  (545 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (53 6)  (545 262)  (545 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (51 7)  (543 263)  (543 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 12)  (506 268)  (506 268)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g3_0
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g3_1
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (492 270)  (492 270)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_t_16 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 270)  (510 270)  routing T_10_16.sp4_v_t_16 <X> T_10_16.lc_trk_g3_5
 (0 15)  (492 271)  (492 271)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (25 0)  (625 256)  (625 256)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g0_2
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (8 1)  (608 257)  (608 257)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_b_1
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g0_4
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (0 3)  (600 259)  (600 259)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (4 3)  (604 259)  (604 259)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_h_l_37
 (6 3)  (606 259)  (606 259)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_h_l_37
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 260)  (621 260)  routing T_12_16.sp4_v_b_3 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_v_b_3 <X> T_12_16.lc_trk_g1_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 261)  (618 261)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (44 5)  (644 261)  (644 261)  LC_2 Logic Functioning bit
 (9 6)  (609 262)  (609 262)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_41
 (10 6)  (610 262)  (610 262)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_41
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (603 263)  (603 263)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_t_23
 (16 7)  (616 263)  (616 263)  routing T_12_16.sp12_h_r_12 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g2_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (44 9)  (644 265)  (644 265)  LC_4 Logic Functioning bit
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (13 11)  (613 267)  (613 267)  routing T_12_16.sp4_v_b_3 <X> T_12_16.sp4_h_l_45
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (46 11)  (646 267)  (646 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (605 268)  (605 268)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_r_9
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 270)  (604 270)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_v_t_44
 (15 14)  (615 270)  (615 270)  routing T_12_16.sp4_v_t_32 <X> T_12_16.lc_trk_g3_5
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp4_v_t_32 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (44 15)  (644 271)  (644 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g0_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (46 0)  (700 256)  (700 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (672 257)  (672 257)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g0_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (0 3)  (654 259)  (654 259)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (0 4)  (654 260)  (654 260)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 260)  (669 260)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (25 4)  (679 260)  (679 260)  routing T_13_16.sp4_h_r_10 <X> T_13_16.lc_trk_g1_2
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (18 5)  (672 261)  (672 261)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 261)  (677 261)  routing T_13_16.sp4_h_r_10 <X> T_13_16.lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.sp4_h_r_10 <X> T_13_16.lc_trk_g1_2
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.bnr_op_5 <X> T_13_16.lc_trk_g1_5
 (8 7)  (662 263)  (662 263)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_41
 (9 7)  (663 263)  (663 263)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_41
 (10 7)  (664 263)  (664 263)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_41
 (18 7)  (672 263)  (672 263)  routing T_13_16.bnr_op_5 <X> T_13_16.lc_trk_g1_5
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (10 13)  (664 269)  (664 269)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_v_b_10
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (0 15)  (654 271)  (654 271)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (46 0)  (754 256)  (754 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (760 256)  (760 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g0_4
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (0 3)  (708 259)  (708 259)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (9 3)  (717 259)  (717 259)  routing T_14_16.sp4_v_b_1 <X> T_14_16.sp4_v_t_36
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g0_4
 (15 3)  (723 259)  (723 259)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (44 3)  (752 259)  (752 259)  LC_1 Logic Functioning bit
 (0 4)  (708 260)  (708 260)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (4 6)  (712 262)  (712 262)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_38
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (5 7)  (713 263)  (713 263)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_38
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (44 7)  (752 263)  (752 263)  LC_3 Logic Functioning bit
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g2_1
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (48 8)  (756 264)  (756 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (44 9)  (752 265)  (752 265)  LC_4 Logic Functioning bit
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g3_3
 (18 13)  (726 269)  (726 269)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g3_1
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (711 270)  (711 270)  routing T_14_16.sp12_v_b_1 <X> T_14_16.sp12_v_t_22
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g3_5
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 257)  (785 257)  routing T_15_16.sp4_v_b_18 <X> T_15_16.lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.sp4_v_b_18 <X> T_15_16.lc_trk_g0_2
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (810 258)  (810 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (2 3)  (764 259)  (764 259)  routing T_15_16.lc_trk_g0_0 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (46 3)  (808 259)  (808 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (809 259)  (809 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (762 260)  (762 260)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 261)  (762 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (21 8)  (783 264)  (783 264)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g2_3
 (8 9)  (770 265)  (770 265)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_v_b_7
 (10 9)  (772 265)  (772 265)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_v_b_7
 (14 10)  (776 266)  (776 266)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (52 10)  (814 266)  (814 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (51 11)  (813 267)  (813 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (814 267)  (814 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (815 267)  (815 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (776 268)  (776 268)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g3_3
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 270)  (765 270)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_v_t_22
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 271)  (780 271)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (19 15)  (781 271)  (781 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_16

 (10 0)  (826 256)  (826 256)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_h_r_1
 (4 1)  (820 257)  (820 257)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_r_0
 (5 1)  (821 257)  (821 257)  routing T_16_16.sp4_h_r_0 <X> T_16_16.sp4_v_b_0
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (2 3)  (818 259)  (818 259)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (825 260)  (825 260)  routing T_16_16.sp4_h_l_36 <X> T_16_16.sp4_h_r_4
 (10 4)  (826 260)  (826 260)  routing T_16_16.sp4_h_l_36 <X> T_16_16.sp4_h_r_4
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (9 5)  (825 261)  (825 261)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_v_b_4
 (10 5)  (826 261)  (826 261)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_v_b_4
 (8 6)  (824 262)  (824 262)  routing T_16_16.sp4_h_r_4 <X> T_16_16.sp4_h_l_41
 (15 6)  (831 262)  (831 262)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g1_5
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (14 8)  (830 264)  (830 264)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (4 12)  (820 268)  (820 268)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_v_b_9
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 270)  (827 270)  routing T_16_16.sp4_v_b_3 <X> T_16_16.sp4_v_t_46
 (13 14)  (829 270)  (829 270)  routing T_16_16.sp4_v_b_3 <X> T_16_16.sp4_v_t_46
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (9 15)  (825 271)  (825 271)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_v_t_47
 (10 15)  (826 271)  (826 271)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_v_t_47


LogicTile_17_16

 (8 0)  (882 256)  (882 256)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_1
 (10 0)  (884 256)  (884 256)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_1
 (19 0)  (893 256)  (893 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp12_h_l_16 <X> T_17_16.lc_trk_g0_3
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp12_h_l_16 <X> T_17_16.lc_trk_g0_3
 (14 2)  (888 258)  (888 258)  routing T_17_16.sp4_h_l_1 <X> T_17_16.lc_trk_g0_4
 (8 3)  (882 259)  (882 259)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_v_t_36
 (9 3)  (883 259)  (883 259)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_v_t_36
 (15 3)  (889 259)  (889 259)  routing T_17_16.sp4_h_l_1 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_h_l_1 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 261)  (897 261)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g1_2
 (12 7)  (886 263)  (886 263)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_t_40
 (25 8)  (899 264)  (899 264)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (4 9)  (878 265)  (878 265)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_h_r_6
 (6 9)  (880 265)  (880 265)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_h_r_6
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (8 12)  (882 268)  (882 268)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_h_r_10
 (11 12)  (885 268)  (885 268)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_11
 (13 12)  (887 268)  (887 268)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_11
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (12 13)  (886 269)  (886 269)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_11
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 269)  (907 269)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.input_2_6
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (5 14)  (879 270)  (879 270)  routing T_17_16.sp4_v_b_9 <X> T_17_16.sp4_h_l_44


LogicTile_18_16

 (8 1)  (936 257)  (936 257)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_b_1
 (9 1)  (937 257)  (937 257)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_b_1
 (10 1)  (938 257)  (938 257)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_b_1
 (0 2)  (928 258)  (928 258)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 259)  (930 259)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (0 4)  (928 260)  (928 260)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 261)  (928 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 261)  (952 261)  routing T_18_16.bot_op_2 <X> T_18_16.lc_trk_g1_2
 (15 6)  (943 262)  (943 262)  routing T_18_16.sp4_v_b_21 <X> T_18_16.lc_trk_g1_5
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp4_v_b_21 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (14 9)  (942 265)  (942 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (44 9)  (972 265)  (972 265)  LC_4 Logic Functioning bit
 (8 11)  (936 267)  (936 267)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_t_42
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp4_v_t_30 <X> T_18_16.lc_trk_g3_3
 (24 12)  (952 268)  (952 268)  routing T_18_16.sp4_v_t_30 <X> T_18_16.lc_trk_g3_3
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (13 0)  (995 256)  (995 256)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_b_2
 (12 1)  (994 257)  (994 257)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_b_2
 (19 2)  (1001 258)  (1001 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (12 3)  (994 259)  (994 259)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_39


LogicTile_20_16

 (19 0)  (1055 256)  (1055 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 1)  (1044 257)  (1044 257)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_1
 (9 1)  (1045 257)  (1045 257)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_1
 (19 2)  (1055 258)  (1055 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 3)  (1044 259)  (1044 259)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_t_36
 (15 7)  (1051 263)  (1051 263)  routing T_20_16.bot_op_4 <X> T_20_16.lc_trk_g1_4
 (17 7)  (1053 263)  (1053 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (8 9)  (1044 265)  (1044 265)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_7
 (9 9)  (1045 265)  (1045 265)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_7
 (10 9)  (1046 265)  (1046 265)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_7
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 266)  (1059 266)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g2_7
 (24 10)  (1060 266)  (1060 266)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g2_7
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1057 267)  (1057 267)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g2_7
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 268)  (1064 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 268)  (1071 268)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_6
 (36 12)  (1072 268)  (1072 268)  LC_6 Logic Functioning bit
 (38 12)  (1074 268)  (1074 268)  LC_6 Logic Functioning bit
 (42 12)  (1078 268)  (1078 268)  LC_6 Logic Functioning bit
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 269)  (1068 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 269)  (1069 269)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_6
 (34 13)  (1070 269)  (1070 269)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_6
 (36 13)  (1072 269)  (1072 269)  LC_6 Logic Functioning bit
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (38 13)  (1074 269)  (1074 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (42 13)  (1078 269)  (1078 269)  LC_6 Logic Functioning bit
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1054 271)  (1054 271)  routing T_20_16.sp4_r_v_b_45 <X> T_20_16.lc_trk_g3_5


LogicTile_21_16

 (11 3)  (1101 259)  (1101 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.sp4_h_l_39
 (13 3)  (1103 259)  (1103 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.sp4_h_l_39
 (8 5)  (1098 261)  (1098 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (9 5)  (1099 261)  (1099 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (10 5)  (1100 261)  (1100 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (11 14)  (1101 270)  (1101 270)  routing T_21_16.sp4_h_l_43 <X> T_21_16.sp4_v_t_46
 (8 15)  (1098 271)  (1098 271)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_t_47


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (3 3)  (1309 259)  (1309 259)  routing T_25_16.sp12_v_b_0 <X> T_25_16.sp12_h_l_23
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (1333 264)  (1333 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 264)  (1345 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 10)  (1311 266)  (1311 266)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_l_43
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (4 11)  (1310 267)  (1310 267)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_l_43
 (6 11)  (1312 267)  (1312 267)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_l_43
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (14 13)  (1320 269)  (1320 269)  routing T_25_16.sp4_r_v_b_40 <X> T_25_16.lc_trk_g3_0
 (17 13)  (1323 269)  (1323 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_4_15

 (3 14)  (183 254)  (183 254)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_t_22
 (3 15)  (183 255)  (183 255)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_t_22


LogicTile_7_15

 (14 0)  (356 240)  (356 240)  routing T_7_15.sp12_h_r_0 <X> T_7_15.lc_trk_g0_0
 (31 0)  (373 240)  (373 240)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 240)  (376 240)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 240)  (378 240)  LC_0 Logic Functioning bit
 (37 0)  (379 240)  (379 240)  LC_0 Logic Functioning bit
 (38 0)  (380 240)  (380 240)  LC_0 Logic Functioning bit
 (39 0)  (381 240)  (381 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (14 1)  (356 241)  (356 241)  routing T_7_15.sp12_h_r_0 <X> T_7_15.lc_trk_g0_0
 (15 1)  (357 241)  (357 241)  routing T_7_15.sp12_h_r_0 <X> T_7_15.lc_trk_g0_0
 (17 1)  (359 241)  (359 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (36 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (37 1)  (379 241)  (379 241)  LC_0 Logic Functioning bit
 (38 1)  (380 241)  (380 241)  LC_0 Logic Functioning bit
 (39 1)  (381 241)  (381 241)  LC_0 Logic Functioning bit
 (0 2)  (342 242)  (342 242)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 242)  (356 242)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (2 3)  (344 243)  (344 243)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (14 3)  (356 243)  (356 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (15 3)  (357 243)  (357 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (16 3)  (358 243)  (358 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (342 244)  (342 244)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 244)  (375 244)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 244)  (376 244)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (37 4)  (379 244)  (379 244)  LC_2 Logic Functioning bit
 (38 4)  (380 244)  (380 244)  LC_2 Logic Functioning bit
 (39 4)  (381 244)  (381 244)  LC_2 Logic Functioning bit
 (45 4)  (387 244)  (387 244)  LC_2 Logic Functioning bit
 (48 4)  (390 244)  (390 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (342 245)  (342 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 5)  (343 245)  (343 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (14 5)  (356 245)  (356 245)  routing T_7_15.sp4_h_r_0 <X> T_7_15.lc_trk_g1_0
 (15 5)  (357 245)  (357 245)  routing T_7_15.sp4_h_r_0 <X> T_7_15.lc_trk_g1_0
 (16 5)  (358 245)  (358 245)  routing T_7_15.sp4_h_r_0 <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (36 5)  (378 245)  (378 245)  LC_2 Logic Functioning bit
 (37 5)  (379 245)  (379 245)  LC_2 Logic Functioning bit
 (38 5)  (380 245)  (380 245)  LC_2 Logic Functioning bit
 (39 5)  (381 245)  (381 245)  LC_2 Logic Functioning bit
 (44 5)  (386 245)  (386 245)  LC_2 Logic Functioning bit
 (14 6)  (356 246)  (356 246)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g1_4
 (31 6)  (373 246)  (373 246)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 246)  (375 246)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 246)  (378 246)  LC_3 Logic Functioning bit
 (37 6)  (379 246)  (379 246)  LC_3 Logic Functioning bit
 (38 6)  (380 246)  (380 246)  LC_3 Logic Functioning bit
 (39 6)  (381 246)  (381 246)  LC_3 Logic Functioning bit
 (45 6)  (387 246)  (387 246)  LC_3 Logic Functioning bit
 (46 6)  (388 246)  (388 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (359 247)  (359 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 247)  (378 247)  LC_3 Logic Functioning bit
 (37 7)  (379 247)  (379 247)  LC_3 Logic Functioning bit
 (38 7)  (380 247)  (380 247)  LC_3 Logic Functioning bit
 (39 7)  (381 247)  (381 247)  LC_3 Logic Functioning bit
 (14 8)  (356 248)  (356 248)  routing T_7_15.sp4_h_l_21 <X> T_7_15.lc_trk_g2_0
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (38 8)  (380 248)  (380 248)  LC_4 Logic Functioning bit
 (41 8)  (383 248)  (383 248)  LC_4 Logic Functioning bit
 (43 8)  (385 248)  (385 248)  LC_4 Logic Functioning bit
 (45 8)  (387 248)  (387 248)  LC_4 Logic Functioning bit
 (15 9)  (357 249)  (357 249)  routing T_7_15.sp4_h_l_21 <X> T_7_15.lc_trk_g2_0
 (16 9)  (358 249)  (358 249)  routing T_7_15.sp4_h_l_21 <X> T_7_15.lc_trk_g2_0
 (17 9)  (359 249)  (359 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 249)  (379 249)  LC_4 Logic Functioning bit
 (39 9)  (381 249)  (381 249)  LC_4 Logic Functioning bit
 (40 9)  (382 249)  (382 249)  LC_4 Logic Functioning bit
 (42 9)  (384 249)  (384 249)  LC_4 Logic Functioning bit
 (44 9)  (386 249)  (386 249)  LC_4 Logic Functioning bit
 (25 10)  (367 250)  (367 250)  routing T_7_15.wire_logic_cluster/lc_6/out <X> T_7_15.lc_trk_g2_6
 (22 11)  (364 251)  (364 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (356 252)  (356 252)  routing T_7_15.wire_logic_cluster/lc_0/out <X> T_7_15.lc_trk_g3_0
 (22 12)  (364 252)  (364 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 252)  (365 252)  routing T_7_15.sp4_h_r_27 <X> T_7_15.lc_trk_g3_3
 (24 12)  (366 252)  (366 252)  routing T_7_15.sp4_h_r_27 <X> T_7_15.lc_trk_g3_3
 (32 12)  (374 252)  (374 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 252)  (376 252)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (37 12)  (379 252)  (379 252)  LC_6 Logic Functioning bit
 (38 12)  (380 252)  (380 252)  LC_6 Logic Functioning bit
 (39 12)  (381 252)  (381 252)  LC_6 Logic Functioning bit
 (45 12)  (387 252)  (387 252)  LC_6 Logic Functioning bit
 (17 13)  (359 253)  (359 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (363 253)  (363 253)  routing T_7_15.sp4_h_r_27 <X> T_7_15.lc_trk_g3_3
 (36 13)  (378 253)  (378 253)  LC_6 Logic Functioning bit
 (37 13)  (379 253)  (379 253)  LC_6 Logic Functioning bit
 (38 13)  (380 253)  (380 253)  LC_6 Logic Functioning bit
 (39 13)  (381 253)  (381 253)  LC_6 Logic Functioning bit
 (44 13)  (386 253)  (386 253)  LC_6 Logic Functioning bit
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 255)  (343 255)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_15

 (14 0)  (410 240)  (410 240)  routing T_8_15.sp4_h_r_8 <X> T_8_15.lc_trk_g0_0
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 241)  (411 241)  routing T_8_15.sp4_h_r_8 <X> T_8_15.lc_trk_g0_0
 (16 1)  (412 241)  (412 241)  routing T_8_15.sp4_h_r_8 <X> T_8_15.lc_trk_g0_0
 (17 1)  (413 241)  (413 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g0_0 <X> T_8_15.wire_bram/ram/RCLK
 (9 3)  (405 243)  (405 243)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_v_t_36
 (22 7)  (418 247)  (418 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 247)  (419 247)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g1_6
 (24 7)  (420 247)  (420 247)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g1_6
 (25 7)  (421 247)  (421 247)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g1_6
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 249)  (426 249)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_11
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 254)  (412 254)  routing T_8_15.sp4_v_b_29 <X> T_8_15.lc_trk_g3_5
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 254)  (414 254)  routing T_8_15.sp4_v_b_29 <X> T_8_15.lc_trk_g3_5
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (8 15)  (404 255)  (404 255)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_v_t_47
 (10 15)  (406 255)  (406 255)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_v_t_47


LogicTile_9_15

 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 240)  (462 240)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g0_3
 (25 0)  (463 240)  (463 240)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g0_2
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (14 1)  (452 241)  (452 241)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g0_0
 (15 1)  (453 241)  (453 241)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g0_0
 (16 1)  (454 241)  (454 241)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (459 241)  (459 241)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g0_3
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (44 1)  (482 241)  (482 241)  LC_0 Logic Functioning bit
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g0_0 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (44 3)  (482 243)  (482 243)  LC_1 Logic Functioning bit
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (449 244)  (449 244)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_v_b_5
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 244)  (461 244)  routing T_9_15.sp4_h_r_3 <X> T_9_15.lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.sp4_h_r_3 <X> T_9_15.lc_trk_g1_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (0 5)  (438 245)  (438 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (21 5)  (459 245)  (459 245)  routing T_9_15.sp4_h_r_3 <X> T_9_15.lc_trk_g1_3
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 245)  (461 245)  routing T_9_15.sp4_v_b_18 <X> T_9_15.lc_trk_g1_2
 (24 5)  (462 245)  (462 245)  routing T_9_15.sp4_v_b_18 <X> T_9_15.lc_trk_g1_2
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (44 5)  (482 245)  (482 245)  LC_2 Logic Functioning bit
 (11 6)  (449 246)  (449 246)  routing T_9_15.sp4_h_r_11 <X> T_9_15.sp4_v_t_40
 (13 6)  (451 246)  (451 246)  routing T_9_15.sp4_h_r_11 <X> T_9_15.sp4_v_t_40
 (6 7)  (444 247)  (444 247)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_h_l_38
 (12 7)  (450 247)  (450 247)  routing T_9_15.sp4_h_r_11 <X> T_9_15.sp4_v_t_40
 (14 8)  (452 248)  (452 248)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g2_0
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g2_1
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (37 8)  (475 248)  (475 248)  LC_4 Logic Functioning bit
 (38 8)  (476 248)  (476 248)  LC_4 Logic Functioning bit
 (39 8)  (477 248)  (477 248)  LC_4 Logic Functioning bit
 (45 8)  (483 248)  (483 248)  LC_4 Logic Functioning bit
 (46 8)  (484 248)  (484 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (37 9)  (475 249)  (475 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (39 9)  (477 249)  (477 249)  LC_4 Logic Functioning bit
 (5 10)  (443 250)  (443 250)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_h_l_43
 (14 10)  (452 250)  (452 250)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (4 11)  (442 251)  (442 251)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_h_l_43
 (5 11)  (443 251)  (443 251)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_v_t_43
 (11 11)  (449 251)  (449 251)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_h_l_45
 (13 11)  (451 251)  (451 251)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_h_l_45
 (14 11)  (452 251)  (452 251)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (39 12)  (477 252)  (477 252)  LC_6 Logic Functioning bit
 (45 12)  (483 252)  (483 252)  LC_6 Logic Functioning bit
 (47 12)  (485 252)  (485 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (38 13)  (476 253)  (476 253)  LC_6 Logic Functioning bit
 (39 13)  (477 253)  (477 253)  LC_6 Logic Functioning bit
 (0 14)  (438 254)  (438 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 254)  (442 254)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_44
 (6 14)  (444 254)  (444 254)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_44
 (11 14)  (449 254)  (449 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (13 14)  (451 254)  (451 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (25 14)  (463 254)  (463 254)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (450 255)  (450 255)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 255)  (461 255)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (24 15)  (462 255)  (462 255)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (25 15)  (463 255)  (463 255)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (31 15)  (469 255)  (469 255)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (27 0)  (519 240)  (519 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (41 0)  (533 240)  (533 240)  LC_0 Logic Functioning bit
 (42 0)  (534 240)  (534 240)  LC_0 Logic Functioning bit
 (44 0)  (536 240)  (536 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (41 1)  (533 241)  (533 241)  LC_0 Logic Functioning bit
 (42 1)  (534 241)  (534 241)  LC_0 Logic Functioning bit
 (50 1)  (542 241)  (542 241)  Carry_In_Mux bit 

 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (42 2)  (534 242)  (534 242)  LC_1 Logic Functioning bit
 (44 2)  (536 242)  (536 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (15 4)  (507 244)  (507 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (16 4)  (508 244)  (508 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 244)  (510 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 244)  (517 244)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g1_2
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (39 4)  (531 244)  (531 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (42 4)  (534 244)  (534 244)  LC_2 Logic Functioning bit
 (44 4)  (536 244)  (536 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (5 5)  (497 245)  (497 245)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_v_b_3
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (41 5)  (533 245)  (533 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g1_5
 (25 6)  (517 246)  (517 246)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g1_6
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (39 6)  (531 246)  (531 246)  LC_3 Logic Functioning bit
 (41 6)  (533 246)  (533 246)  LC_3 Logic Functioning bit
 (42 6)  (534 246)  (534 246)  LC_3 Logic Functioning bit
 (44 6)  (536 246)  (536 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 247)  (522 247)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (41 7)  (533 247)  (533 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (48 7)  (540 247)  (540 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 248)  (522 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (44 8)  (536 248)  (536 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (5 9)  (497 249)  (497 249)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_b_6
 (13 9)  (505 249)  (505 249)  routing T_10_15.sp4_v_t_38 <X> T_10_15.sp4_h_r_8
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (42 9)  (534 249)  (534 249)  LC_4 Logic Functioning bit
 (27 10)  (519 250)  (519 250)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (42 10)  (534 250)  (534 250)  LC_5 Logic Functioning bit
 (44 10)  (536 250)  (536 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (41 11)  (533 251)  (533 251)  LC_5 Logic Functioning bit
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (14 12)  (506 252)  (506 252)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g3_0
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g3_1
 (27 12)  (519 252)  (519 252)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 252)  (522 252)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (41 12)  (533 252)  (533 252)  LC_6 Logic Functioning bit
 (42 12)  (534 252)  (534 252)  LC_6 Logic Functioning bit
 (44 12)  (536 252)  (536 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 253)  (522 253)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (41 13)  (533 253)  (533 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (0 14)  (492 254)  (492 254)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 254)  (497 254)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_h_l_44
 (14 14)  (506 254)  (506 254)  routing T_10_15.wire_logic_cluster/lc_4/out <X> T_10_15.lc_trk_g3_4
 (16 14)  (508 254)  (508 254)  routing T_10_15.sp4_v_b_37 <X> T_10_15.lc_trk_g3_5
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 254)  (510 254)  routing T_10_15.sp4_v_b_37 <X> T_10_15.lc_trk_g3_5
 (21 14)  (513 254)  (513 254)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g3_7
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 254)  (519 254)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 254)  (520 254)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 254)  (522 254)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (41 14)  (533 254)  (533 254)  LC_7 Logic Functioning bit
 (42 14)  (534 254)  (534 254)  LC_7 Logic Functioning bit
 (44 14)  (536 254)  (536 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (0 15)  (492 255)  (492 255)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 255)  (496 255)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_h_l_44
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (510 255)  (510 255)  routing T_10_15.sp4_v_b_37 <X> T_10_15.lc_trk_g3_5
 (30 15)  (522 255)  (522 255)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (41 15)  (533 255)  (533 255)  LC_7 Logic Functioning bit
 (42 15)  (534 255)  (534 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (4 0)  (550 240)  (550 240)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_v_b_0
 (0 2)  (546 242)  (546 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (567 242)  (567 242)  routing T_11_15.lft_op_7 <X> T_11_15.lc_trk_g0_7
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 242)  (570 242)  routing T_11_15.lft_op_7 <X> T_11_15.lc_trk_g0_7
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 242)  (581 242)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.input_2_1
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (0 3)  (546 243)  (546 243)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 243)  (581 243)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (21 4)  (567 244)  (567 244)  routing T_11_15.lft_op_3 <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 244)  (570 244)  routing T_11_15.lft_op_3 <X> T_11_15.lc_trk_g1_3
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (40 4)  (586 244)  (586 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (46 4)  (592 244)  (592 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 244)  (596 244)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 245)  (577 245)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (51 5)  (597 245)  (597 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 246)  (560 246)  routing T_11_15.lft_op_4 <X> T_11_15.lc_trk_g1_4
 (15 6)  (561 246)  (561 246)  routing T_11_15.lft_op_5 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.lft_op_5 <X> T_11_15.lc_trk_g1_5
 (25 6)  (571 246)  (571 246)  routing T_11_15.lft_op_6 <X> T_11_15.lc_trk_g1_6
 (15 7)  (561 247)  (561 247)  routing T_11_15.lft_op_4 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 247)  (570 247)  routing T_11_15.lft_op_6 <X> T_11_15.lc_trk_g1_6
 (8 8)  (554 248)  (554 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (9 8)  (555 248)  (555 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (10 8)  (556 248)  (556 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (15 8)  (561 248)  (561 248)  routing T_11_15.tnl_op_1 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (14 9)  (560 249)  (560 249)  routing T_11_15.tnl_op_0 <X> T_11_15.lc_trk_g2_0
 (15 9)  (561 249)  (561 249)  routing T_11_15.tnl_op_0 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (564 249)  (564 249)  routing T_11_15.tnl_op_1 <X> T_11_15.lc_trk_g2_1
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 249)  (570 249)  routing T_11_15.tnl_op_2 <X> T_11_15.lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.tnl_op_2 <X> T_11_15.lc_trk_g2_2
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (43 10)  (589 250)  (589 250)  LC_5 Logic Functioning bit
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (40 11)  (586 251)  (586 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g3_3
 (26 12)  (572 252)  (572 252)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 252)  (580 252)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (41 12)  (587 252)  (587 252)  LC_6 Logic Functioning bit
 (42 12)  (588 252)  (588 252)  LC_6 Logic Functioning bit
 (43 12)  (589 252)  (589 252)  LC_6 Logic Functioning bit
 (50 12)  (596 252)  (596 252)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (564 253)  (564 253)  routing T_11_15.sp4_r_v_b_41 <X> T_11_15.lc_trk_g3_1
 (21 13)  (567 253)  (567 253)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g3_3
 (27 13)  (573 253)  (573 253)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 253)  (574 253)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 253)  (582 253)  LC_6 Logic Functioning bit
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (38 13)  (584 253)  (584 253)  LC_6 Logic Functioning bit
 (42 13)  (588 253)  (588 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 254)  (564 254)  routing T_11_15.bnl_op_5 <X> T_11_15.lc_trk_g3_5
 (25 14)  (571 254)  (571 254)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g3_6
 (18 15)  (564 255)  (564 255)  routing T_11_15.bnl_op_5 <X> T_11_15.lc_trk_g3_5
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_15

 (14 0)  (614 240)  (614 240)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (25 0)  (625 240)  (625 240)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (10 1)  (610 241)  (610 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_v_b_1
 (15 1)  (615 241)  (615 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g0_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 243)  (623 243)  routing T_12_15.sp12_h_r_14 <X> T_12_15.lc_trk_g0_6
 (5 4)  (605 244)  (605 244)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.lft_op_2 <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (46 4)  (646 244)  (646 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (604 245)  (604 245)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_3
 (6 5)  (606 245)  (606 245)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.lft_op_2 <X> T_12_15.lc_trk_g1_2
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (46 5)  (646 245)  (646 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (648 245)  (648 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 245)  (651 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 246)  (614 246)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g1_4
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (50 6)  (650 246)  (650 246)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp12_h_r_14 <X> T_12_15.lc_trk_g1_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (47 7)  (647 247)  (647 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (13 8)  (613 248)  (613 248)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_v_b_8
 (25 8)  (625 248)  (625 248)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g2_2
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (5 10)  (605 250)  (605 250)  routing T_12_15.sp4_v_b_6 <X> T_12_15.sp4_h_l_43
 (11 10)  (611 250)  (611 250)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (13 10)  (613 250)  (613 250)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (51 10)  (651 250)  (651 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (611 251)  (611 251)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_h_l_45
 (12 11)  (612 251)  (612 251)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (47 11)  (647 251)  (647 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (653 251)  (653 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 13)  (610 253)  (610 253)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_b_10
 (15 14)  (615 254)  (615 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 254)  (635 254)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.input_2_7
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (46 14)  (646 254)  (646 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (647 254)  (647 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 255)  (634 255)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (48 15)  (648 255)  (648 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.sp12_h_r_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.sp12_h_r_1 <X> T_13_15.lc_trk_g0_1
 (25 0)  (679 240)  (679 240)  routing T_13_15.bnr_op_2 <X> T_13_15.lc_trk_g0_2
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (46 0)  (700 240)  (700 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (706 240)  (706 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (659 241)  (659 241)  routing T_13_15.sp4_h_r_0 <X> T_13_15.sp4_v_b_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.sp12_h_r_1 <X> T_13_15.lc_trk_g0_1
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.bnr_op_2 <X> T_13_15.lc_trk_g0_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (48 1)  (702 241)  (702 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (705 241)  (705 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (706 241)  (706 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (665 242)  (665 242)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g0_0 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (4 3)  (658 243)  (658 243)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_h_l_37
 (6 3)  (660 243)  (660 243)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_h_l_37
 (12 3)  (666 243)  (666 243)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (21 3)  (675 243)  (675 243)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (11 4)  (665 244)  (665 244)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_v_b_5
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_v_b_9 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_v_b_9 <X> T_13_15.lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.bnr_op_3 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 244)  (706 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (666 245)  (666 245)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_v_b_5
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_v_b_9 <X> T_13_15.lc_trk_g1_1
 (21 5)  (675 245)  (675 245)  routing T_13_15.bnr_op_3 <X> T_13_15.lc_trk_g1_3
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (8 6)  (662 246)  (662 246)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_h_l_41
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (11 7)  (665 247)  (665 247)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_h_l_40
 (13 7)  (667 247)  (667 247)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_h_l_40
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_v_b_22 <X> T_13_15.lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.sp4_v_b_22 <X> T_13_15.lc_trk_g1_6
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (47 7)  (701 247)  (701 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 247)  (705 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 247)  (707 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 9)  (663 249)  (663 249)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_7
 (15 9)  (669 249)  (669 249)  routing T_13_15.tnr_op_0 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (15 10)  (669 250)  (669 250)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g2_5
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g2_5
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (52 10)  (706 250)  (706 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (707 250)  (707 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_t_42
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g2_5
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (46 11)  (700 251)  (700 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (707 251)  (707 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (15 13)  (669 253)  (669 253)  routing T_13_15.tnr_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (52 13)  (706 253)  (706 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (669 254)  (669 254)  routing T_13_15.rgt_op_5 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.rgt_op_5 <X> T_13_15.lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (706 254)  (706 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (665 255)  (665 255)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_46
 (13 15)  (667 255)  (667 255)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_46
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (25 0)  (733 240)  (733 240)  routing T_14_15.sp4_v_b_10 <X> T_14_15.lc_trk_g0_2
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (52 0)  (760 240)  (760 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (722 241)  (722 241)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 241)  (731 241)  routing T_14_15.sp4_v_b_10 <X> T_14_15.lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.sp4_v_b_10 <X> T_14_15.lc_trk_g0_2
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (723 242)  (723 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 243)  (708 243)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 3)  (710 243)  (710 243)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (15 3)  (723 243)  (723 243)  routing T_14_15.bot_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (15 4)  (723 244)  (723 244)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (16 4)  (724 244)  (724 244)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.bnr_op_2 <X> T_14_15.lc_trk_g1_2
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (9 5)  (717 245)  (717 245)  routing T_14_15.sp4_v_t_45 <X> T_14_15.sp4_v_b_4
 (10 5)  (718 245)  (718 245)  routing T_14_15.sp4_v_t_45 <X> T_14_15.sp4_v_b_4
 (14 5)  (722 245)  (722 245)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g1_0
 (15 5)  (723 245)  (723 245)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (726 245)  (726 245)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 245)  (733 245)  routing T_14_15.bnr_op_2 <X> T_14_15.lc_trk_g1_2
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_2
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (51 5)  (759 245)  (759 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 246)  (722 246)  routing T_14_15.sp4_v_t_1 <X> T_14_15.lc_trk_g1_4
 (15 6)  (723 246)  (723 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (52 6)  (760 246)  (760 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_v_t_1 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_v_t_1 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 247)  (741 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_3
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g2_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_4
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (52 8)  (760 248)  (760 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (6 9)  (714 249)  (714 249)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_h_r_6
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 249)  (742 249)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_4
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (48 9)  (756 249)  (756 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (717 250)  (717 250)  routing T_14_15.sp4_v_b_7 <X> T_14_15.sp4_h_l_42
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_v_b_36 <X> T_14_15.lc_trk_g2_4
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g2_5
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.input_2_5
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (46 10)  (754 250)  (754 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 250)  (755 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (756 250)  (756 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (760 250)  (760 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (713 251)  (713 251)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_v_t_43
 (14 11)  (722 251)  (722 251)  routing T_14_15.sp4_v_b_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_v_b_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (726 251)  (726 251)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g2_5
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.input_2_5
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (46 11)  (754 251)  (754 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (759 251)  (759 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (760 251)  (760 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (723 252)  (723 252)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (19 12)  (727 252)  (727 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (18 13)  (726 253)  (726 253)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (21 13)  (729 253)  (729 253)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.tnl_op_2 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.tnl_op_2 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 253)  (741 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_6
 (35 13)  (743 253)  (743 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_6
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (4 14)  (712 254)  (712 254)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_v_t_44
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g3_5
 (25 14)  (733 254)  (733 254)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g3_6
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 255)  (722 255)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g3_4
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g3_6
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (46 15)  (754 255)  (754 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_15

 (12 0)  (774 240)  (774 240)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_r_2
 (9 2)  (771 242)  (771 242)  routing T_15_15.sp4_h_r_10 <X> T_15_15.sp4_h_l_36
 (10 2)  (772 242)  (772 242)  routing T_15_15.sp4_h_r_10 <X> T_15_15.sp4_h_l_36
 (15 2)  (777 242)  (777 242)  routing T_15_15.lft_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.lft_op_5 <X> T_15_15.lc_trk_g0_5
 (8 5)  (770 245)  (770 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (10 5)  (772 245)  (772 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g1_6
 (25 8)  (787 248)  (787 248)  routing T_15_15.sp4_h_r_34 <X> T_15_15.lc_trk_g2_2
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (14 9)  (776 249)  (776 249)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_h_r_34 <X> T_15_15.lc_trk_g2_2
 (24 9)  (786 249)  (786 249)  routing T_15_15.sp4_h_r_34 <X> T_15_15.lc_trk_g2_2
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (6 10)  (768 250)  (768 250)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_t_43
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 250)  (797 250)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.input_2_5
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (51 10)  (813 250)  (813 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (771 251)  (771 251)  routing T_15_15.sp4_v_b_11 <X> T_15_15.sp4_v_t_42
 (10 11)  (772 251)  (772 251)  routing T_15_15.sp4_v_b_11 <X> T_15_15.sp4_v_t_42
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (46 11)  (808 251)  (808 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (15 12)  (777 252)  (777 252)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g3_1
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g3_1
 (5 13)  (767 253)  (767 253)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (14 13)  (776 253)  (776 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g3_1
 (14 14)  (776 254)  (776 254)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_16_15

 (4 0)  (820 240)  (820 240)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_v_b_0
 (5 0)  (821 240)  (821 240)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_h_r_0
 (21 0)  (837 240)  (837 240)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_v_b_1
 (10 1)  (826 241)  (826 241)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_v_b_1
 (11 1)  (827 241)  (827 241)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_h_r_2
 (14 1)  (830 241)  (830 241)  routing T_16_15.sp4_h_r_0 <X> T_16_15.lc_trk_g0_0
 (15 1)  (831 241)  (831 241)  routing T_16_15.sp4_h_r_0 <X> T_16_15.lc_trk_g0_0
 (16 1)  (832 241)  (832 241)  routing T_16_15.sp4_h_r_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g0_4
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 242)  (839 242)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (25 2)  (841 242)  (841 242)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g0_6
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (52 2)  (868 242)  (868 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g0_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (12 3)  (828 243)  (828 243)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_v_t_39
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g0_6
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 243)  (846 243)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (8 4)  (824 244)  (824 244)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_4
 (10 4)  (826 244)  (826 244)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_4
 (12 4)  (828 244)  (828 244)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_h_r_5
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (42 4)  (858 244)  (858 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (829 245)  (829 245)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_h_r_5
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (2 6)  (818 246)  (818 246)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (819 246)  (819 246)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_v_t_23
 (14 6)  (830 246)  (830 246)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g1_4
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 246)  (839 246)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g1_7
 (24 6)  (840 246)  (840 246)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g1_7
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (51 6)  (867 246)  (867 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (831 247)  (831 247)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (837 247)  (837 247)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g1_7
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (5 8)  (821 248)  (821 248)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_r_6
 (9 8)  (825 248)  (825 248)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_h_r_7
 (10 8)  (826 248)  (826 248)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_h_r_7
 (11 8)  (827 248)  (827 248)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_v_b_8
 (13 8)  (829 248)  (829 248)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_v_b_8
 (14 8)  (830 248)  (830 248)  routing T_16_15.bnl_op_0 <X> T_16_15.lc_trk_g2_0
 (25 8)  (841 248)  (841 248)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g2_2
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 248)  (851 248)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_4
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (12 9)  (828 249)  (828 249)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_v_b_8
 (14 9)  (830 249)  (830 249)  routing T_16_15.bnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_4
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (3 10)  (819 250)  (819 250)  routing T_16_15.sp12_v_t_22 <X> T_16_15.sp12_h_l_22
 (11 10)  (827 250)  (827 250)  routing T_16_15.sp4_h_r_2 <X> T_16_15.sp4_v_t_45
 (13 10)  (829 250)  (829 250)  routing T_16_15.sp4_h_r_2 <X> T_16_15.sp4_v_t_45
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g2_5
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g2_7
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (10 11)  (826 251)  (826 251)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_v_t_42
 (11 11)  (827 251)  (827 251)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_h_l_45
 (12 11)  (828 251)  (828 251)  routing T_16_15.sp4_h_r_2 <X> T_16_15.sp4_v_t_45
 (13 11)  (829 251)  (829 251)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_h_l_45
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g2_7
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.bnl_op_1 <X> T_16_15.lc_trk_g3_1
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (47 12)  (863 252)  (863 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (824 253)  (824 253)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_b_10
 (9 13)  (825 253)  (825 253)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_b_10
 (10 13)  (826 253)  (826 253)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_b_10
 (18 13)  (834 253)  (834 253)  routing T_16_15.bnl_op_1 <X> T_16_15.lc_trk_g3_1
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (47 13)  (863 253)  (863 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (6 14)  (822 254)  (822 254)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_v_t_44
 (13 14)  (829 254)  (829 254)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_46
 (21 14)  (837 254)  (837 254)  routing T_16_15.bnl_op_7 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (837 255)  (837 255)  routing T_16_15.bnl_op_7 <X> T_16_15.lc_trk_g3_7
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_15

 (3 0)  (877 240)  (877 240)  routing T_17_15.sp12_v_t_23 <X> T_17_15.sp12_v_b_0
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (4 1)  (878 241)  (878 241)  routing T_17_15.sp4_h_l_41 <X> T_17_15.sp4_h_r_0
 (6 1)  (880 241)  (880 241)  routing T_17_15.sp4_h_l_41 <X> T_17_15.sp4_h_r_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (44 1)  (918 241)  (918 241)  LC_0 Logic Functioning bit
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (885 242)  (885 242)  routing T_17_15.sp4_h_r_8 <X> T_17_15.sp4_v_t_39
 (13 2)  (887 242)  (887 242)  routing T_17_15.sp4_h_r_8 <X> T_17_15.sp4_v_t_39
 (0 3)  (874 243)  (874 243)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 3)  (876 243)  (876 243)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (12 3)  (886 243)  (886 243)  routing T_17_15.sp4_h_r_8 <X> T_17_15.sp4_v_t_39
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 244)  (888 244)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g1_0
 (15 4)  (889 244)  (889 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (16 4)  (890 244)  (890 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 244)  (892 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 245)  (892 245)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (44 5)  (918 245)  (918 245)  LC_2 Logic Functioning bit
 (48 5)  (922 245)  (922 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (880 246)  (880 246)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_t_38
 (8 6)  (882 246)  (882 246)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_l_41
 (9 6)  (883 246)  (883 246)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_l_41
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (44 7)  (918 247)  (918 247)  LC_3 Logic Functioning bit
 (5 8)  (879 248)  (879 248)  routing T_17_15.sp4_h_l_38 <X> T_17_15.sp4_h_r_6
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_h_l_38 <X> T_17_15.sp4_h_r_6
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g2_5
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (11 11)  (885 251)  (885 251)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_h_l_45
 (13 11)  (887 251)  (887 251)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_h_l_45
 (15 11)  (889 251)  (889 251)  routing T_17_15.tnr_op_4 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (21 12)  (895 252)  (895 252)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g3_3
 (21 13)  (895 253)  (895 253)  routing T_17_15.sp4_h_r_43 <X> T_17_15.lc_trk_g3_3
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 254)  (888 254)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g3_4
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 255)  (882 255)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_t_47
 (9 15)  (883 255)  (883 255)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_t_47
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_18_15

 (11 0)  (939 240)  (939 240)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_2
 (13 0)  (941 240)  (941 240)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_2
 (21 0)  (949 240)  (949 240)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (951 241)  (951 241)  routing T_18_15.sp12_h_l_17 <X> T_18_15.lc_trk_g0_2
 (25 1)  (953 241)  (953 241)  routing T_18_15.sp12_h_l_17 <X> T_18_15.lc_trk_g0_2
 (0 2)  (928 242)  (928 242)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (1 3)  (929 243)  (929 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 3)  (930 243)  (930 243)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (953 244)  (953 244)  routing T_18_15.bnr_op_2 <X> T_18_15.lc_trk_g1_2
 (31 4)  (959 244)  (959 244)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (8 5)  (936 245)  (936 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (9 5)  (937 245)  (937 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (10 5)  (938 245)  (938 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 245)  (953 245)  routing T_18_15.bnr_op_2 <X> T_18_15.lc_trk_g1_2
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (14 6)  (942 246)  (942 246)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g1_4
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (954 247)  (954 247)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 247)  (955 247)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (44 7)  (972 247)  (972 247)  LC_3 Logic Functioning bit
 (4 8)  (932 248)  (932 248)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_b_6
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (5 9)  (933 249)  (933 249)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_b_6
 (14 9)  (942 249)  (942 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (15 9)  (943 249)  (943 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (16 9)  (944 249)  (944 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (44 9)  (972 249)  (972 249)  LC_4 Logic Functioning bit
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g2_5
 (25 10)  (953 250)  (953 250)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g2_6
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (5 11)  (933 251)  (933 251)  routing T_18_15.sp4_h_l_43 <X> T_18_15.sp4_v_t_43
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (44 11)  (972 251)  (972 251)  LC_5 Logic Functioning bit
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (0 14)  (928 254)  (928 254)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 254)  (943 254)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (16 14)  (944 254)  (944 254)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (928 255)  (928 255)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 255)  (946 255)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5


LogicTile_19_15

 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (21 2)  (1003 242)  (1003 242)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g0_7
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 242)  (1005 242)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g0_7
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 242)  (1017 242)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_1
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (12 3)  (994 243)  (994 243)  routing T_19_15.sp4_h_l_39 <X> T_19_15.sp4_v_t_39
 (21 3)  (1003 243)  (1003 243)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g0_7
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1017 243)  (1017 243)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (47 3)  (1029 243)  (1029 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 8)  (984 248)  (984 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (986 248)  (986 248)  routing T_19_15.sp4_h_l_43 <X> T_19_15.sp4_v_b_6
 (5 9)  (987 249)  (987 249)  routing T_19_15.sp4_h_l_43 <X> T_19_15.sp4_v_b_6
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (24 12)  (1006 252)  (1006 252)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (13 14)  (995 254)  (995 254)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_v_t_46


LogicTile_20_15

 (14 2)  (1050 242)  (1050 242)  routing T_20_15.sp4_v_t_1 <X> T_20_15.lc_trk_g0_4
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.sp12_h_l_4 <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 242)  (1060 242)  routing T_20_15.sp12_h_l_4 <X> T_20_15.lc_trk_g0_7
 (14 3)  (1050 243)  (1050 243)  routing T_20_15.sp4_v_t_1 <X> T_20_15.lc_trk_g0_4
 (16 3)  (1052 243)  (1052 243)  routing T_20_15.sp4_v_t_1 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1057 243)  (1057 243)  routing T_20_15.sp12_h_l_4 <X> T_20_15.lc_trk_g0_7
 (8 4)  (1044 244)  (1044 244)  routing T_20_15.sp4_h_l_41 <X> T_20_15.sp4_h_r_4
 (11 8)  (1047 248)  (1047 248)  routing T_20_15.sp4_h_l_39 <X> T_20_15.sp4_v_b_8
 (13 8)  (1049 248)  (1049 248)  routing T_20_15.sp4_h_l_39 <X> T_20_15.sp4_v_b_8
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 248)  (1063 248)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 248)  (1064 248)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 248)  (1066 248)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (37 8)  (1073 248)  (1073 248)  LC_4 Logic Functioning bit
 (38 8)  (1074 248)  (1074 248)  LC_4 Logic Functioning bit
 (41 8)  (1077 248)  (1077 248)  LC_4 Logic Functioning bit
 (43 8)  (1079 248)  (1079 248)  LC_4 Logic Functioning bit
 (12 9)  (1048 249)  (1048 249)  routing T_20_15.sp4_h_l_39 <X> T_20_15.sp4_v_b_8
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 249)  (1068 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 249)  (1069 249)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.input_2_4
 (34 9)  (1070 249)  (1070 249)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.input_2_4
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (39 9)  (1075 249)  (1075 249)  LC_4 Logic Functioning bit
 (40 9)  (1076 249)  (1076 249)  LC_4 Logic Functioning bit
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (11 14)  (1047 254)  (1047 254)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_v_t_46
 (16 15)  (1052 255)  (1052 255)  routing T_20_15.sp12_v_b_12 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_21_15

 (5 6)  (1095 246)  (1095 246)  routing T_21_15.sp4_h_r_0 <X> T_21_15.sp4_h_l_38
 (4 7)  (1094 247)  (1094 247)  routing T_21_15.sp4_h_r_0 <X> T_21_15.sp4_h_l_38
 (6 9)  (1096 249)  (1096 249)  routing T_21_15.sp4_h_l_43 <X> T_21_15.sp4_h_r_6
 (11 9)  (1101 249)  (1101 249)  routing T_21_15.sp4_h_l_37 <X> T_21_15.sp4_h_r_8
 (13 9)  (1103 249)  (1103 249)  routing T_21_15.sp4_h_l_37 <X> T_21_15.sp4_h_r_8
 (12 10)  (1102 250)  (1102 250)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_h_l_45
 (13 11)  (1103 251)  (1103 251)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_h_l_45


LogicTile_22_15

 (5 0)  (1149 240)  (1149 240)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_h_r_0
 (4 1)  (1148 241)  (1148 241)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_h_r_0


LogicTile_24_15

 (8 4)  (1260 244)  (1260 244)  routing T_24_15.sp4_h_l_41 <X> T_24_15.sp4_h_r_4


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (5 2)  (1311 242)  (1311 242)  routing T_25_15.sp4_v_b_0 <X> T_25_15.sp4_h_l_37
 (13 2)  (1319 242)  (1319 242)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_39
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (15 4)  (1321 244)  (1321 244)  routing T_25_15.sp4_h_r_17 <X> T_25_15.lc_trk_g1_1
 (16 4)  (1322 244)  (1322 244)  routing T_25_15.sp4_h_r_17 <X> T_25_15.lc_trk_g1_1
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 244)  (1324 244)  routing T_25_15.sp4_h_r_17 <X> T_25_15.lc_trk_g1_1
 (25 4)  (1331 244)  (1331 244)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (18 5)  (1324 245)  (1324 245)  routing T_25_15.sp4_h_r_17 <X> T_25_15.lc_trk_g1_1
 (22 5)  (1328 245)  (1328 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 245)  (1329 245)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (12 6)  (1318 246)  (1318 246)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_40
 (11 7)  (1317 247)  (1317 247)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_40
 (13 8)  (1319 248)  (1319 248)  routing T_25_15.sp4_h_l_45 <X> T_25_15.sp4_v_b_8
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (12 9)  (1318 249)  (1318 249)  routing T_25_15.sp4_h_l_45 <X> T_25_15.sp4_v_b_8
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (38 9)  (1344 249)  (1344 249)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 254)  (1317 254)  routing T_25_15.sp4_h_l_43 <X> T_25_15.sp4_v_t_46
 (16 14)  (1322 254)  (1322 254)  routing T_25_15.sp4_v_b_29 <X> T_25_15.lc_trk_g3_5
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 254)  (1324 254)  routing T_25_15.sp4_v_b_29 <X> T_25_15.lc_trk_g3_5
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (11 6)  (1359 246)  (1359 246)  routing T_26_15.sp4_h_l_37 <X> T_26_15.sp4_v_t_40
 (3 7)  (1351 247)  (1351 247)  routing T_26_15.sp12_h_l_23 <X> T_26_15.sp12_v_t_23


LogicTile_27_15

 (3 6)  (1405 246)  (1405 246)  routing T_27_15.sp12_v_b_0 <X> T_27_15.sp12_v_t_23


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 224)  (417 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (22 0)  (418 224)  (418 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 224)  (419 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 225)  (417 225)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (13 6)  (409 230)  (409 230)  routing T_8_14.sp4_h_r_5 <X> T_8_14.sp4_v_t_40
 (15 6)  (411 230)  (411 230)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g1_5
 (16 6)  (412 230)  (412 230)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g1_5
 (17 6)  (413 230)  (413 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (12 7)  (408 231)  (408 231)  routing T_8_14.sp4_h_r_5 <X> T_8_14.sp4_v_t_40
 (18 7)  (414 231)  (414 231)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g1_5
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_bram/ram/WDATA_3
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (13 14)  (409 238)  (409 238)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_v_t_46
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (11 0)  (449 224)  (449 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.sp4_v_b_2
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (453 226)  (453 226)  routing T_9_14.bot_op_5 <X> T_9_14.lc_trk_g0_5
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (438 227)  (438 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (0 4)  (438 228)  (438 228)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 228)  (453 228)  routing T_9_14.sp4_h_l_4 <X> T_9_14.lc_trk_g1_1
 (16 4)  (454 228)  (454 228)  routing T_9_14.sp4_h_l_4 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 228)  (456 228)  routing T_9_14.sp4_h_l_4 <X> T_9_14.lc_trk_g1_1
 (0 5)  (438 229)  (438 229)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (18 5)  (456 229)  (456 229)  routing T_9_14.sp4_h_l_4 <X> T_9_14.lc_trk_g1_1
 (26 10)  (464 234)  (464 234)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (41 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (43 10)  (481 234)  (481 234)  LC_5 Logic Functioning bit
 (45 10)  (483 234)  (483 234)  LC_5 Logic Functioning bit
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 235)  (475 235)  LC_5 Logic Functioning bit
 (39 11)  (477 235)  (477 235)  LC_5 Logic Functioning bit
 (40 11)  (478 235)  (478 235)  LC_5 Logic Functioning bit
 (42 11)  (480 235)  (480 235)  LC_5 Logic Functioning bit
 (22 12)  (460 236)  (460 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (438 238)  (438 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (438 239)  (438 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 239)  (439 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 239)  (456 239)  routing T_9_14.sp4_r_v_b_45 <X> T_9_14.lc_trk_g3_5


LogicTile_10_14

 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 224)  (516 224)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g0_3
 (27 0)  (519 224)  (519 224)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (42 0)  (534 224)  (534 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (21 1)  (513 225)  (513 225)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g0_3
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (41 1)  (533 225)  (533 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (6 2)  (498 226)  (498 226)  routing T_10_14.sp4_h_l_42 <X> T_10_14.sp4_v_t_37
 (15 2)  (507 226)  (507 226)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g0_5
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (510 227)  (510 227)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g0_5
 (15 4)  (507 228)  (507 228)  routing T_10_14.top_op_1 <X> T_10_14.lc_trk_g1_1
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 228)  (522 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (14 5)  (506 229)  (506 229)  routing T_10_14.top_op_0 <X> T_10_14.lc_trk_g1_0
 (15 5)  (507 229)  (507 229)  routing T_10_14.top_op_0 <X> T_10_14.lc_trk_g1_0
 (17 5)  (509 229)  (509 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (510 229)  (510 229)  routing T_10_14.top_op_1 <X> T_10_14.lc_trk_g1_1
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.top_op_2 <X> T_10_14.lc_trk_g1_2
 (25 5)  (517 229)  (517 229)  routing T_10_14.top_op_2 <X> T_10_14.lc_trk_g1_2
 (31 5)  (523 229)  (523 229)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (11 6)  (503 230)  (503 230)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_40
 (13 6)  (505 230)  (505 230)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_40
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (12 7)  (504 231)  (504 231)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_40
 (14 7)  (506 231)  (506 231)  routing T_10_14.top_op_4 <X> T_10_14.lc_trk_g1_4
 (15 7)  (507 231)  (507 231)  routing T_10_14.top_op_4 <X> T_10_14.lc_trk_g1_4
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 231)  (516 231)  routing T_10_14.top_op_6 <X> T_10_14.lc_trk_g1_6
 (25 7)  (517 231)  (517 231)  routing T_10_14.top_op_6 <X> T_10_14.lc_trk_g1_6
 (27 7)  (519 231)  (519 231)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (40 7)  (532 231)  (532 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (41 8)  (533 232)  (533 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (30 9)  (522 233)  (522 233)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (8 10)  (500 234)  (500 234)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_h_l_42
 (10 10)  (502 234)  (502 234)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_h_l_42
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 234)  (526 234)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (50 10)  (542 234)  (542 234)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (518 235)  (518 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 235)  (522 235)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (21 12)  (513 236)  (513 236)  routing T_10_14.sp4_v_t_22 <X> T_10_14.lc_trk_g3_3
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 236)  (515 236)  routing T_10_14.sp4_v_t_22 <X> T_10_14.lc_trk_g3_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (41 12)  (533 236)  (533 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (21 13)  (513 237)  (513 237)  routing T_10_14.sp4_v_t_22 <X> T_10_14.lc_trk_g3_3
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (40 13)  (532 237)  (532 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit


LogicTile_11_14

 (14 0)  (560 224)  (560 224)  routing T_11_14.lft_op_0 <X> T_11_14.lc_trk_g0_0
 (15 0)  (561 224)  (561 224)  routing T_11_14.sp12_h_r_1 <X> T_11_14.lc_trk_g0_1
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (564 224)  (564 224)  routing T_11_14.sp12_h_r_1 <X> T_11_14.lc_trk_g0_1
 (25 0)  (571 224)  (571 224)  routing T_11_14.lft_op_2 <X> T_11_14.lc_trk_g0_2
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (15 1)  (561 225)  (561 225)  routing T_11_14.lft_op_0 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (564 225)  (564 225)  routing T_11_14.sp12_h_r_1 <X> T_11_14.lc_trk_g0_1
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.lft_op_2 <X> T_11_14.lc_trk_g0_2
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (41 1)  (587 225)  (587 225)  LC_0 Logic Functioning bit
 (42 1)  (588 225)  (588 225)  LC_0 Logic Functioning bit
 (43 1)  (589 225)  (589 225)  LC_0 Logic Functioning bit
 (16 2)  (562 226)  (562 226)  routing T_11_14.sp4_v_b_13 <X> T_11_14.lc_trk_g0_5
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 226)  (564 226)  routing T_11_14.sp4_v_b_13 <X> T_11_14.lc_trk_g0_5
 (25 2)  (571 226)  (571 226)  routing T_11_14.lft_op_6 <X> T_11_14.lc_trk_g0_6
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (50 2)  (596 226)  (596 226)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (564 227)  (564 227)  routing T_11_14.sp4_v_b_13 <X> T_11_14.lc_trk_g0_5
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.lft_op_6 <X> T_11_14.lc_trk_g0_6
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (42 3)  (588 227)  (588 227)  LC_1 Logic Functioning bit
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (579 231)  (579 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_3
 (35 7)  (581 231)  (581 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (41 7)  (587 231)  (587 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (43 7)  (589 231)  (589 231)  LC_3 Logic Functioning bit
 (15 8)  (561 232)  (561 232)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g2_1
 (16 8)  (562 232)  (562 232)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (50 8)  (596 232)  (596 232)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (15 10)  (561 234)  (561 234)  routing T_11_14.tnl_op_5 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 234)  (570 234)  routing T_11_14.tnl_op_7 <X> T_11_14.lc_trk_g2_7
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (18 11)  (564 235)  (564 235)  routing T_11_14.tnl_op_5 <X> T_11_14.lc_trk_g2_5
 (21 11)  (567 235)  (567 235)  routing T_11_14.tnl_op_7 <X> T_11_14.lc_trk_g2_7
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (570 235)  (570 235)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g2_6
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 235)  (579 235)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.input_2_5
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (14 12)  (560 236)  (560 236)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g3_0
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g3_1
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 236)  (574 236)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (41 12)  (587 236)  (587 236)  LC_6 Logic Functioning bit
 (42 12)  (588 236)  (588 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 237)  (574 237)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (40 13)  (586 237)  (586 237)  LC_6 Logic Functioning bit
 (41 13)  (587 237)  (587 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (43 13)  (589 237)  (589 237)  LC_6 Logic Functioning bit
 (48 13)  (594 237)  (594 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (11 14)  (557 238)  (557 238)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_v_t_46
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 238)  (569 238)  routing T_11_14.sp4_v_b_47 <X> T_11_14.lc_trk_g3_7
 (24 14)  (570 238)  (570 238)  routing T_11_14.sp4_v_b_47 <X> T_11_14.lc_trk_g3_7
 (12 15)  (558 239)  (558 239)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_v_t_46


LogicTile_12_14

 (9 0)  (609 224)  (609 224)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_r_1
 (21 0)  (621 224)  (621 224)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (46 0)  (646 224)  (646 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (605 225)  (605 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_v_b_0
 (14 1)  (614 225)  (614 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g0_0
 (15 1)  (615 225)  (615 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g0_0
 (16 1)  (616 225)  (616 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (49 1)  (649 225)  (649 225)  Carry_In_Mux bit 

 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.lft_op_4 <X> T_12_14.lc_trk_g0_4
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (53 2)  (653 226)  (653 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g0_0 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (15 3)  (615 227)  (615 227)  routing T_12_14.lft_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (0 4)  (600 228)  (600 228)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 228)  (614 228)  routing T_12_14.sp4_h_l_5 <X> T_12_14.lc_trk_g1_0
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (9 5)  (609 229)  (609 229)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_v_b_4
 (14 5)  (614 229)  (614 229)  routing T_12_14.sp4_h_l_5 <X> T_12_14.lc_trk_g1_0
 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_h_l_5 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_h_l_5 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (48 5)  (648 229)  (648 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (608 230)  (608 230)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_h_l_41
 (9 6)  (609 230)  (609 230)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_h_l_41
 (19 6)  (619 230)  (619 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (11 7)  (611 231)  (611 231)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_h_l_40
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r


LogicTile_13_14

 (25 0)  (679 224)  (679 224)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.bot_op_7 <X> T_13_14.lc_trk_g0_7
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g0_0 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (15 4)  (669 228)  (669 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (48 5)  (702 229)  (702 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (657 230)  (657 230)  routing T_13_14.sp12_v_b_0 <X> T_13_14.sp12_v_t_23
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (15 7)  (669 231)  (669 231)  routing T_13_14.bot_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (6 8)  (660 232)  (660 232)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_v_b_6
 (5 9)  (659 233)  (659 233)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_v_b_6
 (21 10)  (675 234)  (675 234)  routing T_13_14.bnl_op_7 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.bnl_op_6 <X> T_13_14.lc_trk_g2_6
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (21 11)  (675 235)  (675 235)  routing T_13_14.bnl_op_7 <X> T_13_14.lc_trk_g2_7
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.bnl_op_6 <X> T_13_14.lc_trk_g2_6
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (25 12)  (679 236)  (679 236)  routing T_13_14.bnl_op_2 <X> T_13_14.lc_trk_g3_2
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.input_2_6
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (13 13)  (667 237)  (667 237)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_r_11
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.bnl_op_2 <X> T_13_14.lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 237)  (687 237)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.input_2_6
 (34 13)  (688 237)  (688 237)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.input_2_6
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (5 14)  (659 238)  (659 238)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_h_l_44
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g3_5
 (4 15)  (658 239)  (658 239)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_h_l_44
 (6 15)  (660 239)  (660 239)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_h_l_44
 (18 15)  (672 239)  (672 239)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g3_5


LogicTile_14_14

 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 224)  (743 224)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_0
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (46 0)  (754 224)  (754 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_0
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g0_4
 (15 2)  (723 226)  (723 226)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.bot_op_7 <X> T_14_14.lc_trk_g0_7
 (25 2)  (733 226)  (733 226)  routing T_14_14.bnr_op_6 <X> T_14_14.lc_trk_g0_6
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (14 3)  (722 227)  (722 227)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (726 227)  (726 227)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g0_5
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.bnr_op_6 <X> T_14_14.lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (48 3)  (756 227)  (756 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (2 4)  (710 228)  (710 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (719 228)  (719 228)  routing T_14_14.sp4_v_t_39 <X> T_14_14.sp4_v_b_5
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (720 229)  (720 229)  routing T_14_14.sp4_v_t_39 <X> T_14_14.sp4_v_b_5
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.top_op_2 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.top_op_2 <X> T_14_14.lc_trk_g1_2
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (51 5)  (759 229)  (759 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.bnr_op_5 <X> T_14_14.lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.bnr_op_7 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (15 7)  (723 231)  (723 231)  routing T_14_14.bot_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (726 231)  (726 231)  routing T_14_14.bnr_op_5 <X> T_14_14.lc_trk_g1_5
 (21 7)  (729 231)  (729 231)  routing T_14_14.bnr_op_7 <X> T_14_14.lc_trk_g1_7
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g1_6
 (25 7)  (733 231)  (733 231)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g1_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (15 8)  (723 232)  (723 232)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 232)  (731 232)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g2_3
 (24 8)  (732 232)  (732 232)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g2_3
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 232)  (743 232)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_4
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (51 8)  (759 232)  (759 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 233)  (726 233)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g2_1
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 233)  (741 233)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_4
 (34 9)  (742 233)  (742 233)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_4
 (35 9)  (743 233)  (743 233)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.input_2_4
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (15 10)  (723 234)  (723 234)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g2_6
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (52 10)  (760 234)  (760 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (21 11)  (729 235)  (729 235)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (733 236)  (733 236)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g3_2
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (50 12)  (758 236)  (758 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 236)  (759 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (760 236)  (760 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (726 237)  (726 237)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g3_1
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (15 14)  (723 238)  (723 238)  routing T_14_14.tnl_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (729 238)  (729 238)  routing T_14_14.sp4_v_t_26 <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 238)  (731 238)  routing T_14_14.sp4_v_t_26 <X> T_14_14.lc_trk_g3_7
 (25 14)  (733 238)  (733 238)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g3_6
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_7
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (52 14)  (760 238)  (760 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (726 239)  (726 239)  routing T_14_14.tnl_op_5 <X> T_14_14.lc_trk_g3_5
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_v_t_26 <X> T_14_14.lc_trk_g3_7
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (742 239)  (742 239)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_7
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (44 0)  (806 224)  (806 224)  LC_0 Logic Functioning bit
 (14 1)  (776 225)  (776 225)  routing T_15_14.sp4_r_v_b_35 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_0
 (35 1)  (797 225)  (797 225)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (49 1)  (811 225)  (811 225)  Carry_In_Mux bit 

 (0 2)  (762 226)  (762 226)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (797 226)  (797 226)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_1
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (44 2)  (806 226)  (806 226)  LC_1 Logic Functioning bit
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_r_v_b_28 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 227)  (795 227)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_1
 (34 3)  (796 227)  (796 227)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (0 4)  (762 228)  (762 228)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (44 4)  (806 228)  (806 228)  LC_2 Logic Functioning bit
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (44 6)  (806 230)  (806 230)  LC_3 Logic Functioning bit
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (765 232)  (765 232)  routing T_15_14.sp12_v_t_22 <X> T_15_14.sp12_v_b_1
 (15 8)  (777 232)  (777 232)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (44 8)  (806 232)  (806 232)  LC_4 Logic Functioning bit
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (780 233)  (780 233)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g2_1
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.tnr_op_2 <X> T_15_14.lc_trk_g2_2
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (53 9)  (815 233)  (815 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (774 234)  (774 234)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_45
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (51 10)  (813 234)  (813 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (773 235)  (773 235)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_45
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (11 12)  (773 236)  (773 236)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_v_b_11
 (13 12)  (775 236)  (775 236)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_v_b_11
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.sp4_v_b_26 <X> T_15_14.lc_trk_g3_2
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (12 13)  (774 237)  (774 237)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_v_b_11
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 237)  (785 237)  routing T_15_14.sp4_v_b_26 <X> T_15_14.lc_trk_g3_2
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (0 14)  (762 238)  (762 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 238)  (770 238)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_l_47
 (9 14)  (771 238)  (771 238)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_l_47
 (10 14)  (772 238)  (772 238)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_l_47
 (15 14)  (777 238)  (777 238)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (15 15)  (777 239)  (777 239)  routing T_15_14.tnr_op_4 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (780 239)  (780 239)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g3_5
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (0 2)  (816 226)  (816 226)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 226)  (821 226)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_l_37
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (47 2)  (863 226)  (863 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (818 227)  (818 227)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (6 3)  (822 227)  (822 227)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_l_37
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (9 4)  (825 228)  (825 228)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_r_4
 (3 6)  (819 230)  (819 230)  routing T_16_14.sp12_v_b_0 <X> T_16_14.sp12_v_t_23
 (12 6)  (828 230)  (828 230)  routing T_16_14.sp4_v_b_5 <X> T_16_14.sp4_h_l_40
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g1_5
 (21 6)  (837 230)  (837 230)  routing T_16_14.wire_logic_cluster/lc_7/out <X> T_16_14.lc_trk_g1_7
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (827 232)  (827 232)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_v_b_8
 (13 8)  (829 232)  (829 232)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_v_b_8
 (15 9)  (831 233)  (831 233)  routing T_16_14.sp4_v_t_29 <X> T_16_14.lc_trk_g2_0
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_v_t_29 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (39 10)  (855 234)  (855 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (37 11)  (853 235)  (853 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (4 13)  (820 237)  (820 237)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_r_9
 (3 14)  (819 238)  (819 238)  routing T_16_14.sp12_v_b_1 <X> T_16_14.sp12_v_t_22
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (5 0)  (879 224)  (879 224)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_0
 (12 0)  (886 224)  (886 224)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_h_r_2
 (4 1)  (878 225)  (878 225)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_0
 (6 1)  (880 225)  (880 225)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_0
 (13 1)  (887 225)  (887 225)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_h_r_2
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (6 2)  (880 226)  (880 226)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_t_37
 (13 2)  (887 226)  (887 226)  routing T_17_14.sp4_h_r_2 <X> T_17_14.sp4_v_t_39
 (0 3)  (874 227)  (874 227)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 3)  (876 227)  (876 227)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (12 3)  (886 227)  (886 227)  routing T_17_14.sp4_h_r_2 <X> T_17_14.sp4_v_t_39
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_h_l_4 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_h_l_4 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 228)  (892 228)  routing T_17_14.sp4_h_l_4 <X> T_17_14.lc_trk_g1_1
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.top_op_3 <X> T_17_14.lc_trk_g1_3
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (18 5)  (892 229)  (892 229)  routing T_17_14.sp4_h_l_4 <X> T_17_14.lc_trk_g1_1
 (21 5)  (895 229)  (895 229)  routing T_17_14.top_op_3 <X> T_17_14.lc_trk_g1_3
 (9 7)  (883 231)  (883 231)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_v_t_41
 (12 7)  (886 231)  (886 231)  routing T_17_14.sp4_h_l_40 <X> T_17_14.sp4_v_t_40
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (44 11)  (918 235)  (918 235)  LC_5 Logic Functioning bit
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (874 239)  (874 239)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (9 15)  (883 239)  (883 239)  routing T_17_14.sp4_v_b_10 <X> T_17_14.sp4_v_t_47
 (18 15)  (892 239)  (892 239)  routing T_17_14.sp4_r_v_b_45 <X> T_17_14.lc_trk_g3_5


LogicTile_18_14

 (25 0)  (953 224)  (953 224)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g0_2
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 3)  (930 227)  (930 227)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (951 228)  (951 228)  routing T_18_14.sp4_v_b_19 <X> T_18_14.lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.sp4_v_b_19 <X> T_18_14.lc_trk_g1_3
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (44 5)  (972 229)  (972 229)  LC_2 Logic Functioning bit
 (15 6)  (943 230)  (943 230)  routing T_18_14.lft_op_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 230)  (946 230)  routing T_18_14.lft_op_5 <X> T_18_14.lc_trk_g1_5
 (21 10)  (949 234)  (949 234)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g2_7
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 238)  (943 238)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g3_5
 (16 14)  (944 238)  (944 238)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (0 15)  (928 239)  (928 239)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (997 226)  (997 226)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g0_5
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 226)  (1000 226)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g0_5
 (0 3)  (982 227)  (982 227)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 3)  (984 227)  (984 227)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1005 228)  (1005 228)  routing T_19_14.sp4_v_b_19 <X> T_19_14.lc_trk_g1_3
 (24 4)  (1006 228)  (1006 228)  routing T_19_14.sp4_v_b_19 <X> T_19_14.lc_trk_g1_3
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (38 5)  (1020 229)  (1020 229)  LC_2 Logic Functioning bit
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (44 5)  (1026 229)  (1026 229)  LC_2 Logic Functioning bit
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (18 13)  (1000 237)  (1000 237)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (0 14)  (982 238)  (982 238)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (982 239)  (982 239)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 239)  (983 239)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r


LogicTile_21_14

 (11 9)  (1101 233)  (1101 233)  routing T_21_14.sp4_h_l_37 <X> T_21_14.sp4_h_r_8
 (13 9)  (1103 233)  (1103 233)  routing T_21_14.sp4_h_l_37 <X> T_21_14.sp4_h_r_8


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 227)  (1320 227)  routing T_25_14.sp4_h_r_4 <X> T_25_14.lc_trk_g0_4
 (15 3)  (1321 227)  (1321 227)  routing T_25_14.sp4_h_r_4 <X> T_25_14.lc_trk_g0_4
 (16 3)  (1322 227)  (1322 227)  routing T_25_14.sp4_h_r_4 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (8 4)  (1314 228)  (1314 228)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_h_r_4
 (10 4)  (1316 228)  (1316 228)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_h_r_4
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (8 7)  (1314 231)  (1314 231)  routing T_25_14.sp4_h_r_4 <X> T_25_14.sp4_v_t_41
 (9 7)  (1315 231)  (1315 231)  routing T_25_14.sp4_h_r_4 <X> T_25_14.sp4_v_t_41
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (39 9)  (1345 233)  (1345 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (24 13)  (1330 237)  (1330 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (6 10)  (1354 234)  (1354 234)  routing T_26_14.sp4_v_b_3 <X> T_26_14.sp4_v_t_43
 (5 11)  (1353 235)  (1353 235)  routing T_26_14.sp4_v_b_3 <X> T_26_14.sp4_v_t_43


RAM_Tile_8_13

 (14 0)  (410 208)  (410 208)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 209)  (411 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (16 1)  (412 209)  (412 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g0_0 <X> T_8_13.wire_bram/ram/RCLK
 (8 3)  (404 211)  (404 211)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_36
 (9 3)  (405 211)  (405 211)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_36
 (12 4)  (408 212)  (408 212)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_5
 (9 5)  (405 213)  (405 213)  routing T_8_13.sp4_v_t_45 <X> T_8_13.sp4_v_b_4
 (10 5)  (406 213)  (406 213)  routing T_8_13.sp4_v_t_45 <X> T_8_13.sp4_v_b_4
 (11 5)  (407 213)  (407 213)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_5
 (16 6)  (412 214)  (412 214)  routing T_8_13.sp12_h_r_21 <X> T_8_13.lc_trk_g1_5
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (8 7)  (404 215)  (404 215)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_v_t_41
 (10 7)  (406 215)  (406 215)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_v_t_41
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp12_h_r_21 <X> T_8_13.lc_trk_g1_5
 (16 8)  (412 216)  (412 216)  routing T_8_13.sp4_v_b_25 <X> T_8_13.lc_trk_g2_1
 (17 8)  (413 216)  (413 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 216)  (414 216)  routing T_8_13.sp4_v_b_25 <X> T_8_13.lc_trk_g2_1
 (28 8)  (424 216)  (424 216)  routing T_8_13.lc_trk_g2_1 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (453 210)  (453 210)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g0_5
 (17 2)  (455 210)  (455 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (438 211)  (438 211)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (18 3)  (456 211)  (456 211)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g0_5
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 212)  (453 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (16 4)  (454 212)  (454 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 212)  (456 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (438 213)  (438 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (18 5)  (456 213)  (456 213)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (21 5)  (459 213)  (459 213)  routing T_9_13.sp4_r_v_b_27 <X> T_9_13.lc_trk_g1_3
 (25 8)  (463 216)  (463 216)  routing T_9_13.rgt_op_2 <X> T_9_13.lc_trk_g2_2
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (45 8)  (483 216)  (483 216)  LC_4 Logic Functioning bit
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 217)  (462 217)  routing T_9_13.rgt_op_2 <X> T_9_13.lc_trk_g2_2
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (39 9)  (477 217)  (477 217)  LC_4 Logic Functioning bit
 (44 9)  (482 217)  (482 217)  LC_4 Logic Functioning bit
 (14 10)  (452 218)  (452 218)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 218)  (471 218)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 218)  (474 218)  LC_5 Logic Functioning bit
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (45 10)  (483 218)  (483 218)  LC_5 Logic Functioning bit
 (14 11)  (452 219)  (452 219)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (15 11)  (453 219)  (453 219)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (16 11)  (454 219)  (454 219)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (17 11)  (455 219)  (455 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (44 11)  (482 219)  (482 219)  LC_5 Logic Functioning bit
 (0 14)  (438 222)  (438 222)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (439 223)  (439 223)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_7/s_r


LogicTile_10_13

 (10 0)  (502 208)  (502 208)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_r_1
 (21 0)  (513 208)  (513 208)  routing T_10_13.wire_logic_cluster/lc_3/out <X> T_10_13.lc_trk_g0_3
 (22 0)  (514 208)  (514 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (500 209)  (500 209)  routing T_10_13.sp4_h_r_1 <X> T_10_13.sp4_v_b_1
 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 210)  (506 210)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g0_4
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (48 3)  (540 211)  (540 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 212)  (513 212)  routing T_10_13.sp4_h_r_19 <X> T_10_13.lc_trk_g1_3
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 212)  (515 212)  routing T_10_13.sp4_h_r_19 <X> T_10_13.lc_trk_g1_3
 (24 4)  (516 212)  (516 212)  routing T_10_13.sp4_h_r_19 <X> T_10_13.lc_trk_g1_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (0 5)  (492 213)  (492 213)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (21 5)  (513 213)  (513 213)  routing T_10_13.sp4_h_r_19 <X> T_10_13.lc_trk_g1_3
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 214)  (516 214)  routing T_10_13.bot_op_7 <X> T_10_13.lc_trk_g1_7
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (18 7)  (510 215)  (510 215)  routing T_10_13.sp4_r_v_b_29 <X> T_10_13.lc_trk_g1_5
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (38 7)  (530 215)  (530 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (44 7)  (536 215)  (536 215)  LC_3 Logic Functioning bit
 (3 8)  (495 216)  (495 216)  routing T_10_13.sp12_v_t_22 <X> T_10_13.sp12_v_b_1
 (14 8)  (506 216)  (506 216)  routing T_10_13.sp4_h_l_21 <X> T_10_13.lc_trk_g2_0
 (15 8)  (507 216)  (507 216)  routing T_10_13.sp4_h_r_33 <X> T_10_13.lc_trk_g2_1
 (16 8)  (508 216)  (508 216)  routing T_10_13.sp4_h_r_33 <X> T_10_13.lc_trk_g2_1
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.sp4_h_r_33 <X> T_10_13.lc_trk_g2_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (15 9)  (507 217)  (507 217)  routing T_10_13.sp4_h_l_21 <X> T_10_13.lc_trk_g2_0
 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_h_l_21 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (44 9)  (536 217)  (536 217)  LC_4 Logic Functioning bit
 (3 10)  (495 218)  (495 218)  routing T_10_13.sp12_v_t_22 <X> T_10_13.sp12_h_l_22
 (11 10)  (503 218)  (503 218)  routing T_10_13.sp4_h_r_2 <X> T_10_13.sp4_v_t_45
 (13 10)  (505 218)  (505 218)  routing T_10_13.sp4_h_r_2 <X> T_10_13.sp4_v_t_45
 (12 11)  (504 219)  (504 219)  routing T_10_13.sp4_h_r_2 <X> T_10_13.sp4_v_t_45
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 223)  (492 223)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 223)  (493 223)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 223)  (496 223)  routing T_10_13.sp4_h_r_1 <X> T_10_13.sp4_h_l_44
 (6 15)  (498 223)  (498 223)  routing T_10_13.sp4_h_r_1 <X> T_10_13.sp4_h_l_44


LogicTile_11_13

 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.sp4_h_l_1 <X> T_11_13.lc_trk_g0_4
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (0 3)  (546 211)  (546 211)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (15 3)  (561 211)  (561 211)  routing T_11_13.sp4_h_l_1 <X> T_11_13.lc_trk_g0_4
 (16 3)  (562 211)  (562 211)  routing T_11_13.sp4_h_l_1 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (44 3)  (590 211)  (590 211)  LC_1 Logic Functioning bit
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (558 212)  (558 212)  routing T_11_13.sp4_v_b_5 <X> T_11_13.sp4_h_r_5
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (11 5)  (557 213)  (557 213)  routing T_11_13.sp4_v_b_5 <X> T_11_13.sp4_h_r_5
 (18 5)  (564 213)  (564 213)  routing T_11_13.sp4_r_v_b_25 <X> T_11_13.lc_trk_g1_1
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 213)  (570 213)  routing T_11_13.bot_op_2 <X> T_11_13.lc_trk_g1_2
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (51 5)  (597 213)  (597 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 214)  (560 214)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g1_4
 (15 6)  (561 214)  (561 214)  routing T_11_13.bot_op_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (560 216)  (560 216)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g2_0
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g2_2
 (24 9)  (570 217)  (570 217)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g2_2
 (25 9)  (571 217)  (571 217)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g2_2
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (44 9)  (590 217)  (590 217)  LC_4 Logic Functioning bit
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 218)  (564 218)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g2_5
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (44 11)  (590 219)  (590 219)  LC_5 Logic Functioning bit
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit
 (48 15)  (594 223)  (594 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_13

 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (44 0)  (644 208)  (644 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (47 1)  (647 209)  (647 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (650 209)  (650 209)  Carry_In_Mux bit 

 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (9 2)  (609 210)  (609 210)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_h_l_36
 (10 2)  (610 210)  (610 210)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_h_l_36
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (44 2)  (644 210)  (644 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (46 2)  (646 210)  (646 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 211)  (600 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (0 4)  (600 212)  (600 212)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (603 212)  (603 212)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g1_2
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (44 4)  (644 212)  (644 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (0 5)  (600 213)  (600 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (3 5)  (603 213)  (603 213)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (11 5)  (611 213)  (611 213)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_h_r_5
 (18 5)  (618 213)  (618 213)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g1_1
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (9 6)  (609 214)  (609 214)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_h_l_41
 (10 6)  (610 214)  (610 214)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_h_l_41
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (25 6)  (625 214)  (625 214)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g1_6
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (44 6)  (644 214)  (644 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (46 6)  (646 214)  (646 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (44 8)  (644 216)  (644 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (46 9)  (646 217)  (646 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (612 218)  (612 218)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_h_l_45
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (44 10)  (644 218)  (644 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (11 11)  (611 219)  (611 219)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_h_l_45
 (14 11)  (614 219)  (614 219)  routing T_12_13.tnl_op_4 <X> T_12_13.lc_trk_g2_4
 (15 11)  (615 219)  (615 219)  routing T_12_13.tnl_op_4 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (14 12)  (614 220)  (614 220)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g3_0
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g3_3
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (44 12)  (644 220)  (644 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 221)  (621 221)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g3_3
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 222)  (614 222)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g3_4
 (21 14)  (621 222)  (621 222)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (44 14)  (644 222)  (644 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (604 223)  (604 223)  routing T_12_13.sp4_v_b_4 <X> T_12_13.sp4_h_l_44
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (14 0)  (668 208)  (668 208)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g0_0
 (15 0)  (669 208)  (669 208)  routing T_13_13.lft_op_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.lft_op_1 <X> T_13_13.lc_trk_g0_1
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (12 2)  (666 210)  (666 210)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_h_l_39
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (11 3)  (665 211)  (665 211)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_h_l_39
 (13 3)  (667 211)  (667 211)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_h_l_39
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 211)  (681 211)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (25 4)  (679 212)  (679 212)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g1_2
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (21 5)  (675 213)  (675 213)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g1_2
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (14 6)  (668 214)  (668 214)  routing T_13_13.lft_op_4 <X> T_13_13.lc_trk_g1_4
 (15 6)  (669 214)  (669 214)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g1_5
 (21 6)  (675 214)  (675 214)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g1_7
 (25 6)  (679 214)  (679 214)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g1_6
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (50 6)  (704 214)  (704 214)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 215)  (669 215)  routing T_13_13.lft_op_4 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g1_6
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 216)  (672 216)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g2_1
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (50 8)  (704 216)  (704 216)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 217)  (668 217)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g2_0
 (15 9)  (669 217)  (669 217)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (53 9)  (707 217)  (707 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (4 11)  (658 219)  (658 219)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_h_l_43
 (6 11)  (660 219)  (660 219)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_h_l_43
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 219)  (681 219)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (8 12)  (662 220)  (662 220)  routing T_13_13.sp4_h_l_39 <X> T_13_13.sp4_h_r_10
 (10 12)  (664 220)  (664 220)  routing T_13_13.sp4_h_l_39 <X> T_13_13.sp4_h_r_10
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 221)  (668 221)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g3_0
 (15 13)  (669 221)  (669 221)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (25 14)  (679 222)  (679 222)  routing T_13_13.sp4_v_b_30 <X> T_13_13.lc_trk_g3_6
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (50 14)  (704 222)  (704 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 222)  (705 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_v_b_30 <X> T_13_13.lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (14 1)  (722 209)  (722 209)  routing T_14_13.sp4_r_v_b_35 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 209)  (733 209)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g0_2
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (12 2)  (720 210)  (720 210)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_h_l_39
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 211)  (708 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (11 3)  (719 211)  (719 211)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_h_l_39
 (21 3)  (729 211)  (729 211)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (51 3)  (759 211)  (759 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (716 212)  (716 212)  routing T_14_13.sp4_h_l_45 <X> T_14_13.sp4_h_r_4
 (10 4)  (718 212)  (718 212)  routing T_14_13.sp4_h_l_45 <X> T_14_13.sp4_h_r_4
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (21 5)  (729 213)  (729 213)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 213)  (731 213)  routing T_14_13.sp4_v_b_18 <X> T_14_13.lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.sp4_v_b_18 <X> T_14_13.lc_trk_g1_2
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (51 5)  (759 213)  (759 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_h_r_42 <X> T_14_13.lc_trk_g2_2
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g2_1
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_h_r_42 <X> T_14_13.lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.sp4_h_r_42 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.sp4_h_r_42 <X> T_14_13.lc_trk_g2_2
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (48 9)  (756 217)  (756 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (724 218)  (724 218)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g2_5
 (19 10)  (727 218)  (727 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (733 218)  (733 218)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (18 11)  (726 219)  (726 219)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g2_5
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 219)  (731 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (24 11)  (732 219)  (732 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (14 12)  (722 220)  (722 220)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g3_0
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g3_0
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (14 14)  (722 222)  (722 222)  routing T_14_13.sp4_v_t_17 <X> T_14_13.lc_trk_g3_4
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (16 15)  (724 223)  (724 223)  routing T_14_13.sp4_v_t_17 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (741 223)  (741 223)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.input_2_7
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.input_2_0
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (51 1)  (813 209)  (813 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (783 210)  (783 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_1
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp4_v_t_9 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_v_t_9 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 211)  (795 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (51 3)  (813 211)  (813 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (787 212)  (787 212)  routing T_15_13.lft_op_2 <X> T_15_13.lc_trk_g1_2
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (52 4)  (814 212)  (814 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (773 213)  (773 213)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_h_r_5
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 213)  (786 213)  routing T_15_13.lft_op_2 <X> T_15_13.lc_trk_g1_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (3 6)  (765 214)  (765 214)  routing T_15_13.sp12_v_b_0 <X> T_15_13.sp12_v_t_23
 (14 6)  (776 214)  (776 214)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (15 7)  (777 215)  (777 215)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (53 7)  (815 215)  (815 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_5
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.tnl_op_6 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.tnl_op_6 <X> T_15_13.lc_trk_g2_6
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 219)  (797 219)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_5
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (11 12)  (773 220)  (773 220)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_v_b_11
 (21 12)  (783 220)  (783 220)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g3_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (12 13)  (774 221)  (774 221)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_v_b_11
 (14 13)  (776 221)  (776 221)  routing T_15_13.tnl_op_0 <X> T_15_13.lc_trk_g3_0
 (15 13)  (777 221)  (777 221)  routing T_15_13.tnl_op_0 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 221)  (786 221)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g3_2
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (3 14)  (765 222)  (765 222)  routing T_15_13.sp12_v_b_1 <X> T_15_13.sp12_v_t_22
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.input_2_7
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (44 14)  (806 222)  (806 222)  LC_7 Logic Functioning bit
 (14 15)  (776 223)  (776 223)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g3_4
 (15 15)  (777 223)  (777 223)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 223)  (796 223)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (9 0)  (825 208)  (825 208)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_r_1
 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.input_2_0
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 209)  (849 209)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.input_2_0
 (34 1)  (850 209)  (850 209)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.input_2_0
 (48 1)  (864 209)  (864 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 210)  (816 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (824 210)  (824 210)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_l_36
 (9 2)  (825 210)  (825 210)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_l_36
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.bot_op_7 <X> T_16_13.lc_trk_g0_7
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 210)  (851 210)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.input_2_1
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (47 2)  (863 210)  (863 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (818 211)  (818 211)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 211)  (849 211)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.input_2_1
 (46 3)  (862 211)  (862 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 214)  (840 214)  routing T_16_13.bot_op_7 <X> T_16_13.lc_trk_g1_7
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (41 6)  (857 214)  (857 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_3
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (51 7)  (867 215)  (867 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 216)  (830 216)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 218)  (834 218)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g2_5
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_v_t_33 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_v_t_33 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (834 219)  (834 219)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g2_5
 (14 12)  (830 220)  (830 220)  routing T_16_13.sp4_v_t_21 <X> T_16_13.lc_trk_g3_0
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_v_t_12 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.sp4_v_t_12 <X> T_16_13.lc_trk_g3_1
 (21 12)  (837 220)  (837 220)  routing T_16_13.bnl_op_3 <X> T_16_13.lc_trk_g3_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 220)  (841 220)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp4_v_t_21 <X> T_16_13.lc_trk_g3_0
 (16 13)  (832 221)  (832 221)  routing T_16_13.sp4_v_t_21 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (837 221)  (837 221)  routing T_16_13.bnl_op_3 <X> T_16_13.lc_trk_g3_3
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (25 13)  (841 221)  (841 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (8 14)  (824 222)  (824 222)  routing T_16_13.sp4_h_r_2 <X> T_16_13.sp4_h_l_47
 (10 14)  (826 222)  (826 222)  routing T_16_13.sp4_h_r_2 <X> T_16_13.sp4_h_l_47
 (14 14)  (830 222)  (830 222)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g3_4
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 222)  (834 222)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g3_5
 (10 15)  (826 223)  (826 223)  routing T_16_13.sp4_h_l_40 <X> T_16_13.sp4_v_t_47
 (14 15)  (830 223)  (830 223)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (834 223)  (834 223)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g3_5


LogicTile_17_13

 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (897 208)  (897 208)  routing T_17_13.sp12_h_l_16 <X> T_17_13.lc_trk_g0_3
 (21 1)  (895 209)  (895 209)  routing T_17_13.sp12_h_l_16 <X> T_17_13.lc_trk_g0_3
 (14 3)  (888 211)  (888 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.lc_trk_g0_4
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (883 212)  (883 212)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_r_4
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (897 212)  (897 212)  routing T_17_13.sp12_h_r_11 <X> T_17_13.lc_trk_g1_3
 (4 6)  (878 214)  (878 214)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_v_t_38
 (6 6)  (880 214)  (880 214)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_v_t_38
 (25 6)  (899 214)  (899 214)  routing T_17_13.sp4_v_b_6 <X> T_17_13.lc_trk_g1_6
 (5 7)  (879 215)  (879 215)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_v_t_38
 (22 7)  (896 215)  (896 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (897 215)  (897 215)  routing T_17_13.sp4_v_b_6 <X> T_17_13.lc_trk_g1_6
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 216)  (909 216)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_4
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 217)  (907 217)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (41 10)  (915 218)  (915 218)  LC_5 Logic Functioning bit
 (43 10)  (917 218)  (917 218)  LC_5 Logic Functioning bit
 (50 10)  (924 218)  (924 218)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (926 218)  (926 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (888 219)  (888 219)  routing T_17_13.sp4_r_v_b_36 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp12_v_t_3 <X> T_17_13.lc_trk_g3_4
 (14 15)  (888 223)  (888 223)  routing T_17_13.sp12_v_t_3 <X> T_17_13.lc_trk_g3_4
 (15 15)  (889 223)  (889 223)  routing T_17_13.sp12_v_t_3 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_18_13

 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (942 210)  (942 210)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g0_4
 (0 3)  (928 211)  (928 211)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 3)  (930 211)  (930 211)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (44 7)  (972 215)  (972 215)  LC_3 Logic Functioning bit
 (51 7)  (979 215)  (979 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (942 216)  (942 216)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g2_0
 (25 8)  (953 216)  (953 216)  routing T_18_13.sp4_v_b_26 <X> T_18_13.lc_trk_g2_2
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 216)  (961 216)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_v_b_26 <X> T_18_13.lc_trk_g2_2
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (44 9)  (972 217)  (972 217)  LC_4 Logic Functioning bit
 (14 10)  (942 218)  (942 218)  routing T_18_13.sp4_v_t_17 <X> T_18_13.lc_trk_g2_4
 (17 10)  (945 218)  (945 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 218)  (946 218)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g2_5
 (21 10)  (949 218)  (949 218)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 218)  (953 218)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g2_6
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_t_17 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (14 12)  (942 220)  (942 220)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g3_0
 (15 12)  (943 220)  (943 220)  routing T_18_13.sp4_h_r_25 <X> T_18_13.lc_trk_g3_1
 (16 12)  (944 220)  (944 220)  routing T_18_13.sp4_h_r_25 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g3_0
 (15 13)  (943 221)  (943 221)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_h_r_25 <X> T_18_13.lc_trk_g3_1
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (44 13)  (972 221)  (972 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (44 15)  (972 223)  (972 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (9 15)  (1045 223)  (1045 223)  routing T_20_13.sp4_v_b_2 <X> T_20_13.sp4_v_t_47
 (10 15)  (1046 223)  (1046 223)  routing T_20_13.sp4_v_b_2 <X> T_20_13.sp4_v_t_47


LogicTile_21_13

 (4 15)  (1094 223)  (1094 223)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_h_l_44
 (6 15)  (1096 223)  (1096 223)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_h_l_44


LogicTile_23_13

 (4 2)  (1202 210)  (1202 210)  routing T_23_13.sp4_v_b_0 <X> T_23_13.sp4_v_t_37
 (3 15)  (1201 223)  (1201 223)  routing T_23_13.sp12_h_l_22 <X> T_23_13.sp12_v_t_22


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 209)  (1315 209)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_v_b_1
 (10 1)  (1316 209)  (1316 209)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_v_b_1
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (4 2)  (1310 210)  (1310 210)  routing T_25_13.sp4_v_b_0 <X> T_25_13.sp4_v_t_37
 (10 2)  (1316 210)  (1316 210)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_h_l_36
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.wire_bram/ram/RCLK
 (12 4)  (1318 212)  (1318 212)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_r_5
 (13 4)  (1319 212)  (1319 212)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_v_b_5
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 213)  (1331 213)  routing T_25_13.sp4_r_v_b_26 <X> T_25_13.lc_trk_g1_2
 (15 6)  (1321 214)  (1321 214)  routing T_25_13.sp4_h_r_5 <X> T_25_13.lc_trk_g1_5
 (16 6)  (1322 214)  (1322 214)  routing T_25_13.sp4_h_r_5 <X> T_25_13.lc_trk_g1_5
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1324 215)  (1324 215)  routing T_25_13.sp4_h_r_5 <X> T_25_13.lc_trk_g1_5
 (14 8)  (1320 216)  (1320 216)  routing T_25_13.sp4_v_b_32 <X> T_25_13.lc_trk_g2_0
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (38 8)  (1344 216)  (1344 216)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (14 9)  (1320 217)  (1320 217)  routing T_25_13.sp4_v_b_32 <X> T_25_13.lc_trk_g2_0
 (16 9)  (1322 217)  (1322 217)  routing T_25_13.sp4_v_b_32 <X> T_25_13.lc_trk_g2_0
 (17 9)  (1323 217)  (1323 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (9 11)  (1315 219)  (1315 219)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_42
 (10 11)  (1316 219)  (1316 219)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_42
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE


LogicTile_6_12

 (12 0)  (300 192)  (300 192)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_h_r_2
 (11 1)  (299 193)  (299 193)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_h_r_2
 (13 1)  (301 193)  (301 193)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_h_r_2
 (9 7)  (297 199)  (297 199)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_v_t_41
 (10 7)  (298 199)  (298 199)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_v_t_41


LogicTile_7_12

 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 195)  (342 195)  routing T_7_12.lc_trk_g1_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 3)  (344 195)  (344 195)  routing T_7_12.lc_trk_g1_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (0 4)  (342 196)  (342 196)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 4)  (343 196)  (343 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (359 196)  (359 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (343 197)  (343 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (25 8)  (367 200)  (367 200)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (22 9)  (364 201)  (364 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 201)  (365 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (24 9)  (366 201)  (366 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (25 9)  (367 201)  (367 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (32 10)  (374 202)  (374 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 202)  (375 202)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 202)  (376 202)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 202)  (378 202)  LC_5 Logic Functioning bit
 (37 10)  (379 202)  (379 202)  LC_5 Logic Functioning bit
 (38 10)  (380 202)  (380 202)  LC_5 Logic Functioning bit
 (39 10)  (381 202)  (381 202)  LC_5 Logic Functioning bit
 (45 10)  (387 202)  (387 202)  LC_5 Logic Functioning bit
 (47 10)  (389 202)  (389 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (378 203)  (378 203)  LC_5 Logic Functioning bit
 (37 11)  (379 203)  (379 203)  LC_5 Logic Functioning bit
 (38 11)  (380 203)  (380 203)  LC_5 Logic Functioning bit
 (39 11)  (381 203)  (381 203)  LC_5 Logic Functioning bit
 (15 12)  (357 204)  (357 204)  routing T_7_12.sp4_v_t_28 <X> T_7_12.lc_trk_g3_1
 (16 12)  (358 204)  (358 204)  routing T_7_12.sp4_v_t_28 <X> T_7_12.lc_trk_g3_1
 (17 12)  (359 204)  (359 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (342 206)  (342 206)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 206)  (343 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 206)  (357 206)  routing T_7_12.sp4_h_l_24 <X> T_7_12.lc_trk_g3_5
 (16 14)  (358 206)  (358 206)  routing T_7_12.sp4_h_l_24 <X> T_7_12.lc_trk_g3_5
 (17 14)  (359 206)  (359 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (360 206)  (360 206)  routing T_7_12.sp4_h_l_24 <X> T_7_12.lc_trk_g3_5
 (0 15)  (342 207)  (342 207)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 207)  (343 207)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_12

 (3 0)  (399 192)  (399 192)  routing T_8_12.sp12_h_r_0 <X> T_8_12.sp12_v_b_0
 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (399 193)  (399 193)  routing T_8_12.sp12_h_r_0 <X> T_8_12.sp12_v_b_0
 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (404 193)  (404 193)  routing T_8_12.sp4_h_r_1 <X> T_8_12.sp4_v_b_1
 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (5 2)  (401 194)  (401 194)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_h_l_37
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 194)  (410 194)  routing T_8_12.sp4_h_r_12 <X> T_8_12.lc_trk_g0_4
 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (4 3)  (400 195)  (400 195)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_h_l_37
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (411 195)  (411 195)  routing T_8_12.sp4_h_r_12 <X> T_8_12.lc_trk_g0_4
 (16 3)  (412 195)  (412 195)  routing T_8_12.sp4_h_r_12 <X> T_8_12.lc_trk_g0_4
 (17 3)  (413 195)  (413 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (399 198)  (399 198)  routing T_8_12.sp12_h_r_0 <X> T_8_12.sp12_v_t_23
 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (3 7)  (399 199)  (399 199)  routing T_8_12.sp12_h_r_0 <X> T_8_12.sp12_v_t_23
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_bram/ram/WDATA_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_bram/ram/WDATA_3
 (40 9)  (436 201)  (436 201)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (8 10)  (404 202)  (404 202)  routing T_8_12.sp4_h_r_11 <X> T_8_12.sp4_h_l_42
 (10 10)  (406 202)  (406 202)  routing T_8_12.sp4_h_r_11 <X> T_8_12.sp4_h_l_42
 (19 13)  (415 205)  (415 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12
 (22 13)  (418 205)  (418 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 205)  (419 205)  routing T_8_12.sp4_h_l_15 <X> T_8_12.lc_trk_g3_2
 (24 13)  (420 205)  (420 205)  routing T_8_12.sp4_h_l_15 <X> T_8_12.lc_trk_g3_2
 (25 13)  (421 205)  (421 205)  routing T_8_12.sp4_h_l_15 <X> T_8_12.lc_trk_g3_2
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g0_4 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (0 2)  (438 194)  (438 194)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (452 194)  (452 194)  routing T_9_12.wire_logic_cluster/lc_4/out <X> T_9_12.lc_trk_g0_4
 (2 3)  (440 195)  (440 195)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (17 3)  (455 195)  (455 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (438 196)  (438 196)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 196)  (471 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (45 4)  (483 196)  (483 196)  LC_2 Logic Functioning bit
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (37 5)  (475 197)  (475 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (39 5)  (477 197)  (477 197)  LC_2 Logic Functioning bit
 (44 5)  (482 197)  (482 197)  LC_2 Logic Functioning bit
 (31 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 198)  (474 198)  LC_3 Logic Functioning bit
 (37 6)  (475 198)  (475 198)  LC_3 Logic Functioning bit
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (45 6)  (483 198)  (483 198)  LC_3 Logic Functioning bit
 (14 7)  (452 199)  (452 199)  routing T_9_12.top_op_4 <X> T_9_12.lc_trk_g1_4
 (15 7)  (453 199)  (453 199)  routing T_9_12.top_op_4 <X> T_9_12.lc_trk_g1_4
 (17 7)  (455 199)  (455 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (37 7)  (475 199)  (475 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (39 7)  (477 199)  (477 199)  LC_3 Logic Functioning bit
 (44 7)  (482 199)  (482 199)  LC_3 Logic Functioning bit
 (25 8)  (463 200)  (463 200)  routing T_9_12.sp4_v_b_26 <X> T_9_12.lc_trk_g2_2
 (31 8)  (469 200)  (469 200)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 200)  (471 200)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 200)  (472 200)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 200)  (474 200)  LC_4 Logic Functioning bit
 (37 8)  (475 200)  (475 200)  LC_4 Logic Functioning bit
 (38 8)  (476 200)  (476 200)  LC_4 Logic Functioning bit
 (39 8)  (477 200)  (477 200)  LC_4 Logic Functioning bit
 (45 8)  (483 200)  (483 200)  LC_4 Logic Functioning bit
 (15 9)  (453 201)  (453 201)  routing T_9_12.sp4_v_t_29 <X> T_9_12.lc_trk_g2_0
 (16 9)  (454 201)  (454 201)  routing T_9_12.sp4_v_t_29 <X> T_9_12.lc_trk_g2_0
 (17 9)  (455 201)  (455 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 201)  (460 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 201)  (461 201)  routing T_9_12.sp4_v_b_26 <X> T_9_12.lc_trk_g2_2
 (31 9)  (469 201)  (469 201)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 201)  (474 201)  LC_4 Logic Functioning bit
 (37 9)  (475 201)  (475 201)  LC_4 Logic Functioning bit
 (38 9)  (476 201)  (476 201)  LC_4 Logic Functioning bit
 (39 9)  (477 201)  (477 201)  LC_4 Logic Functioning bit
 (17 10)  (455 202)  (455 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 202)  (456 202)  routing T_9_12.wire_logic_cluster/lc_5/out <X> T_9_12.lc_trk_g2_5
 (31 10)  (469 202)  (469 202)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 202)  (470 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 202)  (471 202)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 202)  (472 202)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 202)  (474 202)  LC_5 Logic Functioning bit
 (37 10)  (475 202)  (475 202)  LC_5 Logic Functioning bit
 (38 10)  (476 202)  (476 202)  LC_5 Logic Functioning bit
 (39 10)  (477 202)  (477 202)  LC_5 Logic Functioning bit
 (45 10)  (483 202)  (483 202)  LC_5 Logic Functioning bit
 (8 11)  (446 203)  (446 203)  routing T_9_12.sp4_h_r_1 <X> T_9_12.sp4_v_t_42
 (9 11)  (447 203)  (447 203)  routing T_9_12.sp4_h_r_1 <X> T_9_12.sp4_v_t_42
 (10 11)  (448 203)  (448 203)  routing T_9_12.sp4_h_r_1 <X> T_9_12.sp4_v_t_42
 (17 11)  (455 203)  (455 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (469 203)  (469 203)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 203)  (474 203)  LC_5 Logic Functioning bit
 (37 11)  (475 203)  (475 203)  LC_5 Logic Functioning bit
 (38 11)  (476 203)  (476 203)  LC_5 Logic Functioning bit
 (39 11)  (477 203)  (477 203)  LC_5 Logic Functioning bit
 (44 11)  (482 203)  (482 203)  LC_5 Logic Functioning bit
 (31 12)  (469 204)  (469 204)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 204)  (470 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 204)  (472 204)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 204)  (474 204)  LC_6 Logic Functioning bit
 (37 12)  (475 204)  (475 204)  LC_6 Logic Functioning bit
 (38 12)  (476 204)  (476 204)  LC_6 Logic Functioning bit
 (39 12)  (477 204)  (477 204)  LC_6 Logic Functioning bit
 (45 12)  (483 204)  (483 204)  LC_6 Logic Functioning bit
 (36 13)  (474 205)  (474 205)  LC_6 Logic Functioning bit
 (37 13)  (475 205)  (475 205)  LC_6 Logic Functioning bit
 (38 13)  (476 205)  (476 205)  LC_6 Logic Functioning bit
 (39 13)  (477 205)  (477 205)  LC_6 Logic Functioning bit
 (44 13)  (482 205)  (482 205)  LC_6 Logic Functioning bit
 (0 14)  (438 206)  (438 206)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (460 206)  (460 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 206)  (461 206)  routing T_9_12.sp4_h_r_31 <X> T_9_12.lc_trk_g3_7
 (24 14)  (462 206)  (462 206)  routing T_9_12.sp4_h_r_31 <X> T_9_12.lc_trk_g3_7
 (25 14)  (463 206)  (463 206)  routing T_9_12.wire_logic_cluster/lc_6/out <X> T_9_12.lc_trk_g3_6
 (1 15)  (439 207)  (439 207)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (21 15)  (459 207)  (459 207)  routing T_9_12.sp4_h_r_31 <X> T_9_12.lc_trk_g3_7
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_12

 (25 0)  (517 192)  (517 192)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g0_2
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (44 1)  (536 193)  (536 193)  LC_0 Logic Functioning bit
 (0 2)  (492 194)  (492 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (506 194)  (506 194)  routing T_10_12.sp4_v_t_1 <X> T_10_12.lc_trk_g0_4
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (0 3)  (492 195)  (492 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 3)  (494 195)  (494 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (14 3)  (506 195)  (506 195)  routing T_10_12.sp4_v_t_1 <X> T_10_12.lc_trk_g0_4
 (16 3)  (508 195)  (508 195)  routing T_10_12.sp4_v_t_1 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (31 3)  (523 195)  (523 195)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 195)  (528 195)  LC_1 Logic Functioning bit
 (37 3)  (529 195)  (529 195)  LC_1 Logic Functioning bit
 (38 3)  (530 195)  (530 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (44 3)  (536 195)  (536 195)  LC_1 Logic Functioning bit
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 196)  (513 196)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 196)  (515 196)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (24 4)  (516 196)  (516 196)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (25 4)  (517 196)  (517 196)  routing T_10_12.lft_op_2 <X> T_10_12.lc_trk_g1_2
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (21 5)  (513 197)  (513 197)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 197)  (516 197)  routing T_10_12.lft_op_2 <X> T_10_12.lc_trk_g1_2
 (31 5)  (523 197)  (523 197)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (38 5)  (530 197)  (530 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (14 6)  (506 198)  (506 198)  routing T_10_12.wire_logic_cluster/lc_4/out <X> T_10_12.lc_trk_g1_4
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 198)  (525 198)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (45 6)  (537 198)  (537 198)  LC_3 Logic Functioning bit
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (528 199)  (528 199)  LC_3 Logic Functioning bit
 (37 7)  (529 199)  (529 199)  LC_3 Logic Functioning bit
 (38 7)  (530 199)  (530 199)  LC_3 Logic Functioning bit
 (39 7)  (531 199)  (531 199)  LC_3 Logic Functioning bit
 (14 8)  (506 200)  (506 200)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g2_0
 (17 8)  (509 200)  (509 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 200)  (510 200)  routing T_10_12.wire_logic_cluster/lc_1/out <X> T_10_12.lc_trk_g2_1
 (21 8)  (513 200)  (513 200)  routing T_10_12.rgt_op_3 <X> T_10_12.lc_trk_g2_3
 (22 8)  (514 200)  (514 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 200)  (516 200)  routing T_10_12.rgt_op_3 <X> T_10_12.lc_trk_g2_3
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 200)  (525 200)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (45 8)  (537 200)  (537 200)  LC_4 Logic Functioning bit
 (17 9)  (509 201)  (509 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (523 201)  (523 201)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 201)  (528 201)  LC_4 Logic Functioning bit
 (37 9)  (529 201)  (529 201)  LC_4 Logic Functioning bit
 (38 9)  (530 201)  (530 201)  LC_4 Logic Functioning bit
 (39 9)  (531 201)  (531 201)  LC_4 Logic Functioning bit
 (25 10)  (517 202)  (517 202)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g2_6
 (31 10)  (523 202)  (523 202)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 202)  (525 202)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (45 10)  (537 202)  (537 202)  LC_5 Logic Functioning bit
 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 203)  (523 203)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (37 11)  (529 203)  (529 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (39 11)  (531 203)  (531 203)  LC_5 Logic Functioning bit
 (44 11)  (536 203)  (536 203)  LC_5 Logic Functioning bit
 (15 12)  (507 204)  (507 204)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g3_1
 (16 12)  (508 204)  (508 204)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g3_1
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (31 12)  (523 204)  (523 204)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 204)  (526 204)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (18 13)  (510 205)  (510 205)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g3_1
 (36 13)  (528 205)  (528 205)  LC_6 Logic Functioning bit
 (37 13)  (529 205)  (529 205)  LC_6 Logic Functioning bit
 (38 13)  (530 205)  (530 205)  LC_6 Logic Functioning bit
 (39 13)  (531 205)  (531 205)  LC_6 Logic Functioning bit
 (44 13)  (536 205)  (536 205)  LC_6 Logic Functioning bit
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 206)  (510 206)  routing T_10_12.wire_logic_cluster/lc_5/out <X> T_10_12.lc_trk_g3_5
 (31 14)  (523 206)  (523 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 206)  (525 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 206)  (526 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (37 14)  (529 206)  (529 206)  LC_7 Logic Functioning bit
 (38 14)  (530 206)  (530 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (45 14)  (537 206)  (537 206)  LC_7 Logic Functioning bit
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (36 15)  (528 207)  (528 207)  LC_7 Logic Functioning bit
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (38 15)  (530 207)  (530 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 192)  (580 192)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (45 0)  (591 192)  (591 192)  LC_0 Logic Functioning bit
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (36 1)  (582 193)  (582 193)  LC_0 Logic Functioning bit
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (44 1)  (590 193)  (590 193)  LC_0 Logic Functioning bit
 (48 1)  (594 193)  (594 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (567 194)  (567 194)  routing T_11_12.bnr_op_7 <X> T_11_12.lc_trk_g0_7
 (22 2)  (568 194)  (568 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g0_0 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (21 3)  (567 195)  (567 195)  routing T_11_12.bnr_op_7 <X> T_11_12.lc_trk_g0_7
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (44 3)  (590 195)  (590 195)  LC_1 Logic Functioning bit
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 196)  (567 196)  routing T_11_12.lft_op_3 <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 196)  (570 196)  routing T_11_12.lft_op_3 <X> T_11_12.lc_trk_g1_3
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g2_1 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (22 5)  (568 197)  (568 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 197)  (569 197)  routing T_11_12.sp4_v_b_18 <X> T_11_12.lc_trk_g1_2
 (24 5)  (570 197)  (570 197)  routing T_11_12.sp4_v_b_18 <X> T_11_12.lc_trk_g1_2
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (14 6)  (560 198)  (560 198)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g1_4
 (15 6)  (561 198)  (561 198)  routing T_11_12.bot_op_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (567 198)  (567 198)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g1_7
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (44 7)  (590 199)  (590 199)  LC_3 Logic Functioning bit
 (17 8)  (563 200)  (563 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 200)  (564 200)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g2_1
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (8 9)  (554 201)  (554 201)  routing T_11_12.sp4_h_l_36 <X> T_11_12.sp4_v_b_7
 (9 9)  (555 201)  (555 201)  routing T_11_12.sp4_h_l_36 <X> T_11_12.sp4_v_b_7
 (10 9)  (556 201)  (556 201)  routing T_11_12.sp4_h_l_36 <X> T_11_12.sp4_v_b_7
 (31 9)  (577 201)  (577 201)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (8 10)  (554 202)  (554 202)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_l_42
 (9 10)  (555 202)  (555 202)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_l_42
 (10 10)  (556 202)  (556 202)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_l_42
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (31 11)  (577 203)  (577 203)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (44 11)  (590 203)  (590 203)  LC_5 Logic Functioning bit
 (21 12)  (567 204)  (567 204)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g3_3
 (24 12)  (570 204)  (570 204)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g3_3
 (0 14)  (546 206)  (546 206)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (572 206)  (572 206)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (41 14)  (587 206)  (587 206)  LC_7 Logic Functioning bit
 (43 14)  (589 206)  (589 206)  LC_7 Logic Functioning bit
 (45 14)  (591 206)  (591 206)  LC_7 Logic Functioning bit
 (0 15)  (546 207)  (546 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 207)  (564 207)  routing T_11_12.sp4_r_v_b_45 <X> T_11_12.lc_trk_g3_5
 (26 15)  (572 207)  (572 207)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (39 15)  (585 207)  (585 207)  LC_7 Logic Functioning bit
 (40 15)  (586 207)  (586 207)  LC_7 Logic Functioning bit
 (42 15)  (588 207)  (588 207)  LC_7 Logic Functioning bit
 (44 15)  (590 207)  (590 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (5 1)  (605 193)  (605 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_b_0
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.lc_trk_g0_0
 (15 1)  (615 193)  (615 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.lc_trk_g0_0
 (16 1)  (616 193)  (616 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (8 2)  (608 194)  (608 194)  routing T_12_12.sp4_v_t_36 <X> T_12_12.sp4_h_l_36
 (9 2)  (609 194)  (609 194)  routing T_12_12.sp4_v_t_36 <X> T_12_12.sp4_h_l_36
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g0_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (605 196)  (605 196)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_h_r_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 196)  (623 196)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (0 5)  (600 197)  (600 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (21 5)  (621 197)  (621 197)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 202)  (634 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (38 11)  (638 203)  (638 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (12 12)  (612 204)  (612 204)  routing T_12_12.sp4_v_t_46 <X> T_12_12.sp4_h_r_11
 (0 14)  (600 206)  (600 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 206)  (605 206)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_h_l_44
 (12 14)  (612 206)  (612 206)  routing T_12_12.sp4_v_t_46 <X> T_12_12.sp4_h_l_46
 (15 14)  (615 206)  (615 206)  routing T_12_12.sp4_v_t_32 <X> T_12_12.lc_trk_g3_5
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_v_t_32 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (621 206)  (621 206)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 206)  (623 206)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g3_7
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (604 207)  (604 207)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_h_l_44
 (6 15)  (606 207)  (606 207)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_h_l_44
 (11 15)  (611 207)  (611 207)  routing T_12_12.sp4_v_t_46 <X> T_12_12.sp4_h_l_46
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g3_7


LogicTile_13_12

 (0 2)  (654 194)  (654 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (662 194)  (662 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_h_l_36
 (10 2)  (664 194)  (664 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_h_l_36
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (0 4)  (654 196)  (654 196)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (660 196)  (660 196)  routing T_13_12.sp4_h_r_10 <X> T_13_12.sp4_v_b_3
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_v_b_42 <X> T_13_12.lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.sp4_v_b_42 <X> T_13_12.lc_trk_g2_2
 (4 11)  (658 203)  (658 203)  routing T_13_12.sp4_h_r_10 <X> T_13_12.sp4_h_l_43
 (6 11)  (660 203)  (660 203)  routing T_13_12.sp4_h_r_10 <X> T_13_12.sp4_h_l_43
 (15 11)  (669 203)  (669 203)  routing T_13_12.tnr_op_4 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (10 12)  (664 204)  (664 204)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_r_10
 (12 12)  (666 204)  (666 204)  routing T_13_12.sp4_v_b_5 <X> T_13_12.sp4_h_r_11
 (11 13)  (665 205)  (665 205)  routing T_13_12.sp4_v_b_5 <X> T_13_12.sp4_h_r_11
 (13 13)  (667 205)  (667 205)  routing T_13_12.sp4_v_b_5 <X> T_13_12.sp4_h_r_11
 (0 14)  (654 206)  (654 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 206)  (662 206)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_l_47
 (9 14)  (663 206)  (663 206)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_l_47
 (12 14)  (666 206)  (666 206)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_l_46
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (0 15)  (654 207)  (654 207)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 207)  (655 207)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (11 15)  (665 207)  (665 207)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_l_46
 (13 15)  (667 207)  (667 207)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_l_46
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5


LogicTile_14_12

 (5 0)  (713 192)  (713 192)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (16 0)  (724 192)  (724 192)  routing T_14_12.sp12_h_l_14 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (46 0)  (754 192)  (754 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (712 193)  (712 193)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (6 1)  (714 193)  (714 193)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (18 1)  (726 193)  (726 193)  routing T_14_12.sp12_h_l_14 <X> T_14_12.lc_trk_g0_1
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (44 1)  (752 193)  (752 193)  LC_0 Logic Functioning bit
 (53 1)  (761 193)  (761 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 194)  (708 194)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 197)  (708 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (14 9)  (722 201)  (722 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 12)  (729 204)  (729 204)  routing T_14_12.sp4_h_r_35 <X> T_14_12.lc_trk_g3_3
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 204)  (731 204)  routing T_14_12.sp4_h_r_35 <X> T_14_12.lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.sp4_h_r_35 <X> T_14_12.lc_trk_g3_3
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_v_t_16 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.sp4_v_t_16 <X> T_14_12.lc_trk_g3_5
 (0 15)  (708 207)  (708 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.sp12_h_r_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.sp12_h_r_1 <X> T_15_12.lc_trk_g0_1
 (25 0)  (787 192)  (787 192)  routing T_15_12.sp4_v_b_10 <X> T_15_12.lc_trk_g0_2
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (42 0)  (804 192)  (804 192)  LC_0 Logic Functioning bit
 (44 0)  (806 192)  (806 192)  LC_0 Logic Functioning bit
 (52 0)  (814 192)  (814 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (780 193)  (780 193)  routing T_15_12.sp12_h_r_1 <X> T_15_12.lc_trk_g0_1
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_v_b_10 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.sp4_v_b_10 <X> T_15_12.lc_trk_g0_2
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (49 1)  (811 193)  (811 193)  Carry_In_Mux bit 

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 194)  (776 194)  routing T_15_12.sp4_v_t_1 <X> T_15_12.lc_trk_g0_4
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g0_7
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (44 2)  (806 194)  (806 194)  LC_1 Logic Functioning bit
 (51 2)  (813 194)  (813 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (14 3)  (776 195)  (776 195)  routing T_15_12.sp4_v_t_1 <X> T_15_12.lc_trk_g0_4
 (16 3)  (778 195)  (778 195)  routing T_15_12.sp4_v_t_1 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g0_7
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (44 4)  (806 196)  (806 196)  LC_2 Logic Functioning bit
 (52 4)  (814 196)  (814 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (44 6)  (806 198)  (806 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (9 8)  (771 200)  (771 200)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_r_7
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (44 8)  (806 200)  (806 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (3 12)  (765 204)  (765 204)  routing T_15_12.sp12_v_t_22 <X> T_15_12.sp12_h_r_1
 (15 12)  (777 204)  (777 204)  routing T_15_12.sp4_v_t_28 <X> T_15_12.lc_trk_g3_1
 (16 12)  (778 204)  (778 204)  routing T_15_12.sp4_v_t_28 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (10 13)  (772 205)  (772 205)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_v_b_10
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 206)  (776 206)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g3_4
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g3_5
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_12

 (21 0)  (837 192)  (837 192)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 192)  (840 192)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g0_3
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (40 0)  (856 192)  (856 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (46 0)  (862 192)  (862 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 193)  (843 193)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (821 194)  (821 194)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_37
 (14 2)  (830 194)  (830 194)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (15 2)  (831 194)  (831 194)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g0_5
 (17 2)  (833 194)  (833 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 194)  (834 194)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g0_5
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (6 3)  (822 195)  (822 195)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_37
 (15 3)  (831 195)  (831 195)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 4)  (831 196)  (831 196)  routing T_16_12.bot_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g0_5 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 196)  (851 196)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.input_2_2
 (52 4)  (868 196)  (868 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (869 196)  (869 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 197)  (843 197)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 197)  (848 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp4_v_b_13 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.sp4_v_b_13 <X> T_16_12.lc_trk_g1_5
 (21 6)  (837 198)  (837 198)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 198)  (841 198)  routing T_16_12.sp4_v_t_3 <X> T_16_12.lc_trk_g1_6
 (18 7)  (834 199)  (834 199)  routing T_16_12.sp4_v_b_13 <X> T_16_12.lc_trk_g1_5
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 199)  (839 199)  routing T_16_12.sp4_v_t_3 <X> T_16_12.lc_trk_g1_6
 (25 7)  (841 199)  (841 199)  routing T_16_12.sp4_v_t_3 <X> T_16_12.lc_trk_g1_6
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g0_5 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 200)  (851 200)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.input_2_4
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (48 8)  (864 200)  (864 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (824 201)  (824 201)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_v_b_7
 (10 9)  (826 201)  (826 201)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_v_b_7
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 201)  (843 201)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 201)  (848 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 202)  (851 202)  routing T_16_12.lc_trk_g0_5 <X> T_16_12.input_2_5
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (48 10)  (864 202)  (864 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (842 203)  (842 203)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (14 13)  (830 205)  (830 205)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g3_0
 (15 13)  (831 205)  (831 205)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 206)  (851 206)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.input_2_7
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (51 14)  (867 206)  (867 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 207)  (839 207)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (24 15)  (840 207)  (840 207)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 207)  (849 207)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.input_2_7
 (34 15)  (850 207)  (850 207)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.input_2_7
 (35 15)  (851 207)  (851 207)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.input_2_7
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (51 15)  (867 207)  (867 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_12

 (19 6)  (893 198)  (893 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_19_12

 (3 13)  (985 205)  (985 205)  routing T_19_12.sp12_h_l_22 <X> T_19_12.sp12_h_r_1


LogicTile_20_12

 (19 2)  (1055 194)  (1055 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_12

 (19 14)  (1163 206)  (1163 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (12 4)  (1318 196)  (1318 196)  routing T_25_12.sp4_h_l_39 <X> T_25_12.sp4_h_r_5
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (12 5)  (1318 197)  (1318 197)  routing T_25_12.sp4_h_r_5 <X> T_25_12.sp4_v_b_5
 (13 5)  (1319 197)  (1319 197)  routing T_25_12.sp4_h_l_39 <X> T_25_12.sp4_h_r_5
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (16 6)  (1322 198)  (1322 198)  routing T_25_12.sp12_h_r_13 <X> T_25_12.lc_trk_g1_5
 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (40 9)  (1346 201)  (1346 201)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (21 0)  (417 176)  (417 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (22 0)  (418 176)  (418 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 176)  (420 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 177)  (417 177)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 179)  (396 179)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_bram/ram/RCLK
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_bram/ram/RCLK
 (8 3)  (404 179)  (404 179)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_t_36
 (9 3)  (405 179)  (405 179)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_t_36
 (10 3)  (406 179)  (406 179)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_t_36
 (17 4)  (413 180)  (413 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 184)  (433 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_bram/ram/WDATA_11
 (14 10)  (410 186)  (410 186)  routing T_8_11.sp4_v_b_28 <X> T_8_11.lc_trk_g2_4
 (8 11)  (404 187)  (404 187)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_42
 (10 11)  (406 187)  (406 187)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_42
 (16 11)  (412 187)  (412 187)  routing T_8_11.sp4_v_b_28 <X> T_8_11.lc_trk_g2_4
 (17 11)  (413 187)  (413 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (22 0)  (460 176)  (460 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 176)  (462 176)  routing T_9_11.top_op_3 <X> T_9_11.lc_trk_g0_3
 (32 0)  (470 176)  (470 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 176)  (474 176)  LC_0 Logic Functioning bit
 (37 0)  (475 176)  (475 176)  LC_0 Logic Functioning bit
 (38 0)  (476 176)  (476 176)  LC_0 Logic Functioning bit
 (39 0)  (477 176)  (477 176)  LC_0 Logic Functioning bit
 (45 0)  (483 176)  (483 176)  LC_0 Logic Functioning bit
 (9 1)  (447 177)  (447 177)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_1
 (10 1)  (448 177)  (448 177)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_1
 (21 1)  (459 177)  (459 177)  routing T_9_11.top_op_3 <X> T_9_11.lc_trk_g0_3
 (31 1)  (469 177)  (469 177)  routing T_9_11.lc_trk_g0_3 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 177)  (474 177)  LC_0 Logic Functioning bit
 (37 1)  (475 177)  (475 177)  LC_0 Logic Functioning bit
 (38 1)  (476 177)  (476 177)  LC_0 Logic Functioning bit
 (39 1)  (477 177)  (477 177)  LC_0 Logic Functioning bit
 (44 1)  (482 177)  (482 177)  LC_0 Logic Functioning bit
 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 179)  (438 179)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 3)  (440 179)  (440 179)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (8 3)  (446 179)  (446 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (9 3)  (447 179)  (447 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (10 3)  (448 179)  (448 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (1 4)  (439 180)  (439 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (440 180)  (440 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (452 180)  (452 180)  routing T_9_11.wire_logic_cluster/lc_0/out <X> T_9_11.lc_trk_g1_0
 (16 4)  (454 180)  (454 180)  routing T_9_11.sp4_v_b_1 <X> T_9_11.lc_trk_g1_1
 (17 4)  (455 180)  (455 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (456 180)  (456 180)  routing T_9_11.sp4_v_b_1 <X> T_9_11.lc_trk_g1_1
 (22 4)  (460 180)  (460 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (438 181)  (438 181)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (1 5)  (439 181)  (439 181)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (17 5)  (455 181)  (455 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (453 182)  (453 182)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (16 6)  (454 182)  (454 182)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 182)  (456 182)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (18 7)  (456 183)  (456 183)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (3 8)  (441 184)  (441 184)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_b_1
 (31 8)  (469 184)  (469 184)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 184)  (470 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 184)  (471 184)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 184)  (474 184)  LC_4 Logic Functioning bit
 (37 8)  (475 184)  (475 184)  LC_4 Logic Functioning bit
 (38 8)  (476 184)  (476 184)  LC_4 Logic Functioning bit
 (39 8)  (477 184)  (477 184)  LC_4 Logic Functioning bit
 (45 8)  (483 184)  (483 184)  LC_4 Logic Functioning bit
 (3 9)  (441 185)  (441 185)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_b_1
 (36 9)  (474 185)  (474 185)  LC_4 Logic Functioning bit
 (37 9)  (475 185)  (475 185)  LC_4 Logic Functioning bit
 (38 9)  (476 185)  (476 185)  LC_4 Logic Functioning bit
 (39 9)  (477 185)  (477 185)  LC_4 Logic Functioning bit
 (46 9)  (484 185)  (484 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (455 186)  (455 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 186)  (456 186)  routing T_9_11.wire_logic_cluster/lc_5/out <X> T_9_11.lc_trk_g2_5
 (25 10)  (463 186)  (463 186)  routing T_9_11.wire_logic_cluster/lc_6/out <X> T_9_11.lc_trk_g2_6
 (31 10)  (469 186)  (469 186)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 186)  (470 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 186)  (471 186)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 186)  (474 186)  LC_5 Logic Functioning bit
 (37 10)  (475 186)  (475 186)  LC_5 Logic Functioning bit
 (38 10)  (476 186)  (476 186)  LC_5 Logic Functioning bit
 (39 10)  (477 186)  (477 186)  LC_5 Logic Functioning bit
 (45 10)  (483 186)  (483 186)  LC_5 Logic Functioning bit
 (22 11)  (460 187)  (460 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (469 187)  (469 187)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 187)  (474 187)  LC_5 Logic Functioning bit
 (37 11)  (475 187)  (475 187)  LC_5 Logic Functioning bit
 (38 11)  (476 187)  (476 187)  LC_5 Logic Functioning bit
 (39 11)  (477 187)  (477 187)  LC_5 Logic Functioning bit
 (44 11)  (482 187)  (482 187)  LC_5 Logic Functioning bit
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 188)  (472 188)  routing T_9_11.lc_trk_g1_0 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 188)  (474 188)  LC_6 Logic Functioning bit
 (37 12)  (475 188)  (475 188)  LC_6 Logic Functioning bit
 (38 12)  (476 188)  (476 188)  LC_6 Logic Functioning bit
 (39 12)  (477 188)  (477 188)  LC_6 Logic Functioning bit
 (45 12)  (483 188)  (483 188)  LC_6 Logic Functioning bit
 (36 13)  (474 189)  (474 189)  LC_6 Logic Functioning bit
 (37 13)  (475 189)  (475 189)  LC_6 Logic Functioning bit
 (38 13)  (476 189)  (476 189)  LC_6 Logic Functioning bit
 (39 13)  (477 189)  (477 189)  LC_6 Logic Functioning bit
 (1 14)  (439 190)  (439 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 191)  (438 191)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 191)  (439 191)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r


LogicTile_10_11

 (14 0)  (506 176)  (506 176)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (21 0)  (513 176)  (513 176)  routing T_10_11.wire_logic_cluster/lc_3/out <X> T_10_11.lc_trk_g0_3
 (22 0)  (514 176)  (514 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (506 177)  (506 177)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (15 1)  (507 177)  (507 177)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (16 1)  (508 177)  (508 177)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (17 1)  (509 177)  (509 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 178)  (506 178)  routing T_10_11.wire_logic_cluster/lc_4/out <X> T_10_11.lc_trk_g0_4
 (2 3)  (494 179)  (494 179)  routing T_10_11.lc_trk_g0_0 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (17 3)  (509 179)  (509 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (493 180)  (493 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (494 180)  (494 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (496 180)  (496 180)  routing T_10_11.sp4_v_t_38 <X> T_10_11.sp4_v_b_3
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (515 180)  (515 180)  routing T_10_11.sp12_h_l_16 <X> T_10_11.lc_trk_g1_3
 (0 5)  (492 181)  (492 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 5)  (493 181)  (493 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (21 5)  (513 181)  (513 181)  routing T_10_11.sp12_h_l_16 <X> T_10_11.lc_trk_g1_3
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (523 182)  (523 182)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 182)  (524 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 182)  (525 182)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 182)  (526 182)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 182)  (528 182)  LC_3 Logic Functioning bit
 (37 6)  (529 182)  (529 182)  LC_3 Logic Functioning bit
 (38 6)  (530 182)  (530 182)  LC_3 Logic Functioning bit
 (39 6)  (531 182)  (531 182)  LC_3 Logic Functioning bit
 (45 6)  (537 182)  (537 182)  LC_3 Logic Functioning bit
 (36 7)  (528 183)  (528 183)  LC_3 Logic Functioning bit
 (37 7)  (529 183)  (529 183)  LC_3 Logic Functioning bit
 (38 7)  (530 183)  (530 183)  LC_3 Logic Functioning bit
 (39 7)  (531 183)  (531 183)  LC_3 Logic Functioning bit
 (25 8)  (517 184)  (517 184)  routing T_10_11.rgt_op_2 <X> T_10_11.lc_trk_g2_2
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (45 8)  (537 184)  (537 184)  LC_4 Logic Functioning bit
 (8 9)  (500 185)  (500 185)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_v_b_7
 (22 9)  (514 185)  (514 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 185)  (516 185)  routing T_10_11.rgt_op_2 <X> T_10_11.lc_trk_g2_2
 (31 9)  (523 185)  (523 185)  routing T_10_11.lc_trk_g0_3 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 185)  (528 185)  LC_4 Logic Functioning bit
 (37 9)  (529 185)  (529 185)  LC_4 Logic Functioning bit
 (38 9)  (530 185)  (530 185)  LC_4 Logic Functioning bit
 (39 9)  (531 185)  (531 185)  LC_4 Logic Functioning bit
 (44 9)  (536 185)  (536 185)  LC_4 Logic Functioning bit
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 186)  (525 186)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (38 10)  (530 186)  (530 186)  LC_5 Logic Functioning bit
 (39 10)  (531 186)  (531 186)  LC_5 Logic Functioning bit
 (45 10)  (537 186)  (537 186)  LC_5 Logic Functioning bit
 (31 11)  (523 187)  (523 187)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 187)  (528 187)  LC_5 Logic Functioning bit
 (37 11)  (529 187)  (529 187)  LC_5 Logic Functioning bit
 (38 11)  (530 187)  (530 187)  LC_5 Logic Functioning bit
 (39 11)  (531 187)  (531 187)  LC_5 Logic Functioning bit
 (44 11)  (536 187)  (536 187)  LC_5 Logic Functioning bit
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 188)  (525 188)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 188)  (526 188)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (37 12)  (529 188)  (529 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (39 12)  (531 188)  (531 188)  LC_6 Logic Functioning bit
 (45 12)  (537 188)  (537 188)  LC_6 Logic Functioning bit
 (22 13)  (514 189)  (514 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 189)  (515 189)  routing T_10_11.sp4_v_b_42 <X> T_10_11.lc_trk_g3_2
 (24 13)  (516 189)  (516 189)  routing T_10_11.sp4_v_b_42 <X> T_10_11.lc_trk_g3_2
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 189)  (528 189)  LC_6 Logic Functioning bit
 (37 13)  (529 189)  (529 189)  LC_6 Logic Functioning bit
 (38 13)  (530 189)  (530 189)  LC_6 Logic Functioning bit
 (39 13)  (531 189)  (531 189)  LC_6 Logic Functioning bit
 (44 13)  (536 189)  (536 189)  LC_6 Logic Functioning bit
 (1 14)  (493 190)  (493 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 190)  (509 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 190)  (510 190)  routing T_10_11.wire_logic_cluster/lc_5/out <X> T_10_11.lc_trk_g3_5
 (31 14)  (523 190)  (523 190)  routing T_10_11.lc_trk_g0_4 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 190)  (524 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 190)  (528 190)  LC_7 Logic Functioning bit
 (37 14)  (529 190)  (529 190)  LC_7 Logic Functioning bit
 (38 14)  (530 190)  (530 190)  LC_7 Logic Functioning bit
 (39 14)  (531 190)  (531 190)  LC_7 Logic Functioning bit
 (45 14)  (537 190)  (537 190)  LC_7 Logic Functioning bit
 (0 15)  (492 191)  (492 191)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 191)  (493 191)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (36 15)  (528 191)  (528 191)  LC_7 Logic Functioning bit
 (37 15)  (529 191)  (529 191)  LC_7 Logic Functioning bit
 (38 15)  (530 191)  (530 191)  LC_7 Logic Functioning bit
 (39 15)  (531 191)  (531 191)  LC_7 Logic Functioning bit
 (44 15)  (536 191)  (536 191)  LC_7 Logic Functioning bit


LogicTile_11_11

 (25 0)  (571 176)  (571 176)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (5 1)  (551 177)  (551 177)  routing T_11_11.sp4_h_r_0 <X> T_11_11.sp4_v_b_0
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 177)  (569 177)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (24 1)  (570 177)  (570 177)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (25 1)  (571 177)  (571 177)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (0 2)  (546 178)  (546 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (567 178)  (567 178)  routing T_11_11.lft_op_7 <X> T_11_11.lc_trk_g0_7
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 178)  (570 178)  routing T_11_11.lft_op_7 <X> T_11_11.lc_trk_g0_7
 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (36 2)  (582 178)  (582 178)  LC_1 Logic Functioning bit
 (38 2)  (584 178)  (584 178)  LC_1 Logic Functioning bit
 (41 2)  (587 178)  (587 178)  LC_1 Logic Functioning bit
 (43 2)  (589 178)  (589 178)  LC_1 Logic Functioning bit
 (45 2)  (591 178)  (591 178)  LC_1 Logic Functioning bit
 (0 3)  (546 179)  (546 179)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (26 3)  (572 179)  (572 179)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 179)  (583 179)  LC_1 Logic Functioning bit
 (39 3)  (585 179)  (585 179)  LC_1 Logic Functioning bit
 (40 3)  (586 179)  (586 179)  LC_1 Logic Functioning bit
 (42 3)  (588 179)  (588 179)  LC_1 Logic Functioning bit
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (557 180)  (557 180)  routing T_11_11.sp4_h_r_0 <X> T_11_11.sp4_v_b_5
 (21 4)  (567 180)  (567 180)  routing T_11_11.wire_logic_cluster/lc_3/out <X> T_11_11.lc_trk_g1_3
 (22 4)  (568 180)  (568 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (577 180)  (577 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 180)  (579 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 180)  (580 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (37 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (38 4)  (584 180)  (584 180)  LC_2 Logic Functioning bit
 (39 4)  (585 180)  (585 180)  LC_2 Logic Functioning bit
 (45 4)  (591 180)  (591 180)  LC_2 Logic Functioning bit
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (31 5)  (577 181)  (577 181)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 181)  (582 181)  LC_2 Logic Functioning bit
 (37 5)  (583 181)  (583 181)  LC_2 Logic Functioning bit
 (38 5)  (584 181)  (584 181)  LC_2 Logic Functioning bit
 (39 5)  (585 181)  (585 181)  LC_2 Logic Functioning bit
 (44 5)  (590 181)  (590 181)  LC_2 Logic Functioning bit
 (13 6)  (559 182)  (559 182)  routing T_11_11.sp4_v_b_5 <X> T_11_11.sp4_v_t_40
 (16 6)  (562 182)  (562 182)  routing T_11_11.sp4_v_b_5 <X> T_11_11.lc_trk_g1_5
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 182)  (564 182)  routing T_11_11.sp4_v_b_5 <X> T_11_11.lc_trk_g1_5
 (21 6)  (567 182)  (567 182)  routing T_11_11.wire_logic_cluster/lc_7/out <X> T_11_11.lc_trk_g1_7
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (577 182)  (577 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (37 6)  (583 182)  (583 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (37 7)  (583 183)  (583 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (44 7)  (590 183)  (590 183)  LC_3 Logic Functioning bit
 (31 10)  (577 186)  (577 186)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 186)  (580 186)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (45 10)  (591 186)  (591 186)  LC_5 Logic Functioning bit
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (569 187)  (569 187)  routing T_11_11.sp12_v_b_14 <X> T_11_11.lc_trk_g2_6
 (31 11)  (577 187)  (577 187)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (37 11)  (583 187)  (583 187)  LC_5 Logic Functioning bit
 (38 11)  (584 187)  (584 187)  LC_5 Logic Functioning bit
 (39 11)  (585 187)  (585 187)  LC_5 Logic Functioning bit
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 189)  (564 189)  routing T_11_11.sp4_r_v_b_41 <X> T_11_11.lc_trk_g3_1
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 190)  (571 190)  routing T_11_11.sp4_v_b_38 <X> T_11_11.lc_trk_g3_6
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 190)  (580 190)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (37 14)  (583 190)  (583 190)  LC_7 Logic Functioning bit
 (38 14)  (584 190)  (584 190)  LC_7 Logic Functioning bit
 (39 14)  (585 190)  (585 190)  LC_7 Logic Functioning bit
 (45 14)  (591 190)  (591 190)  LC_7 Logic Functioning bit
 (0 15)  (546 191)  (546 191)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 191)  (547 191)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 191)  (568 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 191)  (569 191)  routing T_11_11.sp4_v_b_38 <X> T_11_11.lc_trk_g3_6
 (25 15)  (571 191)  (571 191)  routing T_11_11.sp4_v_b_38 <X> T_11_11.lc_trk_g3_6
 (31 15)  (577 191)  (577 191)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 191)  (582 191)  LC_7 Logic Functioning bit
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (38 15)  (584 191)  (584 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (44 15)  (590 191)  (590 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (5 1)  (605 177)  (605 177)  routing T_12_11.sp4_h_r_0 <X> T_12_11.sp4_v_b_0
 (14 1)  (614 177)  (614 177)  routing T_12_11.sp4_h_r_0 <X> T_12_11.lc_trk_g0_0
 (15 1)  (615 177)  (615 177)  routing T_12_11.sp4_h_r_0 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp4_h_r_0 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (37 1)  (637 177)  (637 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (44 1)  (644 177)  (644 177)  LC_0 Logic Functioning bit
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 178)  (614 178)  routing T_12_11.wire_logic_cluster/lc_4/out <X> T_12_11.lc_trk_g0_4
 (15 2)  (615 178)  (615 178)  routing T_12_11.top_op_5 <X> T_12_11.lc_trk_g0_5
 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (2 3)  (602 179)  (602 179)  routing T_12_11.lc_trk_g0_0 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 179)  (618 179)  routing T_12_11.top_op_5 <X> T_12_11.lc_trk_g0_5
 (0 4)  (600 180)  (600 180)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (631 180)  (631 180)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (0 5)  (600 181)  (600 181)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (1 5)  (601 181)  (601 181)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (44 5)  (644 181)  (644 181)  LC_2 Logic Functioning bit
 (15 6)  (615 182)  (615 182)  routing T_12_11.sp4_h_r_13 <X> T_12_11.lc_trk_g1_5
 (16 6)  (616 182)  (616 182)  routing T_12_11.sp4_h_r_13 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 182)  (618 182)  routing T_12_11.sp4_h_r_13 <X> T_12_11.lc_trk_g1_5
 (4 8)  (604 184)  (604 184)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_v_b_6
 (6 8)  (606 184)  (606 184)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_v_b_6
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (45 8)  (645 184)  (645 184)  LC_4 Logic Functioning bit
 (12 9)  (612 185)  (612 185)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_v_b_8
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (44 9)  (644 185)  (644 185)  LC_4 Logic Functioning bit
 (15 10)  (615 186)  (615 186)  routing T_12_11.sp4_h_r_45 <X> T_12_11.lc_trk_g2_5
 (16 10)  (616 186)  (616 186)  routing T_12_11.sp4_h_r_45 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 186)  (618 186)  routing T_12_11.sp4_h_r_45 <X> T_12_11.lc_trk_g2_5
 (11 11)  (611 187)  (611 187)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_h_l_45
 (18 11)  (618 187)  (618 187)  routing T_12_11.sp4_h_r_45 <X> T_12_11.lc_trk_g2_5
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (625 188)  (625 188)  routing T_12_11.wire_logic_cluster/lc_2/out <X> T_12_11.lc_trk_g3_2
 (9 13)  (609 189)  (609 189)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_v_b_10
 (21 13)  (621 189)  (621 189)  routing T_12_11.sp4_r_v_b_43 <X> T_12_11.lc_trk_g3_3
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (0 15)  (600 191)  (600 191)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 191)  (601 191)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (48 1)  (702 177)  (702 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (703 177)  (703 177)  Carry_In_Mux bit 

 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (657 178)  (657 178)  routing T_13_11.sp12_v_t_23 <X> T_13_11.sp12_h_l_23
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (0 4)  (654 180)  (654 180)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 180)  (668 180)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g1_0
 (0 5)  (654 181)  (654 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 5)  (655 181)  (655 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 6)  (666 182)  (666 182)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_h_l_40
 (11 7)  (665 183)  (665 183)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_h_l_40
 (14 10)  (668 186)  (668 186)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 12)  (675 188)  (675 188)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g3_3
 (24 12)  (678 188)  (678 188)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g3_3
 (0 14)  (654 190)  (654 190)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r


LogicTile_14_11

 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.bot_op_2 <X> T_14_11.lc_trk_g0_2
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (717 178)  (717 178)  routing T_14_11.sp4_v_b_1 <X> T_14_11.sp4_h_l_36
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.bot_op_3 <X> T_14_11.lc_trk_g1_3
 (15 5)  (723 181)  (723 181)  routing T_14_11.bot_op_0 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (46 6)  (754 182)  (754 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 183)  (739 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.input_2_3
 (14 8)  (722 184)  (722 184)  routing T_14_11.sp4_v_t_21 <X> T_14_11.lc_trk_g2_0
 (14 9)  (722 185)  (722 185)  routing T_14_11.sp4_v_t_21 <X> T_14_11.lc_trk_g2_0
 (16 9)  (724 185)  (724 185)  routing T_14_11.sp4_v_t_21 <X> T_14_11.lc_trk_g2_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (8 10)  (716 186)  (716 186)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_l_42
 (9 10)  (717 186)  (717 186)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_l_42
 (10 10)  (718 186)  (718 186)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_l_42
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp4_v_b_47 <X> T_14_11.lc_trk_g2_7
 (24 10)  (732 186)  (732 186)  routing T_14_11.sp4_v_b_47 <X> T_14_11.lc_trk_g2_7
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (51 10)  (759 186)  (759 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (760 186)  (760 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (734 187)  (734 187)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (14 12)  (722 188)  (722 188)  routing T_14_11.bnl_op_0 <X> T_14_11.lc_trk_g3_0
 (15 12)  (723 188)  (723 188)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (722 189)  (722 189)  routing T_14_11.bnl_op_0 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 189)  (726 189)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g3_1
 (4 14)  (712 190)  (712 190)  routing T_14_11.sp4_v_b_1 <X> T_14_11.sp4_v_t_44
 (6 14)  (714 190)  (714 190)  routing T_14_11.sp4_v_b_1 <X> T_14_11.sp4_v_t_44


LogicTile_15_11

 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 176)  (792 176)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (48 0)  (810 176)  (810 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (50 1)  (812 177)  (812 177)  Carry_In_Mux bit 

 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 178)  (792 178)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (44 2)  (806 178)  (806 178)  LC_1 Logic Functioning bit
 (48 2)  (810 178)  (810 178)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (3 3)  (765 179)  (765 179)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_l_23
 (4 3)  (766 179)  (766 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_h_l_37
 (6 3)  (768 179)  (768 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.sp4_h_l_37
 (30 3)  (792 179)  (792 179)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (3 4)  (765 180)  (765 180)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_r_0
 (10 4)  (772 180)  (772 180)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_r_4
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 180)  (792 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (44 4)  (806 180)  (806 180)  LC_2 Logic Functioning bit
 (51 4)  (813 180)  (813 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (765 181)  (765 181)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_r_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (21 6)  (783 182)  (783 182)  routing T_15_11.sp4_v_b_7 <X> T_15_11.lc_trk_g1_7
 (22 6)  (784 182)  (784 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (785 182)  (785 182)  routing T_15_11.sp4_v_b_7 <X> T_15_11.lc_trk_g1_7
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (797 182)  (797 182)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (44 6)  (806 182)  (806 182)  LC_3 Logic Functioning bit
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 183)  (795 183)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_3
 (34 7)  (796 183)  (796 183)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_3
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (46 7)  (808 183)  (808 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (44 8)  (806 184)  (806 184)  LC_4 Logic Functioning bit
 (52 8)  (814 184)  (814 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (776 185)  (776 185)  routing T_15_11.sp12_v_b_16 <X> T_15_11.lc_trk_g2_0
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp12_v_b_16 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (42 10)  (804 186)  (804 186)  LC_5 Logic Functioning bit
 (44 10)  (806 186)  (806 186)  LC_5 Logic Functioning bit
 (52 10)  (814 186)  (814 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 187)  (785 187)  routing T_15_11.sp12_v_t_21 <X> T_15_11.lc_trk_g2_6
 (25 11)  (787 187)  (787 187)  routing T_15_11.sp12_v_t_21 <X> T_15_11.lc_trk_g2_6
 (30 11)  (792 187)  (792 187)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (39 11)  (801 187)  (801 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (21 12)  (783 188)  (783 188)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g3_3
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 188)  (785 188)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g3_3
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_6
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (42 12)  (804 188)  (804 188)  LC_6 Logic Functioning bit
 (44 12)  (806 188)  (806 188)  LC_6 Logic Functioning bit
 (52 12)  (814 188)  (814 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (783 189)  (783 189)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g3_3
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (785 189)  (785 189)  routing T_15_11.sp12_v_b_18 <X> T_15_11.lc_trk_g3_2
 (25 13)  (787 189)  (787 189)  routing T_15_11.sp12_v_b_18 <X> T_15_11.lc_trk_g3_2
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 189)  (795 189)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_6
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (12 14)  (774 190)  (774 190)  routing T_15_11.sp4_v_b_11 <X> T_15_11.sp4_h_l_46
 (25 14)  (787 190)  (787 190)  routing T_15_11.sp12_v_b_6 <X> T_15_11.lc_trk_g3_6
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (42 14)  (804 190)  (804 190)  LC_7 Logic Functioning bit
 (44 14)  (806 190)  (806 190)  LC_7 Logic Functioning bit
 (52 14)  (814 190)  (814 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (786 191)  (786 191)  routing T_15_11.sp12_v_b_6 <X> T_15_11.lc_trk_g3_6
 (25 15)  (787 191)  (787 191)  routing T_15_11.sp12_v_b_6 <X> T_15_11.lc_trk_g3_6
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit
 (41 15)  (803 191)  (803 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (5 2)  (821 178)  (821 178)  routing T_16_11.sp4_v_t_37 <X> T_16_11.sp4_h_l_37
 (22 2)  (838 178)  (838 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 178)  (840 178)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g0_7
 (27 2)  (843 178)  (843 178)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 178)  (846 178)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (37 2)  (853 178)  (853 178)  LC_1 Logic Functioning bit
 (39 2)  (855 178)  (855 178)  LC_1 Logic Functioning bit
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (3 3)  (819 179)  (819 179)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_h_l_23
 (6 3)  (822 179)  (822 179)  routing T_16_11.sp4_v_t_37 <X> T_16_11.sp4_h_l_37
 (21 3)  (837 179)  (837 179)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g0_7
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 179)  (849 179)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.input_2_1
 (36 3)  (852 179)  (852 179)  LC_1 Logic Functioning bit
 (37 3)  (853 179)  (853 179)  LC_1 Logic Functioning bit
 (42 3)  (858 179)  (858 179)  LC_1 Logic Functioning bit
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.bot_op_3 <X> T_16_11.lc_trk_g1_3
 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_v_t_23
 (15 6)  (831 182)  (831 182)  routing T_16_11.bot_op_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g1_7
 (26 6)  (842 182)  (842 182)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (47 6)  (863 182)  (863 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (868 182)  (868 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (837 183)  (837 183)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g1_7
 (27 7)  (843 183)  (843 183)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 183)  (844 183)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 183)  (848 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 183)  (849 183)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_3
 (35 7)  (851 183)  (851 183)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_3
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (15 8)  (831 184)  (831 184)  routing T_16_11.rgt_op_1 <X> T_16_11.lc_trk_g2_1
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 184)  (834 184)  routing T_16_11.rgt_op_1 <X> T_16_11.lc_trk_g2_1
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 184)  (840 184)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g2_3
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 184)  (851 184)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_4
 (19 9)  (835 185)  (835 185)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (837 185)  (837 185)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g2_3
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 185)  (843 185)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 185)  (849 185)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_4
 (34 9)  (850 185)  (850 185)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_4
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (53 9)  (869 185)  (869 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (828 186)  (828 186)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_h_l_45
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 186)  (857 186)  LC_5 Logic Functioning bit
 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (827 187)  (827 187)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_h_l_45
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 187)  (849 187)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_5
 (35 11)  (851 187)  (851 187)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_5
 (53 11)  (869 187)  (869 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (830 188)  (830 188)  routing T_16_11.rgt_op_0 <X> T_16_11.lc_trk_g3_0
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g3_3
 (15 13)  (831 189)  (831 189)  routing T_16_11.rgt_op_0 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (837 189)  (837 189)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g3_3
 (15 14)  (831 190)  (831 190)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (14 15)  (830 191)  (830 191)  routing T_16_11.tnl_op_4 <X> T_16_11.lc_trk_g3_4
 (15 15)  (831 191)  (831 191)  routing T_16_11.tnl_op_4 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (834 191)  (834 191)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g3_5


LogicTile_17_11

 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 176)  (902 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (42 0)  (916 176)  (916 176)  LC_0 Logic Functioning bit
 (44 0)  (918 176)  (918 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (42 1)  (916 177)  (916 177)  LC_0 Logic Functioning bit
 (49 1)  (923 177)  (923 177)  Carry_In_Mux bit 

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 178)  (902 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (15 3)  (889 179)  (889 179)  routing T_17_11.sp4_v_t_9 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_v_t_9 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (41 3)  (915 179)  (915 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (10 7)  (884 183)  (884 183)  routing T_17_11.sp4_h_l_46 <X> T_17_11.sp4_v_t_41
 (14 12)  (888 188)  (888 188)  routing T_17_11.wire_logic_cluster/lc_0/out <X> T_17_11.lc_trk_g3_0
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.wire_logic_cluster/lc_1/out <X> T_17_11.lc_trk_g3_1
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 191)  (875 191)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r


LogicTile_19_11

 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0
 (3 7)  (985 183)  (985 183)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_v_t_23
 (11 14)  (993 190)  (993 190)  routing T_19_11.sp4_h_l_43 <X> T_19_11.sp4_v_t_46


LogicTile_20_11

 (3 7)  (1039 183)  (1039 183)  routing T_20_11.sp12_h_l_23 <X> T_20_11.sp12_v_t_23


LogicTile_23_11

 (2 8)  (1200 184)  (1200 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_11

 (10 0)  (1316 176)  (1316 176)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_r_1
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (11 2)  (1317 178)  (1317 178)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (12 3)  (1318 179)  (1318 179)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (15 4)  (1321 180)  (1321 180)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (16 4)  (1322 180)  (1322 180)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (17 4)  (1323 180)  (1323 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 181)  (1324 181)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (16 7)  (1322 183)  (1322 183)  routing T_25_11.sp12_h_r_12 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (13 8)  (1319 184)  (1319 184)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_v_b_8
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_11
 (38 8)  (1344 184)  (1344 184)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_b_29 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 190)  (1324 190)  routing T_25_11.sp4_v_b_29 <X> T_25_11.lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (11 2)  (1359 178)  (1359 178)  routing T_26_11.sp4_h_l_44 <X> T_26_11.sp4_v_t_39


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (14 4)  (410 164)  (410 164)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (14 5)  (410 165)  (410 165)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (15 5)  (411 165)  (411 165)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (16 5)  (412 165)  (412 165)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (17 5)  (413 165)  (413 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (5 8)  (401 168)  (401 168)  routing T_8_10.sp4_v_b_0 <X> T_8_10.sp4_h_r_6
 (27 8)  (423 168)  (423 168)  routing T_8_10.lc_trk_g1_0 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (435 168)  (435 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (4 9)  (400 169)  (400 169)  routing T_8_10.sp4_v_b_0 <X> T_8_10.sp4_h_r_6
 (6 9)  (402 169)  (402 169)  routing T_8_10.sp4_v_b_0 <X> T_8_10.sp4_h_r_6
 (14 10)  (410 170)  (410 170)  routing T_8_10.sp12_v_t_3 <X> T_8_10.lc_trk_g2_4
 (14 11)  (410 171)  (410 171)  routing T_8_10.sp12_v_t_3 <X> T_8_10.lc_trk_g2_4
 (15 11)  (411 171)  (411 171)  routing T_8_10.sp12_v_t_3 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (409 174)  (409 174)  routing T_8_10.sp4_v_b_11 <X> T_8_10.sp4_v_t_46
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE


LogicTile_10_10

 (22 1)  (514 161)  (514 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 161)  (515 161)  routing T_10_10.sp4_v_b_18 <X> T_10_10.lc_trk_g0_2
 (24 1)  (516 161)  (516 161)  routing T_10_10.sp4_v_b_18 <X> T_10_10.lc_trk_g0_2
 (0 2)  (492 162)  (492 162)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 163)  (494 163)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 165)  (493 165)  routing T_10_10.lc_trk_g0_2 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (22 7)  (514 167)  (514 167)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 167)  (516 167)  routing T_10_10.top_op_6 <X> T_10_10.lc_trk_g1_6
 (25 7)  (517 167)  (517 167)  routing T_10_10.top_op_6 <X> T_10_10.lc_trk_g1_6
 (14 8)  (506 168)  (506 168)  routing T_10_10.sp4_h_l_21 <X> T_10_10.lc_trk_g2_0
 (31 8)  (523 168)  (523 168)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 168)  (524 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 168)  (526 168)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 168)  (528 168)  LC_4 Logic Functioning bit
 (37 8)  (529 168)  (529 168)  LC_4 Logic Functioning bit
 (38 8)  (530 168)  (530 168)  LC_4 Logic Functioning bit
 (39 8)  (531 168)  (531 168)  LC_4 Logic Functioning bit
 (45 8)  (537 168)  (537 168)  LC_4 Logic Functioning bit
 (15 9)  (507 169)  (507 169)  routing T_10_10.sp4_h_l_21 <X> T_10_10.lc_trk_g2_0
 (16 9)  (508 169)  (508 169)  routing T_10_10.sp4_h_l_21 <X> T_10_10.lc_trk_g2_0
 (17 9)  (509 169)  (509 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (31 9)  (523 169)  (523 169)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 169)  (528 169)  LC_4 Logic Functioning bit
 (37 9)  (529 169)  (529 169)  LC_4 Logic Functioning bit
 (38 9)  (530 169)  (530 169)  LC_4 Logic Functioning bit
 (39 9)  (531 169)  (531 169)  LC_4 Logic Functioning bit
 (14 10)  (506 170)  (506 170)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (14 11)  (506 171)  (506 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (16 11)  (508 171)  (508 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (0 14)  (492 174)  (492 174)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 175)  (493 175)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r


LogicTile_11_10

 (17 1)  (563 161)  (563 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (548 162)  (548 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (548 163)  (548 163)  routing T_11_10.lc_trk_g0_0 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (0 4)  (546 164)  (546 164)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (1 4)  (547 164)  (547 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (558 164)  (558 164)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_h_r_5
 (31 4)  (577 164)  (577 164)  routing T_11_10.lc_trk_g1_4 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 164)  (578 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 164)  (580 164)  routing T_11_10.lc_trk_g1_4 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 164)  (582 164)  LC_2 Logic Functioning bit
 (37 4)  (583 164)  (583 164)  LC_2 Logic Functioning bit
 (38 4)  (584 164)  (584 164)  LC_2 Logic Functioning bit
 (39 4)  (585 164)  (585 164)  LC_2 Logic Functioning bit
 (45 4)  (591 164)  (591 164)  LC_2 Logic Functioning bit
 (0 5)  (546 165)  (546 165)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (1 5)  (547 165)  (547 165)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (11 5)  (557 165)  (557 165)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_h_r_5
 (36 5)  (582 165)  (582 165)  LC_2 Logic Functioning bit
 (37 5)  (583 165)  (583 165)  LC_2 Logic Functioning bit
 (38 5)  (584 165)  (584 165)  LC_2 Logic Functioning bit
 (39 5)  (585 165)  (585 165)  LC_2 Logic Functioning bit
 (44 5)  (590 165)  (590 165)  LC_2 Logic Functioning bit
 (12 6)  (558 166)  (558 166)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_h_l_40
 (14 6)  (560 166)  (560 166)  routing T_11_10.lft_op_4 <X> T_11_10.lc_trk_g1_4
 (16 6)  (562 166)  (562 166)  routing T_11_10.sp4_v_b_13 <X> T_11_10.lc_trk_g1_5
 (17 6)  (563 166)  (563 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 166)  (564 166)  routing T_11_10.sp4_v_b_13 <X> T_11_10.lc_trk_g1_5
 (26 6)  (572 166)  (572 166)  routing T_11_10.lc_trk_g2_5 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (36 6)  (582 166)  (582 166)  LC_3 Logic Functioning bit
 (38 6)  (584 166)  (584 166)  LC_3 Logic Functioning bit
 (41 6)  (587 166)  (587 166)  LC_3 Logic Functioning bit
 (43 6)  (589 166)  (589 166)  LC_3 Logic Functioning bit
 (45 6)  (591 166)  (591 166)  LC_3 Logic Functioning bit
 (15 7)  (561 167)  (561 167)  routing T_11_10.lft_op_4 <X> T_11_10.lc_trk_g1_4
 (17 7)  (563 167)  (563 167)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (564 167)  (564 167)  routing T_11_10.sp4_v_b_13 <X> T_11_10.lc_trk_g1_5
 (28 7)  (574 167)  (574 167)  routing T_11_10.lc_trk_g2_5 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 167)  (575 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 167)  (583 167)  LC_3 Logic Functioning bit
 (39 7)  (585 167)  (585 167)  LC_3 Logic Functioning bit
 (40 7)  (586 167)  (586 167)  LC_3 Logic Functioning bit
 (42 7)  (588 167)  (588 167)  LC_3 Logic Functioning bit
 (15 8)  (561 168)  (561 168)  routing T_11_10.rgt_op_1 <X> T_11_10.lc_trk_g2_1
 (17 8)  (563 168)  (563 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 168)  (564 168)  routing T_11_10.rgt_op_1 <X> T_11_10.lc_trk_g2_1
 (32 8)  (578 168)  (578 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 168)  (579 168)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 168)  (580 168)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 168)  (582 168)  LC_4 Logic Functioning bit
 (37 8)  (583 168)  (583 168)  LC_4 Logic Functioning bit
 (38 8)  (584 168)  (584 168)  LC_4 Logic Functioning bit
 (39 8)  (585 168)  (585 168)  LC_4 Logic Functioning bit
 (45 8)  (591 168)  (591 168)  LC_4 Logic Functioning bit
 (36 9)  (582 169)  (582 169)  LC_4 Logic Functioning bit
 (37 9)  (583 169)  (583 169)  LC_4 Logic Functioning bit
 (38 9)  (584 169)  (584 169)  LC_4 Logic Functioning bit
 (39 9)  (585 169)  (585 169)  LC_4 Logic Functioning bit
 (44 9)  (590 169)  (590 169)  LC_4 Logic Functioning bit
 (53 9)  (599 169)  (599 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (557 170)  (557 170)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_v_t_45
 (15 10)  (561 170)  (561 170)  routing T_11_10.rgt_op_5 <X> T_11_10.lc_trk_g2_5
 (17 10)  (563 170)  (563 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 170)  (564 170)  routing T_11_10.rgt_op_5 <X> T_11_10.lc_trk_g2_5
 (25 10)  (571 170)  (571 170)  routing T_11_10.wire_logic_cluster/lc_6/out <X> T_11_10.lc_trk_g2_6
 (31 10)  (577 170)  (577 170)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 170)  (578 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 170)  (579 170)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 170)  (582 170)  LC_5 Logic Functioning bit
 (37 10)  (583 170)  (583 170)  LC_5 Logic Functioning bit
 (38 10)  (584 170)  (584 170)  LC_5 Logic Functioning bit
 (39 10)  (585 170)  (585 170)  LC_5 Logic Functioning bit
 (45 10)  (591 170)  (591 170)  LC_5 Logic Functioning bit
 (51 10)  (597 170)  (597 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (558 171)  (558 171)  routing T_11_10.sp4_v_b_5 <X> T_11_10.sp4_v_t_45
 (22 11)  (568 171)  (568 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 171)  (577 171)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 171)  (582 171)  LC_5 Logic Functioning bit
 (37 11)  (583 171)  (583 171)  LC_5 Logic Functioning bit
 (38 11)  (584 171)  (584 171)  LC_5 Logic Functioning bit
 (39 11)  (585 171)  (585 171)  LC_5 Logic Functioning bit
 (44 11)  (590 171)  (590 171)  LC_5 Logic Functioning bit
 (22 12)  (568 172)  (568 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (578 172)  (578 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 172)  (579 172)  routing T_11_10.lc_trk_g2_1 <X> T_11_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 172)  (582 172)  LC_6 Logic Functioning bit
 (37 12)  (583 172)  (583 172)  LC_6 Logic Functioning bit
 (38 12)  (584 172)  (584 172)  LC_6 Logic Functioning bit
 (39 12)  (585 172)  (585 172)  LC_6 Logic Functioning bit
 (45 12)  (591 172)  (591 172)  LC_6 Logic Functioning bit
 (15 13)  (561 173)  (561 173)  routing T_11_10.tnr_op_0 <X> T_11_10.lc_trk_g3_0
 (17 13)  (563 173)  (563 173)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (36 13)  (582 173)  (582 173)  LC_6 Logic Functioning bit
 (37 13)  (583 173)  (583 173)  LC_6 Logic Functioning bit
 (38 13)  (584 173)  (584 173)  LC_6 Logic Functioning bit
 (39 13)  (585 173)  (585 173)  LC_6 Logic Functioning bit
 (44 13)  (590 173)  (590 173)  LC_6 Logic Functioning bit
 (1 14)  (547 174)  (547 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 175)  (546 175)  routing T_11_10.lc_trk_g1_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 175)  (547 175)  routing T_11_10.lc_trk_g1_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r


LogicTile_12_10

 (14 0)  (614 160)  (614 160)  routing T_12_10.sp4_h_r_8 <X> T_12_10.lc_trk_g0_0
 (25 0)  (625 160)  (625 160)  routing T_12_10.wire_logic_cluster/lc_2/out <X> T_12_10.lc_trk_g0_2
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 160)  (636 160)  LC_0 Logic Functioning bit
 (37 0)  (637 160)  (637 160)  LC_0 Logic Functioning bit
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (45 0)  (645 160)  (645 160)  LC_0 Logic Functioning bit
 (15 1)  (615 161)  (615 161)  routing T_12_10.sp4_h_r_8 <X> T_12_10.lc_trk_g0_0
 (16 1)  (616 161)  (616 161)  routing T_12_10.sp4_h_r_8 <X> T_12_10.lc_trk_g0_0
 (17 1)  (617 161)  (617 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (636 161)  (636 161)  LC_0 Logic Functioning bit
 (37 1)  (637 161)  (637 161)  LC_0 Logic Functioning bit
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (44 1)  (644 161)  (644 161)  LC_0 Logic Functioning bit
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (37 2)  (637 162)  (637 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (45 2)  (645 162)  (645 162)  LC_1 Logic Functioning bit
 (2 3)  (602 163)  (602 163)  routing T_12_10.lc_trk_g0_0 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (31 3)  (631 163)  (631 163)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 163)  (636 163)  LC_1 Logic Functioning bit
 (37 3)  (637 163)  (637 163)  LC_1 Logic Functioning bit
 (38 3)  (638 163)  (638 163)  LC_1 Logic Functioning bit
 (39 3)  (639 163)  (639 163)  LC_1 Logic Functioning bit
 (1 4)  (601 164)  (601 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 164)  (614 164)  routing T_12_10.wire_logic_cluster/lc_0/out <X> T_12_10.lc_trk_g1_0
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (625 164)  (625 164)  routing T_12_10.lft_op_2 <X> T_12_10.lc_trk_g1_2
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 164)  (636 164)  LC_2 Logic Functioning bit
 (37 4)  (637 164)  (637 164)  LC_2 Logic Functioning bit
 (38 4)  (638 164)  (638 164)  LC_2 Logic Functioning bit
 (39 4)  (639 164)  (639 164)  LC_2 Logic Functioning bit
 (45 4)  (645 164)  (645 164)  LC_2 Logic Functioning bit
 (0 5)  (600 165)  (600 165)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (1 5)  (601 165)  (601 165)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (17 5)  (617 165)  (617 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 165)  (621 165)  routing T_12_10.sp4_r_v_b_27 <X> T_12_10.lc_trk_g1_3
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.lft_op_2 <X> T_12_10.lc_trk_g1_2
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 165)  (636 165)  LC_2 Logic Functioning bit
 (37 5)  (637 165)  (637 165)  LC_2 Logic Functioning bit
 (38 5)  (638 165)  (638 165)  LC_2 Logic Functioning bit
 (39 5)  (639 165)  (639 165)  LC_2 Logic Functioning bit
 (44 5)  (644 165)  (644 165)  LC_2 Logic Functioning bit
 (15 6)  (615 166)  (615 166)  routing T_12_10.sp4_v_b_21 <X> T_12_10.lc_trk_g1_5
 (16 6)  (616 166)  (616 166)  routing T_12_10.sp4_v_b_21 <X> T_12_10.lc_trk_g1_5
 (17 6)  (617 166)  (617 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (631 166)  (631 166)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 166)  (633 166)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (37 6)  (637 166)  (637 166)  LC_3 Logic Functioning bit
 (38 6)  (638 166)  (638 166)  LC_3 Logic Functioning bit
 (39 6)  (639 166)  (639 166)  LC_3 Logic Functioning bit
 (45 6)  (645 166)  (645 166)  LC_3 Logic Functioning bit
 (31 7)  (631 167)  (631 167)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (44 7)  (644 167)  (644 167)  LC_3 Logic Functioning bit
 (15 8)  (615 168)  (615 168)  routing T_12_10.tnl_op_1 <X> T_12_10.lc_trk_g2_1
 (17 8)  (617 168)  (617 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (618 169)  (618 169)  routing T_12_10.tnl_op_1 <X> T_12_10.lc_trk_g2_1
 (25 10)  (625 170)  (625 170)  routing T_12_10.wire_logic_cluster/lc_6/out <X> T_12_10.lc_trk_g2_6
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (39 10)  (639 170)  (639 170)  LC_5 Logic Functioning bit
 (45 10)  (645 170)  (645 170)  LC_5 Logic Functioning bit
 (11 11)  (611 171)  (611 171)  routing T_12_10.sp4_h_r_8 <X> T_12_10.sp4_h_l_45
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (631 171)  (631 171)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (38 11)  (638 171)  (638 171)  LC_5 Logic Functioning bit
 (39 11)  (639 171)  (639 171)  LC_5 Logic Functioning bit
 (44 11)  (644 171)  (644 171)  LC_5 Logic Functioning bit
 (5 12)  (605 172)  (605 172)  routing T_12_10.sp4_h_l_43 <X> T_12_10.sp4_h_r_9
 (21 12)  (621 172)  (621 172)  routing T_12_10.wire_logic_cluster/lc_3/out <X> T_12_10.lc_trk_g3_3
 (22 12)  (622 172)  (622 172)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g1_0 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 172)  (636 172)  LC_6 Logic Functioning bit
 (37 12)  (637 172)  (637 172)  LC_6 Logic Functioning bit
 (38 12)  (638 172)  (638 172)  LC_6 Logic Functioning bit
 (39 12)  (639 172)  (639 172)  LC_6 Logic Functioning bit
 (45 12)  (645 172)  (645 172)  LC_6 Logic Functioning bit
 (4 13)  (604 173)  (604 173)  routing T_12_10.sp4_h_l_43 <X> T_12_10.sp4_h_r_9
 (36 13)  (636 173)  (636 173)  LC_6 Logic Functioning bit
 (37 13)  (637 173)  (637 173)  LC_6 Logic Functioning bit
 (38 13)  (638 173)  (638 173)  LC_6 Logic Functioning bit
 (39 13)  (639 173)  (639 173)  LC_6 Logic Functioning bit
 (1 14)  (601 174)  (601 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 175)  (600 175)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 175)  (601 175)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r


LogicTile_13_10

 (27 0)  (681 160)  (681 160)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 160)  (682 160)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (44 0)  (698 160)  (698 160)  LC_0 Logic Functioning bit
 (45 0)  (699 160)  (699 160)  LC_0 Logic Functioning bit
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 161)  (677 161)  routing T_13_10.sp12_h_r_10 <X> T_13_10.lc_trk_g0_2
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (50 1)  (704 161)  (704 161)  Carry_In_Mux bit 

 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (39 2)  (693 162)  (693 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (44 2)  (698 162)  (698 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (0 3)  (654 163)  (654 163)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (41 3)  (695 163)  (695 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (675 164)  (675 164)  routing T_13_10.wire_logic_cluster/lc_3/out <X> T_13_10.lc_trk_g1_3
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 164)  (679 164)  routing T_13_10.wire_logic_cluster/lc_2/out <X> T_13_10.lc_trk_g1_2
 (27 4)  (681 164)  (681 164)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (39 4)  (693 164)  (693 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (44 4)  (698 164)  (698 164)  LC_2 Logic Functioning bit
 (45 4)  (699 164)  (699 164)  LC_2 Logic Functioning bit
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (22 5)  (676 165)  (676 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 165)  (684 165)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (39 5)  (693 165)  (693 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 166)  (672 166)  routing T_13_10.wire_logic_cluster/lc_5/out <X> T_13_10.lc_trk_g1_5
 (25 6)  (679 166)  (679 166)  routing T_13_10.wire_logic_cluster/lc_6/out <X> T_13_10.lc_trk_g1_6
 (27 6)  (681 166)  (681 166)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (41 6)  (695 166)  (695 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (44 6)  (698 166)  (698 166)  LC_3 Logic Functioning bit
 (45 6)  (699 166)  (699 166)  LC_3 Logic Functioning bit
 (22 7)  (676 167)  (676 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 167)  (684 167)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (41 7)  (695 167)  (695 167)  LC_3 Logic Functioning bit
 (42 7)  (696 167)  (696 167)  LC_3 Logic Functioning bit
 (27 8)  (681 168)  (681 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 168)  (682 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 168)  (683 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 168)  (684 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 168)  (690 168)  LC_4 Logic Functioning bit
 (39 8)  (693 168)  (693 168)  LC_4 Logic Functioning bit
 (41 8)  (695 168)  (695 168)  LC_4 Logic Functioning bit
 (42 8)  (696 168)  (696 168)  LC_4 Logic Functioning bit
 (44 8)  (698 168)  (698 168)  LC_4 Logic Functioning bit
 (45 8)  (699 168)  (699 168)  LC_4 Logic Functioning bit
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (39 9)  (693 169)  (693 169)  LC_4 Logic Functioning bit
 (41 9)  (695 169)  (695 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (46 9)  (700 169)  (700 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (681 170)  (681 170)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 170)  (684 170)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (42 10)  (696 170)  (696 170)  LC_5 Logic Functioning bit
 (44 10)  (698 170)  (698 170)  LC_5 Logic Functioning bit
 (45 10)  (699 170)  (699 170)  LC_5 Logic Functioning bit
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (690 171)  (690 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (41 11)  (695 171)  (695 171)  LC_5 Logic Functioning bit
 (42 11)  (696 171)  (696 171)  LC_5 Logic Functioning bit
 (14 12)  (668 172)  (668 172)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g3_0
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g3_1
 (27 12)  (681 172)  (681 172)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 172)  (683 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 172)  (684 172)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 172)  (690 172)  LC_6 Logic Functioning bit
 (39 12)  (693 172)  (693 172)  LC_6 Logic Functioning bit
 (41 12)  (695 172)  (695 172)  LC_6 Logic Functioning bit
 (42 12)  (696 172)  (696 172)  LC_6 Logic Functioning bit
 (44 12)  (698 172)  (698 172)  LC_6 Logic Functioning bit
 (45 12)  (699 172)  (699 172)  LC_6 Logic Functioning bit
 (17 13)  (671 173)  (671 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 173)  (684 173)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 173)  (690 173)  LC_6 Logic Functioning bit
 (39 13)  (693 173)  (693 173)  LC_6 Logic Functioning bit
 (41 13)  (695 173)  (695 173)  LC_6 Logic Functioning bit
 (42 13)  (696 173)  (696 173)  LC_6 Logic Functioning bit
 (0 14)  (654 174)  (654 174)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 174)  (668 174)  routing T_13_10.wire_logic_cluster/lc_4/out <X> T_13_10.lc_trk_g3_4
 (21 14)  (675 174)  (675 174)  routing T_13_10.wire_logic_cluster/lc_7/out <X> T_13_10.lc_trk_g3_7
 (22 14)  (676 174)  (676 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 174)  (681 174)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 174)  (682 174)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 174)  (683 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 174)  (684 174)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 174)  (686 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 174)  (690 174)  LC_7 Logic Functioning bit
 (39 14)  (693 174)  (693 174)  LC_7 Logic Functioning bit
 (41 14)  (695 174)  (695 174)  LC_7 Logic Functioning bit
 (42 14)  (696 174)  (696 174)  LC_7 Logic Functioning bit
 (44 14)  (698 174)  (698 174)  LC_7 Logic Functioning bit
 (45 14)  (699 174)  (699 174)  LC_7 Logic Functioning bit
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 175)  (671 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 175)  (684 175)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 175)  (690 175)  LC_7 Logic Functioning bit
 (39 15)  (693 175)  (693 175)  LC_7 Logic Functioning bit
 (41 15)  (695 175)  (695 175)  LC_7 Logic Functioning bit
 (42 15)  (696 175)  (696 175)  LC_7 Logic Functioning bit
 (46 15)  (700 175)  (700 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_10

 (14 0)  (722 160)  (722 160)  routing T_14_10.lft_op_0 <X> T_14_10.lc_trk_g0_0
 (21 0)  (729 160)  (729 160)  routing T_14_10.lft_op_3 <X> T_14_10.lc_trk_g0_3
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 160)  (732 160)  routing T_14_10.lft_op_3 <X> T_14_10.lc_trk_g0_3
 (26 0)  (734 160)  (734 160)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 160)  (739 160)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (41 0)  (749 160)  (749 160)  LC_0 Logic Functioning bit
 (43 0)  (751 160)  (751 160)  LC_0 Logic Functioning bit
 (15 1)  (723 161)  (723 161)  routing T_14_10.lft_op_0 <X> T_14_10.lc_trk_g0_0
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (737 161)  (737 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 161)  (739 161)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (40 1)  (748 161)  (748 161)  LC_0 Logic Functioning bit
 (42 1)  (750 161)  (750 161)  LC_0 Logic Functioning bit
 (14 2)  (722 162)  (722 162)  routing T_14_10.lft_op_4 <X> T_14_10.lc_trk_g0_4
 (21 2)  (729 162)  (729 162)  routing T_14_10.lft_op_7 <X> T_14_10.lc_trk_g0_7
 (22 2)  (730 162)  (730 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 162)  (732 162)  routing T_14_10.lft_op_7 <X> T_14_10.lc_trk_g0_7
 (25 2)  (733 162)  (733 162)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g0_6
 (31 2)  (739 162)  (739 162)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 162)  (744 162)  LC_1 Logic Functioning bit
 (38 2)  (746 162)  (746 162)  LC_1 Logic Functioning bit
 (15 3)  (723 163)  (723 163)  routing T_14_10.lft_op_4 <X> T_14_10.lc_trk_g0_4
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 163)  (730 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 163)  (732 163)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g0_6
 (26 3)  (734 163)  (734 163)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 163)  (737 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 163)  (745 163)  LC_1 Logic Functioning bit
 (39 3)  (747 163)  (747 163)  LC_1 Logic Functioning bit
 (15 4)  (723 164)  (723 164)  routing T_14_10.lft_op_1 <X> T_14_10.lc_trk_g1_1
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 164)  (726 164)  routing T_14_10.lft_op_1 <X> T_14_10.lc_trk_g1_1
 (25 4)  (733 164)  (733 164)  routing T_14_10.lft_op_2 <X> T_14_10.lc_trk_g1_2
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 164)  (744 164)  LC_2 Logic Functioning bit
 (37 4)  (745 164)  (745 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (39 4)  (747 164)  (747 164)  LC_2 Logic Functioning bit
 (40 4)  (748 164)  (748 164)  LC_2 Logic Functioning bit
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (42 4)  (750 164)  (750 164)  LC_2 Logic Functioning bit
 (43 4)  (751 164)  (751 164)  LC_2 Logic Functioning bit
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 165)  (732 165)  routing T_14_10.lft_op_2 <X> T_14_10.lc_trk_g1_2
 (27 5)  (735 165)  (735 165)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 165)  (738 165)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 165)  (740 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (741 165)  (741 165)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.input_2_2
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (40 5)  (748 165)  (748 165)  LC_2 Logic Functioning bit
 (41 5)  (749 165)  (749 165)  LC_2 Logic Functioning bit
 (42 5)  (750 165)  (750 165)  LC_2 Logic Functioning bit
 (43 5)  (751 165)  (751 165)  LC_2 Logic Functioning bit
 (15 6)  (723 166)  (723 166)  routing T_14_10.lft_op_5 <X> T_14_10.lc_trk_g1_5
 (17 6)  (725 166)  (725 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 166)  (726 166)  routing T_14_10.lft_op_5 <X> T_14_10.lc_trk_g1_5
 (25 6)  (733 166)  (733 166)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g1_6
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 166)  (738 166)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 166)  (742 166)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (37 6)  (745 166)  (745 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (39 6)  (747 166)  (747 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 167)  (732 167)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g1_6
 (30 7)  (738 167)  (738 167)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (41 8)  (749 168)  (749 168)  LC_4 Logic Functioning bit
 (43 8)  (751 168)  (751 168)  LC_4 Logic Functioning bit
 (14 9)  (722 169)  (722 169)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g2_0
 (15 9)  (723 169)  (723 169)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g2_0
 (17 9)  (725 169)  (725 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 169)  (738 169)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 169)  (739 169)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 169)  (740 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (742 169)  (742 169)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.input_2_4
 (36 9)  (744 169)  (744 169)  LC_4 Logic Functioning bit
 (37 9)  (745 169)  (745 169)  LC_4 Logic Functioning bit
 (38 9)  (746 169)  (746 169)  LC_4 Logic Functioning bit
 (39 9)  (747 169)  (747 169)  LC_4 Logic Functioning bit
 (41 9)  (749 169)  (749 169)  LC_4 Logic Functioning bit
 (42 9)  (750 169)  (750 169)  LC_4 Logic Functioning bit
 (43 9)  (751 169)  (751 169)  LC_4 Logic Functioning bit
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 170)  (742 170)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 170)  (744 170)  LC_5 Logic Functioning bit
 (37 10)  (745 170)  (745 170)  LC_5 Logic Functioning bit
 (38 10)  (746 170)  (746 170)  LC_5 Logic Functioning bit
 (39 10)  (747 170)  (747 170)  LC_5 Logic Functioning bit
 (41 10)  (749 170)  (749 170)  LC_5 Logic Functioning bit
 (43 10)  (751 170)  (751 170)  LC_5 Logic Functioning bit
 (26 11)  (734 171)  (734 171)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 171)  (735 171)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 171)  (737 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 171)  (744 171)  LC_5 Logic Functioning bit
 (37 11)  (745 171)  (745 171)  LC_5 Logic Functioning bit
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (39 11)  (747 171)  (747 171)  LC_5 Logic Functioning bit
 (40 11)  (748 171)  (748 171)  LC_5 Logic Functioning bit
 (41 11)  (749 171)  (749 171)  LC_5 Logic Functioning bit
 (42 11)  (750 171)  (750 171)  LC_5 Logic Functioning bit
 (43 11)  (751 171)  (751 171)  LC_5 Logic Functioning bit
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.wire_logic_cluster/lc_1/out <X> T_14_10.lc_trk_g3_1
 (26 12)  (734 172)  (734 172)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 172)  (738 172)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 172)  (739 172)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 172)  (742 172)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (41 12)  (749 172)  (749 172)  LC_6 Logic Functioning bit
 (43 12)  (751 172)  (751 172)  LC_6 Logic Functioning bit
 (14 13)  (722 173)  (722 173)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g3_0
 (15 13)  (723 173)  (723 173)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (735 173)  (735 173)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 173)  (738 173)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 173)  (739 173)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (40 13)  (748 173)  (748 173)  LC_6 Logic Functioning bit
 (41 13)  (749 173)  (749 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (43 13)  (751 173)  (751 173)  LC_6 Logic Functioning bit
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 174)  (726 174)  routing T_14_10.wire_logic_cluster/lc_5/out <X> T_14_10.lc_trk_g3_5
 (27 14)  (735 174)  (735 174)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 174)  (736 174)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 174)  (737 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 174)  (739 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 174)  (740 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 174)  (741 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 174)  (742 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 174)  (744 174)  LC_7 Logic Functioning bit
 (37 14)  (745 174)  (745 174)  LC_7 Logic Functioning bit
 (38 14)  (746 174)  (746 174)  LC_7 Logic Functioning bit
 (41 14)  (749 174)  (749 174)  LC_7 Logic Functioning bit
 (42 14)  (750 174)  (750 174)  LC_7 Logic Functioning bit
 (43 14)  (751 174)  (751 174)  LC_7 Logic Functioning bit
 (50 14)  (758 174)  (758 174)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (735 175)  (735 175)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 175)  (736 175)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 175)  (737 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 175)  (744 175)  LC_7 Logic Functioning bit
 (37 15)  (745 175)  (745 175)  LC_7 Logic Functioning bit
 (38 15)  (746 175)  (746 175)  LC_7 Logic Functioning bit
 (39 15)  (747 175)  (747 175)  LC_7 Logic Functioning bit
 (40 15)  (748 175)  (748 175)  LC_7 Logic Functioning bit
 (42 15)  (750 175)  (750 175)  LC_7 Logic Functioning bit
 (43 15)  (751 175)  (751 175)  LC_7 Logic Functioning bit
 (51 15)  (759 175)  (759 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_10

 (21 0)  (783 160)  (783 160)  routing T_15_10.lft_op_3 <X> T_15_10.lc_trk_g0_3
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 160)  (786 160)  routing T_15_10.lft_op_3 <X> T_15_10.lc_trk_g0_3
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 162)  (776 162)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g0_4
 (26 2)  (788 162)  (788 162)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 162)  (792 162)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 162)  (793 162)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 162)  (796 162)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (43 2)  (805 162)  (805 162)  LC_1 Logic Functioning bit
 (0 3)  (762 163)  (762 163)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (17 3)  (779 163)  (779 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (789 163)  (789 163)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 163)  (790 163)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 163)  (791 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 163)  (793 163)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (41 3)  (803 163)  (803 163)  LC_1 Logic Functioning bit
 (43 3)  (805 163)  (805 163)  LC_1 Logic Functioning bit
 (47 3)  (809 163)  (809 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (788 164)  (788 164)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 164)  (793 164)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (41 4)  (803 164)  (803 164)  LC_2 Logic Functioning bit
 (43 4)  (805 164)  (805 164)  LC_2 Logic Functioning bit
 (26 5)  (788 165)  (788 165)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 165)  (790 165)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 165)  (792 165)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 165)  (794 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 165)  (795 165)  routing T_15_10.lc_trk_g2_0 <X> T_15_10.input_2_2
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (53 5)  (815 165)  (815 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (776 166)  (776 166)  routing T_15_10.lft_op_4 <X> T_15_10.lc_trk_g1_4
 (22 6)  (784 166)  (784 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (788 166)  (788 166)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 166)  (789 166)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 166)  (790 166)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 166)  (793 166)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 166)  (799 166)  LC_3 Logic Functioning bit
 (39 6)  (801 166)  (801 166)  LC_3 Logic Functioning bit
 (40 6)  (802 166)  (802 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (47 6)  (809 166)  (809 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (777 167)  (777 167)  routing T_15_10.lft_op_4 <X> T_15_10.lc_trk_g1_4
 (17 7)  (779 167)  (779 167)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (783 167)  (783 167)  routing T_15_10.sp4_r_v_b_31 <X> T_15_10.lc_trk_g1_7
 (26 7)  (788 167)  (788 167)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 167)  (790 167)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 167)  (791 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 167)  (792 167)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (37 7)  (799 167)  (799 167)  LC_3 Logic Functioning bit
 (38 7)  (800 167)  (800 167)  LC_3 Logic Functioning bit
 (39 7)  (801 167)  (801 167)  LC_3 Logic Functioning bit
 (41 7)  (803 167)  (803 167)  LC_3 Logic Functioning bit
 (43 7)  (805 167)  (805 167)  LC_3 Logic Functioning bit
 (48 7)  (810 167)  (810 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (774 168)  (774 168)  routing T_15_10.sp4_h_l_40 <X> T_15_10.sp4_h_r_8
 (14 8)  (776 168)  (776 168)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g2_0
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (43 8)  (805 168)  (805 168)  LC_4 Logic Functioning bit
 (45 8)  (807 168)  (807 168)  LC_4 Logic Functioning bit
 (13 9)  (775 169)  (775 169)  routing T_15_10.sp4_h_l_40 <X> T_15_10.sp4_h_r_8
 (15 9)  (777 169)  (777 169)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g2_0
 (16 9)  (778 169)  (778 169)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g2_0
 (17 9)  (779 169)  (779 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (788 169)  (788 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 169)  (789 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 169)  (790 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (40 9)  (802 169)  (802 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (22 10)  (784 170)  (784 170)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 170)  (785 170)  routing T_15_10.sp12_v_b_23 <X> T_15_10.lc_trk_g2_7
 (25 10)  (787 170)  (787 170)  routing T_15_10.sp4_h_r_38 <X> T_15_10.lc_trk_g2_6
 (21 11)  (783 171)  (783 171)  routing T_15_10.sp12_v_b_23 <X> T_15_10.lc_trk_g2_7
 (22 11)  (784 171)  (784 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 171)  (785 171)  routing T_15_10.sp4_h_r_38 <X> T_15_10.lc_trk_g2_6
 (24 11)  (786 171)  (786 171)  routing T_15_10.sp4_h_r_38 <X> T_15_10.lc_trk_g2_6
 (22 12)  (784 172)  (784 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (783 173)  (783 173)  routing T_15_10.sp4_r_v_b_43 <X> T_15_10.lc_trk_g3_3
 (14 14)  (776 174)  (776 174)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (15 14)  (777 174)  (777 174)  routing T_15_10.sp4_h_l_16 <X> T_15_10.lc_trk_g3_5
 (16 14)  (778 174)  (778 174)  routing T_15_10.sp4_h_l_16 <X> T_15_10.lc_trk_g3_5
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (14 15)  (776 175)  (776 175)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (15 15)  (777 175)  (777 175)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (16 15)  (778 175)  (778 175)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (17 15)  (779 175)  (779 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (780 175)  (780 175)  routing T_15_10.sp4_h_l_16 <X> T_15_10.lc_trk_g3_5


LogicTile_16_10

 (8 1)  (824 161)  (824 161)  routing T_16_10.sp4_h_r_1 <X> T_16_10.sp4_v_b_1
 (19 4)  (835 164)  (835 164)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 164)  (847 164)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (37 4)  (853 164)  (853 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (43 4)  (859 164)  (859 164)  LC_2 Logic Functioning bit
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (43 5)  (859 165)  (859 165)  LC_2 Logic Functioning bit
 (26 6)  (842 166)  (842 166)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 166)  (844 166)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 166)  (846 166)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 166)  (847 166)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 166)  (849 166)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 166)  (850 166)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (38 6)  (854 166)  (854 166)  LC_3 Logic Functioning bit
 (50 6)  (866 166)  (866 166)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (844 167)  (844 167)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 167)  (847 167)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (21 8)  (837 168)  (837 168)  routing T_16_10.rgt_op_3 <X> T_16_10.lc_trk_g2_3
 (22 8)  (838 168)  (838 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 168)  (840 168)  routing T_16_10.rgt_op_3 <X> T_16_10.lc_trk_g2_3
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 168)  (846 168)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 168)  (847 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 168)  (849 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 168)  (850 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (37 8)  (853 168)  (853 168)  LC_4 Logic Functioning bit
 (38 8)  (854 168)  (854 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (43 8)  (859 168)  (859 168)  LC_4 Logic Functioning bit
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (37 9)  (853 169)  (853 169)  LC_4 Logic Functioning bit
 (38 9)  (854 169)  (854 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (41 9)  (857 169)  (857 169)  LC_4 Logic Functioning bit
 (43 9)  (859 169)  (859 169)  LC_4 Logic Functioning bit
 (12 10)  (828 170)  (828 170)  routing T_16_10.sp4_v_t_45 <X> T_16_10.sp4_h_l_45
 (15 10)  (831 170)  (831 170)  routing T_16_10.rgt_op_5 <X> T_16_10.lc_trk_g2_5
 (17 10)  (833 170)  (833 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 170)  (834 170)  routing T_16_10.rgt_op_5 <X> T_16_10.lc_trk_g2_5
 (25 10)  (841 170)  (841 170)  routing T_16_10.rgt_op_6 <X> T_16_10.lc_trk_g2_6
 (28 10)  (844 170)  (844 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 170)  (846 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 170)  (847 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 170)  (850 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (37 10)  (853 170)  (853 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (50 10)  (866 170)  (866 170)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (827 171)  (827 171)  routing T_16_10.sp4_v_t_45 <X> T_16_10.sp4_h_l_45
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 171)  (840 171)  routing T_16_10.rgt_op_6 <X> T_16_10.lc_trk_g2_6
 (26 11)  (842 171)  (842 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 171)  (844 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 171)  (846 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 171)  (852 171)  LC_5 Logic Functioning bit
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (38 11)  (854 171)  (854 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (6 12)  (822 172)  (822 172)  routing T_16_10.sp4_v_t_43 <X> T_16_10.sp4_v_b_9
 (5 13)  (821 173)  (821 173)  routing T_16_10.sp4_v_t_43 <X> T_16_10.sp4_v_b_9
 (14 14)  (830 174)  (830 174)  routing T_16_10.rgt_op_4 <X> T_16_10.lc_trk_g3_4
 (21 14)  (837 174)  (837 174)  routing T_16_10.rgt_op_7 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 174)  (840 174)  routing T_16_10.rgt_op_7 <X> T_16_10.lc_trk_g3_7
 (15 15)  (831 175)  (831 175)  routing T_16_10.rgt_op_4 <X> T_16_10.lc_trk_g3_4
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_10

 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (44 0)  (918 160)  (918 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (50 1)  (924 161)  (924 161)  Carry_In_Mux bit 

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 162)  (901 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 162)  (902 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 162)  (910 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (42 2)  (916 162)  (916 162)  LC_1 Logic Functioning bit
 (44 2)  (918 162)  (918 162)  LC_1 Logic Functioning bit
 (45 2)  (919 162)  (919 162)  LC_1 Logic Functioning bit
 (0 3)  (874 163)  (874 163)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (36 3)  (910 163)  (910 163)  LC_1 Logic Functioning bit
 (39 3)  (913 163)  (913 163)  LC_1 Logic Functioning bit
 (41 3)  (915 163)  (915 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (21 4)  (895 164)  (895 164)  routing T_17_10.wire_logic_cluster/lc_3/out <X> T_17_10.lc_trk_g1_3
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 164)  (899 164)  routing T_17_10.wire_logic_cluster/lc_2/out <X> T_17_10.lc_trk_g1_2
 (27 4)  (901 164)  (901 164)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 164)  (903 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 164)  (910 164)  LC_2 Logic Functioning bit
 (39 4)  (913 164)  (913 164)  LC_2 Logic Functioning bit
 (41 4)  (915 164)  (915 164)  LC_2 Logic Functioning bit
 (42 4)  (916 164)  (916 164)  LC_2 Logic Functioning bit
 (44 4)  (918 164)  (918 164)  LC_2 Logic Functioning bit
 (45 4)  (919 164)  (919 164)  LC_2 Logic Functioning bit
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 165)  (904 165)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 165)  (910 165)  LC_2 Logic Functioning bit
 (39 5)  (913 165)  (913 165)  LC_2 Logic Functioning bit
 (41 5)  (915 165)  (915 165)  LC_2 Logic Functioning bit
 (42 5)  (916 165)  (916 165)  LC_2 Logic Functioning bit
 (12 6)  (886 166)  (886 166)  routing T_17_10.sp4_h_r_2 <X> T_17_10.sp4_h_l_40
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 166)  (892 166)  routing T_17_10.wire_logic_cluster/lc_5/out <X> T_17_10.lc_trk_g1_5
 (25 6)  (899 166)  (899 166)  routing T_17_10.wire_logic_cluster/lc_6/out <X> T_17_10.lc_trk_g1_6
 (27 6)  (901 166)  (901 166)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 166)  (910 166)  LC_3 Logic Functioning bit
 (39 6)  (913 166)  (913 166)  LC_3 Logic Functioning bit
 (41 6)  (915 166)  (915 166)  LC_3 Logic Functioning bit
 (42 6)  (916 166)  (916 166)  LC_3 Logic Functioning bit
 (44 6)  (918 166)  (918 166)  LC_3 Logic Functioning bit
 (45 6)  (919 166)  (919 166)  LC_3 Logic Functioning bit
 (13 7)  (887 167)  (887 167)  routing T_17_10.sp4_h_r_2 <X> T_17_10.sp4_h_l_40
 (22 7)  (896 167)  (896 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 167)  (904 167)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 167)  (910 167)  LC_3 Logic Functioning bit
 (39 7)  (913 167)  (913 167)  LC_3 Logic Functioning bit
 (41 7)  (915 167)  (915 167)  LC_3 Logic Functioning bit
 (42 7)  (916 167)  (916 167)  LC_3 Logic Functioning bit
 (27 8)  (901 168)  (901 168)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 168)  (902 168)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 168)  (903 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 168)  (904 168)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 168)  (906 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 168)  (910 168)  LC_4 Logic Functioning bit
 (39 8)  (913 168)  (913 168)  LC_4 Logic Functioning bit
 (41 8)  (915 168)  (915 168)  LC_4 Logic Functioning bit
 (42 8)  (916 168)  (916 168)  LC_4 Logic Functioning bit
 (44 8)  (918 168)  (918 168)  LC_4 Logic Functioning bit
 (45 8)  (919 168)  (919 168)  LC_4 Logic Functioning bit
 (36 9)  (910 169)  (910 169)  LC_4 Logic Functioning bit
 (39 9)  (913 169)  (913 169)  LC_4 Logic Functioning bit
 (41 9)  (915 169)  (915 169)  LC_4 Logic Functioning bit
 (42 9)  (916 169)  (916 169)  LC_4 Logic Functioning bit
 (27 10)  (901 170)  (901 170)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 170)  (904 170)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (44 10)  (918 170)  (918 170)  LC_5 Logic Functioning bit
 (45 10)  (919 170)  (919 170)  LC_5 Logic Functioning bit
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (39 11)  (913 171)  (913 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (42 11)  (916 171)  (916 171)  LC_5 Logic Functioning bit
 (14 12)  (888 172)  (888 172)  routing T_17_10.wire_logic_cluster/lc_0/out <X> T_17_10.lc_trk_g3_0
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 172)  (892 172)  routing T_17_10.wire_logic_cluster/lc_1/out <X> T_17_10.lc_trk_g3_1
 (27 12)  (901 172)  (901 172)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 172)  (904 172)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (41 12)  (915 172)  (915 172)  LC_6 Logic Functioning bit
 (42 12)  (916 172)  (916 172)  LC_6 Logic Functioning bit
 (44 12)  (918 172)  (918 172)  LC_6 Logic Functioning bit
 (45 12)  (919 172)  (919 172)  LC_6 Logic Functioning bit
 (17 13)  (891 173)  (891 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (893 173)  (893 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (904 173)  (904 173)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (41 13)  (915 173)  (915 173)  LC_6 Logic Functioning bit
 (42 13)  (916 173)  (916 173)  LC_6 Logic Functioning bit
 (0 14)  (874 174)  (874 174)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 174)  (888 174)  routing T_17_10.wire_logic_cluster/lc_4/out <X> T_17_10.lc_trk_g3_4
 (15 14)  (889 174)  (889 174)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g3_5
 (16 14)  (890 174)  (890 174)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g3_5
 (17 14)  (891 174)  (891 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 174)  (892 174)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g3_5
 (21 14)  (895 174)  (895 174)  routing T_17_10.wire_logic_cluster/lc_7/out <X> T_17_10.lc_trk_g3_7
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 174)  (901 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 174)  (904 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 174)  (910 174)  LC_7 Logic Functioning bit
 (39 14)  (913 174)  (913 174)  LC_7 Logic Functioning bit
 (41 14)  (915 174)  (915 174)  LC_7 Logic Functioning bit
 (42 14)  (916 174)  (916 174)  LC_7 Logic Functioning bit
 (44 14)  (918 174)  (918 174)  LC_7 Logic Functioning bit
 (45 14)  (919 174)  (919 174)  LC_7 Logic Functioning bit
 (0 15)  (874 175)  (874 175)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 175)  (882 175)  routing T_17_10.sp4_h_l_47 <X> T_17_10.sp4_v_t_47
 (17 15)  (891 175)  (891 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 175)  (904 175)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 175)  (910 175)  LC_7 Logic Functioning bit
 (39 15)  (913 175)  (913 175)  LC_7 Logic Functioning bit
 (41 15)  (915 175)  (915 175)  LC_7 Logic Functioning bit
 (42 15)  (916 175)  (916 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (5 2)  (933 162)  (933 162)  routing T_18_10.sp4_v_b_0 <X> T_18_10.sp4_h_l_37


LogicTile_19_10

 (8 4)  (990 164)  (990 164)  routing T_19_10.sp4_h_l_45 <X> T_19_10.sp4_h_r_4
 (10 4)  (992 164)  (992 164)  routing T_19_10.sp4_h_l_45 <X> T_19_10.sp4_h_r_4


LogicTile_21_10

 (11 3)  (1101 163)  (1101 163)  routing T_21_10.sp4_h_r_2 <X> T_21_10.sp4_h_l_39


LogicTile_23_10

 (8 4)  (1206 164)  (1206 164)  routing T_23_10.sp4_h_l_41 <X> T_23_10.sp4_h_r_4


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 162)  (1318 162)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_h_l_39
 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 163)  (1317 163)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_h_l_39
 (13 3)  (1319 163)  (1319 163)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_h_l_39
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (38 9)  (1344 169)  (1344 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_v_b_29 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_v_b_29 <X> T_25_10.lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (14 15)  (1320 175)  (1320 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (15 15)  (1321 175)  (1321 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (16 15)  (1322 175)  (1322 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (17 15)  (1323 175)  (1323 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_26_10

 (4 6)  (1352 166)  (1352 166)  routing T_26_10.sp4_v_b_3 <X> T_26_10.sp4_v_t_38


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 147)  (396 147)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.wire_bram/ram/RCLK
 (9 3)  (405 147)  (405 147)  routing T_8_9.sp4_v_b_5 <X> T_8_9.sp4_v_t_36
 (10 3)  (406 147)  (406 147)  routing T_8_9.sp4_v_b_5 <X> T_8_9.sp4_v_t_36
 (14 3)  (410 147)  (410 147)  routing T_8_9.sp4_h_r_4 <X> T_8_9.lc_trk_g0_4
 (15 3)  (411 147)  (411 147)  routing T_8_9.sp4_h_r_4 <X> T_8_9.lc_trk_g0_4
 (16 3)  (412 147)  (412 147)  routing T_8_9.sp4_h_r_4 <X> T_8_9.lc_trk_g0_4
 (17 3)  (413 147)  (413 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (405 148)  (405 148)  routing T_8_9.sp4_v_t_41 <X> T_8_9.sp4_h_r_4
 (17 4)  (413 148)  (413 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (8 5)  (404 149)  (404 149)  routing T_8_9.sp4_h_r_4 <X> T_8_9.sp4_v_b_4
 (18 5)  (414 149)  (414 149)  routing T_8_9.sp4_r_v_b_25 <X> T_8_9.lc_trk_g1_1
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 152)  (426 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (37 8)  (433 152)  (433 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (410 158)  (410 158)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.wire_bram/ram/RE
 (16 15)  (412 159)  (412 159)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (22 0)  (568 144)  (568 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 144)  (570 144)  routing T_11_9.top_op_3 <X> T_11_9.lc_trk_g0_3
 (25 0)  (571 144)  (571 144)  routing T_11_9.wire_logic_cluster/lc_2/out <X> T_11_9.lc_trk_g0_2
 (17 1)  (563 145)  (563 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (567 145)  (567 145)  routing T_11_9.top_op_3 <X> T_11_9.lc_trk_g0_3
 (22 1)  (568 145)  (568 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (548 146)  (548 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (31 2)  (577 146)  (577 146)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 146)  (580 146)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (37 2)  (583 146)  (583 146)  LC_1 Logic Functioning bit
 (38 2)  (584 146)  (584 146)  LC_1 Logic Functioning bit
 (39 2)  (585 146)  (585 146)  LC_1 Logic Functioning bit
 (45 2)  (591 146)  (591 146)  LC_1 Logic Functioning bit
 (52 2)  (598 146)  (598 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (548 147)  (548 147)  routing T_11_9.lc_trk_g0_0 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (37 3)  (583 147)  (583 147)  LC_1 Logic Functioning bit
 (38 3)  (584 147)  (584 147)  LC_1 Logic Functioning bit
 (39 3)  (585 147)  (585 147)  LC_1 Logic Functioning bit
 (0 4)  (546 148)  (546 148)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (1 4)  (547 148)  (547 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (37 4)  (583 148)  (583 148)  LC_2 Logic Functioning bit
 (38 4)  (584 148)  (584 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (45 4)  (591 148)  (591 148)  LC_2 Logic Functioning bit
 (1 5)  (547 149)  (547 149)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (31 5)  (577 149)  (577 149)  routing T_11_9.lc_trk_g0_3 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (37 5)  (583 149)  (583 149)  LC_2 Logic Functioning bit
 (38 5)  (584 149)  (584 149)  LC_2 Logic Functioning bit
 (39 5)  (585 149)  (585 149)  LC_2 Logic Functioning bit
 (44 5)  (590 149)  (590 149)  LC_2 Logic Functioning bit
 (17 6)  (563 150)  (563 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 150)  (564 150)  routing T_11_9.wire_logic_cluster/lc_5/out <X> T_11_9.lc_trk_g1_5
 (22 9)  (568 153)  (568 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 153)  (571 153)  routing T_11_9.sp4_r_v_b_34 <X> T_11_9.lc_trk_g2_2
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 154)  (582 154)  LC_5 Logic Functioning bit
 (37 10)  (583 154)  (583 154)  LC_5 Logic Functioning bit
 (38 10)  (584 154)  (584 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (45 10)  (591 154)  (591 154)  LC_5 Logic Functioning bit
 (31 11)  (577 155)  (577 155)  routing T_11_9.lc_trk_g0_2 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (37 11)  (583 155)  (583 155)  LC_5 Logic Functioning bit
 (38 11)  (584 155)  (584 155)  LC_5 Logic Functioning bit
 (39 11)  (585 155)  (585 155)  LC_5 Logic Functioning bit
 (44 11)  (590 155)  (590 155)  LC_5 Logic Functioning bit
 (0 14)  (546 158)  (546 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 158)  (547 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 158)  (562 158)  routing T_11_9.sp4_v_t_16 <X> T_11_9.lc_trk_g3_5
 (17 14)  (563 158)  (563 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 158)  (564 158)  routing T_11_9.sp4_v_t_16 <X> T_11_9.lc_trk_g3_5
 (0 15)  (546 159)  (546 159)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 159)  (547 159)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/s_r


LogicTile_12_9

 (3 6)  (603 150)  (603 150)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_t_23
 (3 7)  (603 151)  (603 151)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_t_23


LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_15_9

 (8 3)  (770 147)  (770 147)  routing T_15_9.sp4_v_b_10 <X> T_15_9.sp4_v_t_36
 (10 3)  (772 147)  (772 147)  routing T_15_9.sp4_v_b_10 <X> T_15_9.sp4_v_t_36
 (3 4)  (765 148)  (765 148)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_r_0
 (3 5)  (765 149)  (765 149)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_r_0
 (3 6)  (765 150)  (765 150)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_v_t_23
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_9

 (14 2)  (830 146)  (830 146)  routing T_16_9.sp4_v_t_1 <X> T_16_9.lc_trk_g0_4
 (14 3)  (830 147)  (830 147)  routing T_16_9.sp4_v_t_1 <X> T_16_9.lc_trk_g0_4
 (16 3)  (832 147)  (832 147)  routing T_16_9.sp4_v_t_1 <X> T_16_9.lc_trk_g0_4
 (17 3)  (833 147)  (833 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (4 6)  (820 150)  (820 150)  routing T_16_9.sp4_h_r_3 <X> T_16_9.sp4_v_t_38
 (5 7)  (821 151)  (821 151)  routing T_16_9.sp4_h_r_3 <X> T_16_9.sp4_v_t_38
 (4 10)  (820 154)  (820 154)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_v_t_43
 (6 10)  (822 154)  (822 154)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_v_t_43
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (843 154)  (843 154)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 154)  (844 154)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 154)  (847 154)  routing T_16_9.lc_trk_g0_4 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (37 10)  (853 154)  (853 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (39 10)  (855 154)  (855 154)  LC_5 Logic Functioning bit
 (41 10)  (857 154)  (857 154)  LC_5 Logic Functioning bit
 (43 10)  (859 154)  (859 154)  LC_5 Logic Functioning bit
 (52 10)  (868 154)  (868 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (821 155)  (821 155)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_v_t_43
 (26 11)  (842 155)  (842 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 155)  (843 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 155)  (846 155)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (21 12)  (837 156)  (837 156)  routing T_16_9.sp4_v_t_22 <X> T_16_9.lc_trk_g3_3
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp4_v_t_22 <X> T_16_9.lc_trk_g3_3
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp4_v_t_22 <X> T_16_9.lc_trk_g3_3
 (22 13)  (838 157)  (838 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 157)  (839 157)  routing T_16_9.sp4_v_b_42 <X> T_16_9.lc_trk_g3_2
 (24 13)  (840 157)  (840 157)  routing T_16_9.sp4_v_b_42 <X> T_16_9.lc_trk_g3_2


LogicTile_17_9

 (10 0)  (884 144)  (884 144)  routing T_17_9.sp4_v_t_45 <X> T_17_9.sp4_h_r_1
 (14 4)  (888 148)  (888 148)  routing T_17_9.sp4_h_l_5 <X> T_17_9.lc_trk_g1_0
 (14 5)  (888 149)  (888 149)  routing T_17_9.sp4_h_l_5 <X> T_17_9.lc_trk_g1_0
 (15 5)  (889 149)  (889 149)  routing T_17_9.sp4_h_l_5 <X> T_17_9.lc_trk_g1_0
 (16 5)  (890 149)  (890 149)  routing T_17_9.sp4_h_l_5 <X> T_17_9.lc_trk_g1_0
 (17 5)  (891 149)  (891 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 156)  (908 156)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 156)  (914 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (42 12)  (916 156)  (916 156)  LC_6 Logic Functioning bit
 (43 12)  (917 156)  (917 156)  LC_6 Logic Functioning bit
 (51 12)  (925 156)  (925 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (40 13)  (914 157)  (914 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (43 13)  (917 157)  (917 157)  LC_6 Logic Functioning bit
 (52 13)  (926 157)  (926 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (19 15)  (893 159)  (893 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9

 (5 2)  (1041 146)  (1041 146)  routing T_20_9.sp4_v_b_0 <X> T_20_9.sp4_h_l_37
 (3 7)  (1039 151)  (1039 151)  routing T_20_9.sp12_h_l_23 <X> T_20_9.sp12_v_t_23
 (13 7)  (1049 151)  (1049 151)  routing T_20_9.sp4_v_b_0 <X> T_20_9.sp4_h_l_40


LogicTile_21_9

 (8 0)  (1098 144)  (1098 144)  routing T_21_9.sp4_h_l_36 <X> T_21_9.sp4_h_r_1


LogicTile_22_9



LogicTile_23_9

 (4 2)  (1202 146)  (1202 146)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_37
 (5 3)  (1203 147)  (1203 147)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_37


LogicTile_24_9

 (3 3)  (1255 147)  (1255 147)  routing T_24_9.sp12_v_b_0 <X> T_24_9.sp12_h_l_23


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 145)  (1314 145)  routing T_25_9.sp4_h_l_36 <X> T_25_9.sp4_v_b_1
 (9 1)  (1315 145)  (1315 145)  routing T_25_9.sp4_h_l_36 <X> T_25_9.sp4_v_b_1
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (12 4)  (1318 148)  (1318 148)  routing T_25_9.sp4_v_t_40 <X> T_25_9.sp4_h_r_5
 (8 5)  (1314 149)  (1314 149)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_4
 (10 5)  (1316 149)  (1316 149)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_4
 (15 6)  (1321 150)  (1321 150)  routing T_25_9.sp4_h_r_5 <X> T_25_9.lc_trk_g1_5
 (16 6)  (1322 150)  (1322 150)  routing T_25_9.sp4_h_r_5 <X> T_25_9.lc_trk_g1_5
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1324 151)  (1324 151)  routing T_25_9.sp4_h_r_5 <X> T_25_9.lc_trk_g1_5
 (14 8)  (1320 152)  (1320 152)  routing T_25_9.sp4_v_b_32 <X> T_25_9.lc_trk_g2_0
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (14 9)  (1320 153)  (1320 153)  routing T_25_9.sp4_v_b_32 <X> T_25_9.lc_trk_g2_0
 (16 9)  (1322 153)  (1322 153)  routing T_25_9.sp4_v_b_32 <X> T_25_9.lc_trk_g2_0
 (17 9)  (1323 153)  (1323 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (37 9)  (1343 153)  (1343 153)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (11 10)  (1317 154)  (1317 154)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (12 11)  (1318 155)  (1318 155)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (13 14)  (1319 158)  (1319 158)  routing T_25_9.sp4_v_b_11 <X> T_25_9.sp4_v_t_46
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (11 10)  (299 138)  (299 138)  routing T_6_8.sp4_v_b_5 <X> T_6_8.sp4_v_t_45
 (12 11)  (300 139)  (300 139)  routing T_6_8.sp4_v_b_5 <X> T_6_8.sp4_v_t_45


LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 130)  (410 130)  routing T_8_8.sp4_h_r_12 <X> T_8_8.lc_trk_g0_4
 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (411 131)  (411 131)  routing T_8_8.sp4_h_r_12 <X> T_8_8.lc_trk_g0_4
 (16 3)  (412 131)  (412 131)  routing T_8_8.sp4_h_r_12 <X> T_8_8.lc_trk_g0_4
 (17 3)  (413 131)  (413 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (8 5)  (404 133)  (404 133)  routing T_8_8.sp4_v_t_36 <X> T_8_8.sp4_v_b_4
 (10 5)  (406 133)  (406 133)  routing T_8_8.sp4_v_t_36 <X> T_8_8.sp4_v_b_4
 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (21 8)  (417 136)  (417 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (22 8)  (418 136)  (418 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 136)  (419 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (38 8)  (434 136)  (434 136)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (21 9)  (417 137)  (417 137)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g0_4 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (8 2)  (554 130)  (554 130)  routing T_11_8.sp4_v_t_42 <X> T_11_8.sp4_h_l_36
 (9 2)  (555 130)  (555 130)  routing T_11_8.sp4_v_t_42 <X> T_11_8.sp4_h_l_36
 (10 2)  (556 130)  (556 130)  routing T_11_8.sp4_v_t_42 <X> T_11_8.sp4_h_l_36


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (7 10)  (769 138)  (769 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_8

 (21 2)  (837 130)  (837 130)  routing T_16_8.sp12_h_l_4 <X> T_16_8.lc_trk_g0_7
 (22 2)  (838 130)  (838 130)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 130)  (840 130)  routing T_16_8.sp12_h_l_4 <X> T_16_8.lc_trk_g0_7
 (21 3)  (837 131)  (837 131)  routing T_16_8.sp12_h_l_4 <X> T_16_8.lc_trk_g0_7
 (22 6)  (838 134)  (838 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 134)  (839 134)  routing T_16_8.sp4_h_r_7 <X> T_16_8.lc_trk_g1_7
 (24 6)  (840 134)  (840 134)  routing T_16_8.sp4_h_r_7 <X> T_16_8.lc_trk_g1_7
 (21 7)  (837 135)  (837 135)  routing T_16_8.sp4_h_r_7 <X> T_16_8.lc_trk_g1_7
 (22 7)  (838 135)  (838 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 135)  (839 135)  routing T_16_8.sp4_v_b_22 <X> T_16_8.lc_trk_g1_6
 (24 7)  (840 135)  (840 135)  routing T_16_8.sp4_v_b_22 <X> T_16_8.lc_trk_g1_6
 (9 8)  (825 136)  (825 136)  routing T_16_8.sp4_v_t_42 <X> T_16_8.sp4_h_r_7
 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3

 (26 12)  (842 140)  (842 140)  routing T_16_8.lc_trk_g1_7 <X> T_16_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 140)  (843 140)  routing T_16_8.lc_trk_g1_6 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 140)  (845 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 140)  (846 140)  routing T_16_8.lc_trk_g1_6 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 140)  (847 140)  routing T_16_8.lc_trk_g0_7 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 140)  (848 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 140)  (852 140)  LC_6 Logic Functioning bit
 (37 12)  (853 140)  (853 140)  LC_6 Logic Functioning bit
 (38 12)  (854 140)  (854 140)  LC_6 Logic Functioning bit
 (39 12)  (855 140)  (855 140)  LC_6 Logic Functioning bit
 (41 12)  (857 140)  (857 140)  LC_6 Logic Functioning bit
 (43 12)  (859 140)  (859 140)  LC_6 Logic Functioning bit
 (52 12)  (868 140)  (868 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (842 141)  (842 141)  routing T_16_8.lc_trk_g1_7 <X> T_16_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 141)  (843 141)  routing T_16_8.lc_trk_g1_7 <X> T_16_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 141)  (845 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 141)  (846 141)  routing T_16_8.lc_trk_g1_6 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 141)  (847 141)  routing T_16_8.lc_trk_g0_7 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 141)  (852 141)  LC_6 Logic Functioning bit
 (38 13)  (854 141)  (854 141)  LC_6 Logic Functioning bit


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (19 0)  (1055 128)  (1055 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 130)  (1309 130)  routing T_25_8.sp12_h_r_0 <X> T_25_8.sp12_h_l_23
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (3 3)  (1309 131)  (1309 131)  routing T_25_8.sp12_h_r_0 <X> T_25_8.sp12_h_l_23
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (12 4)  (1318 132)  (1318 132)  routing T_25_8.sp4_v_t_40 <X> T_25_8.sp4_h_r_5
 (13 4)  (1319 132)  (1319 132)  routing T_25_8.sp4_v_t_40 <X> T_25_8.sp4_v_b_5
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (1309 134)  (1309 134)  routing T_25_8.sp12_v_b_0 <X> T_25_8.sp12_v_t_23
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (15 6)  (1321 134)  (1321 134)  routing T_25_8.sp4_h_r_5 <X> T_25_8.lc_trk_g1_5
 (16 6)  (1322 134)  (1322 134)  routing T_25_8.sp4_h_r_5 <X> T_25_8.lc_trk_g1_5
 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (18 7)  (1324 135)  (1324 135)  routing T_25_8.sp4_h_r_5 <X> T_25_8.lc_trk_g1_5
 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 135)  (1329 135)  routing T_25_8.sp4_v_b_22 <X> T_25_8.lc_trk_g1_6
 (24 7)  (1330 135)  (1330 135)  routing T_25_8.sp4_v_b_22 <X> T_25_8.lc_trk_g1_6
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (37 8)  (1343 136)  (1343 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (22 0)  (418 112)  (418 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 112)  (419 112)  routing T_8_7.sp12_h_r_11 <X> T_8_7.lc_trk_g0_3
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 113)  (412 113)  routing T_8_7.sp12_h_r_8 <X> T_8_7.lc_trk_g0_0
 (17 1)  (413 113)  (413 113)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g0_0 <X> T_8_7.wire_bram/ram/RCLK
 (9 7)  (405 119)  (405 119)  routing T_8_7.sp4_v_b_4 <X> T_8_7.sp4_v_t_41
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 120)  (433 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g0_3 <X> T_8_7.wire_bram/ram/WDATA_11
 (14 10)  (410 122)  (410 122)  routing T_8_7.sp4_v_b_28 <X> T_8_7.lc_trk_g2_4
 (16 11)  (412 123)  (412 123)  routing T_8_7.sp4_v_b_28 <X> T_8_7.lc_trk_g2_4
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (12 12)  (408 124)  (408 124)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_h_r_11
 (11 13)  (407 125)  (407 125)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_h_r_11
 (13 13)  (409 125)  (409 125)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_h_r_11
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (19 5)  (457 117)  (457 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_11_7

 (3 6)  (549 118)  (549 118)  routing T_11_7.sp12_v_b_0 <X> T_11_7.sp12_v_t_23
 (3 14)  (549 126)  (549 126)  routing T_11_7.sp12_h_r_1 <X> T_11_7.sp12_v_t_22
 (3 15)  (549 127)  (549 127)  routing T_11_7.sp12_h_r_1 <X> T_11_7.sp12_v_t_22


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (3 5)  (603 117)  (603 117)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (11 13)  (611 125)  (611 125)  routing T_12_7.sp4_h_l_46 <X> T_12_7.sp4_h_r_11


LogicTile_14_7

 (8 3)  (716 115)  (716 115)  routing T_14_7.sp4_h_r_7 <X> T_14_7.sp4_v_t_36
 (9 3)  (717 115)  (717 115)  routing T_14_7.sp4_h_r_7 <X> T_14_7.sp4_v_t_36
 (10 3)  (718 115)  (718 115)  routing T_14_7.sp4_h_r_7 <X> T_14_7.sp4_v_t_36


LogicTile_15_7

 (5 0)  (767 112)  (767 112)  routing T_15_7.sp4_v_t_37 <X> T_15_7.sp4_h_r_0
 (12 0)  (774 112)  (774 112)  routing T_15_7.sp4_v_t_39 <X> T_15_7.sp4_h_r_2
 (26 2)  (788 114)  (788 114)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (37 2)  (799 114)  (799 114)  LC_1 Logic Functioning bit
 (39 2)  (801 114)  (801 114)  LC_1 Logic Functioning bit
 (40 2)  (802 114)  (802 114)  LC_1 Logic Functioning bit
 (42 2)  (804 114)  (804 114)  LC_1 Logic Functioning bit
 (46 2)  (808 114)  (808 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (809 114)  (809 114)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23
 (27 3)  (789 115)  (789 115)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 115)  (790 115)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 115)  (791 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 115)  (798 115)  LC_1 Logic Functioning bit
 (38 3)  (800 115)  (800 115)  LC_1 Logic Functioning bit
 (41 3)  (803 115)  (803 115)  LC_1 Logic Functioning bit
 (43 3)  (805 115)  (805 115)  LC_1 Logic Functioning bit
 (51 3)  (813 115)  (813 115)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (12 4)  (774 116)  (774 116)  routing T_15_7.sp4_v_b_11 <X> T_15_7.sp4_h_r_5
 (3 5)  (765 117)  (765 117)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (11 5)  (773 117)  (773 117)  routing T_15_7.sp4_v_b_11 <X> T_15_7.sp4_h_r_5
 (13 5)  (775 117)  (775 117)  routing T_15_7.sp4_v_b_11 <X> T_15_7.sp4_h_r_5
 (8 11)  (770 123)  (770 123)  routing T_15_7.sp4_h_r_7 <X> T_15_7.sp4_v_t_42
 (9 11)  (771 123)  (771 123)  routing T_15_7.sp4_h_r_7 <X> T_15_7.sp4_v_t_42
 (14 14)  (776 126)  (776 126)  routing T_15_7.sp12_v_t_3 <X> T_15_7.lc_trk_g3_4
 (14 15)  (776 127)  (776 127)  routing T_15_7.sp12_v_t_3 <X> T_15_7.lc_trk_g3_4
 (15 15)  (777 127)  (777 127)  routing T_15_7.sp12_v_t_3 <X> T_15_7.lc_trk_g3_4
 (17 15)  (779 127)  (779 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_16_7

 (14 0)  (830 112)  (830 112)  routing T_16_7.sp4_h_l_5 <X> T_16_7.lc_trk_g0_0
 (26 0)  (842 112)  (842 112)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 112)  (845 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 112)  (846 112)  routing T_16_7.lc_trk_g0_5 <X> T_16_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 112)  (848 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 112)  (850 112)  routing T_16_7.lc_trk_g1_0 <X> T_16_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 112)  (852 112)  LC_0 Logic Functioning bit
 (37 0)  (853 112)  (853 112)  LC_0 Logic Functioning bit
 (38 0)  (854 112)  (854 112)  LC_0 Logic Functioning bit
 (41 0)  (857 112)  (857 112)  LC_0 Logic Functioning bit
 (43 0)  (859 112)  (859 112)  LC_0 Logic Functioning bit
 (45 0)  (861 112)  (861 112)  LC_0 Logic Functioning bit
 (52 0)  (868 112)  (868 112)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (830 113)  (830 113)  routing T_16_7.sp4_h_l_5 <X> T_16_7.lc_trk_g0_0
 (15 1)  (831 113)  (831 113)  routing T_16_7.sp4_h_l_5 <X> T_16_7.lc_trk_g0_0
 (16 1)  (832 113)  (832 113)  routing T_16_7.sp4_h_l_5 <X> T_16_7.lc_trk_g0_0
 (17 1)  (833 113)  (833 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (844 113)  (844 113)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 113)  (845 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 113)  (848 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 113)  (852 113)  LC_0 Logic Functioning bit
 (38 1)  (854 113)  (854 113)  LC_0 Logic Functioning bit
 (41 1)  (857 113)  (857 113)  LC_0 Logic Functioning bit
 (0 2)  (816 114)  (816 114)  routing T_16_7.glb_netwk_3 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (2 2)  (818 114)  (818 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (819 114)  (819 114)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_l_23
 (15 2)  (831 114)  (831 114)  routing T_16_7.sp4_h_r_13 <X> T_16_7.lc_trk_g0_5
 (16 2)  (832 114)  (832 114)  routing T_16_7.sp4_h_r_13 <X> T_16_7.lc_trk_g0_5
 (17 2)  (833 114)  (833 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 114)  (834 114)  routing T_16_7.sp4_h_r_13 <X> T_16_7.lc_trk_g0_5
 (21 2)  (837 114)  (837 114)  routing T_16_7.sp4_h_l_2 <X> T_16_7.lc_trk_g0_7
 (22 2)  (838 114)  (838 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 114)  (839 114)  routing T_16_7.sp4_h_l_2 <X> T_16_7.lc_trk_g0_7
 (24 2)  (840 114)  (840 114)  routing T_16_7.sp4_h_l_2 <X> T_16_7.lc_trk_g0_7
 (29 2)  (845 114)  (845 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 114)  (847 114)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 114)  (848 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 114)  (849 114)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 114)  (851 114)  routing T_16_7.lc_trk_g0_7 <X> T_16_7.input_2_1
 (36 2)  (852 114)  (852 114)  LC_1 Logic Functioning bit
 (37 2)  (853 114)  (853 114)  LC_1 Logic Functioning bit
 (41 2)  (857 114)  (857 114)  LC_1 Logic Functioning bit
 (42 2)  (858 114)  (858 114)  LC_1 Logic Functioning bit
 (43 2)  (859 114)  (859 114)  LC_1 Logic Functioning bit
 (45 2)  (861 114)  (861 114)  LC_1 Logic Functioning bit
 (46 2)  (862 114)  (862 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (863 114)  (863 114)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 115)  (816 115)  routing T_16_7.glb_netwk_3 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (26 3)  (842 115)  (842 115)  routing T_16_7.lc_trk_g1_2 <X> T_16_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 115)  (843 115)  routing T_16_7.lc_trk_g1_2 <X> T_16_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 115)  (845 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 115)  (848 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 115)  (851 115)  routing T_16_7.lc_trk_g0_7 <X> T_16_7.input_2_1
 (36 3)  (852 115)  (852 115)  LC_1 Logic Functioning bit
 (37 3)  (853 115)  (853 115)  LC_1 Logic Functioning bit
 (42 3)  (858 115)  (858 115)  LC_1 Logic Functioning bit
 (14 4)  (830 116)  (830 116)  routing T_16_7.wire_logic_cluster/lc_0/out <X> T_16_7.lc_trk_g1_0
 (25 4)  (841 116)  (841 116)  routing T_16_7.sp4_h_l_7 <X> T_16_7.lc_trk_g1_2
 (17 5)  (833 117)  (833 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 117)  (838 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 117)  (839 117)  routing T_16_7.sp4_h_l_7 <X> T_16_7.lc_trk_g1_2
 (24 5)  (840 117)  (840 117)  routing T_16_7.sp4_h_l_7 <X> T_16_7.lc_trk_g1_2
 (25 5)  (841 117)  (841 117)  routing T_16_7.sp4_h_l_7 <X> T_16_7.lc_trk_g1_2
 (16 6)  (832 118)  (832 118)  routing T_16_7.sp12_h_r_13 <X> T_16_7.lc_trk_g1_5
 (17 6)  (833 118)  (833 118)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (15 11)  (831 123)  (831 123)  routing T_16_7.sp4_v_t_33 <X> T_16_7.lc_trk_g2_4
 (16 11)  (832 123)  (832 123)  routing T_16_7.sp4_v_t_33 <X> T_16_7.lc_trk_g2_4
 (17 11)  (833 123)  (833 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (1 14)  (817 126)  (817 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 127)  (816 127)  routing T_16_7.lc_trk_g1_5 <X> T_16_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 127)  (817 127)  routing T_16_7.lc_trk_g1_5 <X> T_16_7.wire_logic_cluster/lc_7/s_r
 (12 15)  (828 127)  (828 127)  routing T_16_7.sp4_h_l_46 <X> T_16_7.sp4_v_t_46


LogicTile_17_7

 (3 6)  (877 118)  (877 118)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_v_t_23
 (3 7)  (877 119)  (877 119)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_v_t_23


LogicTile_19_7

 (3 5)  (985 117)  (985 117)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_h_r_0
 (3 7)  (985 119)  (985 119)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_v_t_23


LogicTile_20_7

 (3 7)  (1039 119)  (1039 119)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_v_t_23


LogicTile_22_7

 (2 12)  (1146 124)  (1146 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_7

 (2 0)  (1200 112)  (1200 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 15)  (1201 127)  (1201 127)  routing T_23_7.sp12_h_l_22 <X> T_23_7.sp12_v_t_22


LogicTile_24_7

 (3 7)  (1255 119)  (1255 119)  routing T_24_7.sp12_h_l_23 <X> T_24_7.sp12_v_t_23


RAM_Tile_25_7

 (10 0)  (1316 112)  (1316 112)  routing T_25_7.sp4_v_t_45 <X> T_25_7.sp4_h_r_1
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 115)  (1306 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (16 4)  (1322 116)  (1322 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (3 6)  (1309 118)  (1309 118)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_v_t_23
 (14 7)  (1320 119)  (1320 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (16 7)  (1322 119)  (1322 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (17 7)  (1323 119)  (1323 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (13 8)  (1319 120)  (1319 120)  routing T_25_7.sp4_v_t_45 <X> T_25_7.sp4_v_b_8
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (38 9)  (1344 121)  (1344 121)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (12 15)  (1318 127)  (1318 127)  routing T_25_7.sp4_h_l_46 <X> T_25_7.sp4_v_t_46


LogicTile_26_7

 (11 12)  (1359 124)  (1359 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (13 12)  (1361 124)  (1361 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11


LogicTile_27_7

 (3 7)  (1405 119)  (1405 119)  routing T_27_7.sp12_h_l_23 <X> T_27_7.sp12_v_t_23


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_6_6

 (12 12)  (300 108)  (300 108)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (11 13)  (299 109)  (299 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (13 13)  (301 109)  (301 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (17 6)  (413 102)  (413 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (18 7)  (414 103)  (414 103)  routing T_8_6.sp4_r_v_b_29 <X> T_8_6.lc_trk_g1_5
 (21 8)  (417 104)  (417 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (24 8)  (420 104)  (420 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (435 104)  (435 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (13 14)  (409 110)  (409 110)  routing T_8_6.sp4_v_b_11 <X> T_8_6.sp4_v_t_46
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_bram/ram/WE


LogicTile_10_6

 (8 8)  (500 104)  (500 104)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_7
 (10 8)  (502 104)  (502 104)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_7


LogicTile_11_6

 (13 6)  (559 102)  (559 102)  routing T_11_6.sp4_v_b_5 <X> T_11_6.sp4_v_t_40


LogicTile_14_6

 (8 8)  (716 104)  (716 104)  routing T_14_6.sp4_h_l_42 <X> T_14_6.sp4_h_r_7


LogicTile_18_6

 (8 8)  (936 104)  (936 104)  routing T_18_6.sp4_h_l_42 <X> T_18_6.sp4_h_r_7


LogicTile_22_6

 (9 12)  (1153 108)  (1153 108)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_h_r_10
 (10 12)  (1154 108)  (1154 108)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_h_r_10


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (14 10)  (1320 106)  (1320 106)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (21 10)  (1327 106)  (1327 106)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (22 10)  (1328 106)  (1328 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 106)  (1329 106)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (24 10)  (1330 106)  (1330 106)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (21 11)  (1327 107)  (1327 107)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (6 6)  (1354 102)  (1354 102)  routing T_26_6.sp4_h_l_47 <X> T_26_6.sp4_v_t_38


LogicTile_7_5

 (8 12)  (350 92)  (350 92)  routing T_7_5.sp4_v_b_4 <X> T_7_5.sp4_h_r_10
 (9 12)  (351 92)  (351 92)  routing T_7_5.sp4_v_b_4 <X> T_7_5.sp4_h_r_10
 (10 12)  (352 92)  (352 92)  routing T_7_5.sp4_v_b_4 <X> T_7_5.sp4_h_r_10


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 82)  (396 82)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (21 2)  (417 82)  (417 82)  routing T_8_5.sp4_h_r_23 <X> T_8_5.lc_trk_g0_7
 (22 2)  (418 82)  (418 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (419 82)  (419 82)  routing T_8_5.sp4_h_r_23 <X> T_8_5.lc_trk_g0_7
 (24 2)  (420 82)  (420 82)  routing T_8_5.sp4_h_r_23 <X> T_8_5.lc_trk_g0_7
 (0 3)  (396 83)  (396 83)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_bram/ram/RCLK
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_bram/ram/RCLK
 (14 3)  (410 83)  (410 83)  routing T_8_5.sp4_h_r_4 <X> T_8_5.lc_trk_g0_4
 (15 3)  (411 83)  (411 83)  routing T_8_5.sp4_h_r_4 <X> T_8_5.lc_trk_g0_4
 (16 3)  (412 83)  (412 83)  routing T_8_5.sp4_h_r_4 <X> T_8_5.lc_trk_g0_4
 (17 3)  (413 83)  (413 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (417 83)  (417 83)  routing T_8_5.sp4_h_r_23 <X> T_8_5.lc_trk_g0_7
 (9 4)  (405 84)  (405 84)  routing T_8_5.sp4_v_t_41 <X> T_8_5.sp4_h_r_4
 (8 5)  (404 85)  (404 85)  routing T_8_5.sp4_h_r_4 <X> T_8_5.sp4_v_b_4
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 88)  (426 88)  routing T_8_5.lc_trk_g0_7 <X> T_8_5.wire_bram/ram/WDATA_11
 (37 8)  (433 88)  (433 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g0_7 <X> T_8_5.wire_bram/ram/WDATA_11
 (12 12)  (408 92)  (408 92)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_h_r_11
 (15 12)  (411 92)  (411 92)  routing T_8_5.sp4_v_b_41 <X> T_8_5.lc_trk_g3_1
 (16 12)  (412 92)  (412 92)  routing T_8_5.sp4_v_b_41 <X> T_8_5.lc_trk_g3_1
 (17 12)  (413 92)  (413 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (11 13)  (407 93)  (407 93)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_h_r_11
 (13 13)  (409 93)  (409 93)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_h_r_11
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g0_4 <X> T_8_5.wire_bram/ram/RE


LogicTile_12_5

 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (11 13)  (611 93)  (611 93)  routing T_12_5.sp4_h_l_46 <X> T_12_5.sp4_h_r_11


LogicTile_13_5

 (3 6)  (657 86)  (657 86)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23
 (3 7)  (657 87)  (657 87)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23


LogicTile_15_5

 (5 0)  (767 80)  (767 80)  routing T_15_5.sp4_v_b_6 <X> T_15_5.sp4_h_r_0
 (27 0)  (789 80)  (789 80)  routing T_15_5.lc_trk_g3_4 <X> T_15_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 80)  (790 80)  routing T_15_5.lc_trk_g3_4 <X> T_15_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 80)  (791 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 80)  (792 80)  routing T_15_5.lc_trk_g3_4 <X> T_15_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 80)  (794 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 80)  (795 80)  routing T_15_5.lc_trk_g3_2 <X> T_15_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 80)  (796 80)  routing T_15_5.lc_trk_g3_2 <X> T_15_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 80)  (798 80)  LC_0 Logic Functioning bit
 (37 0)  (799 80)  (799 80)  LC_0 Logic Functioning bit
 (38 0)  (800 80)  (800 80)  LC_0 Logic Functioning bit
 (39 0)  (801 80)  (801 80)  LC_0 Logic Functioning bit
 (40 0)  (802 80)  (802 80)  LC_0 Logic Functioning bit
 (42 0)  (804 80)  (804 80)  LC_0 Logic Functioning bit
 (4 1)  (766 81)  (766 81)  routing T_15_5.sp4_v_b_6 <X> T_15_5.sp4_h_r_0
 (6 1)  (768 81)  (768 81)  routing T_15_5.sp4_v_b_6 <X> T_15_5.sp4_h_r_0
 (31 1)  (793 81)  (793 81)  routing T_15_5.lc_trk_g3_2 <X> T_15_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 81)  (798 81)  LC_0 Logic Functioning bit
 (37 1)  (799 81)  (799 81)  LC_0 Logic Functioning bit
 (38 1)  (800 81)  (800 81)  LC_0 Logic Functioning bit
 (39 1)  (801 81)  (801 81)  LC_0 Logic Functioning bit
 (40 1)  (802 81)  (802 81)  LC_0 Logic Functioning bit
 (42 1)  (804 81)  (804 81)  LC_0 Logic Functioning bit
 (0 2)  (762 82)  (762 82)  routing T_15_5.glb_netwk_3 <X> T_15_5.wire_logic_cluster/lc_7/clk
 (2 2)  (764 82)  (764 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 82)  (776 82)  routing T_15_5.wire_logic_cluster/lc_4/out <X> T_15_5.lc_trk_g0_4
 (27 2)  (789 82)  (789 82)  routing T_15_5.lc_trk_g3_5 <X> T_15_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 82)  (790 82)  routing T_15_5.lc_trk_g3_5 <X> T_15_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 82)  (791 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 82)  (792 82)  routing T_15_5.lc_trk_g3_5 <X> T_15_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 82)  (794 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 82)  (795 82)  routing T_15_5.lc_trk_g3_1 <X> T_15_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 82)  (796 82)  routing T_15_5.lc_trk_g3_1 <X> T_15_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 82)  (798 82)  LC_1 Logic Functioning bit
 (38 2)  (800 82)  (800 82)  LC_1 Logic Functioning bit
 (0 3)  (762 83)  (762 83)  routing T_15_5.glb_netwk_3 <X> T_15_5.wire_logic_cluster/lc_7/clk
 (17 3)  (779 83)  (779 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (798 83)  (798 83)  LC_1 Logic Functioning bit
 (38 3)  (800 83)  (800 83)  LC_1 Logic Functioning bit
 (14 4)  (776 84)  (776 84)  routing T_15_5.wire_logic_cluster/lc_0/out <X> T_15_5.lc_trk_g1_0
 (28 4)  (790 84)  (790 84)  routing T_15_5.lc_trk_g2_3 <X> T_15_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 84)  (791 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 84)  (794 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 84)  (796 84)  routing T_15_5.lc_trk_g1_0 <X> T_15_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 84)  (798 84)  LC_2 Logic Functioning bit
 (37 4)  (799 84)  (799 84)  LC_2 Logic Functioning bit
 (38 4)  (800 84)  (800 84)  LC_2 Logic Functioning bit
 (39 4)  (801 84)  (801 84)  LC_2 Logic Functioning bit
 (40 4)  (802 84)  (802 84)  LC_2 Logic Functioning bit
 (41 4)  (803 84)  (803 84)  LC_2 Logic Functioning bit
 (42 4)  (804 84)  (804 84)  LC_2 Logic Functioning bit
 (50 4)  (812 84)  (812 84)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (779 85)  (779 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (790 85)  (790 85)  routing T_15_5.lc_trk_g2_0 <X> T_15_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 85)  (791 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 85)  (792 85)  routing T_15_5.lc_trk_g2_3 <X> T_15_5.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 85)  (798 85)  LC_2 Logic Functioning bit
 (37 5)  (799 85)  (799 85)  LC_2 Logic Functioning bit
 (38 5)  (800 85)  (800 85)  LC_2 Logic Functioning bit
 (39 5)  (801 85)  (801 85)  LC_2 Logic Functioning bit
 (40 5)  (802 85)  (802 85)  LC_2 Logic Functioning bit
 (41 5)  (803 85)  (803 85)  LC_2 Logic Functioning bit
 (42 5)  (804 85)  (804 85)  LC_2 Logic Functioning bit
 (43 5)  (805 85)  (805 85)  LC_2 Logic Functioning bit
 (31 6)  (793 86)  (793 86)  routing T_15_5.lc_trk_g0_4 <X> T_15_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 86)  (794 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (801 86)  (801 86)  LC_3 Logic Functioning bit
 (48 6)  (810 86)  (810 86)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (812 86)  (812 86)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (789 87)  (789 87)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 87)  (790 87)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 87)  (791 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (38 7)  (800 87)  (800 87)  LC_3 Logic Functioning bit
 (14 8)  (776 88)  (776 88)  routing T_15_5.rgt_op_0 <X> T_15_5.lc_trk_g2_0
 (21 8)  (783 88)  (783 88)  routing T_15_5.rgt_op_3 <X> T_15_5.lc_trk_g2_3
 (22 8)  (784 88)  (784 88)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 88)  (786 88)  routing T_15_5.rgt_op_3 <X> T_15_5.lc_trk_g2_3
 (32 8)  (794 88)  (794 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 88)  (795 88)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 88)  (796 88)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 88)  (798 88)  LC_4 Logic Functioning bit
 (37 8)  (799 88)  (799 88)  LC_4 Logic Functioning bit
 (38 8)  (800 88)  (800 88)  LC_4 Logic Functioning bit
 (39 8)  (801 88)  (801 88)  LC_4 Logic Functioning bit
 (45 8)  (807 88)  (807 88)  LC_4 Logic Functioning bit
 (15 9)  (777 89)  (777 89)  routing T_15_5.rgt_op_0 <X> T_15_5.lc_trk_g2_0
 (17 9)  (779 89)  (779 89)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (36 9)  (798 89)  (798 89)  LC_4 Logic Functioning bit
 (37 9)  (799 89)  (799 89)  LC_4 Logic Functioning bit
 (38 9)  (800 89)  (800 89)  LC_4 Logic Functioning bit
 (39 9)  (801 89)  (801 89)  LC_4 Logic Functioning bit
 (15 12)  (777 92)  (777 92)  routing T_15_5.rgt_op_1 <X> T_15_5.lc_trk_g3_1
 (17 12)  (779 92)  (779 92)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 92)  (780 92)  routing T_15_5.rgt_op_1 <X> T_15_5.lc_trk_g3_1
 (25 12)  (787 92)  (787 92)  routing T_15_5.rgt_op_2 <X> T_15_5.lc_trk_g3_2
 (26 12)  (788 92)  (788 92)  routing T_15_5.lc_trk_g0_4 <X> T_15_5.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 92)  (794 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 92)  (795 92)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 92)  (796 92)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 92)  (803 92)  LC_6 Logic Functioning bit
 (43 12)  (805 92)  (805 92)  LC_6 Logic Functioning bit
 (46 12)  (808 92)  (808 92)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (813 92)  (813 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (778 93)  (778 93)  routing T_15_5.sp12_v_b_8 <X> T_15_5.lc_trk_g3_0
 (17 13)  (779 93)  (779 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (784 93)  (784 93)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 93)  (786 93)  routing T_15_5.rgt_op_2 <X> T_15_5.lc_trk_g3_2
 (29 13)  (791 93)  (791 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (802 93)  (802 93)  LC_6 Logic Functioning bit
 (42 13)  (804 93)  (804 93)  LC_6 Logic Functioning bit
 (14 14)  (776 94)  (776 94)  routing T_15_5.rgt_op_4 <X> T_15_5.lc_trk_g3_4
 (15 14)  (777 94)  (777 94)  routing T_15_5.rgt_op_5 <X> T_15_5.lc_trk_g3_5
 (17 14)  (779 94)  (779 94)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 94)  (780 94)  routing T_15_5.rgt_op_5 <X> T_15_5.lc_trk_g3_5
 (15 15)  (777 95)  (777 95)  routing T_15_5.rgt_op_4 <X> T_15_5.lc_trk_g3_4
 (17 15)  (779 95)  (779 95)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_16_5

 (27 0)  (843 80)  (843 80)  routing T_16_5.lc_trk_g3_0 <X> T_16_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 80)  (844 80)  routing T_16_5.lc_trk_g3_0 <X> T_16_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 80)  (845 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 80)  (848 80)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 80)  (852 80)  LC_0 Logic Functioning bit
 (39 0)  (855 80)  (855 80)  LC_0 Logic Functioning bit
 (41 0)  (857 80)  (857 80)  LC_0 Logic Functioning bit
 (42 0)  (858 80)  (858 80)  LC_0 Logic Functioning bit
 (44 0)  (860 80)  (860 80)  LC_0 Logic Functioning bit
 (45 0)  (861 80)  (861 80)  LC_0 Logic Functioning bit
 (36 1)  (852 81)  (852 81)  LC_0 Logic Functioning bit
 (39 1)  (855 81)  (855 81)  LC_0 Logic Functioning bit
 (41 1)  (857 81)  (857 81)  LC_0 Logic Functioning bit
 (42 1)  (858 81)  (858 81)  LC_0 Logic Functioning bit
 (50 1)  (866 81)  (866 81)  Carry_In_Mux bit 

 (0 2)  (816 82)  (816 82)  routing T_16_5.glb_netwk_3 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (2 2)  (818 82)  (818 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 82)  (843 82)  routing T_16_5.lc_trk_g3_1 <X> T_16_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 82)  (844 82)  routing T_16_5.lc_trk_g3_1 <X> T_16_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 82)  (845 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 82)  (848 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 82)  (852 82)  LC_1 Logic Functioning bit
 (39 2)  (855 82)  (855 82)  LC_1 Logic Functioning bit
 (41 2)  (857 82)  (857 82)  LC_1 Logic Functioning bit
 (42 2)  (858 82)  (858 82)  LC_1 Logic Functioning bit
 (44 2)  (860 82)  (860 82)  LC_1 Logic Functioning bit
 (45 2)  (861 82)  (861 82)  LC_1 Logic Functioning bit
 (0 3)  (816 83)  (816 83)  routing T_16_5.glb_netwk_3 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (36 3)  (852 83)  (852 83)  LC_1 Logic Functioning bit
 (39 3)  (855 83)  (855 83)  LC_1 Logic Functioning bit
 (41 3)  (857 83)  (857 83)  LC_1 Logic Functioning bit
 (42 3)  (858 83)  (858 83)  LC_1 Logic Functioning bit
 (0 4)  (816 84)  (816 84)  routing T_16_5.lc_trk_g2_2 <X> T_16_5.wire_logic_cluster/lc_7/cen
 (1 4)  (817 84)  (817 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (837 84)  (837 84)  routing T_16_5.wire_logic_cluster/lc_3/out <X> T_16_5.lc_trk_g1_3
 (22 4)  (838 84)  (838 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 84)  (841 84)  routing T_16_5.wire_logic_cluster/lc_2/out <X> T_16_5.lc_trk_g1_2
 (27 4)  (843 84)  (843 84)  routing T_16_5.lc_trk_g1_2 <X> T_16_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 84)  (845 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 84)  (848 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 84)  (852 84)  LC_2 Logic Functioning bit
 (39 4)  (855 84)  (855 84)  LC_2 Logic Functioning bit
 (41 4)  (857 84)  (857 84)  LC_2 Logic Functioning bit
 (42 4)  (858 84)  (858 84)  LC_2 Logic Functioning bit
 (44 4)  (860 84)  (860 84)  LC_2 Logic Functioning bit
 (45 4)  (861 84)  (861 84)  LC_2 Logic Functioning bit
 (1 5)  (817 85)  (817 85)  routing T_16_5.lc_trk_g2_2 <X> T_16_5.wire_logic_cluster/lc_7/cen
 (22 5)  (838 85)  (838 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 85)  (846 85)  routing T_16_5.lc_trk_g1_2 <X> T_16_5.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 85)  (852 85)  LC_2 Logic Functioning bit
 (39 5)  (855 85)  (855 85)  LC_2 Logic Functioning bit
 (41 5)  (857 85)  (857 85)  LC_2 Logic Functioning bit
 (42 5)  (858 85)  (858 85)  LC_2 Logic Functioning bit
 (15 6)  (831 86)  (831 86)  routing T_16_5.sp4_h_r_13 <X> T_16_5.lc_trk_g1_5
 (16 6)  (832 86)  (832 86)  routing T_16_5.sp4_h_r_13 <X> T_16_5.lc_trk_g1_5
 (17 6)  (833 86)  (833 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 86)  (834 86)  routing T_16_5.sp4_h_r_13 <X> T_16_5.lc_trk_g1_5
 (27 6)  (843 86)  (843 86)  routing T_16_5.lc_trk_g1_3 <X> T_16_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 86)  (845 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 86)  (848 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 86)  (852 86)  LC_3 Logic Functioning bit
 (39 6)  (855 86)  (855 86)  LC_3 Logic Functioning bit
 (41 6)  (857 86)  (857 86)  LC_3 Logic Functioning bit
 (42 6)  (858 86)  (858 86)  LC_3 Logic Functioning bit
 (44 6)  (860 86)  (860 86)  LC_3 Logic Functioning bit
 (45 6)  (861 86)  (861 86)  LC_3 Logic Functioning bit
 (30 7)  (846 87)  (846 87)  routing T_16_5.lc_trk_g1_3 <X> T_16_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 87)  (852 87)  LC_3 Logic Functioning bit
 (39 7)  (855 87)  (855 87)  LC_3 Logic Functioning bit
 (41 7)  (857 87)  (857 87)  LC_3 Logic Functioning bit
 (42 7)  (858 87)  (858 87)  LC_3 Logic Functioning bit
 (27 8)  (843 88)  (843 88)  routing T_16_5.lc_trk_g3_4 <X> T_16_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 88)  (844 88)  routing T_16_5.lc_trk_g3_4 <X> T_16_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 88)  (845 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 88)  (846 88)  routing T_16_5.lc_trk_g3_4 <X> T_16_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 88)  (848 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 88)  (852 88)  LC_4 Logic Functioning bit
 (39 8)  (855 88)  (855 88)  LC_4 Logic Functioning bit
 (41 8)  (857 88)  (857 88)  LC_4 Logic Functioning bit
 (42 8)  (858 88)  (858 88)  LC_4 Logic Functioning bit
 (44 8)  (860 88)  (860 88)  LC_4 Logic Functioning bit
 (45 8)  (861 88)  (861 88)  LC_4 Logic Functioning bit
 (22 9)  (838 89)  (838 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (36 9)  (852 89)  (852 89)  LC_4 Logic Functioning bit
 (39 9)  (855 89)  (855 89)  LC_4 Logic Functioning bit
 (41 9)  (857 89)  (857 89)  LC_4 Logic Functioning bit
 (42 9)  (858 89)  (858 89)  LC_4 Logic Functioning bit
 (27 10)  (843 90)  (843 90)  routing T_16_5.lc_trk_g3_5 <X> T_16_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 90)  (844 90)  routing T_16_5.lc_trk_g3_5 <X> T_16_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 90)  (845 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 90)  (846 90)  routing T_16_5.lc_trk_g3_5 <X> T_16_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 90)  (848 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 90)  (852 90)  LC_5 Logic Functioning bit
 (39 10)  (855 90)  (855 90)  LC_5 Logic Functioning bit
 (41 10)  (857 90)  (857 90)  LC_5 Logic Functioning bit
 (42 10)  (858 90)  (858 90)  LC_5 Logic Functioning bit
 (45 10)  (861 90)  (861 90)  LC_5 Logic Functioning bit
 (36 11)  (852 91)  (852 91)  LC_5 Logic Functioning bit
 (39 11)  (855 91)  (855 91)  LC_5 Logic Functioning bit
 (41 11)  (857 91)  (857 91)  LC_5 Logic Functioning bit
 (42 11)  (858 91)  (858 91)  LC_5 Logic Functioning bit
 (14 12)  (830 92)  (830 92)  routing T_16_5.wire_logic_cluster/lc_0/out <X> T_16_5.lc_trk_g3_0
 (17 12)  (833 92)  (833 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 92)  (834 92)  routing T_16_5.wire_logic_cluster/lc_1/out <X> T_16_5.lc_trk_g3_1
 (17 13)  (833 93)  (833 93)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (817 94)  (817 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 94)  (830 94)  routing T_16_5.wire_logic_cluster/lc_4/out <X> T_16_5.lc_trk_g3_4
 (17 14)  (833 94)  (833 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 94)  (834 94)  routing T_16_5.wire_logic_cluster/lc_5/out <X> T_16_5.lc_trk_g3_5
 (0 15)  (816 95)  (816 95)  routing T_16_5.lc_trk_g1_5 <X> T_16_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 95)  (817 95)  routing T_16_5.lc_trk_g1_5 <X> T_16_5.wire_logic_cluster/lc_7/s_r
 (12 15)  (828 95)  (828 95)  routing T_16_5.sp4_h_l_46 <X> T_16_5.sp4_v_t_46
 (17 15)  (833 95)  (833 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23
 (3 7)  (877 87)  (877 87)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23
 (8 13)  (882 93)  (882 93)  routing T_17_5.sp4_h_l_41 <X> T_17_5.sp4_v_b_10
 (9 13)  (883 93)  (883 93)  routing T_17_5.sp4_h_l_41 <X> T_17_5.sp4_v_b_10
 (10 13)  (884 93)  (884 93)  routing T_17_5.sp4_h_l_41 <X> T_17_5.sp4_v_b_10


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (2 12)  (1146 92)  (1146 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (3 3)  (1309 83)  (1309 83)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_h_l_23
 (14 3)  (1320 83)  (1320 83)  routing T_25_5.sp4_h_r_4 <X> T_25_5.lc_trk_g0_4
 (15 3)  (1321 83)  (1321 83)  routing T_25_5.sp4_h_r_4 <X> T_25_5.lc_trk_g0_4
 (16 3)  (1322 83)  (1322 83)  routing T_25_5.sp4_h_r_4 <X> T_25_5.lc_trk_g0_4
 (17 3)  (1323 83)  (1323 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 84)  (1315 84)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_h_r_4
 (9 5)  (1315 85)  (1315 85)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_4
 (14 8)  (1320 88)  (1320 88)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (14 9)  (1320 89)  (1320 89)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (16 9)  (1322 89)  (1322 89)  routing T_25_5.sp4_v_b_32 <X> T_25_5.lc_trk_g2_0
 (17 9)  (1323 89)  (1323 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_r_v_b_35 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g0_4 <X> T_25_5.wire_bram/ram/RE
 (12 15)  (1318 95)  (1318 95)  routing T_25_5.sp4_h_l_46 <X> T_25_5.sp4_v_t_46


LogicTile_6_4

 (11 6)  (299 70)  (299 70)  routing T_6_4.sp4_v_b_9 <X> T_6_4.sp4_v_t_40
 (13 6)  (301 70)  (301 70)  routing T_6_4.sp4_v_b_9 <X> T_6_4.sp4_v_t_40


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (405 69)  (405 69)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_v_b_4
 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (14 6)  (410 70)  (410 70)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (17 6)  (413 70)  (413 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (15 7)  (411 71)  (411 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (16 7)  (412 71)  (412 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (17 7)  (413 71)  (413 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (39 8)  (435 72)  (435 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 79)  (396 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE


LogicTile_9_4

 (13 4)  (451 68)  (451 68)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_v_b_5


LogicTile_11_4

 (9 2)  (555 66)  (555 66)  routing T_11_4.sp4_v_b_1 <X> T_11_4.sp4_h_l_36


LogicTile_15_4

 (13 1)  (775 65)  (775 65)  routing T_15_4.sp4_v_t_44 <X> T_15_4.sp4_h_r_2
 (22 1)  (784 65)  (784 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 65)  (785 65)  routing T_15_4.sp4_h_r_2 <X> T_15_4.lc_trk_g0_2
 (24 1)  (786 65)  (786 65)  routing T_15_4.sp4_h_r_2 <X> T_15_4.lc_trk_g0_2
 (25 1)  (787 65)  (787 65)  routing T_15_4.sp4_h_r_2 <X> T_15_4.lc_trk_g0_2
 (0 2)  (762 66)  (762 66)  routing T_15_4.glb_netwk_3 <X> T_15_4.wire_logic_cluster/lc_7/clk
 (2 2)  (764 66)  (764 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 67)  (762 67)  routing T_15_4.glb_netwk_3 <X> T_15_4.wire_logic_cluster/lc_7/clk
 (1 4)  (763 68)  (763 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 69)  (763 69)  routing T_15_4.lc_trk_g0_2 <X> T_15_4.wire_logic_cluster/lc_7/cen
 (22 5)  (784 69)  (784 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 69)  (786 69)  routing T_15_4.top_op_2 <X> T_15_4.lc_trk_g1_2
 (25 5)  (787 69)  (787 69)  routing T_15_4.top_op_2 <X> T_15_4.lc_trk_g1_2
 (27 12)  (789 76)  (789 76)  routing T_15_4.lc_trk_g3_6 <X> T_15_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 76)  (790 76)  routing T_15_4.lc_trk_g3_6 <X> T_15_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 76)  (791 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 76)  (792 76)  routing T_15_4.lc_trk_g3_6 <X> T_15_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 76)  (794 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 76)  (796 76)  routing T_15_4.lc_trk_g1_2 <X> T_15_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 76)  (798 76)  LC_6 Logic Functioning bit
 (38 12)  (800 76)  (800 76)  LC_6 Logic Functioning bit
 (40 12)  (802 76)  (802 76)  LC_6 Logic Functioning bit
 (42 12)  (804 76)  (804 76)  LC_6 Logic Functioning bit
 (45 12)  (807 76)  (807 76)  LC_6 Logic Functioning bit
 (30 13)  (792 77)  (792 77)  routing T_15_4.lc_trk_g3_6 <X> T_15_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 77)  (793 77)  routing T_15_4.lc_trk_g1_2 <X> T_15_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 77)  (798 77)  LC_6 Logic Functioning bit
 (38 13)  (800 77)  (800 77)  LC_6 Logic Functioning bit
 (40 13)  (802 77)  (802 77)  LC_6 Logic Functioning bit
 (42 13)  (804 77)  (804 77)  LC_6 Logic Functioning bit
 (46 13)  (808 77)  (808 77)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (787 78)  (787 78)  routing T_15_4.wire_logic_cluster/lc_6/out <X> T_15_4.lc_trk_g3_6
 (22 15)  (784 79)  (784 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_4

 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_18_4

 (9 4)  (937 68)  (937 68)  routing T_18_4.sp4_h_l_36 <X> T_18_4.sp4_h_r_4
 (10 4)  (938 68)  (938 68)  routing T_18_4.sp4_h_l_36 <X> T_18_4.sp4_h_r_4


LogicTile_22_4

 (8 13)  (1152 77)  (1152 77)  routing T_22_4.sp4_h_l_41 <X> T_22_4.sp4_v_b_10
 (9 13)  (1153 77)  (1153 77)  routing T_22_4.sp4_h_l_41 <X> T_22_4.sp4_v_b_10
 (10 13)  (1154 77)  (1154 77)  routing T_22_4.sp4_h_l_41 <X> T_22_4.sp4_v_b_10


LogicTile_24_4

 (5 0)  (1257 64)  (1257 64)  routing T_24_4.sp4_v_b_0 <X> T_24_4.sp4_h_r_0
 (6 1)  (1258 65)  (1258 65)  routing T_24_4.sp4_v_b_0 <X> T_24_4.sp4_h_r_0


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 66)  (1321 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (16 2)  (1322 66)  (1322 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (17 2)  (1323 66)  (1323 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 66)  (1324 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (1319 68)  (1319 68)  routing T_25_4.sp4_v_t_40 <X> T_25_4.sp4_v_b_5
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (15 6)  (1321 70)  (1321 70)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g1_5
 (16 6)  (1322 70)  (1322 70)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g1_5
 (17 6)  (1323 70)  (1323 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_8 lc_trk_g1_5
 (18 6)  (1324 70)  (1324 70)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g1_5
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (18 7)  (1324 71)  (1324 71)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g1_5
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g0_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (40 9)  (1346 73)  (1346 73)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (2 10)  (1308 74)  (1308 74)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_r_18 sp4_h_l_8
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE


RAM_Tile_8_3

 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 51)  (396 51)  routing T_8_3.lc_trk_g1_1 <X> T_8_3.wire_bram/ram/RCLK
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g1_1 <X> T_8_3.wire_bram/ram/RCLK
 (15 4)  (411 52)  (411 52)  routing T_8_3.sp4_v_t_4 <X> T_8_3.lc_trk_g1_1
 (16 4)  (412 52)  (412 52)  routing T_8_3.sp4_v_t_4 <X> T_8_3.lc_trk_g1_1
 (17 4)  (413 52)  (413 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (8 7)  (404 55)  (404 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (9 7)  (405 55)  (405 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (14 7)  (410 55)  (410 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (15 7)  (411 55)  (411 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (16 7)  (412 55)  (412 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (17 7)  (413 55)  (413 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (37 8)  (433 56)  (433 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 10)  (410 58)  (410 58)  routing T_8_3.sp4_v_b_28 <X> T_8_3.lc_trk_g2_4
 (16 11)  (412 59)  (412 59)  routing T_8_3.sp4_v_b_28 <X> T_8_3.lc_trk_g2_4
 (17 11)  (413 59)  (413 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_bram/ram/RE


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_12_3

 (9 6)  (609 54)  (609 54)  routing T_12_3.sp4_v_b_4 <X> T_12_3.sp4_h_l_41


LogicTile_15_3

 (3 4)  (765 52)  (765 52)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_h_r_0
 (3 5)  (765 53)  (765 53)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_h_r_0
 (11 14)  (773 62)  (773 62)  routing T_15_3.sp4_v_b_8 <X> T_15_3.sp4_v_t_46
 (12 15)  (774 63)  (774 63)  routing T_15_3.sp4_v_b_8 <X> T_15_3.sp4_v_t_46


LogicTile_20_3

 (3 7)  (1039 55)  (1039 55)  routing T_20_3.sp12_h_l_23 <X> T_20_3.sp12_v_t_23


LogicTile_24_3

 (5 0)  (1257 48)  (1257 48)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0
 (6 1)  (1258 49)  (1258 49)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0


RAM_Tile_25_3

 (14 0)  (1320 48)  (1320 48)  routing T_25_3.sp4_h_r_8 <X> T_25_3.lc_trk_g0_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (1321 49)  (1321 49)  routing T_25_3.sp4_h_r_8 <X> T_25_3.lc_trk_g0_0
 (16 1)  (1322 49)  (1322 49)  routing T_25_3.sp4_h_r_8 <X> T_25_3.lc_trk_g0_0
 (17 1)  (1323 49)  (1323 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (1321 50)  (1321 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (16 2)  (1322 50)  (1322 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (17 2)  (1323 50)  (1323 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 50)  (1324 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g0_0 <X> T_25_3.wire_bram/ram/RCLK
 (12 8)  (1318 56)  (1318 56)  routing T_25_3.sp4_v_t_45 <X> T_25_3.sp4_h_r_8
 (13 8)  (1319 56)  (1319 56)  routing T_25_3.sp4_v_t_45 <X> T_25_3.sp4_v_b_8
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g0_5 <X> T_25_3.wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (1320 58)  (1320 58)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (16 11)  (1322 59)  (1322 59)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE


LogicTile_27_3

 (3 7)  (1405 55)  (1405 55)  routing T_27_3.sp12_h_l_23 <X> T_27_3.sp12_v_t_23


LogicTile_6_2

 (11 6)  (299 38)  (299 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40
 (13 6)  (301 38)  (301 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 34)  (411 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (16 2)  (412 34)  (412 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (413 34)  (413 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 35)  (414 35)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (17 6)  (413 38)  (413 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (18 7)  (414 39)  (414 39)  routing T_8_2.sp4_r_v_b_29 <X> T_8_2.lc_trk_g1_5
 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_bram/ram/WDATA_3
 (39 8)  (435 40)  (435 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (11 14)  (407 46)  (407 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (13 14)  (409 46)  (409 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (0 15)  (396 47)  (396 47)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_bram/ram/WE
 (12 15)  (408 47)  (408 47)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46


LogicTile_11_2

 (11 6)  (557 38)  (557 38)  routing T_11_2.sp4_v_b_9 <X> T_11_2.sp4_v_t_40
 (13 6)  (559 38)  (559 38)  routing T_11_2.sp4_v_b_9 <X> T_11_2.sp4_v_t_40


LogicTile_12_2

 (12 6)  (612 38)  (612 38)  routing T_12_2.sp4_v_b_5 <X> T_12_2.sp4_h_l_40


LogicTile_13_2

 (3 6)  (657 38)  (657 38)  routing T_13_2.sp12_h_r_0 <X> T_13_2.sp12_v_t_23
 (3 7)  (657 39)  (657 39)  routing T_13_2.sp12_h_r_0 <X> T_13_2.sp12_v_t_23


LogicTile_20_2

 (5 8)  (1041 40)  (1041 40)  routing T_20_2.sp4_v_b_0 <X> T_20_2.sp4_h_r_6
 (4 9)  (1040 41)  (1040 41)  routing T_20_2.sp4_v_b_0 <X> T_20_2.sp4_h_r_6
 (6 9)  (1042 41)  (1042 41)  routing T_20_2.sp4_v_b_0 <X> T_20_2.sp4_h_r_6


LogicTile_24_2

 (5 12)  (1257 44)  (1257 44)  routing T_24_2.sp4_h_l_43 <X> T_24_2.sp4_h_r_9
 (4 13)  (1256 45)  (1256 45)  routing T_24_2.sp4_h_l_43 <X> T_24_2.sp4_h_r_9


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 34)  (1309 34)  routing T_25_2.sp12_h_r_0 <X> T_25_2.sp12_h_l_23
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (3 3)  (1309 35)  (1309 35)  routing T_25_2.sp12_h_r_0 <X> T_25_2.sp12_h_l_23
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (14 6)  (1320 38)  (1320 38)  routing T_25_2.sp4_h_r_20 <X> T_25_2.lc_trk_g1_4
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (14 7)  (1320 39)  (1320 39)  routing T_25_2.sp4_h_r_20 <X> T_25_2.lc_trk_g1_4
 (15 7)  (1321 39)  (1321 39)  routing T_25_2.sp4_h_r_20 <X> T_25_2.lc_trk_g1_4
 (16 7)  (1322 39)  (1322 39)  routing T_25_2.sp4_h_r_20 <X> T_25_2.lc_trk_g1_4
 (17 7)  (1323 39)  (1323 39)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_4 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g1_4 <X> T_25_2.wire_bram/ram/WDATA_3
 (37 8)  (1343 40)  (1343 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_v_b_29 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_v_b_29 <X> T_25_2.lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE


LogicTile_7_1

 (9 7)  (351 23)  (351 23)  routing T_7_1.sp4_v_b_4 <X> T_7_1.sp4_v_t_41


RAM_Tile_8_1

 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 18)  (396 18)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (15 2)  (411 18)  (411 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (16 2)  (412 18)  (412 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (17 2)  (413 18)  (413 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 18)  (414 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (0 3)  (396 19)  (396 19)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.wire_bram/ram/RCLK
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.wire_bram/ram/RCLK
 (16 6)  (412 22)  (412 22)  routing T_8_1.sp12_h_r_21 <X> T_8_1.lc_trk_g1_5
 (17 6)  (413 22)  (413 22)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (18 7)  (414 23)  (414 23)  routing T_8_1.sp12_h_r_21 <X> T_8_1.lc_trk_g1_5
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g0_5 <X> T_8_1.wire_bram/ram/WDATA_11
 (38 9)  (434 25)  (434 25)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (15 12)  (411 28)  (411 28)  routing T_8_1.sp4_v_b_41 <X> T_8_1.lc_trk_g3_1
 (16 12)  (412 28)  (412 28)  routing T_8_1.sp4_v_b_41 <X> T_8_1.lc_trk_g3_1
 (17 12)  (413 28)  (413 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE


LogicTile_10_1

 (3 10)  (495 26)  (495 26)  routing T_10_1.sp12_v_t_22 <X> T_10_1.sp12_h_l_22


LogicTile_11_1

 (4 3)  (550 19)  (550 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37
 (6 3)  (552 19)  (552 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37


LogicTile_12_1

 (3 7)  (603 23)  (603 23)  routing T_12_1.sp12_h_l_23 <X> T_12_1.sp12_v_t_23


LogicTile_15_1

 (9 6)  (771 22)  (771 22)  routing T_15_1.sp4_v_b_4 <X> T_15_1.sp4_h_l_41


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_v_b_0 <X> T_24_1.sp12_v_t_23


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (14 2)  (1320 18)  (1320 18)  routing T_25_1.sp4_v_b_4 <X> T_25_1.lc_trk_g0_4
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (16 3)  (1322 19)  (1322 19)  routing T_25_1.sp4_v_b_4 <X> T_25_1.lc_trk_g0_4
 (17 3)  (1323 19)  (1323 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (9 5)  (1315 21)  (1315 21)  routing T_25_1.sp4_v_t_41 <X> T_25_1.sp4_v_b_4
 (14 8)  (1320 24)  (1320 24)  routing T_25_1.sp4_v_b_32 <X> T_25_1.lc_trk_g2_0
 (27 8)  (1333 24)  (1333 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (14 9)  (1320 25)  (1320 25)  routing T_25_1.sp4_v_b_32 <X> T_25_1.lc_trk_g2_0
 (16 9)  (1322 25)  (1322 25)  routing T_25_1.sp4_v_b_32 <X> T_25_1.lc_trk_g2_0
 (17 9)  (1323 25)  (1323 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 30)  (1320 30)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g0_4 <X> T_25_1.wire_bram/ram/RE
 (14 15)  (1320 31)  (1320 31)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (17 15)  (1323 31)  (1323 31)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (311 7)  (311 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 11)  (311 5)  (311 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (365 6)  (365 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (569 7)  (569 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (2 9)  (572 6)  (572 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (551 6)  (551 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (0 0)  (623 15)  (623 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (1 8)  (625 7)  (625 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (2 1)  (788 14)  (788 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (17 5)  (767 10)  (767 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (785 6)  (785 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (16 8)  (820 7)  (820 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (1 11)  (841 5)  (841 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (17 5)  (1041 10)  (1041 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (14 6)  (1072 8)  (1072 8)  routing T_20_0.span4_horz_l_14 <X> T_20_0.span4_vert_13
 (14 7)  (1072 9)  (1072 9)  routing T_20_0.span4_horz_l_14 <X> T_20_0.span4_horz_r_2
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1164 8)  (1164 8)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (8 7)  (1164 9)  (1164 9)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (1 0)  (1277 15)  (1277 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 1)  (1257 14)  (1257 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 5)  (1257 10)  (1257 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (11 7)  (1285 9)  (1285 9)  routing T_24_0.span4_horz_l_14 <X> T_24_0.span4_vert_37
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0


