module register_file#(parameter A1_WIDTH = 8, parameter A2_WIDTH = 8)(input logic clk, input logic rst,
																							 input logic [A1_WIDTH-1:0] A1);

	always_ff @(posedge clk or posedge rst) begin
	
	
	end
	

endmodule