{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679783145589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679783145590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 17:25:45 2023 " "Processing started: Sat Mar 25 17:25:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679783145590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679783145590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Deco_mas_Flip_Flop_Sumador -c Deco_mas_Flip_Flop_Sumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Deco_mas_Flip_Flop_Sumador -c Deco_mas_Flip_Flop_Sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679783145590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679783145835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679783145835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vivobook/desktop/arquitectura_procesadores/fun_lab02/decodificador_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vivobook/desktop/arquitectura_procesadores/fun_lab02/decodificador_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_hex " "Found entity 1: decodificador_hex" {  } { { "../../Fun_lab02/decodificador_hex.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Fun_lab02/decodificador_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679783151837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679783151837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vivobook/desktop/arquitectura_procesadores/lab_03_nuevo/suma_mas_flipd/suma_mas_flipd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vivobook/desktop/arquitectura_procesadores/lab_03_nuevo/suma_mas_flipd/suma_mas_flipd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Suma_mas_FlipD " "Found entity 1: Suma_mas_FlipD" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679783151838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679783151838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_mas_flip_flop_sumador.v 1 1 " "Found 1 design units, including 1 entities, in source file deco_mas_flip_flop_sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deco_mas_Flip_Flop_Sumador " "Found entity 1: Deco_mas_Flip_Flop_Sumador" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679783151840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679783151840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qn0 Suma_mas_FlipD.v(52) " "Verilog HDL Implicit Net warning at Suma_mas_FlipD.v(52): created implicit net for \"Qn0\"" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qn1 Suma_mas_FlipD.v(54) " "Verilog HDL Implicit Net warning at Suma_mas_FlipD.v(54): created implicit net for \"Qn1\"" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Deco_mas_Flip_Flop_Sumador " "Elaborating entity \"Deco_mas_Flip_Flop_Sumador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679783151860 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aout1 Deco_mas_Flip_Flop_Sumador.v(15) " "Output port \"Aout1\" at Deco_mas_Flip_Flop_Sumador.v(15) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Bout1 Deco_mas_Flip_Flop_Sumador.v(16) " "Output port \"Bout1\" at Deco_mas_Flip_Flop_Sumador.v(16) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout1 Deco_mas_Flip_Flop_Sumador.v(17) " "Output port \"Cout1\" at Deco_mas_Flip_Flop_Sumador.v(17) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Dout1 Deco_mas_Flip_Flop_Sumador.v(18) " "Output port \"Dout1\" at Deco_mas_Flip_Flop_Sumador.v(18) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eout1 Deco_mas_Flip_Flop_Sumador.v(19) " "Output port \"Eout1\" at Deco_mas_Flip_Flop_Sumador.v(19) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Fout1 Deco_mas_Flip_Flop_Sumador.v(20) " "Output port \"Fout1\" at Deco_mas_Flip_Flop_Sumador.v(20) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Gout1 Deco_mas_Flip_Flop_Sumador.v(24) " "Output port \"Gout1\" at Deco_mas_Flip_Flop_Sumador.v(24) has no driver" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 "|Deco_mas_Flip_Flop_Sumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma_mas_FlipD Suma_mas_FlipD:U0 " "Elaborating entity \"Suma_mas_FlipD\" for hierarchy \"Suma_mas_FlipD:U0\"" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "U0" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151861 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "Qn0 Suma_mas_FlipD.v(59) " "Verilog HDL error at Suma_mas_FlipD.v(59): can't resolve reference to object \"Qn0\"" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 59 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151862 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "Qn0 Suma_mas_FlipD.v(60) " "Verilog HDL error at Suma_mas_FlipD.v(60): can't resolve reference to object \"Qn0\"" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 60 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151862 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "Qn0 Suma_mas_FlipD.v(61) " "Verilog HDL error at Suma_mas_FlipD.v(61): can't resolve reference to object \"Qn0\"" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 61 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151862 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "Qn0 Suma_mas_FlipD.v(62) " "Verilog HDL error at Suma_mas_FlipD.v(62): can't resolve reference to object \"Qn0\"" {  } { { "../Suma_mas_FlipD/Suma_mas_FlipD.v" "" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Suma_mas_FlipD/Suma_mas_FlipD.v" 62 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151862 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Suma_mas_FlipD:U0 " "Can't elaborate user hierarchy \"Suma_mas_FlipD:U0\"" {  } { { "Deco_mas_Flip_Flop_Sumador.v" "U0" { Text "C:/Users/Vivobook/Desktop/Arquitectura_Procesadores/Lab_03_nuevo/Deco_mas_Flip_Flop_Sumador/Deco_mas_Flip_Flop_Sumador.v" 35 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679783151862 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679783151901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 25 17:25:51 2023 " "Processing ended: Sat Mar 25 17:25:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679783151901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679783151901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679783151901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679783151901 ""}
