Verilator Tree Dump (format 0x3900) from <e550> to <e740>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556de8240 <e550#> {c1ai}  ALU32_Test  L0 [1ps]
    1:2: VAR 0x555556df4180 <e558#> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfa680 <e25> {c2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfaa90 <e46> {c3al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e400b0 <e44> {c3al}
    1:2:1:1:1: CONST 0x555556e16200 <e36> {c3am} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e16300 <e37> {c3ap} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4480 <e568#> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfaea0 <e76> {c4al} @dt=this@(w0)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40210 <e74> {c4al}
    1:2:1:1:1: CONST 0x555556e16600 <e66> {c4am} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e16700 <e67> {c4ap} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4600 <e573#> {c5aw} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb1e0 <e102> {c5am} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40370 <e100> {c5aq}
    1:2:1:1:1: CONST 0x555556e16a00 <e98> {c5ar} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:1:1:2: CONST 0x555556e16b00 <e99> {c5at} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4780 <e578#> {c6aq} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb380 <e112> {c6am} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df4900 <e583#> {c6aw} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb450 <e114> {c6am} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df4a80 <e588#> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb790 <e138> {c7am} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e404d0 <e136> {c7aq}
    1:2:1:1:1: CONST 0x555556e16e00 <e134> {c7ar} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e16f00 <e135> {c7au} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556dfbad0 <e164> {c8af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e40630 <e157> {c8aj}
    1:2:1:1:1: CONST 0x555556e17200 <e155> {c8ak} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e17300 <e156> {c8an} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: ALWAYS 0x555556e418c0 <e332> {c10af}
    1:2:1: SENTREE 0x555556e40790 <e552#> {c10am}
    1:2:1:1: SENITEM 0x555556e406e0 <e167> {c10ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de8360 <e595#> {c10ao} @dt=0@  sub_add [RV] <- VAR 0x555556df4180 <e558#> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x555556e142a0 <e554#> {c12af} [UNNAMED]
    1:2:2:1: ASSIGN 0x555556e40a50 <e195> {c13aj} @dt=0@
    1:2:2:1:1: ADD 0x555556e409a0 <e196> {c13bu} @dt=0x555556dfbee0@(G/w0)
    1:2:2:1:1:1: XOR 0x555556e408f0 <e192> {c13bq} @dt=0x555556dfbee0@(G/w0)
    1:2:2:1:1:1:1: REPLICATE 0x555556e40840 <e187> {c13bg} @dt=0x555556dfbee0@(G/w0)
    1:2:2:1:1:1:1:1: VARREF 0x555556de8480 <e598#> {c13bh} @dt=0@  sub_add [RV] <- VAR 0x555556df4180 <e558#> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e17400 <e180> {c13be} @dt=0x555556dfbd40@(G/swu32/6)  ?32?sh20
    1:2:2:1:1:1:2: VARREF 0x555556de85a0 <e601#> {c13br} @dt=0@  b [RV] <- VAR 0x555556df4480 <e568#> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: VARREF 0x555556de86c0 <e604#> {c13bw} @dt=0@  sub_add [RV] <- VAR 0x555556df4180 <e558#> {c2al} @dt=0@  sub_add INPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de87e0 <e607#> {c13aq} @dt=0@  b_withCin [LV] => VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1: ASSIGN 0x555556e40bb0 <e207> {c14aj} @dt=0@
    1:2:2:1:1: ADD 0x555556e40b00 <e205> {c14bb} @dt=0@
    1:2:2:1:1:1: VARREF 0x555556de8900 <e610#> {c14az} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: VARREF 0x555556de8a20 <e613#> {c14bd} @dt=0@  b_withCin [RV] <- VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1:2: VARREF 0x555556de8b40 <e616#> {c14aq} @dt=0@  result [LV] => VAR 0x555556df4a80 <e588#> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e40fd0 <e259> {c15aj} @dt=0@
    1:2:2:1:1: LOGAND 0x555556e40f20 <e257> {c15bj} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1: EQ 0x555556e40d10 <e253> {c15be} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1:1: SELBIT 0x555556e40c60 <e226> {c15az} @dt=0@
    1:2:2:1:1:1:1:1: VARREF 0x555556de8c60 <e619#> {c15ay} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e17500 <e218> {c15ba} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1e
    1:2:2:1:1:1:1:4: ATTROF 0x555556e4a4d0 <e725#> {c15az} @dt=0@ [VAR_BASE]
    1:2:2:1:1:1:1:4:1: VARREF 0x555556e56120 <e724#> {c15ay} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: CONST 0x555556e17600 <e227> {c15bh} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh1
    1:2:2:1:1:2: EQ 0x555556e40e70 <e254> {c15bs} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:2:1: SELBIT 0x555556e40dc0 <e249> {c15bn} @dt=0@
    1:2:2:1:1:2:1:1: VARREF 0x555556de8d80 <e622#> {c15bm} @dt=0@  b [RV] <- VAR 0x555556df4480 <e568#> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:1:2: CONST 0x555556e17700 <e241> {c15bo} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1e
    1:2:2:1:1:2:1:4: ATTROF 0x555556e4a580 <e728#> {c15bn} @dt=0@ [VAR_BASE]
    1:2:2:1:1:2:1:4:1: VARREF 0x555556e56240 <e727#> {c15bm} @dt=0@  b [RV] <- VAR 0x555556df4480 <e568#> {c4as} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2: CONST 0x555556e17800 <e250> {c15bv} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh1
    1:2:2:1:2: VARREF 0x555556de8ea0 <e625#> {c15aq} @dt=0@  carry [LV] => VAR 0x555556df4600 <e573#> {c5aw} @dt=0@  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e41550 <e316> {c16aj} @dt=0@
    1:2:2:1:1: LOGAND 0x555556e414a0 <e314> {c16bz} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1: EQ 0x555556e411e0 <e310> {c16bi} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1:1: SELBIT 0x555556e41080 <e282> {c16bd} @dt=0@
    1:2:2:1:1:1:1:1: VARREF 0x555556de8fc0 <e628#> {c16bc} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e17900 <e270> {c16be} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:1:1:4: ATTROF 0x555556e4a630 <e731#> {c16bd} @dt=0@ [VAR_BASE]
    1:2:2:1:1:1:1:4:1: VARREF 0x555556e56360 <e730#> {c16bc} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: SELBIT 0x555556e41130 <e283> {c16bu} @dt=0@
    1:2:2:1:1:1:2:1: VARREF 0x555556de90e0 <e631#> {c16bl} @dt=0@  b_withCin [RV] <- VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1:1:1:2:2: CONST 0x555556e17a00 <e280> {c16bv} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:1:2:4: ATTROF 0x555556e4a6e0 <e734#> {c16bu} @dt=0@ [VAR_BASE]
    1:2:2:1:1:1:2:4:1: VARREF 0x555556e56480 <e733#> {c16bl} @dt=0@  b_withCin [RV] <- VAR 0x555556df4c00 <e165> {c8aq} @dt=0@  b_withCin [VSTATIC]  VAR
    1:2:2:1:1:2: NEQ 0x555556e413f0 <e311> {c16cn} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:2:1: SELBIT 0x555556e41290 <e306> {c16ci} @dt=0@
    1:2:2:1:1:2:1:1: VARREF 0x555556de9200 <e634#> {c16cc} @dt=0@  result [RV] <- VAR 0x555556df4a80 <e588#> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:2:1:2: CONST 0x555556e17b00 <e294> {c16cj} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:2:1:4: ATTROF 0x555556e4a790 <e737#> {c16ci} @dt=0@ [VAR_BASE]
    1:2:2:1:1:2:1:4:1: VARREF 0x555556e565a0 <e736#> {c16cc} @dt=0@  result [RV] <- VAR 0x555556df4a80 <e588#> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2: SELBIT 0x555556e41340 <e307> {c16cr} @dt=0@
    1:2:2:1:1:2:2:1: VARREF 0x555556de9320 <e637#> {c16cq} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2:2: CONST 0x555556e17c00 <e304> {c16cs} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:2:1:1:2:2:4: ATTROF 0x555556e4a840 <e740#> {c16cr} @dt=0@ [VAR_BASE]
    1:2:2:1:1:2:2:4:1: VARREF 0x555556e566c0 <e739#> {c16cq} @dt=0@  a [RV] <- VAR 0x555556df4300 <e563#> {c3as} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de9440 <e640#> {c16aq} @dt=0@  overflow [LV] => VAR 0x555556df4900 <e583#> {c6aw} @dt=0@  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e41760 <e328> {c17aj} @dt=0@
    1:2:2:1:1: NOT 0x555556e416b0 <e326> {c17ax} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1: REDOR 0x555556e41600 <e324> {c17az} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x555556de9560 <e643#> {c17bb} @dt=0@  result [RV] <- VAR 0x555556df4a80 <e588#> {c7ax} @dt=0@  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de9680 <e646#> {c17aq} @dt=0@  zero [LV] => VAR 0x555556df4780 <e578#> {c6aq} @dt=0@  zero OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e358> {c22aq} @dt=0@  test1_expected_result [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e455f0 <e357> {c22af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41a20 <e350> {c22aj}
    1:2:1:1:1: CONST 0x555556e17f00 <e348> {c22ak} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e46000 <e349> {c22an} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df4f00 <e384> {c23ap} @dt=0@  test1_expected_carry [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e45930 <e383> {c23af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e41b80 <e376> {c23aj}
    1:2:1:1:1: CONST 0x555556e46300 <e374> {c23ak} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:1:1:2: CONST 0x555556e46400 <e375> {c23am} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df5080 <e397> {c24aj} @dt=0@  test1_expected_zero [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e45ad0 <e393> {c24af} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df5200 <e396> {c24be} @dt=0@  test1_expected_overflow [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e45ba0 <e395> {c24af} @dt=this@(w1)  logic kwd=logic
    1:2: ASSIGNW 0x555556e41c30 <e407> {c25bi} @dt=0@
    1:2:1: CONST 0x555556e46500 <e405> {c25bk} @dt=0x555556e45d40@(G/w32)  32'h33829b9c
    1:2:2: VARREF 0x555556de97a0 <e649#> {c25am} @dt=0@  test1_expected_result [LV] => VAR 0x555556df4d80 <e358> {c22aq} @dt=0@  test1_expected_result [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e41ce0 <e418> {c26bh} @dt=0@
    1:2:1: CONST 0x555556e46600 <e416> {c26bj} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2: VARREF 0x555556de98c0 <e652#> {c26am} @dt=0@  test1_expected_carry [LV] => VAR 0x555556df4f00 <e384> {c23ap} @dt=0@  test1_expected_carry [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e41d90 <e429> {c27bk} @dt=0@
    1:2:1: CONST 0x555556e46700 <e427> {c27bm} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x555556de99e0 <e655#> {c27am} @dt=0@  test1_expected_overflow [LV] => VAR 0x555556df5200 <e396> {c24be} @dt=0@  test1_expected_overflow [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e41e40 <e440> {c28bg} @dt=0@
    1:2:1: CONST 0x555556e46800 <e438> {c28bi} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x555556de9b00 <e658#> {c28am} @dt=0@  test1_expected_zero [LV] => VAR 0x555556df5080 <e397> {c24aj} @dt=0@  test1_expected_zero [VSTATIC]  VAR
    1:2: VAR 0x555556df5380 <e463> {c31aq} @dt=0@  test2_expected_result [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e485b0 <e462> {c31af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e4a000 <e458> {c31aj}
    1:2:1:1:1: CONST 0x555556e46b00 <e456> {c31ak} @dt=0x555556dfa750@(G/swu32/5)  ?32?sh1f
    1:2:1:1:2: CONST 0x555556e46c00 <e457> {c31an} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df5500 <e489> {c32ap} @dt=0@  test2_expected_carry [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e488f0 <e488> {c32af} @dt=this@(w1)  logic kwd=logic
    1:2:1:1: RANGE 0x555556e4a160 <e481> {c32aj}
    1:2:1:1:1: CONST 0x555556e46f00 <e479> {c32ak} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:1:1:2: CONST 0x555556e47000 <e480> {c32am} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2: VAR 0x555556df5680 <e502> {c33aj} @dt=0@  test2_expected_zero [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e48a90 <e498> {c33af} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df5800 <e501> {c33be} @dt=0@  test2_expected_overflow [VSTATIC]  VAR
    1:2:1: BASICDTYPE 0x555556e48b60 <e500> {c33af} @dt=this@(w1)  logic kwd=logic
    1:2: ASSIGNW 0x555556e4a210 <e513> {c34bi} @dt=0@
    1:2:1: CONST 0x555556e47100 <e511> {c34bk} @dt=0x555556e45d40@(G/w32)  32'hf14865df
    1:2:2: VARREF 0x555556de9c20 <e661#> {c34am} @dt=0@  test2_expected_result [LV] => VAR 0x555556df5380 <e463> {c31aq} @dt=0@  test2_expected_result [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e4a2c0 <e524> {c35bh} @dt=0@
    1:2:1: CONST 0x555556e47200 <e522> {c35bj} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2: VARREF 0x555556de9d40 <e664#> {c35am} @dt=0@  test2_expected_carry [LV] => VAR 0x555556df5500 <e489> {c32ap} @dt=0@  test2_expected_carry [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e4a370 <e535> {c36bk} @dt=0@
    1:2:1: CONST 0x555556e47300 <e533> {c36bm} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x555556de9e60 <e667#> {c36am} @dt=0@  test2_expected_overflow [LV] => VAR 0x555556df5800 <e501> {c33be} @dt=0@  test2_expected_overflow [VSTATIC]  VAR
    1:2: ASSIGNW 0x555556e4a420 <e546> {c37bg} @dt=0@
    1:2:1: CONST 0x555556e47400 <e544> {c37bi} @dt=0x555556dfa820@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x555556e56000 <e670#> {c37am} @dt=0@  test2_expected_zero [LV] => VAR 0x555556df5680 <e502> {c33aj} @dt=0@  test2_expected_zero [VSTATIC]  VAR
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556e44750 <e230> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfbee0 <e183> {c13bg} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e44750 <e230> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfa820 <e33> {c3ap} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556dfa750 <e28> {c3am} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556dfbd40 <e175> {c13be} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e45d40 <e402> {c25bk} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa750 <e28> {c3am} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa820 <e33> {c3ap} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbd40 <e175> {c13be} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbee0 <e183> {c13bg} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e44750 <e230> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e45d40 <e402> {c25bk} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556de8120]
