###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep 15 22:44:35 2019
#  Design:            mtm_Alu
#  Command:           report_clock_trees -summary -out_file ./timingReports/07_clock_tree_summary.txt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         6      547.430       0.078
Inverters                       0        0.000       0.000
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                             6      547.430       0.078
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      636.370
Leaf      3243.830
Total     3880.200
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.078    0.077    0.155
Leaf     0.901    0.417    1.317
Total    0.979    0.494    1.473
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 199     0.901     0.005       0.000      0.005    0.005
--------------------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------
Remaining Transition    ns         3       0.010       0.006      0.030    [0.016, 0.010, 0.003]
------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
----------------------------------------------------------------------------------------------------------------------
Trunk       0.300       1       0.202       0.000      0.202    0.202    {1 <= 0.240ns}                 -
Leaf        0.300       6       0.301       0.011      0.288    0.316    {3 <= 0.300ns}    {2 <= 0.315ns, 1 > 0.315ns}
----------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------
Name          Type      Inst     Inst Area 
                        Count    (um^2)
-------------------------------------------
UCL_BUF8_2    buffer      6       547.430
-------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk1           199         0        0       0           0           0        0       6       0        0         0          6        36    473.81    2089.42     547.430   0.494  0.979  clk
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   199         0        0       0           0           0        0       6       0        0         0          6         6        36    33.1667  473.810    208.942     547.430   0.494  0.979
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   125.120  205.116  473.810  113.175
Source-sink manhattan distance (um)   89.950  190.490  469.880  118.300
Source-sink resistance (Ohm)          90.689  137.207  208.942   42.521
-----------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk1                0                 0               0             0           107
---------------------------------------------------------------------------------------
Total               0                 0               0             0           107
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 107 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------
Half corner       Violation  Slew    Slew      Dont   Ideal  Target    Pin
                  amount     target  achieved  touch  net?   source    
                                               net?                    
----------------------------------------------------------------------------------------------------------------
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/C_out_reg[6]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/C_out_reg[7]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/C_out_reg[8]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/C_out_reg[13]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/C_out_reg[14]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/C_out_reg[15]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/flg_out_reg[1]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_core/state_reg[1]/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_deserializer/error_reg/CLK
WC_dc:setup.late    0.016    0.300    0.316    N      N      explicit  u_mtm_Alu_serializer/data_out_reg[17]/CLK
----------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via cts_target_max_transition_time property.
pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
----------------------------------------------------------------------------------------------------------------------------------------
clk1        WC_dc:setup.early     0.316          0.298         0.202          0.202      ignored          -      ignored          -
clk1        WC_dc:setup.late      0.316          0.298         0.202          0.202      explicit     *0.300     explicit      0.300
clk1        BC_dc:hold.early      0.190          0.156         0.201          0.201      ignored          -      ignored          -
clk1        BC_dc:hold.late       0.190          0.156         0.201          0.201      ignored          -      ignored          -
----------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.030        0.030        -0.120        -0.022       0.010       0.010       0.006       0.016
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WC_dc:setup.late

Top Overslews:

-------------------------------------------
Driving node                  Overslew (ns)
-------------------------------------------
CTS_ccl_a_BUF_clk1_G0_L1_2        0.016
CTS_ccl_a_BUF_clk1_G0_L1_1        0.010
CTS_ccl_a_BUF_clk1_G0_L1_5        0.003
-------------------------------------------

Top Underslews:

-------------------------------------------------------------------
Driving node                                         Underslew (ns)
-------------------------------------------------------------------
clk1                                                     -0.098
CTS_ccl_a_BUF_clk1_G0_L1_4                               -0.012
CTS_ccl_a_BUF_clk1_G0_L1_6                               -0.007
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk1_G0_L1_3        -0.003
-------------------------------------------------------------------

