pwd
# C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../support/simulation_pkg.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../support/simulation_pkg.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:04:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 5
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../support/simulation_pkg.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:05:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:05:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:05:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:05:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:05:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:05:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:05:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:05:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:05:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:05:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:05:29 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(217): (vcom-1136) Unknown identifier "verbose".
# ** Error: ../../../source/synthi_top_tb.vhd(222): (vcom-1136) Unknown identifier "reg_data0".
# ** Error: ../../../source/synthi_top_tb.vhd(223): (vcom-1136) Unknown identifier "reg_data1".
# ** Error: ../../../source/synthi_top_tb.vhd(224): (vcom-1136) Unknown identifier "reg_data2".
# ** Error: ../../../source/synthi_top_tb.vhd(225): (vcom-1136) Unknown identifier "reg_data3".
# ** Error: ../../../source/synthi_top_tb.vhd(226): (vcom-1136) Unknown identifier "reg_data4".
# ** Error: ../../../source/synthi_top_tb.vhd(227): (vcom-1136) Unknown identifier "reg_data5".
# ** Error: ../../../source/synthi_top_tb.vhd(228): (vcom-1136) Unknown identifier "reg_data6".
# ** Error: ../../../source/synthi_top_tb.vhd(229): (vcom-1136) Unknown identifier "reg_data7".
# ** Error: ../../../source/synthi_top_tb.vhd(230): (vcom-1136) Unknown identifier "reg_data8".
# ** Error: ../../../source/synthi_top_tb.vhd(231): (vcom-1136) Unknown identifier "reg_data9".
# ** Error: ../../../source/synthi_top_tb.vhd(235): VHDL Compiler exiting
# End time: 11:05:29 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:10:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:45 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:10:45 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:45 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:10:45 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:45 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:10:45 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:45 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:10:45 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:45 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(102): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(48).
# ** Error: ../../../source/synthi_top_tb.vhd(103): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(49).
# ** Error: ../../../source/synthi_top_tb.vhd(104): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(50).
# ** Error: ../../../source/synthi_top_tb.vhd(105): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(51).
# ** Error: ../../../source/synthi_top_tb.vhd(106): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(52).
# ** Error: ../../../source/synthi_top_tb.vhd(107): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(53).
# ** Error: ../../../source/synthi_top_tb.vhd(108): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(54).
# ** Error: ../../../source/synthi_top_tb.vhd(109): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(110): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(55).
# ** Error: ../../../source/synthi_top_tb.vhd(111): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(56).
# ** Error: ../../../source/synthi_top_tb.vhd(112): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(57).
# ** Error: ../../../source/synthi_top_tb.vhd(113): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(58).
# ** Error: ../../../source/synthi_top_tb.vhd(114): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(59).
# ** Error: ../../../source/synthi_top_tb.vhd(115): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(44).
# ** Error: ../../../source/synthi_top_tb.vhd(116): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(45).
# ** Error: ../../../source/synthi_top_tb.vhd(275): VHDL Compiler exiting
# End time: 11:10:45 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:11:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:11:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:11:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:11:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:11:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:11:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:11:18 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:18 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:11:18 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:18 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:11:18 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:18 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:11:18 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:18 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:11:18 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:18 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(102): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(48).
# ** Error: ../../../source/synthi_top_tb.vhd(103): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(49).
# ** Error: ../../../source/synthi_top_tb.vhd(104): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(50).
# ** Error: ../../../source/synthi_top_tb.vhd(105): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(51).
# ** Error: ../../../source/synthi_top_tb.vhd(106): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(52).
# ** Error: ../../../source/synthi_top_tb.vhd(107): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(53).
# ** Error: ../../../source/synthi_top_tb.vhd(108): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(54).
# ** Error: ../../../source/synthi_top_tb.vhd(109): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(110): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(55).
# ** Error: ../../../source/synthi_top_tb.vhd(111): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(56).
# ** Error: ../../../source/synthi_top_tb.vhd(112): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(57).
# ** Error: ../../../source/synthi_top_tb.vhd(113): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(58).
# ** Error: ../../../source/synthi_top_tb.vhd(114): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(59).
# ** Error: ../../../source/synthi_top_tb.vhd(115): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(44).
# ** Error: ../../../source/synthi_top_tb.vhd(116): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(45).
# ** Error: ../../../source/synthi_top_tb.vhd(275): VHDL Compiler exiting
# End time: 11:11:18 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:14:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:14:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:14:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:14:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:14:44 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:44 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 11:14:45 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 11:14:45 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# ** Fatal: (vsim-3817) Port "reset_n" of entity "modulo_divider" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/takt_inst File: ../../../source/modulo_divider.vhd Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../compile.do PAUSED at line 22
pwd
# C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:15 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:18:15 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:18:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:18:17 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:18:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:18:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(217): (vcom-1136) Unknown identifier "verbose".
# ** Error: ../../../source/synthi_top_tb.vhd(222): (vcom-1136) Unknown identifier "reg_data0".
# ** Error: ../../../source/synthi_top_tb.vhd(223): (vcom-1136) Unknown identifier "reg_data1".
# ** Error: ../../../source/synthi_top_tb.vhd(224): (vcom-1136) Unknown identifier "reg_data2".
# ** Error: ../../../source/synthi_top_tb.vhd(225): (vcom-1136) Unknown identifier "reg_data3".
# ** Error: ../../../source/synthi_top_tb.vhd(226): (vcom-1136) Unknown identifier "reg_data4".
# ** Error: ../../../source/synthi_top_tb.vhd(227): (vcom-1136) Unknown identifier "reg_data5".
# ** Error: ../../../source/synthi_top_tb.vhd(228): (vcom-1136) Unknown identifier "reg_data6".
# ** Error: ../../../source/synthi_top_tb.vhd(229): (vcom-1136) Unknown identifier "reg_data7".
# ** Error: ../../../source/synthi_top_tb.vhd(230): (vcom-1136) Unknown identifier "reg_data8".
# ** Error: ../../../source/synthi_top_tb.vhd(231): (vcom-1136) Unknown identifier "reg_data9".
# ** Error: ../../../source/synthi_top_tb.vhd(235): VHDL Compiler exiting
# End time: 11:18:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:19:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:19:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:19:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:19:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:19:05 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(102): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(48).
# ** Error: ../../../source/synthi_top_tb.vhd(103): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(49).
# ** Error: ../../../source/synthi_top_tb.vhd(104): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(50).
# ** Error: ../../../source/synthi_top_tb.vhd(105): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(51).
# ** Error: ../../../source/synthi_top_tb.vhd(106): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(52).
# ** Error: ../../../source/synthi_top_tb.vhd(107): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(53).
# ** Error: ../../../source/synthi_top_tb.vhd(108): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(54).
# ** Error: ../../../source/synthi_top_tb.vhd(109): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(110): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(55).
# ** Error: ../../../source/synthi_top_tb.vhd(111): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(56).
# ** Error: ../../../source/synthi_top_tb.vhd(112): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(57).
# ** Error: ../../../source/synthi_top_tb.vhd(113): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(58).
# ** Error: ../../../source/synthi_top_tb.vhd(114): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(59).
# ** Error: ../../../source/synthi_top_tb.vhd(115): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(44).
# ** Error: ../../../source/synthi_top_tb.vhd(116): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(45).
# ** Error: ../../../source/synthi_top_tb.vhd(275): VHDL Compiler exiting
# End time: 11:19:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:19:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:19:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:19:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:19:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(102): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(48).
# ** Error: ../../../source/synthi_top_tb.vhd(103): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(49).
# ** Error: ../../../source/synthi_top_tb.vhd(104): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(50).
# ** Error: ../../../source/synthi_top_tb.vhd(105): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(51).
# ** Error: ../../../source/synthi_top_tb.vhd(106): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(52).
# ** Error: ../../../source/synthi_top_tb.vhd(107): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(53).
# ** Error: ../../../source/synthi_top_tb.vhd(108): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(54).
# ** Error: ../../../source/synthi_top_tb.vhd(109): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(110): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(55).
# ** Error: ../../../source/synthi_top_tb.vhd(111): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(56).
# ** Error: ../../../source/synthi_top_tb.vhd(112): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(57).
# ** Error: ../../../source/synthi_top_tb.vhd(113): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(58).
# ** Error: ../../../source/synthi_top_tb.vhd(114): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(59).
# ** Error: ../../../source/synthi_top_tb.vhd(115): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(44).
# ** Error: ../../../source/synthi_top_tb.vhd(116): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(45).
# ** Error: ../../../source/synthi_top_tb.vhd(275): VHDL Compiler exiting
# End time: 11:19:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:19:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:19:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:19:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:19:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:19:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(102): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(48).
# ** Error: ../../../source/synthi_top_tb.vhd(103): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(49).
# ** Error: ../../../source/synthi_top_tb.vhd(104): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(50).
# ** Error: ../../../source/synthi_top_tb.vhd(105): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(51).
# ** Error: ../../../source/synthi_top_tb.vhd(106): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(52).
# ** Error: ../../../source/synthi_top_tb.vhd(107): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(53).
# ** Error: ../../../source/synthi_top_tb.vhd(108): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(54).
# ** Error: ../../../source/synthi_top_tb.vhd(109): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(110): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(55).
# ** Error: ../../../source/synthi_top_tb.vhd(111): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(56).
# ** Error: ../../../source/synthi_top_tb.vhd(112): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(57).
# ** Error: ../../../source/synthi_top_tb.vhd(113): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(58).
# ** Error: ../../../source/synthi_top_tb.vhd(114): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(59).
# ** Error: ../../../source/synthi_top_tb.vhd(115): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(44).
# ** Error: ../../../source/synthi_top_tb.vhd(116): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(45).
# ** Error: ../../../source/synthi_top_tb.vhd(275): VHDL Compiler exiting
# End time: 11:19:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:36 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:22:37 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:37 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:22:38 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:38 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:22:38 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:38 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:22:38 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:38 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:22:38 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:38 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(123): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(69).
# ** Error: ../../../source/synthi_top_tb.vhd(124): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(70).
# ** Error: ../../../source/synthi_top_tb.vhd(125): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(71).
# ** Error: ../../../source/synthi_top_tb.vhd(126): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(72).
# ** Error: ../../../source/synthi_top_tb.vhd(127): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(73).
# ** Error: ../../../source/synthi_top_tb.vhd(128): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(74).
# ** Error: ../../../source/synthi_top_tb.vhd(129): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(75).
# ** Error: ../../../source/synthi_top_tb.vhd(130): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(101).
# ** Error: ../../../source/synthi_top_tb.vhd(131): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(76).
# ** Error: ../../../source/synthi_top_tb.vhd(132): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(77).
# ** Error: ../../../source/synthi_top_tb.vhd(133): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(78).
# ** Error: ../../../source/synthi_top_tb.vhd(134): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(79).
# ** Error: ../../../source/synthi_top_tb.vhd(135): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(136): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(65).
# ** Error: ../../../source/synthi_top_tb.vhd(137): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(66).
# ** Error: ../../../source/synthi_top_tb.vhd(296): VHDL Compiler exiting
# End time: 11:22:38 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:23:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:23:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:23:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:23:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:23:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(123): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(69).
# ** Error: ../../../source/synthi_top_tb.vhd(124): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(70).
# ** Error: ../../../source/synthi_top_tb.vhd(125): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(71).
# ** Error: ../../../source/synthi_top_tb.vhd(126): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(72).
# ** Error: ../../../source/synthi_top_tb.vhd(127): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(73).
# ** Error: ../../../source/synthi_top_tb.vhd(128): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(74).
# ** Error: ../../../source/synthi_top_tb.vhd(129): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(75).
# ** Error: ../../../source/synthi_top_tb.vhd(130): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(101).
# ** Error: ../../../source/synthi_top_tb.vhd(131): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(76).
# ** Error: ../../../source/synthi_top_tb.vhd(132): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(77).
# ** Error: ../../../source/synthi_top_tb.vhd(133): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(78).
# ** Error: ../../../source/synthi_top_tb.vhd(134): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(79).
# ** Error: ../../../source/synthi_top_tb.vhd(135): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(80).
# ** Error: ../../../source/synthi_top_tb.vhd(136): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(65).
# ** Error: ../../../source/synthi_top_tb.vhd(137): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(66).
# ** Error: ../../../source/synthi_top_tb.vhd(296): VHDL Compiler exiting
# End time: 11:23:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:24:23 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:24:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:24:25 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:24:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:24:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(144): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(90).
# ** Error: ../../../source/synthi_top_tb.vhd(145): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(91).
# ** Error: ../../../source/synthi_top_tb.vhd(146): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(92).
# ** Error: ../../../source/synthi_top_tb.vhd(147): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(93).
# ** Error: ../../../source/synthi_top_tb.vhd(148): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(94).
# ** Error: ../../../source/synthi_top_tb.vhd(149): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(95).
# ** Error: ../../../source/synthi_top_tb.vhd(150): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(96).
# ** Error: ../../../source/synthi_top_tb.vhd(151): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(122).
# ** Error: ../../../source/synthi_top_tb.vhd(152): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(97).
# ** Error: ../../../source/synthi_top_tb.vhd(153): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(98).
# ** Error: ../../../source/synthi_top_tb.vhd(154): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(99).
# ** Error: ../../../source/synthi_top_tb.vhd(155): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(100).
# ** Error: ../../../source/synthi_top_tb.vhd(156): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(101).
# ** Error: ../../../source/synthi_top_tb.vhd(157): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(86).
# ** Error: ../../../source/synthi_top_tb.vhd(158): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(87).
# ** Error: ../../../source/synthi_top_tb.vhd(317): VHDL Compiler exiting
# End time: 11:24:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:27:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:27:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:27:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:27:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:27:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(144): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(90).
# ** Error: ../../../source/synthi_top_tb.vhd(145): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(91).
# ** Error: ../../../source/synthi_top_tb.vhd(146): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(92).
# ** Error: ../../../source/synthi_top_tb.vhd(147): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(93).
# ** Error: ../../../source/synthi_top_tb.vhd(148): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(94).
# ** Error: ../../../source/synthi_top_tb.vhd(149): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(95).
# ** Error: ../../../source/synthi_top_tb.vhd(150): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(96).
# ** Error: ../../../source/synthi_top_tb.vhd(151): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(122).
# ** Error: ../../../source/synthi_top_tb.vhd(152): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(97).
# ** Error: ../../../source/synthi_top_tb.vhd(153): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(98).
# ** Error: ../../../source/synthi_top_tb.vhd(154): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(99).
# ** Error: ../../../source/synthi_top_tb.vhd(155): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(100).
# ** Error: ../../../source/synthi_top_tb.vhd(156): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(101).
# ** Error: ../../../source/synthi_top_tb.vhd(157): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(86).
# ** Error: ../../../source/synthi_top_tb.vhd(158): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(87).
# ** Error: ../../../source/synthi_top_tb.vhd(317): VHDL Compiler exiting
# End time: 11:27:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:55 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:35:55 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:55 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:35:55 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:35:56 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:35:56 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:35:56 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:35:56 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:35:56 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:35:56 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:35:57 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:35:57 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:35:57 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(144): (vcom-1294) Declaration with designator "CLOCK_50" already exists in this region.
# ** =====> Prior declaration of "CLOCK_50" is at ../../../source/synthi_top_tb.vhd(90).
# ** Error: ../../../source/synthi_top_tb.vhd(145): (vcom-1294) Declaration with designator "KEY_0" already exists in this region.
# ** =====> Prior declaration of "KEY_0" is at ../../../source/synthi_top_tb.vhd(91).
# ** Error: ../../../source/synthi_top_tb.vhd(146): (vcom-1294) Declaration with designator "KEY_1" already exists in this region.
# ** =====> Prior declaration of "KEY_1" is at ../../../source/synthi_top_tb.vhd(92).
# ** Error: ../../../source/synthi_top_tb.vhd(147): (vcom-1294) Declaration with designator "KEY_2" already exists in this region.
# ** =====> Prior declaration of "KEY_2" is at ../../../source/synthi_top_tb.vhd(93).
# ** Error: ../../../source/synthi_top_tb.vhd(148): (vcom-1294) Declaration with designator "KEY_3" already exists in this region.
# ** =====> Prior declaration of "KEY_3" is at ../../../source/synthi_top_tb.vhd(94).
# ** Error: ../../../source/synthi_top_tb.vhd(149): (vcom-1294) Declaration with designator "SW" already exists in this region.
# ** =====> Prior declaration of "SW" is at ../../../source/synthi_top_tb.vhd(95).
# ** Error: ../../../source/synthi_top_tb.vhd(150): (vcom-1294) Declaration with designator "GPIO_26" already exists in this region.
# ** =====> Prior declaration of "GPIO_26" is at ../../../source/synthi_top_tb.vhd(96).
# ** Error: ../../../source/synthi_top_tb.vhd(151): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(122).
# ** Error: ../../../source/synthi_top_tb.vhd(152): (vcom-1294) Declaration with designator "AUD_DACDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_DACDAT" is at ../../../source/synthi_top_tb.vhd(97).
# ** Error: ../../../source/synthi_top_tb.vhd(153): (vcom-1294) Declaration with designator "AUD_BCLK" already exists in this region.
# ** =====> Prior declaration of "AUD_BCLK" is at ../../../source/synthi_top_tb.vhd(98).
# ** Error: ../../../source/synthi_top_tb.vhd(154): (vcom-1294) Declaration with designator "AUD_DACLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_DACLRCK" is at ../../../source/synthi_top_tb.vhd(99).
# ** Error: ../../../source/synthi_top_tb.vhd(155): (vcom-1294) Declaration with designator "AUD_ADCLRCK" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCLRCK" is at ../../../source/synthi_top_tb.vhd(100).
# ** Error: ../../../source/synthi_top_tb.vhd(156): (vcom-1294) Declaration with designator "AUD_ADCDAT" already exists in this region.
# ** =====> Prior declaration of "AUD_ADCDAT" is at ../../../source/synthi_top_tb.vhd(101).
# ** Error: ../../../source/synthi_top_tb.vhd(157): (vcom-1294) Declaration with designator "I2C_SCLK" already exists in this region.
# ** =====> Prior declaration of "I2C_SCLK" is at ../../../source/synthi_top_tb.vhd(86).
# ** Error: ../../../source/synthi_top_tb.vhd(158): (vcom-1294) Declaration with designator "I2C_SDAT" already exists in this region.
# ** =====> Prior declaration of "I2C_SDAT" is at ../../../source/synthi_top_tb.vhd(87).
# ** Error: ../../../source/synthi_top_tb.vhd(317): VHDL Compiler exiting
# End time: 11:35:57 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
pwd
# C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:40:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:40:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:40:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:40:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:40:06 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:40:06 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:40:06 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:40:06 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:40:06 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:40:06 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:06 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:40:07 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:07 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(72): (vcom-1294) Declaration with designator "AUD_XCK" already exists in this region.
# ** =====> Prior declaration of "AUD_XCK" is at ../../../source/synthi_top_tb.vhd(43).
# ** Error: ../../../source/synthi_top_tb.vhd(225): (vcom-1136) Unknown identifier "reg_data0".
# ** Error: ../../../source/synthi_top_tb.vhd(226): (vcom-1136) Unknown identifier "reg_data1".
# ** Error: ../../../source/synthi_top_tb.vhd(227): (vcom-1136) Unknown identifier "reg_data2".
# ** Error: ../../../source/synthi_top_tb.vhd(228): (vcom-1136) Unknown identifier "reg_data3".
# ** Error: ../../../source/synthi_top_tb.vhd(229): (vcom-1136) Unknown identifier "reg_data4".
# ** Error: ../../../source/synthi_top_tb.vhd(230): (vcom-1136) Unknown identifier "reg_data5".
# ** Error: ../../../source/synthi_top_tb.vhd(231): (vcom-1136) Unknown identifier "reg_data6".
# ** Error: ../../../source/synthi_top_tb.vhd(232): (vcom-1136) Unknown identifier "reg_data7".
# ** Error: ../../../source/synthi_top_tb.vhd(233): (vcom-1136) Unknown identifier "reg_data8".
# ** Error: ../../../source/synthi_top_tb.vhd(234): (vcom-1136) Unknown identifier "reg_data9".
# ** Error: ../../../source/synthi_top_tb.vhd(238): VHDL Compiler exiting
# End time: 11:40:07 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:32 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:46:32 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:32 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:46:33 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:33 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:46:34 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:46:34 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:46:34 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 11:46:34 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 11:14:45 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# ** Fatal: (vsim-3817) Port "reset_n" of entity "modulo_divider" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/takt_inst File: ../../../source/modulo_divider.vhd Line: 19
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../compile.do PAUSED at line 22
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:48:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:48:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:48:01 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:01 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:48:02 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:02 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:48:03 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 11:48:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 11:14:45 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Cannot open macro file: ./wave.do
# Error in macro ./../compile.do line 23
# Cannot open macro file: ./wave.do
#     while executing
# "do ./wave.do"
add wave -position insertpoint  \
sim:/synthi_top_tb/clock_freq
do ../wave.do
# Cannot open macro file: ../wave.do
do ./wave.do
# Cannot open macro file: ./wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 11:50:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 11:50:14 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 11:50:14 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 11:50:14 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 11:50:14 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 11:50:14 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:50:16 on Mar 15,2019, Elapsed time: 0:35:31
# Errors: 7, Warnings: 5
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 11:50:16 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Cannot open macro file: ./wave.do
# Error in macro ./../compile.do line 23
# Cannot open macro file: ./wave.do
#     while executing
# "do ./wave.do"
add wave -position insertpoint  \
sim:/synthi_top_tb/clock_freq
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/synthi_top_tb/reg_data0
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
restart
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
add wave -position insertpoint  \
sim:/synthi_top_tb/CLOCK_50
add wave -position insertpoint  \
sim:/synthi_top_tb/clock_freq
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
add wave -position insertpoint  \
sim:/synthi_top_tb/AUD_ADCDAT \
sim:/synthi_top_tb/AUD_ADCLRCK \
sim:/synthi_top_tb/AUD_BCLK \
sim:/synthi_top_tb/AUD_DACDAT \
sim:/synthi_top_tb/AUD_DACLRCK \
sim:/synthi_top_tb/AUD_XCK \
sim:/synthi_top_tb/CLOCK_50 \
sim:/synthi_top_tb/GPIO_26 \
sim:/synthi_top_tb/I2C_SCLK \
sim:/synthi_top_tb/I2C_SDAT \
sim:/synthi_top_tb/KEY_0 \
sim:/synthi_top_tb/KEY_1 \
sim:/synthi_top_tb/KEY_2 \
sim:/synthi_top_tb/KEY_3 \
sim:/synthi_top_tb/SW \
sim:/synthi_top_tb/clock_freq \
sim:/synthi_top_tb/clock_period \
sim:/synthi_top_tb/reg_data0 \
sim:/synthi_top_tb/reg_data1 \
sim:/synthi_top_tb/reg_data2 \
sim:/synthi_top_tb/reg_data3 \
sim:/synthi_top_tb/reg_data4 \
sim:/synthi_top_tb/reg_data5 \
sim:/synthi_top_tb/reg_data6 \
sim:/synthi_top_tb/reg_data7 \
sim:/synthi_top_tb/reg_data8 \
sim:/synthi_top_tb/reg_data9
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
restart
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/synthi_top_tb/CLOCK_50
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
add wave -position insertpoint  \
sim:/synthi_top_tb/KEY_0
add wave -position insertpoint  \
sim:/synthi_top_tb/KEY_1
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
add wave -position insertpoint  \
sim:/synthi_top_tb/SW
add wave -position insertpoint  \
sim:/synthi_top_tb/GPIO_26
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:23:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:23:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:23:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 13:23:28 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 13:23:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 13:23:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 13:23:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 13:23:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:23:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 13:23:29 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:29 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 13:23:29 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:29 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:23:29 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:23:32 on Mar 15,2019, Elapsed time: 1:33:16
# Errors: 3, Warnings: 81
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 13:23:32 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
add wave -position insertpoint  \
sim:/synthi_top_tb/CLOCK_50
add wave -position insertpoint  \
sim:/synthi_top_tb/GPIO_26
add wave -position insertpoint  \
sim:/synthi_top_tb/KEY_0
add wave -position insertpoint  \
sim:/synthi_top_tb/KEY_1
add wave -position insertpoint  \
sim:/synthi_top_tb/SW
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:35:58 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:35:58 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:35:58 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 13:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 13:36:00 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:36:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:36:03 on Mar 15,2019, Elapsed time: 0:12:31
# Errors: 0, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 13:36:03 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
add wave -position insertpoint  \
sim:/synthi_top_tb/CLOCK_50
add wave -position insertpoint  \
sim:/synthi_top_tb/GPIO_26
add wave -position insertpoint  \
sim:/synthi_top_tb/SW
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 202
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:49:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:49:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:49:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 13:49:27 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 13:49:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(197): (vcom-1136) Unknown identifier "sreg_data0".
# ** Error: ../../../source/synthi_top_tb.vhd(199): (vcom-1136) Unknown identifier "sreg_data1".
# ** Error: ../../../source/synthi_top_tb.vhd(201): (vcom-1136) Unknown identifier "sreg_data2".
# ** Error: ../../../source/synthi_top_tb.vhd(203): (vcom-1136) Unknown identifier "sreg_data3".
# ** Error: ../../../source/synthi_top_tb.vhd(205): (vcom-1136) Unknown identifier "sreg_data4".
# ** Error: ../../../source/synthi_top_tb.vhd(207): (vcom-1136) Unknown identifier "sreg_data5".
# ** Error: ../../../source/synthi_top_tb.vhd(209): (vcom-1136) Unknown identifier "sreg_data6".
# ** Error: ../../../source/synthi_top_tb.vhd(211): (vcom-1136) Unknown identifier "sreg_data7".
# ** Error: ../../../source/synthi_top_tb.vhd(213): (vcom-1136) Unknown identifier "sreg_data8".
# ** Error: ../../../source/synthi_top_tb.vhd(215): (vcom-1136) Unknown identifier "sreg_data9".
# ** Error: ../../../source/synthi_top_tb.vhd(268): VHDL Compiler exiting
# End time: 13:49:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 19
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:50:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:50:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:50:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 13:50:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 13:50:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 13:50:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 13:50:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 13:50:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:50:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 13:50:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 13:50:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:50:27 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:50:42 on Mar 15,2019, Elapsed time: 0:14:39
# Errors: 14, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 13:50:42 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 223
add wave -position insertpoint  \
sim:/synthi_top_tb/AUD_ADCDAT \
sim:/synthi_top_tb/AUD_ADCLRCK \
sim:/synthi_top_tb/AUD_BCLK \
sim:/synthi_top_tb/AUD_DACDAT \
sim:/synthi_top_tb/AUD_DACLRCK \
sim:/synthi_top_tb/AUD_XCK \
sim:/synthi_top_tb/CLOCK_50 \
sim:/synthi_top_tb/GPIO_26 \
sim:/synthi_top_tb/I2C_SCLK \
sim:/synthi_top_tb/I2C_SDAT \
sim:/synthi_top_tb/KEY_0 \
sim:/synthi_top_tb/KEY_1 \
sim:/synthi_top_tb/KEY_2 \
sim:/synthi_top_tb/KEY_3 \
sim:/synthi_top_tb/SW \
sim:/synthi_top_tb/clock_freq \
sim:/synthi_top_tb/clock_period \
sim:/synthi_top_tb/reg_data0 \
sim:/synthi_top_tb/reg_data1 \
sim:/synthi_top_tb/reg_data2 \
sim:/synthi_top_tb/reg_data3 \
sim:/synthi_top_tb/reg_data4 \
sim:/synthi_top_tb/reg_data5 \
sim:/synthi_top_tb/reg_data6 \
sim:/synthi_top_tb/reg_data7 \
sim:/synthi_top_tb/reg_data8 \
sim:/synthi_top_tb/reg_data9
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 223
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:55:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:55:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:55:03 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 13:55:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:55:05 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 13:55:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:55:08 on Mar 15,2019, Elapsed time: 0:04:26
# Errors: 0, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 13:55:08 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 223
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 13:58:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 13:58:22 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:22 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:58:22 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:22 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 13:58:22 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:22 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:58:22 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:22 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 13:58:22 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:58:28 on Mar 15,2019, Elapsed time: 0:03:20
# Errors: 0, Warnings: 5
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 13:58:28 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 223
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:01:49 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:01:49 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:01:50 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 14:01:51 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:51 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:01:51 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:51 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 14:01:51 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:57 on Mar 15,2019, Elapsed time: 0:03:29
# Errors: 0, Warnings: 5
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 14:01:57 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ** Failure: Unknown Command
#    Time: 960640 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 223
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:03:47 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:03:47 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:03:47 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:03:47 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:03:47 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:03:47 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:47 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:03:48 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:03:48 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:03:48 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 14:03:48 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:03:48 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:48 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 14:03:49 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:03:54 on Mar 15,2019, Elapsed time: 0:01:57
# Errors: 1, Warnings: 5
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 14:03:54 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/KEY_0
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/SW
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/KEY_1
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/write_done_top
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/write_data_top
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/fsm_state
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/initialize_i
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/count
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/reset_n
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/reg_ix
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/key
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/key_1_sync
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/sw
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/clock_50
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:34:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:34:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:34:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:34:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:41 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:34:41 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:34:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:34:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:34:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:34:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:42 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 14:34:42 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:34:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:43 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 14:34:43 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:34:50 on Mar 15,2019, Elapsed time: 0:30:56
# Errors: 250, Warnings: 25
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 14:34:50 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 693150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 715550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 738590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 761630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 767390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 769950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 792350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 815390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 838430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 844190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 846750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 869150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 892190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 915230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 920990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 923550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 945950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000001 SIGNALS EXPECTED 0000000F
# 0000000F RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000000
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ** Note: Byte received
#    Time: 968990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 992030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 997790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1000350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1022750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1045790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1068830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1074590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1077150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1099550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1122590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1145630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1151390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1153950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1176350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1199390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1222430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1228190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1230750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1253150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1276190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1299230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1304990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1307550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1329950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1352990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1376030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1381790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1384350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1406750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1429790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1452830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1458590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1461150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1483550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1506590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1529630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1535390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1537950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1560350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1583390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1606430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1612190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1614750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1637150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1660190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1683230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1688990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1691550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1713950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1736990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1760030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1765790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1768350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1790750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1813790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1836830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1842590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1845150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1867550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1890590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1913630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1919390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000001 SIGNALS EXPECTED 0000000F
# 0000000F RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000079 SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000002 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000001
# ** Note: I2C Start Condition detected
#    Time: 1921950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1944350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1967390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1990430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1996190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1998750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2021150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2044190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2067230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2072990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2075550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2097950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2120990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2144030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2149790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2152350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2174750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2197790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2220830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2226590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2229150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2251550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2274590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2297630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2303390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2305950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2328350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2351390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2374430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2380190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2382750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2405150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2428190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2451230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2456990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2459550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2481950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2504990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2528030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2533790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2536350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2558750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2581790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2604830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2610590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2613150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2635550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2658590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2681630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2687390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2689950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2712350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2735390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2758430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2764190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2766750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2789150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2812190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2835230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2840990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2843550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2865950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000001 SIGNALS EXPECTED 0000000F
# 0000000F RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000079 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000002 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000001
# ** Note: Byte received
#    Time: 2888990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2912030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2917790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2920350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2942750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2965790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2988830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2994590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2997150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3019550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3042590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3065630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3071390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3073950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3096350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3119390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3142430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3148190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3150750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3173150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3196190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3219230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3224990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3227550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3249950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3272990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3296030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3301790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3304350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3326750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3349790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3372830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3378590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3381150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3403550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3426590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3449630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3455390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3457950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3480350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3503390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3526430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3532190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3534750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3557150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3580190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3603230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3608990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3611550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3633950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3656990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3680030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3685790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3688350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3710750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3733790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3756830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3762590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3765150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3787550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3810590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3833630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3839390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000001 SIGNALS EXPECTED 00000017
# 00000017 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000017 SIGNALS EXPECTED 0000007D
# 0000007D RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000007D SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000002 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000001
# ** Note: I2C Start Condition detected
#    Time: 3841950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3864350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3887390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3910430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3916190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3918750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3941150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3964190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3987230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3992990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3995550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4017950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4040990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4064030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4069790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4072350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4094750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4117790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4140830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4146590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4149150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4171550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4194590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4217630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4223390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4225950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4248350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4271390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4294430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4300190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4302750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4325150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4348190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4371230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4376990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4379550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4401950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4424990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4448030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4453790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4456350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4478750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4501790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4524830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4530590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4533150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4555550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4578590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4601630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4607390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4609950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4632350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4655390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4678430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4684190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4686750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4709150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4732190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4755230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4760990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4763550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4785950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000001 SIGNALS EXPECTED 00000017
# 00000017 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000017 SIGNALS EXPECTED 00000079
# 00000079 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000079 SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000012 SIGNALS EXPECTED 00000000
# 00000000 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000002 SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 36 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/write_data_top
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/count
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:46:09 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:46:09 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:46:09 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 14:46:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:46:11 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:11 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 14:46:11 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:46:17 on Mar 15,2019, Elapsed time: 0:11:27
# Errors: 36, Warnings: 5
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 14:46:17 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/codec_controller_1/write_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 590 ns  Iteration: 5  Instance: /synthi_top_tb/DUT/codec_controller_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 670 ns  Iteration: 5  Instance: /synthi_top_tb/DUT/codec_controller_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 960750 ns  Iteration: 4  Instance: /synthi_top_tb/DUT/codec_controller_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1920990 ns  Iteration: 4  Instance: /synthi_top_tb/DUT/codec_controller_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2881230 ns  Iteration: 4  Instance: /synthi_top_tb/DUT/codec_controller_1
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/reg_ix
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/count
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/sw_sync_i
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/write_data_o
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:01:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:01:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:01:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:01:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:01:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:24 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:01:24 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:01:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:01:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:01:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:01:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:01:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:25 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# ** Error: ../../../source/codec_controller.vhd(93): near "write_data_o": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../../../source/codec_controller.vhd(127): VHDL Compiler exiting
# End time: 15:01:25 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:19 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:23:19 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:19 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:23:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:23:21 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:23:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:23:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# ** Error: ../../../source/codec_controller.vhd(92): near "write_data_o": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../../../source/codec_controller.vhd(108): (vcom-1136) Unknown identifier "write_done".
# ** Error: ../../../source/codec_controller.vhd(108): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../../../source/codec_controller.vhd(108): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../../../source/codec_controller.vhd(130): VHDL Compiler exiting
# End time: 15:23:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:24:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:24:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:24:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:26 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:24:26 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:24:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:24:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:24:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:24:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:24:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:24:27 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:24:28 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# ** Error: ../../../source/codec_controller.vhd(108): (vcom-1136) Unknown identifier "write_done".
# ** Error: ../../../source/codec_controller.vhd(108): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../../../source/codec_controller.vhd(108): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../../../source/codec_controller.vhd(130): VHDL Compiler exiting
# End time: 15:24:28 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:25:09 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:25:09 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:25:10 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:25:11 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:25:11 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 15:25:11 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:25:18 on Mar 15,2019, Elapsed time: 0:39:01
# Errors: 70, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 15:25:18 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/codec_controller_1/write_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reg_ix'.
# Executing ONERROR command at macro ././wave.do line 13
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reg_ix'.
# Executing ONERROR command at macro ././wave.do line 21
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:34 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:29:34 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:34 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:29:35 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:35 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:29:36 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:29:36 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:29:36 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 15:29:36 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:44 on Mar 15,2019, Elapsed time: 0:04:26
# Errors: 56, Warnings: 6
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 15:29:44 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/codec_controller_1/write_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reg_ix'.
# Executing ONERROR command at macro ././wave.do line 13
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reg_ix'.
# Executing ONERROR command at macro ././wave.do line 21
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/write_done_i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/codec_controller_1/write_o
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/codec_controller_1/write_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 50 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:35:58 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:35:58 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:35:58 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:58 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:35:59 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:35:59 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:59 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:36:00 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:36:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:00 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 15:36:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:07 on Mar 15,2019, Elapsed time: 0:06:23
# Errors: 106, Warnings: 12
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 15:36:07 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 693150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 715550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 738590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 761630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 767390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Fatal: (vsim-3734) Index value 10 is out of range 0 to 9.
#    Time: 767470 ns  Iteration: 5  Process: /synthi_top_tb/DUT/codec_controller_1/cc_fsm_out File: ../../../source/codec_controller.vhd
# Fatal error in Process cc_fsm_out at ../../../source/codec_controller.vhd line 100
# 
# HDL call sequence:
# Stopped at ../../../source/codec_controller.vhd 100 Process cc_fsm_out
# 
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/i2c_master_1/ack_error
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/i2c_master_1/ack_error_o
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/i2c_master_1/write_done_o
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/i2c_master_1/write_i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/remo-/Desktop/ZHAW/Digitaltechnik/DTP2/DTP2_Projekt/MS1/simulations/top_level_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 693150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 715550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 738590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 761630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 767390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Fatal: (vsim-3734) Index value 10 is out of range 0 to 9.
#    Time: 767470 ns  Iteration: 5  Process: /synthi_top_tb/DUT/codec_controller_1/cc_fsm_out File: ../../../source/codec_controller.vhd
# Fatal error in Process cc_fsm_out at ../../../source/codec_controller.vhd line 100
# 
# HDL call sequence:
# Stopped at ../../../source/codec_controller.vhd 100 Process cc_fsm_out
# 
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:47:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:47:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:47:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:47:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:47:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:47:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:47:13 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:47:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:47:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:47:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:47:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# ** Error: ../../../source/codec_controller.vhd(94): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(94): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../../../source/codec_controller.vhd(96): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(96): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../../../source/codec_controller.vhd(98): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(98): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../../../source/codec_controller.vhd(100): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(100): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../../../source/codec_controller.vhd(113): Aggregate expression cannot be scalar type std.STANDARD.INTEGER.
# ** Error: ../../../source/codec_controller.vhd(122): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(132): VHDL Compiler exiting
# End time: 15:47:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:48:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:48:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:48:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:48:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:48:12 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:12 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:48:13 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:48:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:48:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:48:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:48:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:48:13 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:13 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# ** Error: ../../../source/codec_controller.vhd(113): Aggregate expression cannot be scalar type std.STANDARD.INTEGER.
# ** Error: ../../../source/codec_controller.vhd(122): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(132): VHDL Compiler exiting
# End time: 15:48:14 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:48:51 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:51 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:48:51 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:48:52 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:48:52 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:48:52 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:48:52 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:48:52 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:48:52 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:52 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:48:53 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:53 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:48:53 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:53 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:48:53 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:53 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# ** Error: ../../../source/codec_controller.vhd(122): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1475)
# ** Error: ../../../source/codec_controller.vhd(132): VHDL Compiler exiting
# End time: 15:48:53 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 18
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:49:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:49:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:49:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:49:20 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:20 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:49:21 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:22 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 15:49:22 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:49:29 on Mar 15,2019, Elapsed time: 0:13:22
# Errors: 29, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 15:49:29 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Fatal: (vsim-3421) Value 10 is out of range 0 to 9.
#    Time: 690670 ns  Iteration: 5  Process: /synthi_top_tb/DUT/codec_controller_1/comb_logic File: ../../../source/codec_controller.vhd
# Fatal error in Process comb_logic at ../../../source/codec_controller.vhd line 111
# 
# HDL call sequence:
# Stopped at ../../../source/codec_controller.vhd 111 Process comb_logic
# 
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Fatal: (vsim-3421) Value 10 is out of range 0 to 9.
#    Time: 690670 ns  Iteration: 5  Process: /synthi_top_tb/DUT/codec_controller_1/comb_logic File: ../../../source/codec_controller.vhd
# Fatal error in Process comb_logic at ../../../source/codec_controller.vhd line 111
# 
# HDL call sequence:
# Stopped at ../../../source/codec_controller.vhd 111 Process comb_logic
# 
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:15 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:54:15 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:15 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:54:15 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:15 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:54:15 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:15 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:54:15 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:15 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:54:16 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:54:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:54:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:54:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:16 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:54:16 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:54:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:54:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:17 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 15:54:17 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:54:23 on Mar 15,2019, Elapsed time: 0:04:54
# Errors: 4, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 15:54:23 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 693150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 715550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 738590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 761630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 767390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 769950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 792350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 815390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 838430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 844190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 846750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 869150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 892190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 915230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 920990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 923550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 945950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: Byte received
#    Time: 968990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 992030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 997790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1000350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1022750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1045790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1068830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1074590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1077150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1099550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1122590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1145630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1151390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1153950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1176350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1199390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1222430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1228190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1230750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1253150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1276190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1299230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1304990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1307550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1329950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1352990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1376030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1381790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1384350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1406750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1429790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1452830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1458590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1461150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1483550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1506590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1529630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1535390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1537950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1560350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1583390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1606430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1612190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1614750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1637150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1660190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1683230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1688990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1691550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1713950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1736990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1760030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1765790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1768350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1790750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1813790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1836830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1842590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1845150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1867550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1890590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1913630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1919390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: I2C Start Condition detected
#    Time: 1921950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1944350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1967390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1990430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1996190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1998750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2021150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2044190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2067230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2072990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2075550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2097950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2120990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2144030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2149790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2152350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2174750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2197790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2220830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2226590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2229150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2251550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2274590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2297630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2303390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2305950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2328350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2351390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2374430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2380190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2382750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2405150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2428190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2451230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2456990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2459550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2481950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2504990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2528030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2533790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2536350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2558750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2581790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2604830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2610590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2613150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2635550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2658590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2681630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2687390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2689950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2712350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2735390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2758430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2764190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2766750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2789150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2812190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2835230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2840990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2843550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2865950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: Byte received
#    Time: 2888990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2912030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2917790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2920350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2942750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2965790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2988830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2994590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2997150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3019550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3042590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3065630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3071390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3073950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3096350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3119390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3142430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3148190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3150750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3173150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3196190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3219230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3224990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3227550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3249950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3272990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3296030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3301790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3304350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3326750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3349790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3372830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3378590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3381150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3403550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3426590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3449630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3455390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3457950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3480350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3503390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3526430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3532190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3534750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3557150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3580190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3603230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3608990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3611550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3633950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3656990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3680030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3685790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3688350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3710750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3733790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3756830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3762590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3765150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3787550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3810590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3833630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3839390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: I2C Start Condition detected
#    Time: 3841950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3864350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3887390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3910430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3916190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3918750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3941150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3964190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3987230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3992990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3995550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4017950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4040990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4064030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4069790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4072350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4094750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4117790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4140830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4146590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4149150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4171550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4194590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4217630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4223390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4225950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4248350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4271390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4294430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4300190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4302750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4325150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4348190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4371230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4376990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4379550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4401950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4424990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4448030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4453790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4456350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4478750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4501790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4524830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4530590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4533150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4555550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4578590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4601630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4607390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4609950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4632350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4655390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4678430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4684190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4686750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4709150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4732190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4755230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4760990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4763550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4785950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000007D SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000007D SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ERRORS IN SIMULATION: Simulation found 4 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:03 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:04 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 15:59:04 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 15:59:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 15:59:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 15:59:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 15:59:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:05 on Mar 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package reg_table_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity codec_controller
# -- Compiling architecture str of codec_controller
# End time: 15:59:05 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:59:13 on Mar 15,2019, Elapsed time: 0:04:50
# Errors: 4, Warnings: 5
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 15:59:13 on Mar 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.synthi_top(struct)
# Loading work.codec_controller(str)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Note: I2C Start Condition detected
#    Time: 1950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 24350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 47390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 70430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 76190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 78750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 101150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 124190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 147230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 152990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 155550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 177950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 200990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 224030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 229790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 232350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 254750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 277790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 300830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 306590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 309150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 331550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 354590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 377630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 383390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 385950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 408350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 431390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 454430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 460190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 462750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 485150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 508190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 531230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 536990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 539550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 561950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 584990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 608030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 613790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 616350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 638750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 661790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 684830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 690590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 693150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 715550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 738590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 761630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 767390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 769950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 792350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 815390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 838430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 844190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 846750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 869150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 892190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 915230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 920990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 923550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 945950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: Byte received
#    Time: 968990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 992030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 997790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1000350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1022750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1045790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1068830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1074590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1077150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1099550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1122590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1145630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1151390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1153950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1176350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1199390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1222430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1228190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1230750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1253150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1276190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1299230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1304990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1307550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1329950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1352990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1376030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1381790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1384350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1406750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1429790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1452830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1458590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1461150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1483550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1506590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1529630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1535390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1537950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1560350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1583390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1606430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1612190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1614750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1637150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1660190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1683230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1688990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1691550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1713950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1736990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1760030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1765790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1768350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1790750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1813790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1836830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1842590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1845150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1867550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1890590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1913630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1919390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: I2C Start Condition detected
#    Time: 1921950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 1944350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1967390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 1990430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 1996190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 1998750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2021150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2044190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2067230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2072990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2075550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2097950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2120990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2144030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2149790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2152350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2174750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2197790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2220830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2226590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2229150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2251550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2274590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2297630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2303390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2305950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2328350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2351390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2374430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2380190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2382750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2405150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2428190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2451230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2456990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2459550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2481950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2504990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2528030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2533790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2536350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2558750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2581790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2604830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2610590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2613150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2635550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2658590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2681630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2687390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2689950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2712350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2735390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2758430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2764190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2766750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2789150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2812190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2835230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2840990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2843550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2865950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: Byte received
#    Time: 2888990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2912030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2917790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2920350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 2942750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2965790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 2988830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 2994590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 2997150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3019550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3042590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3065630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3071390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3073950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3096350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3119390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3142430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3148190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3150750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3173150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3196190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3219230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3224990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3227550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3249950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3272990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3296030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3301790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3304350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3326750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3349790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3372830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3378590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3381150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3403550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3426590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3449630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3455390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3457950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3480350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3503390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3526430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3532190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3534750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3557150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3580190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3603230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3608990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3611550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3633950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3656990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3680030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3685790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3688350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3710750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3733790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3756830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3762590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3765150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3787550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3810590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3833630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3839390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Note: I2C Start Condition detected
#    Time: 3841950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3864350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3887390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3910430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3916190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3918750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 3941150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3964190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 3987230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 3992990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 3995550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4017950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4040990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4064030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4069790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4072350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4094750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4117790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4140830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4146590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4149150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4171550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4194590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4217630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4223390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4225950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4248350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4271390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4294430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4300190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4302750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4325150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4348190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4371230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4376990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4379550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4401950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4424990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4448030 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4453790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4456350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4478750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4501790 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4524830 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4530590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4533150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4555550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4578590 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4601630 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4607390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4609950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4632350 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4655390 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4678430 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4684190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4686750 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4709150 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4732190 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Byte received
#    Time: 4755230 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Stop Condition detected
#    Time: 4760990 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: I2C Start Condition detected
#    Time: 4763550 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# ** Note: Slave address received
#    Time: 4785950 ns  Iteration: 6  Instance: /synthi_top_tb/i2c_slave_bfm_1
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
# End time: 16:00:11 on Mar 15,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 5
