INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/Lab1_HalfAdderFullAdder/halfadder/halfadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/reduced full adder/reduced full adder.srcs/sources_1/new/reducedFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reducedFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/4BitRCA/4BitRCA.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/simTemplateRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTemplate
