// Seed: 1750971590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_13;
  assign id_2 = id_7;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri1 id_6
);
  wire id_8, id_9;
  integer id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(id_6 == id_8),
      .id_3(1)
  );
  module_0(
      id_8,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_9,
      id_8,
      id_8
  );
endmodule
