
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 15acaac0c3d8

Implementation : impl1

# Written on Sun Jan 24 17:37:36 2021

##### DESIGN INFO #######################################################

Top View:                "TOP_LEVEL"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                   Ending                                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |     5.000            |     No paths         |     No paths         |     No paths                         
System                                     PCS_IP|refclkdiv2_rx_ch3_derived_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
PLL_IP|CLKOP_inferred_clock                PLL_IP|CLKOP_inferred_clock                |     5.000            |     No paths         |     No paths         |     No paths                         
PCS_IP|refclkdiv2_rx_ch3_derived_clock     System                                     |     5.000            |     No paths         |     No paths         |     No paths                         
PCS_IP|refclkdiv2_rx_ch3_derived_clock     PCS_IP|refclkdiv2_rx_ch3_derived_clock     |     5.000            |     No paths         |     2.500            |     2.500                            
=================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:clk
p:hdinn_ch3
p:hdinp_ch3
p:vid_format[0]
p:vid_format[1]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
