clk_wiz_ip_clk_wiz.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip_clk_wiz.v,incdir="$ref_dir/../../../ipstatic/vga_controller_0/src/clk_wiz_ip"incdir="../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip"
clk_wiz_ip.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.v,incdir="$ref_dir/../../../ipstatic/vga_controller_0/src/clk_wiz_ip"incdir="../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip"
vga.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v,incdir="$ref_dir/../../../ipstatic/vga_controller_0/src/clk_wiz_ip"incdir="../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip"
vga_controller_0.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/vga_controller_0/sim/vga_controller_0.v,incdir="$ref_dir/../../../ipstatic/vga_controller_0/src/clk_wiz_ip"incdir="../../../../cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip"
glbl.v,Verilog,xil_defaultlib,glbl.v
