
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _259_/B (sg13g2_or2_1)
     1    0.003341    0.020521    0.075291    0.494922 v _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.020521    0.000000    0.494922 v _260_/B1 (sg13g2_o21ai_1)
     1    0.003144    0.066663    0.024896    0.519819 ^ _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.066663    0.000000    0.519819 ^ _261_/B1 (sg13g2_a21oi_1)
     1    0.003013    0.063368    0.030574    0.550393 v _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.063368    0.000000    0.550393 v _262_/B (sg13g2_nor2_1)
     1    0.003211    0.048624    0.042933    0.593326 ^ _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.048624    0.000000    0.593326 ^ _265_/B (sg13g2_nor3_1)
     1    0.003308    0.052306    0.032729    0.626055 v _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.052306    0.000000    0.626055 v _274_/A2 (sg13g2_a22oi_1)
     1    0.080000    0.441014    0.341015    0.967070 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.441014    0.000000    0.967070 ^ sine_out[1] (out)
                                              0.967070   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967070   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882930   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _247_/A1 (sg13g2_o21ai_1)
     1    0.002976    0.033149    0.051731    0.497268 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.033149    0.000000    0.497268 v _248_/C (sg13g2_nor3_1)
     1    0.003185    0.063819    0.052538    0.549806 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.063819    0.000000    0.549806 ^ _255_/B (sg13g2_nor4_1)
     1    0.003126    0.056954    0.041276    0.591082 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.056954    0.000000    0.591082 v _256_/B2 (sg13g2_a22oi_1)
     1    0.080000    0.441204    0.339135    0.930217 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.441204    0.000000    0.930217 ^ sine_out[0] (out)
                                              0.930217   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.930217   data arrival time
---------------------------------------------------------------------------------------------
                                              2.919783   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _155_/B1 (sg13g2_a221oi_1)
     1    0.080000    0.668235    0.513762    0.912065 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.668235    0.000000    0.912065 ^ sine_out[17] (out)
                                              0.912065   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.912065   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937935   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.083352    0.442238    0.338512    0.864793 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.442238    0.000000    0.864793 ^ sine_out[2] (out)
                                              0.864793   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.864793   data arrival time
---------------------------------------------------------------------------------------------
                                              2.985207   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _147_/A (sg13g2_nand2_1)
     2    0.006067    0.044814    0.049466    0.524307 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044814    0.000000    0.524307 v _275_/B (sg13g2_nor2_1)
     1    0.080000    0.425329    0.324830    0.849137 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.425329    0.000000    0.849137 ^ sine_out[3] (out)
                                              0.849137   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.849137   data arrival time
---------------------------------------------------------------------------------------------
                                              3.000863   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _189_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.528167    0.410974    0.838875 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.528167    0.000000    0.838875 ^ sine_out[32] (out)
                                              0.838875   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.838875   data arrival time
---------------------------------------------------------------------------------------------
                                              3.011125   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _187_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.525722    0.411070    0.830702 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.525722    0.000000    0.830702 ^ sine_out[31] (out)
                                              0.830702   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.830702   data arrival time
---------------------------------------------------------------------------------------------
                                              3.019298   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.304473 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.304473 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.376395 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.376395 v _177_/B (sg13g2_nand2_1)
     3    0.009520    0.064374    0.048300    0.424695 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064374    0.000000    0.424695 ^ _179_/A (sg13g2_nand2_1)
     2    0.006067    0.041212    0.049604    0.474298 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041212    0.000000    0.474298 v _281_/B (sg13g2_nor2_1)
     1    0.080000    0.425209    0.323243    0.797541 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.425209    0.000000    0.797541 ^ sine_out[8] (out)
                                              0.797541   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.797541   data arrival time
---------------------------------------------------------------------------------------------
                                              3.052459   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006605    0.042659    0.100528    0.377732 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042659    0.000000    0.377732 v _176_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.526232    0.403929    0.781661 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.526232    0.000000    0.781661 ^ sine_out[27] (out)
                                              0.781661   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.781661   data arrival time
---------------------------------------------------------------------------------------------
                                              3.068339   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054033    0.037128    0.482665 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054033    0.000000    0.482665 v _144_/B (sg13g2_nand2_1)
     2    0.006529    0.033792    0.039810    0.522475 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.033792    0.000000    0.522475 ^ _145_/B (sg13g2_nand2_1)
     1    0.080000    0.315308    0.255106    0.777581 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.315308    0.000000    0.777581 v sine_out[14] (out)
                                              0.777581   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.777581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.072419   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054033    0.037128    0.482665 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054033    0.000000    0.482665 v _147_/A (sg13g2_nand2_1)
     2    0.006529    0.038646    0.035595    0.518260 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038646    0.000000    0.518260 ^ _149_/B (sg13g2_nand2_1)
     1    0.080000    0.315308    0.257115    0.775375 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.315308    0.000000    0.775375 v sine_out[15] (out)
                                              0.775375   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.775375   data arrival time
---------------------------------------------------------------------------------------------
                                              3.074625   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _186_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.432866    0.341639    0.769540 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.432866    0.000000    0.769540 ^ sine_out[30] (out)
                                              0.769540   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.769540   data arrival time
---------------------------------------------------------------------------------------------
                                              3.080460   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.482663 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.482663 v _171_/B (sg13g2_nand2_1)
     1    0.003338    0.028062    0.032553    0.515216 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.028062    0.000000    0.515216 ^ _172_/B (sg13g2_nand2_1)
     1    0.080000    0.333121    0.252734    0.767950 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.333121    0.000000    0.767950 v sine_out[25] (out)
                                              0.767950   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.767950   data arrival time
---------------------------------------------------------------------------------------------
                                              3.082050   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.482663 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.482663 v _169_/B (sg13g2_nand2_1)
     1    0.003338    0.025872    0.032553    0.515216 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.025872    0.000000    0.515216 ^ _170_/B (sg13g2_nand2_1)
     1    0.080000    0.333121    0.251828    0.767044 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.333121    0.000000    0.767044 v sine_out[24] (out)
                                              0.767044   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.767044   data arrival time
---------------------------------------------------------------------------------------------
                                              3.082956   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _148_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.437157    0.341716    0.761347 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.437157    0.000000    0.761347 ^ sine_out[16] (out)
                                              0.761347   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.761347   data arrival time
---------------------------------------------------------------------------------------------
                                              3.088653   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.080000    0.325533    0.303013    0.759500 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.325533    0.000000    0.759500 v sine_out[29] (out)
                                              0.759500   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.759500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.090500   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _278_/B (sg13g2_nor2_1)
     1    0.080000    0.422510    0.330793    0.758694 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.422510    0.000000    0.758694 ^ sine_out[6] (out)
                                              0.758694   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.758694   data arrival time
---------------------------------------------------------------------------------------------
                                              3.091305   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.347665    0.296130    0.752616 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.347665    0.000000    0.752616 v sine_out[10] (out)
                                              0.752616   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.752616   data arrival time
---------------------------------------------------------------------------------------------
                                              3.097384   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.324409    0.296130    0.752616 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.324409    0.000000    0.752616 v sine_out[21] (out)
                                              0.752616   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.752616   data arrival time
---------------------------------------------------------------------------------------------
                                              3.097384   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _276_/A (sg13g2_nor2_1)
     1    0.080000    0.422510    0.333414    0.743712 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.422510    0.000000    0.743712 ^ sine_out[4] (out)
                                              0.743712   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.743712   data arrival time
---------------------------------------------------------------------------------------------
                                              3.106288   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _277_/A (sg13g2_nor2_1)
     1    0.080000    0.422510    0.333414    0.743712 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.422510    0.000000    0.743712 ^ sine_out[5] (out)
                                              0.743712   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.743712   data arrival time
---------------------------------------------------------------------------------------------
                                              3.106288   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _279_/A (sg13g2_nor2_1)
     1    0.080000    0.422510    0.333414    0.743712 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.422510    0.000000    0.743712 ^ sine_out[7] (out)
                                              0.743712   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.743712   data arrival time
---------------------------------------------------------------------------------------------
                                              3.106288   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _283_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.432792    0.338726    0.737029 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.432792    0.000000    0.737029 ^ sine_out[11] (out)
                                              0.737029   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.737029   data arrival time
---------------------------------------------------------------------------------------------
                                              3.112971   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _165_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.437157    0.338726    0.737029 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.437157    0.000000    0.737029 ^ sine_out[22] (out)
                                              0.737029   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.737029   data arrival time
---------------------------------------------------------------------------------------------
                                              3.112971   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _151_/B (sg13g2_nand2_1)
     5    0.015868    0.085965    0.102041    0.379245 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.085965    0.000000    0.379245 ^ _159_/B1 (sg13g2_a21oi_1)
     1    0.003013    0.038792    0.034754    0.413999 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.038792    0.000000    0.413999 v _160_/B (sg13g2_nor2_1)
     1    0.080000    0.425209    0.322176    0.736175 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.425209    0.000000    0.736175 ^ sine_out[19] (out)
                                              0.736175   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.736175   data arrival time
---------------------------------------------------------------------------------------------
                                              3.113824   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _151_/B (sg13g2_nand2_1)
     5    0.015868    0.085965    0.102041    0.379245 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.085965    0.000000    0.379245 ^ _166_/B (sg13g2_nor2_1)
     1    0.003013    0.025752    0.033804    0.413049 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.025752    0.000000    0.413049 v _167_/B (sg13g2_nor2_1)
     1    0.080000    0.425209    0.316431    0.729481 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.425209    0.000000    0.729481 ^ sine_out[23] (out)
                                              0.729481   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.729481   data arrival time
---------------------------------------------------------------------------------------------
                                              3.120519   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.210194    0.210194 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.210194 ^ _125_/A (sg13g2_inv_1)
    10    0.031165    0.087165    0.109384    0.319578 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.087165    0.000000    0.319578 v _161_/A (sg13g2_nand2_1)
     3    0.010013    0.046144    0.053381    0.372959 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.046144    0.000000    0.372959 ^ _177_/B (sg13g2_nand2_1)
     3    0.009218    0.081712    0.056834    0.429792 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.081712    0.000000    0.429792 v _179_/A (sg13g2_nand2_1)
     2    0.006529    0.036469    0.042271    0.472063 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036469    0.000000    0.472063 ^ _180_/B (sg13g2_nand2_1)
     1    0.080000    0.333121    0.256214    0.728277 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.333121    0.000000    0.728277 v sine_out[28] (out)
                                              0.728277   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.728277   data arrival time
---------------------------------------------------------------------------------------------
                                              3.121723   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _131_/A (sg13g2_or2_1)
     6    0.018025    0.051818    0.131099    0.388348 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.051818    0.000000    0.388348 v _139_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.432733    0.336555    0.724903 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.432733    0.000000    0.724903 ^ sine_out[13] (out)
                                              0.724903   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.724903   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125097   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _131_/A (sg13g2_or2_1)
     6    0.018025    0.051818    0.131099    0.388348 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.051818    0.000000    0.388348 v _280_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.432877    0.336555    0.724903 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.432877    0.000000    0.724903 ^ sine_out[9] (out)
                                              0.724903   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.724903   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125097   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.304473 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.304473 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.376395 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.376395 v _162_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.437157    0.342036    0.718430 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.437157    0.000000    0.718430 ^ sine_out[20] (out)
                                              0.718430   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.718430   data arrival time
---------------------------------------------------------------------------------------------
                                              3.131570   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006605    0.042659    0.100528    0.377732 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042659    0.000000    0.377732 v _157_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.437157    0.335992    0.713724 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.437157    0.000000    0.713724 ^ sine_out[18] (out)
                                              0.713724   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.713724   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136276   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _141_/A (sg13g2_or2_1)
     3    0.009725    0.036138    0.098831    0.337153 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.036138    0.000000    0.337153 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.006162    0.054193    0.047524    0.384677 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.054193    0.000000    0.384677 v _174_/B (sg13g2_nand2_1)
     1    0.003338    0.025903    0.032631    0.417308 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.025903    0.000000    0.417308 ^ _175_/B (sg13g2_nand2_1)
     1    0.080000    0.333121    0.251841    0.669149 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.333121    0.000000    0.669149 v sine_out[26] (out)
                                              0.669149   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.669149   data arrival time
---------------------------------------------------------------------------------------------
                                              3.180851   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _215_/A (sg13g2_nand3_1)
     2    0.005952    0.085943    0.104607    0.407579 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085943    0.000000    0.407579 v _284_/B (sg13g2_and2_1)
     1    0.080000    0.171970    0.190886    0.598464 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.171970    0.000000    0.598464 v sine_out[12] (out)
                                              0.598464   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.598464   data arrival time
---------------------------------------------------------------------------------------------
                                              3.251536   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.089237    0.236048    0.294611    0.294611 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.236048    0.000000    0.294611 ^ _127_/A (sg13g2_inv_1)
     1    0.080000    0.207702    0.248920    0.543531 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.207702    0.000000    0.543531 v signB (out)
                                              0.543531   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.543531   data arrival time
---------------------------------------------------------------------------------------------
                                              3.306468   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.089237    0.236048    0.294611    0.294611 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.236048    0.000000    0.294611 ^ sign (out)
                                              0.294611   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.294611   data arrival time
---------------------------------------------------------------------------------------------
                                              3.555389   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.083352    0.442238    0.338512    0.864793 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.442238    0.000000    0.864793 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.109530    0.138024    1.002817 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109530    0.000000    1.002817 v _214_/B (sg13g2_xnor2_1)
     1    0.001523    0.045245    0.078215    1.081032 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.045245    0.000000    1.081032 v _300_/D (sg13g2_dfrbpq_1)
                                              1.081032   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.060378    4.789622   library setup time
                                              4.789622   data required time
---------------------------------------------------------------------------------------------
                                              4.789622   data required time
                                             -1.081032   data arrival time
---------------------------------------------------------------------------------------------
                                              3.708590   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.083352    0.442238    0.338512    0.864793 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.442238    0.000000    0.864793 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.109530    0.138024    1.002817 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109530    0.000000    1.002817 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003101    0.056421    0.044216    1.047033 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056421    0.000000    1.047033 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.015731    0.022423    1.069456 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015731    0.000000    1.069456 v _301_/D (sg13g2_dfrbpq_1)
                                              1.069456   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.052458    4.797542   library setup time
                                              4.797542   data required time
---------------------------------------------------------------------------------------------
                                              4.797542   data required time
                                             -1.069456   data arrival time
---------------------------------------------------------------------------------------------
                                              3.728086   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.680988 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.680988 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006136    0.071221    0.078685    0.759673 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.071221    0.000000    0.759673 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001496    0.040375    0.067536    0.827209 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040375    0.000000    0.827209 ^ _299_/D (sg13g2_dfrbpq_1)
                                              0.827209   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.071927    4.778073   library setup time
                                              4.778073   data required time
---------------------------------------------------------------------------------------------
                                              4.778073   data required time
                                             -0.827209   data arrival time
---------------------------------------------------------------------------------------------
                                              3.950865   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.680988 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.680988 v _208_/B (sg13g2_xor2_1)
     1    0.001523    0.032668    0.068972    0.749960 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032668    0.000000    0.749960 v _298_/D (sg13g2_dfrbpq_1)
                                              0.749960   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.057003    4.792997   library setup time
                                              4.792997   data required time
---------------------------------------------------------------------------------------------
                                              4.792997   data required time
                                             -0.749960   data arrival time
---------------------------------------------------------------------------------------------
                                              4.043036   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _204_/B (sg13g2_xor2_1)
     1    0.001496    0.034728    0.074446    0.679611 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034728    0.000000    0.679611 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.679611   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.070574    4.779426   library setup time
                                              4.779426   data required time
---------------------------------------------------------------------------------------------
                                              4.779426   data required time
                                             -0.679611   data arrival time
---------------------------------------------------------------------------------------------
                                              4.099815   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _200_/A (sg13g2_xor2_1)
     1    0.001523    0.036207    0.072134    0.581508 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036207    0.000000    0.581508 v _296_/D (sg13g2_dfrbpq_1)
                                              0.581508   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.057953    4.792048   library setup time
                                              4.792048   data required time
---------------------------------------------------------------------------------------------
                                              4.792048   data required time
                                             -0.581508   data arrival time
---------------------------------------------------------------------------------------------
                                              4.210539   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _196_/A (sg13g2_xor2_1)
     1    0.001496    0.034531    0.078763    0.506568 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.034531    0.000000    0.506568 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.506568   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.070527    4.779473   library setup time
                                              4.779473   data required time
---------------------------------------------------------------------------------------------
                                              4.779473   data required time
                                             -0.506568   data arrival time
---------------------------------------------------------------------------------------------
                                              4.272905   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009276    0.089581    0.102082    0.340404 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.089581    0.000000    0.340404 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001496    0.043546    0.072020    0.412424 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043546    0.000000    0.412424 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.412424   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.072687    4.777313   library setup time
                                              4.777313   data required time
---------------------------------------------------------------------------------------------
                                              4.777313   data required time
                                             -0.412424   data arrival time
---------------------------------------------------------------------------------------------
                                              4.364889   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _293_/D (sg13g2_dfrbpq_1)
                                              0.309707   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.064598    4.785402   library setup time
                                              4.785402   data required time
---------------------------------------------------------------------------------------------
                                              4.785402   data required time
                                             -0.309707   data arrival time
---------------------------------------------------------------------------------------------
                                              4.475695   slack (MET)



