{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 21:40:31 2012 " "Info: Processing started: Sat Mar 17 21:40:31 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_master -c spi_master " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spi_master -c spi_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_slave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Info: Found entity 1: spi_slave" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_slave.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_rst_n spi_master.v(52) " "Warning (10236): Verilog HDL Implicit Net warning at spi_master.v(52): created implicit net for \"r_rst_n\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_clk spi_master.v(53) " "Warning (10236): Verilog HDL Implicit Net warning at spi_master.v(53): created implicit net for \"r_clk\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_tx_done spi_master.v(55) " "Warning (10236): Verilog HDL Implicit Net warning at spi_master.v(55): created implicit net for \"w_tx_done\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_master " "Info: Elaborating entity \"spi_master\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tx_done spi_master.v(20) " "Warning (10034): Output port \"o_tx_done\" at spi_master.v(20) has no driver" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:I1_spi_slave " "Info: Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:I1_spi_slave\"" {  } { { "src/spi_master.v" "I1_spi_slave" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "o_tx_done GND " "Warning (13410): Pin \"o_tx_done\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[0\] GND " "Warning (13410): Pin \"o_rx_data\[0\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[1\] GND " "Warning (13410): Pin \"o_rx_data\[1\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[2\] GND " "Warning (13410): Pin \"o_rx_data\[2\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[3\] GND " "Warning (13410): Pin \"o_rx_data\[3\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[4\] GND " "Warning (13410): Pin \"o_rx_data\[4\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[5\] GND " "Warning (13410): Pin \"o_rx_data\[5\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[6\] GND " "Warning (13410): Pin \"o_rx_data\[6\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_data\[7\] GND " "Warning (13410): Pin \"o_rx_data\[7\]\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_rx_done GND " "Warning (13410): Pin \"o_rx_done\" is stuck at GND" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "spi_slave:I1_spi_slave\|r_rx_shift\[0\] " "Info: Register \"spi_slave:I1_spi_slave\|r_rx_shift\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "r_div_cnt\[4\] " "Info: Register \"r_div_cnt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "spi_ss_clk_generator " "Warning: Ignored assignments for entity \"spi_ss_clk_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity spi_ss_clk_generator -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity spi_ss_clk_generator -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity spi_ss_clk_generator -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity spi_ss_clk_generator -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rst_n " "Warning (15610): No output dependent on input pin \"i_rst_n\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[0\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[0\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[1\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[1\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[2\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[2\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[3\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[3\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[4\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[4\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[5\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[5\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[6\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[6\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[7\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[7\]\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_spi_miso " "Warning (15610): No output dependent on input pin \"i_spi_miso\"" {  } { { "src/spi_master.v" "" { Text "H:/fourbook/FB/code/Chapter18/spi_master/src/spi_master.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Info: Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 21:40:33 2012 " "Info: Processing ended: Sat Mar 17 21:40:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
