

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s'
================================================================
* Date:           Sun May 25 15:18:52 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195| 40.975 us | 40.975 us |  8195|  8195|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     8193|     8193|         4|          2|          1|  4096|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    544|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     84|    -|
|Memory           |        0|      -|     256|    256|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|     366|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     622|   1079|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+-----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_4_1_1_U213  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  21|    0|
    |myproject_axi_mux_42_4_1_1_U214  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  21|    0|
    |myproject_axi_mux_42_4_1_1_U215  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  21|    0|
    |myproject_axi_mux_42_4_1_1_U216  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  21|    0|
    +---------------------------------+----------------------------+---------+-------+---+----+-----+
    |Total                            |                            |        0|      0|  0|  84|    0|
    +---------------------------------+----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_7_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA  |        0|  64|  64|    0|    64|    4|     1|          256|
    |line_buffer_Array_V_7_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA  |        0|  64|  64|    0|    64|    4|     1|          256|
    |line_buffer_Array_V_7_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA  |        0|  64|  64|    0|    64|    4|     1|          256|
    |line_buffer_Array_V_7_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA  |        0|  64|  64|    0|    64|    4|     1|          256|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 256| 256|    0|   256|   16|     4|         1024|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_338_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_350_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_294_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_306_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_168_p2               |     +    |      0|  0|  17|          13|           1|
    |and_ln191_1_fu_276_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_282_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_270_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_322                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_633                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_637                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op117         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op20          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_598_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_11_fu_618_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_1_fu_448_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_2_fu_468_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_3_fu_586_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_4_fu_486_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_5_fu_498_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_6_fu_518_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_7_fu_536_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_8_fu_548_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_9_fu_568_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_fu_436_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln191_1_fu_244_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_2_fu_254_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_3_fu_264_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_234_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_288_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln216_fu_332_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln241_fu_162_p2              |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_356_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_312_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln66_10_fu_561_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln66_11_fu_578_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_12_fu_591_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln66_13_fu_603_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_14_fu_611_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln66_15_fu_628_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_1_fu_453_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln66_2_fu_461_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln66_3_fu_478_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln66_4_fu_491_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln66_5_fu_503_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln66_6_fu_511_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln66_7_fu_528_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln66_8_fu_541_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln66_9_fu_553_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln66_fu_441_p3             |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 544|         425|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_144_p4      |   9|          2|   13|         26|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_140                       |   9|          2|   13|         26|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 195|         42|  198|        431|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln241_reg_697                            |  13|   0|   13|          0|
    |and_ln191_2_reg_766                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151  |  32|   0|   32|          0|
    |icmp_ln212_reg_770                           |   1|   0|    1|          0|
    |icmp_ln216_reg_779                           |   1|   0|    1|          0|
    |icmp_ln241_reg_693                           |   1|   0|    1|          0|
    |indvar_flatten_reg_140                       |  13|   0|   13|          0|
    |kernel_data_V_7_12                           |   4|   0|    4|          0|
    |kernel_data_V_7_13                           |   4|   0|    4|          0|
    |kernel_data_V_7_14                           |   4|   0|    4|          0|
    |kernel_data_V_7_15                           |   4|   0|    4|          0|
    |kernel_data_V_7_4                            |   4|   0|    4|          0|
    |kernel_data_V_7_5                            |   4|   0|    4|          0|
    |kernel_data_V_7_6                            |   4|   0|    4|          0|
    |kernel_data_V_7_7                            |   4|   0|    4|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_0_V_1_reg_793                    |   4|   0|    4|          0|
    |pool_window_0_V_2_reg_798                    |   4|   0|    4|          0|
    |pool_window_0_V_3_reg_803                    |   4|   0|    4|          0|
    |pool_window_0_V_reg_788                      |   4|   0|    4|          0|
    |pool_window_1_V_1_reg_742                    |   4|   0|    4|          0|
    |pool_window_1_V_2_reg_750                    |   4|   0|    4|          0|
    |pool_window_1_V_3_reg_758                    |   4|   0|    4|          0|
    |pool_window_1_V_reg_734                      |   4|   0|    4|          0|
    |pool_window_2_V_1_reg_813                    |   4|   0|    4|          0|
    |pool_window_2_V_2_reg_818                    |   4|   0|    4|          0|
    |pool_window_2_V_3_reg_823                    |   4|   0|    4|          0|
    |pool_window_2_V_reg_808                      |   4|   0|    4|          0|
    |pool_window_3_V_1_reg_710                    |   4|   0|    4|          0|
    |pool_window_3_V_2_reg_718                    |   4|   0|    4|          0|
    |pool_window_3_V_3_reg_726                    |   4|   0|    4|          0|
    |pool_window_3_V_reg_702                      |   4|   0|    4|          0|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |select_ln222_reg_783                         |  32|   0|   32|          0|
    |select_ln227_reg_774                         |  32|   0|   32|          0|
    |select_ln66_11_reg_838                       |   2|   0|    2|          0|
    |select_ln66_15_reg_843                       |   2|   0|    2|          0|
    |select_ln66_3_reg_828                        |   2|   0|    2|          0|
    |select_ln66_7_reg_833                        |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 366|   0|  366|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |    4|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.09ns)   --->   "%icmp_ln241 = icmp eq i13 %indvar_flatten, -4096" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 17 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%add_ln241 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 18 'add' 'add_ln241' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config8>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.42>
ST_3 : Operation 20 [1/1] (2.18ns)   --->   "%empty_118 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 20 'read' 'empty_118' <Predicate = (!icmp_ln241)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%pool_window_3_V = extractvalue { i4, i4, i4, i4 } %empty_118, 0" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 21 'extractvalue' 'pool_window_3_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%pool_window_3_V_1 = extractvalue { i4, i4, i4, i4 } %empty_118, 1" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 22 'extractvalue' 'pool_window_3_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pool_window_3_V_2 = extractvalue { i4, i4, i4, i4 } %empty_118, 2" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 23 'extractvalue' 'pool_window_3_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%pool_window_3_V_3 = extractvalue { i4, i4, i4, i4 } %empty_118, 3" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 24 'extractvalue' 'pool_window_3_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.62ns)   --->   "%pool_window_1_V = call i4 @"_ssdm_op_MemShiftRead.[64 x i4]P"(i4* getelementptr inbounds ([64 x i4]* @line_buffer_Array_V_7_0_0, i64 0, i64 63), i4 %pool_window_3_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 25 'memshiftread' 'pool_window_1_V' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ShiftMem>
ST_3 : Operation 26 [1/1] (1.62ns)   --->   "%pool_window_1_V_1 = call i4 @"_ssdm_op_MemShiftRead.[64 x i4]P"(i4* getelementptr inbounds ([64 x i4]* @line_buffer_Array_V_7_0_1, i64 0, i64 63), i4 %pool_window_3_V_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 26 'memshiftread' 'pool_window_1_V_1' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ShiftMem>
ST_3 : Operation 27 [1/1] (1.62ns)   --->   "%pool_window_1_V_2 = call i4 @"_ssdm_op_MemShiftRead.[64 x i4]P"(i4* getelementptr inbounds ([64 x i4]* @line_buffer_Array_V_7_0_2, i64 0, i64 63), i4 %pool_window_3_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 27 'memshiftread' 'pool_window_1_V_2' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ShiftMem>
ST_3 : Operation 28 [1/1] (1.62ns)   --->   "%pool_window_1_V_3 = call i4 @"_ssdm_op_MemShiftRead.[64 x i4]P"(i4* getelementptr inbounds ([64 x i4]* @line_buffer_Array_V_7_0_3, i64 0, i64 63), i4 %pool_window_3_V_3, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 28 'memshiftread' 'pool_window_1_V_3' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ShiftMem>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 29 'load' 'sX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln191 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 30 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 31 'load' 'sY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln191_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 32 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 33 'load' 'pY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln191_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 34 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 35 'load' 'pX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln191_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 36 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 37 'and' 'and_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 38 'and' 'and_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191_1, %and_ln191" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 39 'and' 'and_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge25.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln212 = icmp eq i32 %pX_load, 63" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 42 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 43 'add' 'add_ln225' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "store i32 %add_ln225, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'store' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 1.76>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln227 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'add' 'add_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'select' 'select_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:214->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'store' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:215->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'store' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 1.76>
ST_3 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln216 = icmp eq i32 %pY_load, 63" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'br' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln220 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'add' 'add_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "store i32 %add_ln220, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln222 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.59>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%pool_window_0_V = load i4* @kernel_data_V_7_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'load' 'pool_window_0_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%pool_window_0_V_1 = load i4* @kernel_data_V_7_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'load' 'pool_window_0_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%pool_window_0_V_2 = load i4* @kernel_data_V_7_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'load' 'pool_window_0_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%pool_window_0_V_3 = load i4* @kernel_data_V_7_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'load' 'pool_window_0_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%pool_window_2_V = load i4* @kernel_data_V_7_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'load' 'pool_window_2_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%pool_window_2_V_1 = load i4* @kernel_data_V_7_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'load' 'pool_window_2_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%pool_window_2_V_2 = load i4* @kernel_data_V_7_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'load' 'pool_window_2_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%pool_window_2_V_3 = load i4* @kernel_data_V_7_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'load' 'pool_window_2_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "store i4 %pool_window_1_V, i4* @kernel_data_V_7_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 63 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "store i4 %pool_window_1_V_1, i4* @kernel_data_V_7_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 64 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "store i4 %pool_window_1_V_2, i4* @kernel_data_V_7_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 65 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "store i4 %pool_window_1_V_3, i4* @kernel_data_V_7_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 66 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i4 %pool_window_3_V, i4* @kernel_data_V_7_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 67 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "store i4 %pool_window_3_V_1, i4* @kernel_data_V_7_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 68 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "store i4 %pool_window_3_V_2, i4* @kernel_data_V_7_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 69 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i4 %pool_window_3_V_3, i4* @kernel_data_V_7_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 70 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln1496 = icmp slt i4 %pool_window_0_V, %pool_window_1_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 71 'icmp' 'icmp_ln1496' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln66 = select i1 %icmp_ln1496, i4 %pool_window_1_V, i4 %pool_window_0_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 72 'select' 'select_ln66' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.30ns)   --->   "%icmp_ln1496_1 = icmp slt i4 %pool_window_2_V, %pool_window_3_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 73 'icmp' 'icmp_ln1496_1' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%select_ln66_1 = select i1 %icmp_ln1496_1, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 74 'select' 'select_ln66_1' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln66_2 = select i1 %icmp_ln1496_1, i4 %pool_window_3_V, i4 %pool_window_2_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 75 'select' 'select_ln66_2' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln1496_2 = icmp slt i4 %select_ln66, %select_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 76 'icmp' 'icmp_ln1496_2' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%zext_ln66 = zext i1 %icmp_ln1496 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 77 'zext' 'zext_ln66' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_3 = select i1 %icmp_ln1496_2, i2 %select_ln66_1, i2 %zext_ln66" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 78 'select' 'select_ln66_3' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln1496_4 = icmp slt i4 %pool_window_0_V_1, %pool_window_1_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 79 'icmp' 'icmp_ln1496_4' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln66_4 = select i1 %icmp_ln1496_4, i4 %pool_window_1_V_1, i4 %pool_window_0_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 80 'select' 'select_ln66_4' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.30ns)   --->   "%icmp_ln1496_5 = icmp slt i4 %pool_window_2_V_1, %pool_window_3_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 81 'icmp' 'icmp_ln1496_5' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%select_ln66_5 = select i1 %icmp_ln1496_5, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 82 'select' 'select_ln66_5' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln66_6 = select i1 %icmp_ln1496_5, i4 %pool_window_3_V_1, i4 %pool_window_2_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 83 'select' 'select_ln66_6' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln1496_6 = icmp slt i4 %select_ln66_4, %select_ln66_6" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 84 'icmp' 'icmp_ln1496_6' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%zext_ln66_1 = zext i1 %icmp_ln1496_4 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 85 'zext' 'zext_ln66_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_7 = select i1 %icmp_ln1496_6, i2 %select_ln66_5, i2 %zext_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 86 'select' 'select_ln66_7' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.30ns)   --->   "%icmp_ln1496_7 = icmp slt i4 %pool_window_0_V_2, %pool_window_1_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 87 'icmp' 'icmp_ln1496_7' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln66_8 = select i1 %icmp_ln1496_7, i4 %pool_window_1_V_2, i4 %pool_window_0_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 88 'select' 'select_ln66_8' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.30ns)   --->   "%icmp_ln1496_8 = icmp slt i4 %pool_window_2_V_2, %pool_window_3_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 89 'icmp' 'icmp_ln1496_8' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_11)   --->   "%select_ln66_9 = select i1 %icmp_ln1496_8, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 90 'select' 'select_ln66_9' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln66_10 = select i1 %icmp_ln1496_8, i4 %pool_window_3_V_2, i4 %pool_window_2_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 91 'select' 'select_ln66_10' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln1496_9 = icmp slt i4 %select_ln66_8, %select_ln66_10" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 92 'icmp' 'icmp_ln1496_9' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_11)   --->   "%zext_ln66_2 = zext i1 %icmp_ln1496_7 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 93 'zext' 'zext_ln66_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_11 = select i1 %icmp_ln1496_9, i2 %select_ln66_9, i2 %zext_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 94 'select' 'select_ln66_11' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.30ns)   --->   "%icmp_ln1496_3 = icmp slt i4 %pool_window_0_V_3, %pool_window_1_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 95 'icmp' 'icmp_ln1496_3' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln66_12 = select i1 %icmp_ln1496_3, i4 %pool_window_1_V_3, i4 %pool_window_0_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 96 'select' 'select_ln66_12' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.30ns)   --->   "%icmp_ln1496_10 = icmp slt i4 %pool_window_2_V_3, %pool_window_3_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 97 'icmp' 'icmp_ln1496_10' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_15)   --->   "%select_ln66_13 = select i1 %icmp_ln1496_10, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 98 'select' 'select_ln66_13' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln66_14 = select i1 %icmp_ln1496_10, i4 %pool_window_3_V_3, i4 %pool_window_2_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 99 'select' 'select_ln66_14' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln1496_11 = icmp slt i4 %select_ln66_12, %select_ln66_14" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 100 'icmp' 'icmp_ln1496_11' <Predicate = (and_ln191_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_15)   --->   "%zext_ln66_3 = zext i1 %icmp_ln1496_3 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 101 'zext' 'zext_ln66_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_15 = select i1 %icmp_ln1496_11, i2 %select_ln66_13, i2 %zext_ln66_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 102 'select' 'select_ln66_15' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.76ns)   --->   "store i32 %select_ln227, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 103 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end"   --->   Operation 104 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 105 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_4 : Operation 106 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:217->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 106 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>
ST_4 : Operation 107 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:219->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 107 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 108 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 109 'speclooptripcount' 'empty_117' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str74) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 110 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str74)" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 111 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:245->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 112 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.95ns)   --->   "%tmp_data_0_V = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %pool_window_0_V, i4 %pool_window_1_V, i4 %pool_window_2_V, i4 %pool_window_3_V, i2 %select_ln66_3)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 113 'mux' 'tmp_data_0_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.95ns)   --->   "%tmp_data_1_V = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %pool_window_0_V_1, i4 %pool_window_1_V_1, i4 %pool_window_2_V_1, i4 %pool_window_3_V_1, i2 %select_ln66_7)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 114 'mux' 'tmp_data_1_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.95ns)   --->   "%tmp_data_2_V = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %pool_window_0_V_2, i4 %pool_window_1_V_2, i4 %pool_window_2_V_2, i4 %pool_window_3_V_2, i2 %select_ln66_11)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 115 'mux' 'tmp_data_2_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.95ns)   --->   "%tmp_data_3_V = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %pool_window_0_V_3, i4 %pool_window_1_V_3, i4 %pool_window_2_V_3, i4 %pool_window_3_V_3, i2 %select_ln66_15)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 116 'mux' 'tmp_data_3_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:208->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 117 'write' <Predicate = (and_ln191_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %._crit_edge25.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:209->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 118 'br' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 119 'phi' 'storemerge_i_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 120 'store' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:224->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 121 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str74, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:248->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 122 'specregionend' 'empty' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 123 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_7_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
br_ln241           (br               ) [ 0111110]
indvar_flatten     (phi              ) [ 0010000]
icmp_ln241         (icmp             ) [ 0011110]
add_ln241          (add              ) [ 0111110]
br_ln241           (br               ) [ 0000000]
empty_118          (read             ) [ 0000000]
pool_window_3_V    (extractvalue     ) [ 0011110]
pool_window_3_V_1  (extractvalue     ) [ 0011110]
pool_window_3_V_2  (extractvalue     ) [ 0011110]
pool_window_3_V_3  (extractvalue     ) [ 0011110]
pool_window_1_V    (memshiftread     ) [ 0011110]
pool_window_1_V_1  (memshiftread     ) [ 0011110]
pool_window_1_V_2  (memshiftread     ) [ 0011110]
pool_window_1_V_3  (memshiftread     ) [ 0011110]
sX_load            (load             ) [ 0000000]
icmp_ln191         (icmp             ) [ 0000000]
sY_load            (load             ) [ 0000000]
icmp_ln191_1       (icmp             ) [ 0000000]
pY_load            (load             ) [ 0000000]
icmp_ln191_2       (icmp             ) [ 0000000]
pX_load            (load             ) [ 0000000]
icmp_ln191_3       (icmp             ) [ 0000000]
and_ln191          (and              ) [ 0000000]
and_ln191_1        (and              ) [ 0000000]
and_ln191_2        (and              ) [ 0011110]
br_ln191           (br               ) [ 0000000]
icmp_ln212         (icmp             ) [ 0011110]
br_ln212           (br               ) [ 0000000]
add_ln225          (add              ) [ 0000000]
store_ln225        (store            ) [ 0000000]
add_ln227          (add              ) [ 0000000]
select_ln227       (select           ) [ 0010100]
store_ln214        (store            ) [ 0000000]
store_ln215        (store            ) [ 0000000]
icmp_ln216         (icmp             ) [ 0011110]
br_ln216           (br               ) [ 0000000]
add_ln220          (add              ) [ 0000000]
store_ln220        (store            ) [ 0000000]
add_ln222          (add              ) [ 0000000]
select_ln222       (select           ) [ 0011110]
pool_window_0_V    (load             ) [ 0001010]
pool_window_0_V_1  (load             ) [ 0001010]
pool_window_0_V_2  (load             ) [ 0001010]
pool_window_0_V_3  (load             ) [ 0001010]
pool_window_2_V    (load             ) [ 0001010]
pool_window_2_V_1  (load             ) [ 0001010]
pool_window_2_V_2  (load             ) [ 0001010]
pool_window_2_V_3  (load             ) [ 0001010]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
store_ln209        (store            ) [ 0000000]
icmp_ln1496        (icmp             ) [ 0000000]
select_ln66        (select           ) [ 0000000]
icmp_ln1496_1      (icmp             ) [ 0000000]
select_ln66_1      (select           ) [ 0000000]
select_ln66_2      (select           ) [ 0000000]
icmp_ln1496_2      (icmp             ) [ 0000000]
zext_ln66          (zext             ) [ 0000000]
select_ln66_3      (select           ) [ 0001010]
icmp_ln1496_4      (icmp             ) [ 0000000]
select_ln66_4      (select           ) [ 0000000]
icmp_ln1496_5      (icmp             ) [ 0000000]
select_ln66_5      (select           ) [ 0000000]
select_ln66_6      (select           ) [ 0000000]
icmp_ln1496_6      (icmp             ) [ 0000000]
zext_ln66_1        (zext             ) [ 0000000]
select_ln66_7      (select           ) [ 0001010]
icmp_ln1496_7      (icmp             ) [ 0000000]
select_ln66_8      (select           ) [ 0000000]
icmp_ln1496_8      (icmp             ) [ 0000000]
select_ln66_9      (select           ) [ 0000000]
select_ln66_10     (select           ) [ 0000000]
icmp_ln1496_9      (icmp             ) [ 0000000]
zext_ln66_2        (zext             ) [ 0000000]
select_ln66_11     (select           ) [ 0001010]
icmp_ln1496_3      (icmp             ) [ 0000000]
select_ln66_12     (select           ) [ 0000000]
icmp_ln1496_10     (icmp             ) [ 0000000]
select_ln66_13     (select           ) [ 0000000]
select_ln66_14     (select           ) [ 0000000]
icmp_ln1496_11     (icmp             ) [ 0000000]
zext_ln66_3        (zext             ) [ 0000000]
select_ln66_15     (select           ) [ 0001010]
store_ln227        (store            ) [ 0000000]
br_ln0             (br               ) [ 0000000]
br_ln0             (br               ) [ 0011110]
store_ln217        (store            ) [ 0000000]
br_ln219           (br               ) [ 0011110]
specloopname_ln0   (specloopname     ) [ 0000000]
empty_117          (speclooptripcount) [ 0000000]
specloopname_ln243 (specloopname     ) [ 0000000]
tmp_s              (specregionbegin  ) [ 0000000]
specpipeline_ln245 (specpipeline     ) [ 0000000]
tmp_data_0_V       (mux              ) [ 0000000]
tmp_data_1_V       (mux              ) [ 0000000]
tmp_data_2_V       (mux              ) [ 0000000]
tmp_data_3_V       (mux              ) [ 0000000]
write_ln208        (write            ) [ 0000000]
br_ln209           (br               ) [ 0000000]
storemerge_i_i     (phi              ) [ 0001010]
store_ln218        (store            ) [ 0000000]
br_ln224           (br               ) [ 0000000]
empty              (specregionend    ) [ 0000000]
br_ln0             (br               ) [ 0111110]
ret_ln263          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pX">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sX">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pY">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sY">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_7_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_7_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_7_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_7_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_7_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_7_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_7_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_7_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_V_7_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_7_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_7_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_7_0_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[64 x i4]P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i4.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="empty_118_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="0"/>
<pin id="118" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_118/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln208_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="0" index="4" bw="4" slack="0"/>
<pin id="130" dir="0" index="5" bw="4" slack="0"/>
<pin id="131" dir="0" index="6" bw="4" slack="0"/>
<pin id="132" dir="0" index="7" bw="4" slack="0"/>
<pin id="133" dir="0" index="8" bw="4" slack="0"/>
<pin id="134" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln208/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="1"/>
<pin id="142" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="13" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="storemerge_i_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="storemerge_i_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln241_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln241_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pool_window_3_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="pool_window_3_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pool_window_3_V_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pool_window_3_V_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="pool_window_1_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="pool_window_1_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="pool_window_1_V_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V_2/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="pool_window_1_V_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V_3/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sX_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln191_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sY_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln191_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pY_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln191_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_2/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="pX_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln191_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_3/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln191_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln191_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln191_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln212_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln225_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln225_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln227_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln227_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln227/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln214_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln215_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln216_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln220_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln220_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln222_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln222_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="pool_window_0_V_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="pool_window_0_V_1_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V_1/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="pool_window_0_V_2_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V_2/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="pool_window_0_V_3_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V_3/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="pool_window_2_V_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="pool_window_2_V_1_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="pool_window_2_V_2_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V_2/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="pool_window_2_V_3_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V_3/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln209_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln209_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln209_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln209_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln209_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln209_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln209_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln209_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln1496_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="1"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln66_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="1"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln1496_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="1"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln66_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="2" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln66_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="1"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln1496_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln66_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln66_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="2" slack="0"/>
<pin id="482" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_3/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln1496_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="4" slack="1"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_4/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln66_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="1"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_4/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln1496_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_5/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln66_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="0" index="2" bw="2" slack="0"/>
<pin id="507" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_5/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln66_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="1"/>
<pin id="514" dir="0" index="2" bw="4" slack="0"/>
<pin id="515" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_6/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln1496_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_6/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln66_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln66_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="0" index="2" bw="2" slack="0"/>
<pin id="532" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_7/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln1496_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="1"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_7/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln66_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="4" slack="1"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_8/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln1496_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="1"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_8/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln66_9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="0" index="2" bw="2" slack="0"/>
<pin id="557" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_9/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln66_10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="1"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_10/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln1496_9_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_9/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln66_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln66_11_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="0" index="2" bw="2" slack="0"/>
<pin id="582" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_11/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln1496_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="4" slack="1"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln66_12_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="1"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_12/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln1496_10_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="1"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_10/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln66_13_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="2" slack="0"/>
<pin id="606" dir="0" index="2" bw="2" slack="0"/>
<pin id="607" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_13/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln66_14_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="4" slack="1"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_14/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln1496_11_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_11/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln66_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_3/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln66_15_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="0" index="2" bw="2" slack="0"/>
<pin id="632" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_15/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln227_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln217_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_data_0_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="1"/>
<pin id="650" dir="0" index="2" bw="4" slack="2"/>
<pin id="651" dir="0" index="3" bw="4" slack="1"/>
<pin id="652" dir="0" index="4" bw="4" slack="2"/>
<pin id="653" dir="0" index="5" bw="2" slack="1"/>
<pin id="654" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_0_V/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_data_1_V_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="1"/>
<pin id="660" dir="0" index="2" bw="4" slack="2"/>
<pin id="661" dir="0" index="3" bw="4" slack="1"/>
<pin id="662" dir="0" index="4" bw="4" slack="2"/>
<pin id="663" dir="0" index="5" bw="2" slack="1"/>
<pin id="664" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_1_V/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_data_2_V_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="1"/>
<pin id="670" dir="0" index="2" bw="4" slack="2"/>
<pin id="671" dir="0" index="3" bw="4" slack="1"/>
<pin id="672" dir="0" index="4" bw="4" slack="2"/>
<pin id="673" dir="0" index="5" bw="2" slack="1"/>
<pin id="674" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_2_V/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_data_3_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="0" index="1" bw="4" slack="1"/>
<pin id="680" dir="0" index="2" bw="4" slack="2"/>
<pin id="681" dir="0" index="3" bw="4" slack="1"/>
<pin id="682" dir="0" index="4" bw="4" slack="2"/>
<pin id="683" dir="0" index="5" bw="2" slack="1"/>
<pin id="684" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_3_V/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln218_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln241_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln241_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="13" slack="0"/>
<pin id="699" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln241 "/>
</bind>
</comp>

<comp id="702" class="1005" name="pool_window_3_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="pool_window_3_V_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="1"/>
<pin id="712" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="pool_window_3_V_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="1"/>
<pin id="720" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="pool_window_3_V_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_3 "/>
</bind>
</comp>

<comp id="734" class="1005" name="pool_window_1_V_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="1"/>
<pin id="736" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V "/>
</bind>
</comp>

<comp id="742" class="1005" name="pool_window_1_V_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="pool_window_1_V_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="1"/>
<pin id="752" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_2 "/>
</bind>
</comp>

<comp id="758" class="1005" name="pool_window_1_V_3_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="1"/>
<pin id="760" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="and_ln191_2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln191_2 "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln212_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln212 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln227_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln227 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln216_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln222_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="2"/>
<pin id="785" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln222 "/>
</bind>
</comp>

<comp id="788" class="1005" name="pool_window_0_V_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="1"/>
<pin id="790" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V "/>
</bind>
</comp>

<comp id="793" class="1005" name="pool_window_0_V_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="1"/>
<pin id="795" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="pool_window_0_V_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="1"/>
<pin id="800" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="pool_window_0_V_3_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="1"/>
<pin id="805" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_3 "/>
</bind>
</comp>

<comp id="808" class="1005" name="pool_window_2_V_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V "/>
</bind>
</comp>

<comp id="813" class="1005" name="pool_window_2_V_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="pool_window_2_V_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="1"/>
<pin id="820" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="pool_window_2_V_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="1"/>
<pin id="825" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="select_ln66_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="2" slack="1"/>
<pin id="830" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="select_ln66_7_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="1"/>
<pin id="835" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_7 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln66_11_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="1"/>
<pin id="840" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_11 "/>
</bind>
</comp>

<comp id="843" class="1005" name="select_ln66_15_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="1"/>
<pin id="845" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="135"><net_src comp="108" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="144" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="144" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="112" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="112" pin="5"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="112" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="112" pin="5"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="174" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="178" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="182" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="72" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="186" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="234" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="244" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="254" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="260" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="82" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="260" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="80" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="230" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="234" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="250" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="250" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="240" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="244" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="32" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="364" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="364" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="380" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="448" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="380" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="441" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="436" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="468" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="453" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="368" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="368" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="384" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="498" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="384" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="491" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="486" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="518" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="503" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="372" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="372" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="388" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="84" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="548" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="388" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="541" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="536" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="568" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="553" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="574" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="376" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="376" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="392" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="86" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="598" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="392" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="591" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="611" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="586" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="618" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="603" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="624" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="18" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="52" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="20" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="106" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="647" pin="6"/><net_sink comp="124" pin=5"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="657" pin="6"/><net_sink comp="124" pin=6"/></net>

<net id="675"><net_src comp="106" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="667" pin="6"/><net_sink comp="124" pin=7"/></net>

<net id="685"><net_src comp="106" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="677" pin="6"/><net_sink comp="124" pin=8"/></net>

<net id="691"><net_src comp="155" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="22" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="162" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="168" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="705"><net_src comp="174" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="647" pin=4"/></net>

<net id="713"><net_src comp="178" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="657" pin=4"/></net>

<net id="721"><net_src comp="182" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="667" pin=4"/></net>

<net id="729"><net_src comp="186" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="677" pin=4"/></net>

<net id="737"><net_src comp="190" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="745"><net_src comp="200" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="753"><net_src comp="210" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="761"><net_src comp="220" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="769"><net_src comp="282" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="288" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="312" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="782"><net_src comp="332" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="356" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="791"><net_src comp="364" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="796"><net_src comp="368" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="801"><net_src comp="372" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="806"><net_src comp="376" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="811"><net_src comp="380" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="647" pin=3"/></net>

<net id="816"><net_src comp="384" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="657" pin=3"/></net>

<net id="821"><net_src comp="388" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="667" pin=3"/></net>

<net id="826"><net_src comp="392" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="677" pin=3"/></net>

<net id="831"><net_src comp="478" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="647" pin=5"/></net>

<net id="836"><net_src comp="528" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="657" pin=5"/></net>

<net id="841"><net_src comp="578" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="667" pin=5"/></net>

<net id="846"><net_src comp="628" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="677" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: pX | {3 }
	Port: sX | {3 4 }
	Port: pY | {3 4 }
	Port: sY | {5 }
	Port: kernel_data_V_7_4 | {4 }
	Port: kernel_data_V_7_5 | {4 }
	Port: kernel_data_V_7_6 | {4 }
	Port: kernel_data_V_7_7 | {4 }
	Port: kernel_data_V_7_12 | {4 }
	Port: kernel_data_V_7_13 | {4 }
	Port: kernel_data_V_7_14 | {4 }
	Port: kernel_data_V_7_15 | {4 }
	Port: line_buffer_Array_V_7_0_0 | {3 }
	Port: line_buffer_Array_V_7_0_1 | {3 }
	Port: line_buffer_Array_V_7_0_2 | {3 }
	Port: line_buffer_Array_V_7_0_3 | {3 }
 - Input state : 
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : data_V_data_0_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : data_V_data_1_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : data_V_data_2_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : data_V_data_3_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : pX | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : sX | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : pY | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : sY | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_4 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_5 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_6 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_7 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_12 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_13 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_14 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : kernel_data_V_7_15 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : line_buffer_Array_V_7_0_0 | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : line_buffer_Array_V_7_0_1 | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : line_buffer_Array_V_7_0_2 | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config8> : line_buffer_Array_V_7_0_3 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln241 : 1
		add_ln241 : 1
		br_ln241 : 2
	State 3
		pool_window_1_V : 1
		pool_window_1_V_1 : 1
		pool_window_1_V_2 : 1
		pool_window_1_V_3 : 1
		icmp_ln191 : 1
		icmp_ln191_1 : 1
		icmp_ln191_2 : 1
		icmp_ln191_3 : 1
		and_ln191 : 2
		and_ln191_1 : 2
		and_ln191_2 : 2
		br_ln191 : 2
		icmp_ln212 : 1
		br_ln212 : 2
		add_ln225 : 1
		store_ln225 : 2
		add_ln227 : 1
		select_ln227 : 2
		icmp_ln216 : 1
		br_ln216 : 2
		add_ln220 : 1
		store_ln220 : 2
		add_ln222 : 1
		select_ln222 : 2
	State 4
		icmp_ln1496 : 1
		select_ln66 : 2
		icmp_ln1496_1 : 1
		select_ln66_1 : 2
		select_ln66_2 : 2
		icmp_ln1496_2 : 3
		zext_ln66 : 2
		select_ln66_3 : 4
		icmp_ln1496_4 : 1
		select_ln66_4 : 2
		icmp_ln1496_5 : 1
		select_ln66_5 : 2
		select_ln66_6 : 2
		icmp_ln1496_6 : 3
		zext_ln66_1 : 2
		select_ln66_7 : 4
		icmp_ln1496_7 : 1
		select_ln66_8 : 2
		icmp_ln1496_8 : 1
		select_ln66_9 : 2
		select_ln66_10 : 2
		icmp_ln1496_9 : 3
		zext_ln66_2 : 2
		select_ln66_11 : 4
		icmp_ln1496_3 : 1
		select_ln66_12 : 2
		icmp_ln1496_10 : 1
		select_ln66_13 : 2
		select_ln66_14 : 2
		icmp_ln1496_11 : 3
		zext_ln66_3 : 2
		select_ln66_15 : 4
	State 5
		write_ln208 : 1
		store_ln218 : 1
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln241_fu_162    |    0    |    13   |
|          |     icmp_ln191_fu_234    |    0    |    18   |
|          |    icmp_ln191_1_fu_244   |    0    |    18   |
|          |    icmp_ln191_2_fu_254   |    0    |    18   |
|          |    icmp_ln191_3_fu_264   |    0    |    18   |
|          |     icmp_ln212_fu_288    |    0    |    18   |
|          |     icmp_ln216_fu_332    |    0    |    18   |
|          |    icmp_ln1496_fu_436    |    0    |    9    |
|          |   icmp_ln1496_1_fu_448   |    0    |    9    |
|   icmp   |   icmp_ln1496_2_fu_468   |    0    |    9    |
|          |   icmp_ln1496_4_fu_486   |    0    |    9    |
|          |   icmp_ln1496_5_fu_498   |    0    |    9    |
|          |   icmp_ln1496_6_fu_518   |    0    |    9    |
|          |   icmp_ln1496_7_fu_536   |    0    |    9    |
|          |   icmp_ln1496_8_fu_548   |    0    |    9    |
|          |   icmp_ln1496_9_fu_568   |    0    |    9    |
|          |   icmp_ln1496_3_fu_586   |    0    |    9    |
|          |   icmp_ln1496_10_fu_598  |    0    |    9    |
|          |   icmp_ln1496_11_fu_618  |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |     add_ln241_fu_168     |    0    |    17   |
|          |     add_ln225_fu_294     |    0    |    39   |
|    add   |     add_ln227_fu_306     |    0    |    39   |
|          |     add_ln220_fu_338     |    0    |    39   |
|          |     add_ln222_fu_350     |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |    select_ln227_fu_312   |    0    |    32   |
|          |    select_ln222_fu_356   |    0    |    32   |
|          |    select_ln66_fu_441    |    0    |    4    |
|          |   select_ln66_1_fu_453   |    0    |    2    |
|          |   select_ln66_2_fu_461   |    0    |    4    |
|          |   select_ln66_3_fu_478   |    0    |    2    |
|          |   select_ln66_4_fu_491   |    0    |    4    |
|          |   select_ln66_5_fu_503   |    0    |    2    |
|  select  |   select_ln66_6_fu_511   |    0    |    4    |
|          |   select_ln66_7_fu_528   |    0    |    2    |
|          |   select_ln66_8_fu_541   |    0    |    4    |
|          |   select_ln66_9_fu_553   |    0    |    2    |
|          |   select_ln66_10_fu_561  |    0    |    4    |
|          |   select_ln66_11_fu_578  |    0    |    2    |
|          |   select_ln66_12_fu_591  |    0    |    4    |
|          |   select_ln66_13_fu_603  |    0    |    2    |
|          |   select_ln66_14_fu_611  |    0    |    4    |
|          |   select_ln66_15_fu_628  |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |    tmp_data_0_V_fu_647   |    0    |    21   |
|    mux   |    tmp_data_1_V_fu_657   |    0    |    21   |
|          |    tmp_data_2_V_fu_667   |    0    |    21   |
|          |    tmp_data_3_V_fu_677   |    0    |    21   |
|----------|--------------------------|---------|---------|
|          |     and_ln191_fu_270     |    0    |    2    |
|    and   |    and_ln191_1_fu_276    |    0    |    2    |
|          |    and_ln191_2_fu_282    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   empty_118_read_fu_112  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln208_write_fu_124 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  pool_window_3_V_fu_174  |    0    |    0    |
|extractvalue| pool_window_3_V_1_fu_178 |    0    |    0    |
|          | pool_window_3_V_2_fu_182 |    0    |    0    |
|          | pool_window_3_V_3_fu_186 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  pool_window_1_V_fu_190  |    0    |    0    |
|memshiftread| pool_window_1_V_1_fu_200 |    0    |    0    |
|          | pool_window_1_V_2_fu_210 |    0    |    0    |
|          | pool_window_1_V_3_fu_220 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln66_fu_474     |    0    |    0    |
|   zext   |    zext_ln66_1_fu_524    |    0    |    0    |
|          |    zext_ln66_2_fu_574    |    0    |    0    |
|          |    zext_ln66_3_fu_624    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   604   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln241_reg_697    |   13   |
|   and_ln191_2_reg_766   |    1   |
|    icmp_ln212_reg_770   |    1   |
|    icmp_ln216_reg_779   |    1   |
|    icmp_ln241_reg_693   |    1   |
|  indvar_flatten_reg_140 |   13   |
|pool_window_0_V_1_reg_793|    4   |
|pool_window_0_V_2_reg_798|    4   |
|pool_window_0_V_3_reg_803|    4   |
| pool_window_0_V_reg_788 |    4   |
|pool_window_1_V_1_reg_742|    4   |
|pool_window_1_V_2_reg_750|    4   |
|pool_window_1_V_3_reg_758|    4   |
| pool_window_1_V_reg_734 |    4   |
|pool_window_2_V_1_reg_813|    4   |
|pool_window_2_V_2_reg_818|    4   |
|pool_window_2_V_3_reg_823|    4   |
| pool_window_2_V_reg_808 |    4   |
|pool_window_3_V_1_reg_710|    4   |
|pool_window_3_V_2_reg_718|    4   |
|pool_window_3_V_3_reg_726|    4   |
| pool_window_3_V_reg_702 |    4   |
|   select_ln222_reg_783  |   32   |
|   select_ln227_reg_774  |   32   |
|  select_ln66_11_reg_838 |    2   |
|  select_ln66_15_reg_843 |    2   |
|  select_ln66_3_reg_828  |    2   |
|  select_ln66_7_reg_833  |    2   |
|  storemerge_i_i_reg_151 |   32   |
+-------------------------+--------+
|          Total          |   198  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   604  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   198  |    -   |
+-----------+--------+--------+
|   Total   |   198  |   604  |
+-----------+--------+--------+
