
---------- Begin Simulation Statistics ----------
final_tick                               6168383145000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333356                       # Simulator instruction rate (inst/s)
host_mem_usage                               23587412                       # Number of bytes of host memory used
host_op_rate                                   363903                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5999.59                       # Real time elapsed on the host
host_tick_rate                              103318241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000024                       # Number of instructions simulated
sim_ops                                    2183267854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.619867                       # Number of seconds simulated
sim_ticks                                619866627000                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses          83907                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   7                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  51                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    15                       # Number of vector alu accesses
system.cpu.num_vec_insts                           15                       # number of vector instructions
system.cpu.num_vec_register_reads                  18                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 14                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     20.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       5     25.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       1      5.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      3     15.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     35.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       423208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        977523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         860046840                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        899821016                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2183267834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.619867                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.619867                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   21487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30947369                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        419956021                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4665                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.266905                       # Inst execution rate
system.switch_cpus.iew.exec_refs            835012277                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          275994934                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        92562749                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     566943411                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           65                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      3119085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    282512220                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3003724919                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     559017343                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     52254189                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2810357505                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         691111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      57583978                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       29039239                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      58282088                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        25008                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     15241302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect     15706067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2751249890                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2735489481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.561886                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1545890159                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.206515                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2741828288                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3643735780                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1789177959                       # number of integer regfile writes
system.switch_cpus.ipc                       1.613250                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.613250                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           44      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1740680132     60.81%     60.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     55879968      1.95%     62.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      17170988      0.60%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     89535876      3.13%     66.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     28926960      1.01%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     44910710      1.57%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     69.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     34691318      1.21%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    571984551     19.98%     90.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    278831152      9.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2862611699                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            36035641                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012588                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15047048     41.76%     41.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         836711      2.32%     44.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv           43186      0.12%     44.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         31741      0.09%     44.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          7415      0.02%     44.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     44.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       257080      0.71%     45.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     45.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     45.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       435987      1.21%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     46.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10642655     29.53%     75.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8733818     24.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2537029264                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6281967384                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2389771454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3354398077                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3003720189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2862611699                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           65                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    820452397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       749644                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    591738153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1239711747                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.309095                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.236543                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    390379266     31.49%     31.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    183414708     14.79%     46.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    157214283     12.68%     58.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    124506747     10.04%     69.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    145501666     11.74%     80.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    103712190      8.37%     89.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     78202114      6.31%     95.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     32778298      2.64%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     24002475      1.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1239711747                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.309055                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      361618032                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    719753041                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    345718027                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    469798111                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      9383948                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17910387                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    566943411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    282512220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7388275784                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      154765026                       # number of misc regfile writes
system.switch_cpus.numCycles               1239733234                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        375752021                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       310050440                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17426185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       263702                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34517416                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         263702                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    678050998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        678051002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    678050998                       # number of overall hits
system.cpu.dcache.overall_hits::total       678051002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     38144763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38144766                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     38144763                       # number of overall misses
system.cpu.dcache.overall_misses::total      38144766                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 589305970069                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 589305970069                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 589305970069                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 589305970069                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    716195761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    716195768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    716195761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    716195768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.428571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.053260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.428571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.053260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15449.197314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15449.196099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15449.197314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15449.196099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3243256                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            258813                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.531272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses         2820                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits              13897474                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs               222161                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     28475549                       # number of writebacks
system.cpu.dcache.writebacks::total          28475549                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     20724141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20724141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     20724141                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20724141                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     17420622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17420622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     17420622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17420622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 270814575960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 270814575960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 270814575960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 270814575960                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.024324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.024324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024324                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15545.631836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15545.631836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15545.631836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15545.631836                       # average overall mshr miss latency
system.cpu.dcache.replacements               14578783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    464907230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       464907234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     32123418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      32123421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 489147821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 489147821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    497030648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    497030655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15227.141178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15227.139756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     15703930                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     15703930                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     16419488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16419488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 253672961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 253672961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.033035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15449.504942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15449.504942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    213143768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213143768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      6021345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6021345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 100158149069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 100158149069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    219165113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    219165113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16633.849924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16633.849924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      5020211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5020211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1001134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1001134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  17141614960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17141614960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.004568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17122.198387                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17122.198387                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -7393295.804657                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5548516762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 8328735.528649                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 260272.985270                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 260272.985270                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     97945409                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     97945409                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -8326667.541407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           710150160                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30987318                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.917445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5548516518500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -8326667.544270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -16263.022547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -16263.022542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5744144731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5744144731                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    407893312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        407893328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    407893312                       # number of overall hits
system.cpu.icache.overall_hits::total       407893328                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          428                       # number of overall misses
system.cpu.icache.overall_misses::total           432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     35469500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35469500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     35469500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35469500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    407893740                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    407893760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    407893740                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    407893760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82872.663551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82105.324074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82872.663551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82105.324074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           76                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                   110                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.icache.writebacks::total               110                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          364                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          364                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          364                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          364                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     30917500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30917500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     30917500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30917500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84938.186813                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84938.186813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84938.186813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84938.186813                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           16                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    407893312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       407893328                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     35469500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35469500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    407893740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    407893760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82872.663551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82105.324074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     30917500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30917500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84938.186813                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84938.186813                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse        0.000069                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5548516746500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst   279.942547                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst     8.748205                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total     8.748205                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses         1337                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses         1337                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          -173.876394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           407893806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          853334.322176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5548516518500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     4.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst  -177.876394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst    -0.347415                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -0.339602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.224609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3263150195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3263150195                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5548516528000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 619866617000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data     16786434                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16786434                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     16786434                       # number of overall hits
system.l2.overall_hits::total                16786434                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          364                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       306365                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306736                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          364                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       306365                       # number of overall misses
system.l2.overall_misses::total                306736                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     30357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26171943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26202300000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     30357000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26171943000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26202300000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     17092799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17093170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     17092799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17093170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.017924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017945                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.017924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017945                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83398.351648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85427.326881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85422.969589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83398.351648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85427.326881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85422.969589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       262                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              178894                       # number of writebacks
system.l2.writebacks::total                    178894                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        34649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               34649                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        34649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              34649                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       271716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272080                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       282254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       271716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           554334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     26717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  21121946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21148663500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  23138844670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     26717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  21121946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44287508170                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.015897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.015897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032430                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73398.351648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77735.379956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77729.577698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81978.801611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73398.351648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77735.379956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79893.183839                       # average overall mshr miss latency
system.l2.replacements                         215483                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1007870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1007870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1007870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1007870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     13570205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13570205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     13570205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13570205                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       208461                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        208461                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       282254                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         282254                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  23138844670                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  23138844670                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81978.801611                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81978.801611                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data       331974                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               331974                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       496000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       496000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data       332043                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           332043                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.000208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  7188.405797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7188.405797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      1458500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1458500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.000208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21137.681159                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21137.681159                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       630542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                630542                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        43866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               43866                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3395052000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3395052000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       674408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            674408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.065044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.065044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77395.978662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77395.978662                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data        34648                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34648                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    970058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    970058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.013668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 105235.192016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105235.192016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.data     16155892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16155892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data       262498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           262866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     30357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data  22776803000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22807160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data     16418390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16418758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.015988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83398.351648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 86769.434434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86763.446014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data       262497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       262861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     26717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data  20151810500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20178527500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.015988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73398.351648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 76769.679273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76765.010785                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data        88000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        88000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        88000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        22000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data        78000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        78000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        78000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        78000                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         1597                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1597                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data         1599                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1599                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.001251                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.001251                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data        43000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        43000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.001251                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.001251                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data        21500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        21500                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 6120658                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             6122744                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  865                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                681568                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 108772.280622                       # Cycle average of tags in use
system.l2.tags.total_refs                    34293620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    348152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     98.501861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5548516518500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20774.001327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.281125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.059252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 85238.829131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.502680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2753.607107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.090567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.371612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.012005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.474210                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        108424                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         22648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         4174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4       103806                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22002                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.472691                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.098737                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 966835800                       # Number of tag accesses
system.l2.tags.data_accesses                966835800                       # Number of data accesses
system.l2.tags.repl_invalid                    132669                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                 215483                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    178894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    282178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    271663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001406910788                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10629                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10629                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1307092                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             168809                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      554306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     178894                       # Number of write requests accepted
system.mem_ctrls.readBursts                    554306                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   178894                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                554306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               178894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  258531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   11208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  13958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  15063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  15936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  15503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  10825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.133315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2147.947244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        10628     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::221184-225279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10629                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.825854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.754211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.665606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7802     73.40%     73.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      1.19%     74.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1518     14.28%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              361      3.40%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              271      2.55%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              218      2.05%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              167      1.57%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.65%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               46      0.43%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.19%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.11%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10629                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35475584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11449216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     57.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  619842259000                       # Total gap between requests
system.mem_ctrls.avgGap                     845393.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     18059392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        23296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     17386432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11445888                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 29134318.921802513301                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 37582.278163202362                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 28048666.023763854057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18465081.844130318612                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       282229                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       271713                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       178894                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  14121051071                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     10946348                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   9368256389                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21407441812095                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50034.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30072.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34478.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 119665510.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     18062656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        23296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     17389632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35476032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11449216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11449216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       282229                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       271713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         554313                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       178894                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        178894                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     29139585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        37582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     28053828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         57231718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        37582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        37995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18470451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18470451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18470451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     29139585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        37582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     28053828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        75702169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               554205                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              178842                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        19211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        17377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        16500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        16510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        16361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        14558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        15356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        15191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        15798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        15059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        24045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        15323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        18756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        14346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        15116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        62859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        14075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5706                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13806099948                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1846611060                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        23500253808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24911.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42403.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              396819                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8121                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            4.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       328107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.986916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.915421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.190720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       251998     76.80%     76.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        42269     12.88%     89.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7518      2.29%     91.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3121      0.95%     92.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2080      0.63%     93.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2380      0.73%     94.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1860      0.57%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1526      0.47%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15355      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       328107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35469120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11445888                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               57.220567                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.465082                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    246150620.351959                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    434550518.236885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   677428320.240078                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  209767259.520001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 53807563725.789238                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 81698843109.715500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 145923209039.332123                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  282997512593.173096                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   456.545812                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 445549275047                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  27864900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 146452441953                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    265491560.879923                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    468694717.092109                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   842701904.352109                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  212131033.632001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 53807563725.789238                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 104815976914.026093                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 129964171688.750946                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  290376731544.475586                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.450339                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 396529191521                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  27864900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 195472525479                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             545098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       178894                       # Transaction distribution
system.membus.trans_dist::CleanEvict           244242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9215                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9215                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         262860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        282238                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1531836                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1531836                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46925248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46925248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            554387                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  554387    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              554387                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1963039053                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2947024320                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       529455927                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    475949033                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     29015060                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    288679325                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288653052                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.990899                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         9542186                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          509                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    822822075                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           36                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     29015022                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1119880128                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.949558                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.802366                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    532694729     47.57%     47.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    210973148     18.84%     66.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     98616230      8.81%     75.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     48131791      4.30%     79.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     23346404      2.08%     81.59% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     10096946      0.90%     82.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     30852313      2.75%     85.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     19662977      1.76%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    145505590     12.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1119880128                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000002934                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2183270764                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           643222296                       # Number of memory references committed
system.switch_cpus.commit.loads             424057182                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          337765133                       # Number of branches committed
system.switch_cpus.commit.vector            314346141                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1752985323                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       6794452                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1295311709     59.33%     59.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     48600752      2.23%     61.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv     14228950      0.65%     62.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     84496258      3.87%     66.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp     27586294      1.26%     67.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult     42682473      1.95%     69.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     69.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     27142032      1.24%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    424057182     19.42%     89.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    219165114     10.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2183270764                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    145505590                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        316408845                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     302031262                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         546538901                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      45693498                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       29039239                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    276905118                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            77                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     3280683753                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           367                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    415571767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             3156232029                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           529455927                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    298195238                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             795100205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        58078632                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          423                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines         407893740                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       5598942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1239711747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.749196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.102780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        565650568     45.63%     45.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         38603091      3.11%     48.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         81178478      6.55%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         98197237      7.92%     63.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4        139390430     11.24%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         28596757      2.31%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         32107425      2.59%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         28432939      2.29%     81.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        227554822     18.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1239711747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.427072                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.545896                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            34428074                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads       142886227                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       105119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        25008                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       63347105                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     30779894                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         184419                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 619866627000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       29039239                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        344209937                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       152928712                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       221338                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         549177829                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     164134689                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     3189801446                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        380860                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5698336                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       71867519                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       69473820                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3740554541                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          6649948478                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       4155267709                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups        441284745                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    2529400890                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps       1211153604                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            3138                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           64                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         208257987                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3980407915                       # The number of ROB reads
system.switch_cpus.rob.writes              6133003152                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000004                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2183267834                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          16418762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1186764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13570205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2811978                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           370662                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          332043                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         332043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           674408                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          674408                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16418758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1599                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          989                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     51943239                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              51944228                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        23552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2026936128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2026959680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          849005                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11449216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18275817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014429                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18012115     98.56%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 263702      1.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18275817                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6168383145000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        39026602537                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            546998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25806019500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
