# Synchronous-FIFO
This repository contains a parameterized RTL implementation of a Synchronous FIFO (First In First Out) buffer in Verilog along with a SystemVerilog testbench to verify its functionality.
