{"Source Block": ["hdl/library/axi_dmac/request_arb.v@243:253@HdlIdDef", "\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@244:254", "wire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@247:257", "wire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@249:259", "wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@248:258", "wire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n"], ["hdl/library/axi_dmac/request_arb.v@240:250", "wire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/request_arb.v@241:251", "wire dest_fifo_ready;\nwire [DMA_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\n"], ["hdl/library/axi_dmac/request_arb.v@250:260", "wire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@242:252", "wire [DMA_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@245:255", "wire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n"]], "Diff Content": {"Delete": [[248, "wire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\n"]], "Add": [[248, "wire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_address;\n"]]}}