{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499271256287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499271256287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 12:14:15 2017 " "Processing started: Wed Jul 05 12:14:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499271256287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271256287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271256287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499271258117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_SM_Example-MSM " "Found design unit 1: Moore_SM_Example-MSM" {  } { { "SM_Example.vhd" "" { Text "N:/VHDL/Lab4/SM_Example.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271286874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_SM_Example " "Found entity 1: Moore_SM_Example" {  } { { "SM_Example.vhd" "" { Text "N:/VHDL/Lab4/SM_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271286874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271286874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/VHDL/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271286954 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/VHDL/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271286954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271286954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271287774 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271287774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271287774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Compx4 " "Found design unit 1: Compx4-Compx4" {  } { { "Compx4.vhd" "" { Text "N:/VHDL/Lab4/Compx4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288405 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "N:/VHDL/Lab4/Compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271288405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Compx1 " "Found design unit 1: Compx1-Compx1" {  } { { "Compx1.vhd" "" { Text "N:/VHDL/Lab4/Compx1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "N:/VHDL/Lab4/Compx1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271288485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288595 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271288595 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register_1bit.vhd " "Can't analyze file -- file register_1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499271288635 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register_4bit.vhd " "Can't analyze file -- file register_4bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499271288655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_one_mux-two_one_mux " "Found design unit 1: two_one_mux-two_one_mux" {  } { { "two_to_one.vhd" "" { Text "N:/VHDL/Lab4/two_to_one.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288755 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_to_one.vhd" "" { Text "N:/VHDL/Lab4/two_to_one.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271288755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_state_machine-definition " "Found design unit 1: Moore_state_machine-definition" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_state_machine " "Found entity 1: Moore_state_machine" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271288855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271288855 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shift_register.vhd " "Can't analyze file -- file shift_register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499271288895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4bit-definition " "Found design unit 1: shift_register_4bit-definition" {  } { { "shift_register_4bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271290107 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4bit " "Found entity 1: shift_register_4bit" {  } { { "shift_register_4bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271290107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271290107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8bit-definition " "Found design unit 1: shift_register_8bit-definition" {  } { { "shift_register_8bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271290187 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bit " "Found entity 1: shift_register_8bit" {  } { { "shift_register_8bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499271290187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271290187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499271290547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_4bit shift_register_4bit:shift_register " "Elaborating entity \"shift_register_4bit\" for hierarchy \"shift_register_4bit:shift_register\"" {  } { { "LogicalStep_Lab4_top.vhd" "shift_register" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271290667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state shift_register_4bit.vhd(34) " "VHDL Process Statement warning at shift_register_4bit.vhd(34): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register_4bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_4bit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271290667 "|LogicalStep_Lab4_top|shift_register_4bit:shift_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:comp " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:comp\"" {  } { { "LogicalStep_Lab4_top.vhd" "comp" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271290917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:comp\|Compx1:bit1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:comp\|Compx1:bit1\"" {  } { { "Compx4.vhd" "bit1" { Text "N:/VHDL/Lab4/Compx4.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271291937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moore_state_machine Moore_state_machine:state_machine " "Elaborating entity \"Moore_state_machine\" for hierarchy \"Moore_state_machine:state_machine\"" {  } { { "LogicalStep_Lab4_top.vhd" "state_machine" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Moore_state_machine.vhd(31) " "VHDL Process Statement warning at Moore_state_machine.vhd(31): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(51) " "VHDL Process Statement warning at Moore_state_machine.vhd(51): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(54) " "VHDL Process Statement warning at Moore_state_machine.vhd(54): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(63) " "VHDL Process Statement warning at Moore_state_machine.vhd(63): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(66) " "VHDL Process Statement warning at Moore_state_machine.vhd(66): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(75) " "VHDL Process Statement warning at Moore_state_machine.vhd(75): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(78) " "VHDL Process Statement warning at Moore_state_machine.vhd(78): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(87) " "VHDL Process Statement warning at Moore_state_machine.vhd(87): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291957 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(90) " "VHDL Process Statement warning at Moore_state_machine.vhd(90): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(99) " "VHDL Process Statement warning at Moore_state_machine.vhd(99): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(102) " "VHDL Process Statement warning at Moore_state_machine.vhd(102): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(111) " "VHDL Process Statement warning at Moore_state_machine.vhd(111): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(114) " "VHDL Process Statement warning at Moore_state_machine.vhd(114): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(123) " "VHDL Process Statement warning at Moore_state_machine.vhd(123): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(126) " "VHDL Process Statement warning at Moore_state_machine.vhd(126): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(135) " "VHDL Process Statement warning at Moore_state_machine.vhd(135): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(138) " "VHDL Process Statement warning at Moore_state_machine.vhd(138): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(147) " "VHDL Process Statement warning at Moore_state_machine.vhd(147): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(150) " "VHDL Process Statement warning at Moore_state_machine.vhd(150): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(159) " "VHDL Process Statement warning at Moore_state_machine.vhd(159): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(162) " "VHDL Process Statement warning at Moore_state_machine.vhd(162): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(171) " "VHDL Process Statement warning at Moore_state_machine.vhd(171): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(174) " "VHDL Process Statement warning at Moore_state_machine.vhd(174): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(183) " "VHDL Process Statement warning at Moore_state_machine.vhd(183): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(186) " "VHDL Process Statement warning at Moore_state_machine.vhd(186): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(195) " "VHDL Process Statement warning at Moore_state_machine.vhd(195): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(198) " "VHDL Process Statement warning at Moore_state_machine.vhd(198): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(207) " "VHDL Process Statement warning at Moore_state_machine.vhd(207): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(210) " "VHDL Process Statement warning at Moore_state_machine.vhd(210): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(219) " "VHDL Process Statement warning at Moore_state_machine.vhd(219): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(222) " "VHDL Process Statement warning at Moore_state_machine.vhd(222): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(231) " "VHDL Process Statement warning at Moore_state_machine.vhd(231): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison Moore_state_machine.vhd(234) " "VHDL Process Statement warning at Moore_state_machine.vhd(234): signal \"comparison\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1499271291967 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Moore_state_machine.vhd(247) " "Inferred latch for \"output\[0\]\" at Moore_state_machine.vhd(247)" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271291977 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Moore_state_machine.vhd(247) " "Inferred latch for \"output\[1\]\" at Moore_state_machine.vhd(247)" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271291977 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Moore_state_machine.vhd(247) " "Inferred latch for \"output\[2\]\" at Moore_state_machine.vhd(247)" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271291977 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Moore_state_machine.vhd(247) " "Inferred latch for \"output\[3\]\" at Moore_state_machine.vhd(247)" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271291977 "|LogicalStep_Lab4_top|Moore_state_machine:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:left_decoder " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:left_decoder\"" {  } { { "LogicalStep_Lab4_top.vhd" "left_decoder" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271292057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:output " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:output\"" {  } { { "LogicalStep_Lab4_top.vhd" "output" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271292067 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "shift_register_4bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_4bit.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1499271294347 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1499271294347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499271294617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499271296387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499271296387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499271296967 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1499271296967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499271296967 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499271296967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499271296967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499271296967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499271297107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 12:14:57 2017 " "Processing ended: Wed Jul 05 12:14:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499271297107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499271297107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499271297107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499271297107 ""}
