<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>EFBB</title><link rel="Prev" href="efb.htm" title="Previous" /><link rel="Next" href="ehxplla.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/e.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN8O2KKzmhEV6OiYmaeqcszA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/efb_2.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1480459">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1480459">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="e.htm#1480459">E</a> &gt; EFBB</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1480459" class="Heading3"><span></span>EFBB</h4><h5 id="ww1480460" class="Heading4"><span></span>Embedded Function Block for MachXO3D</h5><p id="ww1480461" class="Body"><span></span>Architectures Supported:</p><div id="ww1486063" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LFMNX</div><div id="ww1480462" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3D</div><div class="ww_skin_page_overflow"><p id="ww1480467" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/e.25.06.1.jpg" width="100%" style="display: block; left: 0.0pt; max-height: 509px; max-width: 279px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1480468" class="Body"><span></span>INPUTS: WBCLKI, WBRSTI, WBCYCI, WBSTBI, WBWEI, WBADRI7, WBADRI6, WBADRI5, WBADRI4, WBADRI3, WBADRI2, WBADRI1, WBADRI0, WBDATI7, WBDATI6, WBDATI5, WBDATI4, WBDATI3, WBDATI2, WBDATI1, WBDATI0, PLL0DATI7, PLL0DATI6, PLL0DATI5, PLL0DATI4, PLL0DATI3, PLL0DATI2, PLL0DATI1, PLL0DATI0, PLL0ACKI, PLL1DATI7, PLL1DATI6, PLL1DATI5, PLL1DATI4, PLL1DATI3, PLL1DATI2, PLL1DATI1, PLL1DATI0, PLL1ACKI, I2C1SCLI, I2C1SDAI, I2C2SCLI, I2C2SDAI, SPISCKI, SPIMISOI, SPIMOSII, SPISCSN, TCCLKI, TCRSTN, TCIC, UFMSN,</p><p id="ww1480469" class="Body"><span></span>OUTPUTS: WBDATO7, WBDATO6, WBDATO5, WBDATO4, WBDATO3, WBDATO2, WBDATO1, WBDATO0, WBACKO, PLLCLKO, PLLRSTO, PLL0STBO, PLL1STBO, PLLWEO, PLLADRO4, PLLADRO3, PLLADRO2, PLLADRO1, PLLADRO0, PLLDATO7, PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, I2C1SCLO, I2C1SCLOEN, I2C1SDAO, I2C1SDAOEN, I2C2SCLO, I2C2SCLOEN, I2C2SDAO, I2C2SDAOEN, I2C1IRQO, I2C2IRQO,SPISCKO, SPISCKEN, SPIMISOO, SPIMISOEN, SPIMOSIO, SPIMOSIEN,SPIMCSN0, SPIMCSN1, SPIMCSN2, SPIMCSN3, SPIMCSN4, SPIMCSN5, SPIMCSN6, SPIMCSN7, SPICSNEN, SPIIRQO, TCINT, TCOC, WBCUFMIRQ, CFGWAKE, CFGSTDBY; </p><h5 id="ww1480470" class="Heading4"><span></span>Description:</h5><p id="ww1480471" class="Body"><span></span>The EFBB primitive is based on EFB primitive with addition of parameters related to UFM.</p><p id="ww1480472" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1480476" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047966" title="List of Primitive-Specific HDL Attributes">EFB_I2C1</a></span>: “DISABLED”</p><p id="ww1480480" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051043" title="List of Primitive-Specific HDL Attributes">EFB_I2C2</a></span>: “DISABLED”</p><p id="ww1480484" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051343" title="List of Primitive-Specific HDL Attributes">EFB_SPI</a></span>: “DISABLED” (default)</p><p id="ww1480488" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047986" title="List of Primitive-Specific HDL Attributes">EFB_TC</a></span>: “DISABLED” (default)</p><p id="ww1480492" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047996" title="List of Primitive-Specific HDL Attributes">EFB_TC_PORTMODE</a></span>: “NO_WB”, DISABLED” (default)</p><p id="ww1480496" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047281" title="List of Primitive-Specific HDL Attributes">EFM_UFM_BOOT</a></span>: “INT_SINGLE_BOOT_CFG0” (default); INT_SINGLE_BOOT_CFG0_UFM0, NT_DUAL_BOOT_CFG0_CFG1, INT_DUAL_BOOT_CFG0_UFM0_CFG1, INT_DUAL_BOOT_CFG0_CFG1_UFM1, INT_DUAL_BOOT_CFG0_UFM0_CFG1_UFM1, EXTERNAL_BOOT</p><p id="ww1480500" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047773" title="List of Primitive-Specific HDL Attributes">EFB_UFM</a></span>: “DISABLED” (default); “ENABLED”</p><p id="ww1480502" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047291" title="List of Primitive-Specific HDL Attributes">EFB_UFM0</a></span>: “DISABLED”</p><p id="ww1480504" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047291" title="List of Primitive-Specific HDL Attributes">EFB_UFM1</a></span>: “DISABLED”</p><p id="ww1480506" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047291" title="List of Primitive-Specific HDL Attributes">EFB_UFM2</a></span>: “DISABLED”</p><p id="ww1480508" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047291" title="List of Primitive-Specific HDL Attributes">EFB_UFM3</a></span>: “DISABLED”</p><p id="ww1480510" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047739" title="List of Primitive-Specific HDL Attributes">EFB_CFG0</a></span>: “DISABLED”</p><p id="ww1480512" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047739" title="List of Primitive-Specific HDL Attributes">EFB_CFG1</a></span>: “DISABLED”</p><p id="ww1480516" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1047920" title="List of Primitive-Specific HDL Attributes">EFB_WB_CLK_FREQ</a></span>: “50” (default)</p><p id="ww1480520" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1028562" title="List of Primitive-Specific HDL Attributes">DEV_DENSITY</a></span>: “9400L” (default)</p><p id="ww1480522" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051445" title="List of Primitive-Specific HDL Attributes">UFM0_INIT_PAGES</a></span>: “0”</p><p id="ww1480524" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048093" title="List of Primitive-Specific HDL Attributes">UFM0_INIT_START_PAGE</a></span>: “0” (default)</p><p id="ww1480526" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048083" title="List of Primitive-Specific HDL Attributes">UFM0_INIT_ALL_ZEROS</a></span>: “ENABLED” (default)</p><p id="ww1480528" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048073" title="List of Primitive-Specific HDL Attributes">UFM0_INIT_FILE_NAME</a></span>: “None” (default)</p><p id="ww1480530" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048063" title="List of Primitive-Specific HDL Attributes">UFM0_INIT_FILE_FORMAT</a></span>: “Hex” (default)</p><p id="ww1480532" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051445" title="List of Primitive-Specific HDL Attributes">UFM1_INIT_PAGES</a></span>: “0” (default)</p><p id="ww1480534" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048093" title="List of Primitive-Specific HDL Attributes">UFM1_INIT_START_PAGE</a></span>: “0” (default)</p><p id="ww1480536" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048083" title="List of Primitive-Specific HDL Attributes">UFM1_INIT_ALL_ZEROS</a></span>: “ENABLED” (default)</p><p id="ww1480538" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048073" title="List of Primitive-Specific HDL Attributes">UFM1_INIT_FILE_NAME</a></span>: “None” (default)</p><p id="ww1480540" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048063" title="List of Primitive-Specific HDL Attributes">UFM1_INIT_FILE_FORMAT</a></span>: “Hex” (default)</p><p id="ww1480542" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051445" title="List of Primitive-Specific HDL Attributes">UFM2_INIT_PAGES</a></span>: “0” (default)</p><p id="ww1480544" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048093" title="List of Primitive-Specific HDL Attributes">UFM2_INIT_START_PAGE</a></span>: “0” (default)</p><p id="ww1480546" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048083" title="List of Primitive-Specific HDL Attributes">UFM2_INIT_ALL_ZEROS</a></span>: “ENABLED” (default)</p><p id="ww1480548" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048073" title="List of Primitive-Specific HDL Attributes">UFM2_INIT_FILE_NAME</a></span>: “None” (default)</p><p id="ww1480550" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048063" title="List of Primitive-Specific HDL Attributes">UFM2_INIT_FILE_FORMAT</a></span>: “Hex” (default)</p><p id="ww1480552" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051445" title="List of Primitive-Specific HDL Attributes">UFM3_INIT_PAGES</a></span>: “0” (default)</p><p id="ww1480554" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048093" title="List of Primitive-Specific HDL Attributes">UFM3_INIT_START_PAGE</a></span>: “0” (default)</p><p id="ww1480556" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048083" title="List of Primitive-Specific HDL Attributes">UFM3_INIT_ALL_ZEROS</a></span>: “ENABLED” (default)</p><p id="ww1480558" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048073" title="List of Primitive-Specific HDL Attributes">UFM3_INIT_FILE_NAME</a></span>: “None” (default)</p><p id="ww1480560" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048063" title="List of Primitive-Specific HDL Attributes">UFM3_INIT_FILE_FORMAT</a></span>: “Hex” (default)</p><p id="ww1480562" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048309" title="List of Primitive-Specific HDL Attributes">CFG0_INIT_PAGES</a></span>: “0” (default)</p><p id="ww1480564" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048319" title="List of Primitive-Specific HDL Attributes">CFG0_INIT_START_PAGE</a></span>: “0” (default)</p><p id="ww1480566" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048329" title="List of Primitive-Specific HDL Attributes">CFG0_INIT_ALL_ZEROS</a></span>: “ENABLED” (default)</p><p id="ww1480568" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048339" title="List of Primitive-Specific HDL Attributes">CFG0_INIT_FILE_NAME</a></span>: “None” (default)</p><p id="ww1480570" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048349" title="List of Primitive-Specific HDL Attributes">CFG0_INIT_FILE_FORMAT</a></span>: “Hex” (default)</p><p id="ww1480572" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048309" title="List of Primitive-Specific HDL Attributes">CFG1_INIT_PAGES</a></span>: “0” (default)</p><p id="ww1480574" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048319" title="List of Primitive-Specific HDL Attributes">CFG1_INIT_START_PAGE</a></span>: “0” (default)</p><p id="ww1480576" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048329" title="List of Primitive-Specific HDL Attributes">CFG1_INIT_ALL_ZEROS</a></span>: “ENABLED” (default)</p><p id="ww1480578" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048339" title="List of Primitive-Specific HDL Attributes">CFG1_INIT_FILE_NAME</a></span>: “None” (default)</p><p id="ww1480580" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048349" title="List of Primitive-Specific HDL Attributes">CFG1_INIT_FILE_FORMAT</a></span>: “Hex” (default)</p><p id="ww1480582" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048674" title="List of Primitive-Specific HDL Attributes">I2C1_ADDRESSING</a></span>: “7BIT”</p><p id="ww1480584" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048684" title="List of Primitive-Specific HDL Attributes">I2C1_SLAVE_ADDR</a></span>: “0b10000001”</p><p id="ww1480586" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048694" title="List of Primitive-Specific HDL Attributes">I2C1_BUS_PERF</a></span>: “100kHz”</p><p id="ww1480588" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048704" title="List of Primitive-Specific HDL Attributes">I2C1_CLK_DIVIDER</a></span>: “1”</p><p id="ww1480590" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048714" title="List of Primitive-Specific HDL Attributes">I2C1_GEN_CALL</a></span>: “DISABLED”</p><p id="ww1480592" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048724" title="List of Primitive-Specific HDL Attributes">I2C1_WAKEUP</a></span>: “DISABLED”</p><p id="ww1480594" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048674" title="List of Primitive-Specific HDL Attributes">I2C2_ADDRESSING</a></span>: “7BIT”</p><p id="ww1480596" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048684" title="List of Primitive-Specific HDL Attributes">I2C2_SLAVE_ADDR</a></span>: “0b10000001”</p><p id="ww1480598" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048694" title="List of Primitive-Specific HDL Attributes">I2C2_BUS_PERF</a></span>: “100kHz”</p><p id="ww1480600" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048704" title="List of Primitive-Specific HDL Attributes">I2C2_CLK_DIVIDER</a></span>: “1”</p><p id="ww1480602" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048714" title="List of Primitive-Specific HDL Attributes">I2C2_GEN_CALL</a></span>: “DISABLED”</p><p id="ww1480604" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048724" title="List of Primitive-Specific HDL Attributes">I2C2_WAKEUP</a></span>: “DISABLED”</p><p id="ww1480608" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051705" title="List of Primitive-Specific HDL Attributes">SPI_MODE</a></span>: “SLAVE”</p><p id="ww1480612" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051695" title="List of Primitive-Specific HDL Attributes">SPI_CLK_DIVIDER</a></span>: “1”</p><p id="ww1480616" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051685" title="List of Primitive-Specific HDL Attributes">SPI_LSB_FIRST</a></span>: “DISABLED”</p><p id="ww1480620" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051675" title="List of Primitive-Specific HDL Attributes">SPI_CLK_INV</a></span>: “DISABLED”</p><p id="ww1480624" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051665" title="List of Primitive-Specific HDL Attributes">SPI_PHASE_ADJ</a></span>: “DISABLED”</p><p id="ww1480628" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051655" title="List of Primitive-Specific HDL Attributes">SPI_SLAVE_HANDSHAKE</a></span>: “DISABLED”</p><p id="ww1480632" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051645" title="List of Primitive-Specific HDL Attributes">SPI_INTR_TXRDY</a></span>: “DISABLED”</p><p id="ww1480636" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051635" title="List of Primitive-Specific HDL Attributes">SPI_INTR_RXRDY</a></span>: “DISABLED”</p><p id="ww1480640" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051625" title="List of Primitive-Specific HDL Attributes">SPI_INTR_TXOVR</a></span>: “DISABLED”</p><p id="ww1480644" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051615" title="List of Primitive-Specific HDL Attributes">SPI_INTR_RXOVR</a></span>: “DISABLED”</p><p id="ww1480648" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1051605" title="List of Primitive-Specific HDL Attributes">SPI_WAKEUP</a></span>: “DISABLED”</p><p id="ww1480652" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052207" title="List of Primitive-Specific HDL Attributes">TC_MODE</a></span>: “CTCM”</p><p id="ww1480656" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052187" title="List of Primitive-Specific HDL Attributes">TC_CCLK_SEL</a></span>: “1”</p><p id="ww1480660" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052197" title="List of Primitive-Specific HDL Attributes">TC_SCLK_SEL</a></span>: “PCLOCK”</p><p id="ww1480664" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: “ENABLED”</p><p id="ww1480668" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052167" title="List of Primitive-Specific HDL Attributes">TC_OCR_SET</a></span>: “32767”</p><p id="ww1480672" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052157" title="List of Primitive-Specific HDL Attributes">TC_OC_MODE</a></span>: “TOGGLE”</p><p id="ww1480676" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052147" title="List of Primitive-Specific HDL Attributes">TC_RESETN</a></span>: “ENABLED”</p><p id="ww1480680" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052177" title="List of Primitive-Specific HDL Attributes">TC_TOP_SET</a></span>: “65535”</p><p id="ww1480684" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052137" title="List of Primitive-Specific HDL Attributes">TC_TOP_SEL</a></span>: “ON”</p><p id="ww1480688" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052127" title="List of Primitive-Specific HDL Attributes">TC_OV_INT</a></span>: “OFF”</p><p id="ww1480692" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052117" title="List of Primitive-Specific HDL Attributes">TC_OCR_INT</a></span>: “OFF”</p><p id="ww1480696" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052107" title="List of Primitive-Specific HDL Attributes">TC_ICR_INT</a></span>: “OFF”</p><p id="ww1480700" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052097" title="List of Primitive-Specific HDL Attributes">TC_OVERFLOW</a></span>: “ENABLED”</p><p id="ww1480704" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1052087" title="List of Primitive-Specific HDL Attributes">TC_ICAPTURE</a></span>: “DISABLED’</p><p id="ww1480708" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048865" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_TYPE_PASSWORD</a></span>: “DISABLED”</p><p id="ww1480712" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048875" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_TYPE_LOCKED_FLASH_SRAM</a></span>: “DISABLED”</p><p id="ww1480716" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048885" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_TYPE_MANUFACTURE_MODE</a></span>: “DISABLED”</p><p id="ww1480720" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048895" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_SRC_JTAG</a></span>: “DISABLED”</p><p id="ww1480724" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048905" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_SRC_SSPI</a></span>: “DISABLED”</p><p id="ww1480728" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048915" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_SRC_SI2C</a></span>: “DISABLED”</p><p id="ww1480732" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048925" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_SRC_WB</a></span>: “DISABLED”</p><p id="ww1480736" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048935" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_PORT_LOCK</a></span>: “DISABLED”</p><p id="ww1480745" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1048945" title="List of Primitive-Specific HDL Attributes">EFB_TAMPER_DETECTION_RESPONSE</a></span>: “DISABLED”</p><h5 id="ww1481276" class="Heading4"><span></span>Description:</h5><p id="ww1481319" class="Body"><span></span>Embedded Function Block (EFB) (formerly known as the CFG block). The EFB includes a SPI, two I2C’s, and a timer/counter peripheral.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>