#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jul 26 00:46:04 2017
# Process ID: 37176
# Current directory: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37212 C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\PCIE_simulation\dma_performance_demo\pcie_7x_0_example\pcie_7x_0_example.xpr
# Log file: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/vivado.log
# Journal file: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 {C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example'
INFO: [Project 1-313] Project file moved from 'C:/Users/jlawley/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4692-XCOJLAWLEY32/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7k325tffg900-2', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7k325tffg900-2', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-563] Overriding project part, 'xc7k325tffg900-2', with new part: 'xc7k70tfbv676-1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for xilinx.com:kc705:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pcie_7x_0' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.0)' for IP 'pcie_7x_0' (customized with software release 2014.4.1) has a newer minor version in the IP Catalog.
* Current project part 'xc7k70tfbv676-1' and the part 'xc7k325tffg900-2' used to customize the IP 'pcie_7x_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'pcie_7x_0_example.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 809.527 ; gain = 54.039
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.sim/sim_1/behav'
"xvlog -m64 --relax -prj board_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_wrapper
INFO: [VRFC 10-2458] undeclared symbol PIPE_RXEQ_CONVERGE, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:1795]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_top
INFO: [VRFC 10-2458] undeclared symbol trn_tdst_rdy, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol trn_recrc_err, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol cfg_turnoff_ok_w, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol pipe_tx_rcvr_det, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v:1790]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2458] undeclared symbol gap_trig_tcfg, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:277]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128_RX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_128_RX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128_TX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_128_TX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_CFG_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_EP
INFO: [VRFC 10-2458] undeclared symbol mrd_phant_func_dis1, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:407]
INFO: [VRFC 10-2458] undeclared symbol mwr_phant_func_dis1, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:422]
INFO: [VRFC 10-2458] undeclared symbol pl_width_change_err, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:447]
INFO: [VRFC 10-2458] undeclared symbol pl_speed_change_err, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:448]
INFO: [VRFC 10-2458] undeclared symbol clr_pl_width_change_err, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:449]
INFO: [VRFC 10-2458] undeclared symbol clr_pl_speed_change_err, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:450]
INFO: [VRFC 10-2458] undeclared symbol clear_directed_speed_change, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v:451]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_EP_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM_ACCESS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_EP_MEM_ACCESS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_GEN2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_GEN2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_INTR_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_INTR_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_RD_THROTTLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_RD_THROTTLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_TO_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMD_TO_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_trn_rx
INFO: [VRFC 10-2458] undeclared symbol trn_recrc_gen, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_rx.v:222]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_trn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_trn_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_1_rport_7x
INFO: [VRFC 10-2458] undeclared symbol qpll_qplld, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1757]
INFO: [VRFC 10-2458] undeclared symbol qpll_drp_clk, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1759]
INFO: [VRFC 10-2458] undeclared symbol qpll_drp_rst_n, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1760]
INFO: [VRFC 10-2458] undeclared symbol qpll_drp_ovrd, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1761]
INFO: [VRFC 10-2458] undeclared symbol qpll_drp_gen3, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1762]
INFO: [VRFC 10-2458] undeclared symbol qpll_drp_start, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1763]
INFO: [VRFC 10-2458] undeclared symbol pipe_rst_idle, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1791]
INFO: [VRFC 10-2458] undeclared symbol pipe_qrst_idle, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1792]
INFO: [VRFC 10-2458] undeclared symbol pipe_rate_idle, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v:1793]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/source/pcie_7x_0_gt_top_pipe_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_top_pipe_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/pcie_app_7x_bmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_app_7x
INFO: [VRFC 10-2458] undeclared symbol trn_tsrc_dsc_n, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/pcie_app_7x_bmd.v:228]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_axi_trn_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_axi_trn_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_ep_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/xilinx_pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_rport_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2458] undeclared symbol ep_sys_clk_n, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/board.v:113]
INFO: [VRFC 10-2458] undeclared symbol ep_sys_clk_p, assumed default net type wire [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/board.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 825.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9331886148ed48cda4af7330e03049c0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port trn_terrfwd [C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/pcie_app_7x_bmd.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_tx.v Line: 1640 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module unimacro_ver.BRAM_SDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_top_7x(DEV_C...
Compiling secureip modules ...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_misc(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_lane(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_0_pcie_top(PIPE_PIPELINE...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL_default
Compiling module xil_defaultlib.pcie_7x_0_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_0_gt_top_pipe_mode(LINK_...
Compiling module xil_defaultlib.pcie_7x_0_core_top(PIPE_SIM_MODE...
Compiling module xil_defaultlib.pcie_7x_0_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_0
Compiling module xil_defaultlib.BMD_EP_MEM(NUM_GP_PORTS=20)
Compiling module xil_defaultlib.BMD_EP_MEM_ACCESS(NUM_GP_PORTS=2...
Compiling module xil_defaultlib.BMD_GEN2
Compiling module xil_defaultlib.BMD_128_RX_ENGINE
Compiling module xil_defaultlib.BMD_INTR_CTRL
Compiling module xil_defaultlib.BMD_128_TX_ENGINE
Compiling module xil_defaultlib.BMD_RD_THROTTLE
Compiling module xil_defaultlib.BMD_EP(NUM_GP_PORTS=20)
Compiling module xil_defaultlib.BMD_TO_CTRL
Compiling module xil_defaultlib.BMD_CFG_CTRL
Compiling module xil_defaultlib.BMD
Compiling module xil_defaultlib.axi_trn_rx(C_DATA_WIDTH=128,C_FA...
Compiling module xil_defaultlib.axi_trn_tx(C_DATA_WIDTH=128,C_FA...
Compiling module xil_defaultlib.axi_trn_top(C_DATA_WIDTH=128)
Compiling module xil_defaultlib.pcie_app_7x(C_DATA_WIDTH=128)
Compiling module xil_defaultlib.xilinx_pcie_2_1_ep_7x(PL_FAST_TR...
Compiling secureip modules ...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_0_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_misc(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_lane(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_0_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_2_1_rport_7x(PIPE_SIM_MODE=...
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=1...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(LINK_CAP_MAX_L...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.pci_exp_usrapp_pl(LINK_CAP_MAX_L...
Compiling module xil_defaultlib.pcie_axi_trn_bridge(C_DATA_WIDTH...
Compiling module xil_defaultlib.xilinx_pcie_2_1_rport_7x(PL_FAST...
Compiling module xil_defaultlib.sys_clk_gen(halfcycle=5000)
Compiling module xil_defaultlib.sys_clk_gen(offset=0,halfcycle=5...
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Roy/Desktop/Proj -notrace
couldn't read file "C:/Users/Roy/Desktop/Proj": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 26 00:50:28 2017...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:56 . Memory (MB): peak = 825.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '116' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 844.941 ; gain = 19.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:02:29 . Memory (MB): peak = 844.941 ; gain = 19.539
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
[             4995000] : System Reset De-asserted...
[            12221100] : Transaction Reset Is De-asserted...
[            19081001] : Transaction Link Is Up...
[            19089000] : TSK_PARSE_FRAME on Transmit
[            19357000] : TSK_PARSE_FRAME on Receive
[            21089000] :    Check Max Link Speed = 5.0GT/s - PASSED
[            21089000] : Check Negotiated Link Width = 8x - PASSED
[            21097000] : TSK_PARSE_FRAME on Transmit
[            21365000] : TSK_PARSE_FRAME on Receive
[            23097000] :    Check Device/Vendor ID - PASSED
[            23105000] : TSK_PARSE_FRAME on Transmit
[            23373000] : TSK_PARSE_FRAME on Receive
[            25105000] :    Check CMPS ID - PASSED
[            25105000] : SYSTEM CHECK PASSED
[            25105000] : Inspecting Core Configuration Space...
[            25113000] : TSK_PARSE_FRAME on Transmit
[            25373000] : TSK_PARSE_FRAME on Receive
[            25521000] : TSK_PARSE_FRAME on Transmit
[            25789000] : TSK_PARSE_FRAME on Receive
[            27529000] : TSK_PARSE_FRAME on Transmit
[            27789000] : TSK_PARSE_FRAME on Receive
[            27937000] : TSK_PARSE_FRAME on Transmit
[            28205000] : TSK_PARSE_FRAME on Receive
[            29945000] : TSK_PARSE_FRAME on Transmit
[            30205000] : TSK_PARSE_FRAME on Receive
[            30353000] : TSK_PARSE_FRAME on Transmit
[            30621000] : TSK_PARSE_FRAME on Receive
[            32361000] : TSK_PARSE_FRAME on Transmit
[            32621000] : TSK_PARSE_FRAME on Receive
[            32769000] : TSK_PARSE_FRAME on Transmit
[            33037000] : TSK_PARSE_FRAME on Receive
[            34777000] : TSK_PARSE_FRAME on Transmit
