Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/tb_divider_isim_beh.exe -prj C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/tb_divider_beh.prj work.tb_divider 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/uc.vhd" into library work
Parsing VHDL file "C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/cd.vhd" into library work
Parsing VHDL file "C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/divider.vhd" into library work
Parsing VHDL file "C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/test_divider.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity cd [cd_default]
Compiling architecture rtl of entity uc [uc_default]
Compiling architecture struct of entity divider [divider_default]
Compiling architecture beh of entity tb_divider
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/hlocal/Divisor-VHDL-master/Divisor-VHDL-master/Divisor/tb_divider_isim_beh.exe
Fuse Memory Usage: 36676 KB
Fuse CPU Usage: 358 ms
