<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lxh1483535755178" xml:lang="en-us">
	<title class="- topic/title ">AMCNTENSET_EL0, Activity Monitors Count Enable Set Register, EL0</title>
	<shortdesc class="- topic/shortdesc ">The AMCNTENSET_EL0 enables the activity monitor counters implemented,
		AMEVCNTRn (n is 0-4).</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">The AMCNTENSET_EL0 is a 32-bit register.</p>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">P&lt;n&gt;, bit[n]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">AMEVCNTRn enable bit. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt ">0</dt>
								<dd class="- topic/dd ">When this bit is <term keyref="read">read</term>, the activity counter n is
									disabled. When it is written, it has no effect.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt ">1</dt>
								<dd class="- topic/dd ">When this bit is , the activity counter n is
									enabled. When it is written, it enables the activity counter
									n.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">There are no configuration notes.</dd>
				</dlentry>
			</dl>
		</section>
		<section class="- topic/section ">
			<title class="- topic/title ">Usage constraints</title>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Accessing the AMCNTENSET_EL0</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">To access the AMCNTENSET_EL0:</p>
						<codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MRS &lt;Xt&gt;, AMCNTENSET_EL0 ; Read AMCNTENSET_EL0 into Xt
MSR AMCNTENSET_EL0, &lt;Xt&gt; ; <term keyref="write">Write</term> &lt;Xt&gt; to AMCNTENSET_EL0</codeblock>
						<p class="- topic/p ">Register access is encoded as follows:</p>
						<table class="- topic/table ">
							<title class="- topic/title ">AMCNTENSET_EL0 encoding</title>
							<tgroup class="- topic/tgroup " cols="5" colsep="0" rowsep="0">
								<colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
								<colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
								<colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
								<colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
								<colspec class="- topic/colspec " colname="col5" colnum="5" colsep="0"/>
								<thead class="- topic/thead ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">op0</entry>
										<entry class="- topic/entry " colname="col2">op1</entry>
										<entry class="- topic/entry " colname="col3">CRn</entry>
										<entry class="- topic/entry " colname="col4">CRm</entry>
										<entry class="- topic/entry " colname="col5">op2</entry>
									</row>
								</thead>
								<tbody class="- topic/tbody ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">11</entry>
										<entry class="- topic/entry " colname="col2">011</entry>
										<entry class="- topic/entry " colname="col3">1111</entry>
										<entry class="- topic/entry " colname="col4">1001</entry>
										<entry class="- topic/entry " colname="col5">110</entry>
									</row>
								</tbody>
							</tgroup>
						</table>
						<p class="- topic/p ">The AMCNTENSET_EL0 can be accessed through the external <term keyref="debuginterface">debug interface</term>,
							offset <ph class="- topic/ph " otherprops="g.number.hex">C00</ph>. In this
							case, it is -only.</p>
						<p class="- topic/p ">This register is accessible as follows:</p>
						<table class="- topic/table ">
							<tgroup class="- topic/tgroup " cols="4" colsep="0" rowsep="0">
								<colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
								<colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
								<colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
								<colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
								<thead class="- topic/thead ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">EL0</entry>
										<entry class="- topic/entry " colname="col2">EL1</entry>
										<entry class="- topic/entry " colname="col3">EL2</entry>
										<entry class="- topic/entry " colname="col4">EL3</entry>
									</row>
								</thead>
								<tbody class="- topic/tbody ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">RO</entry>
										<entry class="- topic/entry " colname="col2">RO</entry>
										<entry class="- topic/entry " colname="col3">RO</entry>
										<entry class="- topic/entry " colname="col4">RW</entry>
									</row>
								</tbody>
							</tgroup>
						</table>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Traps and enables</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">If <ph class="- topic/ph ">ACTLR_EL2.AMEN</ph> is 0, then Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p>
						<p class="- topic/p ">If <ph class="- topic/ph ">ACTLR_EL3.AMEN</ph> is 0, then accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p>
						<p class="- topic/p ">If AMUSERENR_EL0.EN is 0, then accesses to this register
							from EL0 are trapped to EL1.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
	</refbody>
</reference>
