Warning (10268): Verilog HDL information at Fetch.v(98): always construct contains both blocking and non-blocking assignments File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v Line: 98
Warning (10268): Verilog HDL information at uart.v(103): always construct contains both blocking and non-blocking assignments File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 103
Warning (10268): Verilog HDL information at uart.v(116): always construct contains both blocking and non-blocking assignments File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 116
Warning (10268): Verilog HDL information at uart.v(180): always construct contains both blocking and non-blocking assignments File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 180
