Drill report for C:\Projects\OpenCPLC\devices\modem\design\prog\Prog.kicad_pcb
Created on 2/3/2023 1:35:15 AM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Prog-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (4 holes)
    T2  1.50mm  0.059"  (8 holes)

    Total plated holes count 12


Drill file 'Prog-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  2.10mm  0.083"  (1 hole)
    T2  2.50mm  0.098"  (1 hole)

    Total unplated holes count 2
