Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne14.ecn.purdue.edu, pid 6191
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d9e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89da7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89daf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89db9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89dc1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d4c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d54710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d5d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d66710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d6f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d79710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d81710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d0b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d13710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d1d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d25710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d2f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d38710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d40710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cd2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cdc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89ce4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cef710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cf7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89d01710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c8a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c93710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c9c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89ca5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89caf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cb7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89cc1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c49710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c52710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c5b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c64710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c6e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c77710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c80710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c09710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c13710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c1b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c24710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c2d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c36710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c40710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bc9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bd2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bdb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89be3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bf6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89c00710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89b89710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89b92710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89b9b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89ba4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bb5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bbf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89bc7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89b51710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b89b59710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b62400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b62e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b6d8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b75358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b75da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b7e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b872b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b87cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b10780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b18208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b18c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b216d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b2a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b2aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b33630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b3d0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b3db00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b46588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b46fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89acfa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ad74e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ad7f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ae09b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ae9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ae9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89af3908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89afb390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89afbdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89b05860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a8e2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a8ed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a977b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89aa0240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89aa0c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89aa9710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ab2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ab2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89aba668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ac30f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89ac3b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a4d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a57048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a57a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a60518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a60f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a689e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a71470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a71eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a7a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a833c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a83e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a0c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a14320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a14d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a1e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a27278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a27cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a2f748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b8aae50f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b8aae5ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b89a3f630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b899c90b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b899c9b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b899d1588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d1eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d9c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899d9e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e60b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e62e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e6518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e6748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e6978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e6ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899e6dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b899f1048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9b89998f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9b899a1588>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41177983968000 because a thread reached the max instruction count
