########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

## variables #############################
PWD := $(shell pwd)
TOP_MODULE :=board
FUSE_OUTPUT ?= isim_proj

XILINX_INI_PATH := /opt/Xilinx/14.4/ISE_DS/ISE/vhdl/hdp/lin64

VHPCOMP_FLAGS := -intstyle default -incremental -initfile xilinxsim.ini
ISIM_FLAGS :=
VLOGCOMP_FLAGS := -intstyle default -incremental -initfile xilinxsim.ini -d SIMULATION -d ENABLE_GT
VERILOG_SRC := board.v \
glbl.v \
../../sim/pcie/pci_exp_usrapp_cfg.v \
../../sim/pcie/pci_exp_usrapp_com.v \
../../sim/pcie/pci_exp_usrapp_pl.v \
../../sim/pcie/pci_exp_usrapp_rx.v \
../../sim/pcie/pci_exp_usrapp_tx.v \
../../sim/pcie/pcie_2_1_rport_7x.v \
../../sim/pcie/pcie_axi_trn_bridge.v \
../../sim/pcie/xilinx_pcie_2_1_rport_7x.v \
../../sim/pcie/sys_clk_gen.v \
../../sim/pcie/sys_clk_gen_ds.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_bram_top_7x.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_drp.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_pipe_lane.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_user.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_top.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_rx_pipeline.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_pipe_misc.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_tx_pipeline.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_reset.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_tx_thrtl_ctl.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gtp_pipe_reset.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_top_pipe_mode.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_rx_null_gen.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_rx.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_pipe_pipeline.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_brams_7x.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_sync.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_rxeq_scan.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_7x.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_qpll_drp.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_qpll_reset.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_tx.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gtp_pipe_rate.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_top.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_eq.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_wrapper.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_clock.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_qpll_wrapper.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_top.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_rx_valid_filter_7x.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_wrapper.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_rate.v \
../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_bram_7x.v \

VERILOG_OBJ := work/board/.board_v \
work/glbl/.glbl_v \
work/pci_exp_usrapp_cfg/.pci_exp_usrapp_cfg_v \
work/pci_exp_usrapp_com/.pci_exp_usrapp_com_v \
work/pci_exp_usrapp_pl/.pci_exp_usrapp_pl_v \
work/pci_exp_usrapp_rx/.pci_exp_usrapp_rx_v \
work/pci_exp_usrapp_tx/.pci_exp_usrapp_tx_v \
work/pcie_2_1_rport_7x/.pcie_2_1_rport_7x_v \
work/pcie_axi_trn_bridge/.pcie_axi_trn_bridge_v \
work/xilinx_pcie_2_1_rport_7x/.xilinx_pcie_2_1_rport_7x_v \
work/sys_clk_gen/.sys_clk_gen_v \
work/sys_clk_gen_ds/.sys_clk_gen_ds_v \
work/pcie_core_pcie_bram_top_7x/.pcie_core_pcie_bram_top_7x_v \
work/pcie_core_pipe_drp/.pcie_core_pipe_drp_v \
work/pcie_core_pcie_pipe_lane/.pcie_core_pcie_pipe_lane_v \
work/pcie_core_pipe_user/.pcie_core_pipe_user_v \
work/pcie_core_axi_basic_top/.pcie_core_axi_basic_top_v \
work/pcie_core_axi_basic_rx_pipeline/.pcie_core_axi_basic_rx_pipeline_v \
work/pcie_core/.pcie_core_v \
work/pcie_core_pcie_pipe_misc/.pcie_core_pcie_pipe_misc_v \
work/pcie_core_axi_basic_tx_pipeline/.pcie_core_axi_basic_tx_pipeline_v \
work/pcie_core_pipe_reset/.pcie_core_pipe_reset_v \
work/pcie_core_axi_basic_tx_thrtl_ctl/.pcie_core_axi_basic_tx_thrtl_ctl_v \
work/pcie_core_gtp_pipe_reset/.pcie_core_gtp_pipe_reset_v \
work/pcie_core_gt_top_pipe_mode/.pcie_core_gt_top_pipe_mode_v \
work/pcie_core_axi_basic_rx_null_gen/.pcie_core_axi_basic_rx_null_gen_v \
work/pcie_core_axi_basic_rx/.pcie_core_axi_basic_rx_v \
work/pcie_core_pcie_pipe_pipeline/.pcie_core_pcie_pipe_pipeline_v \
work/pcie_core_pcie_brams_7x/.pcie_core_pcie_brams_7x_v \
work/pcie_core_pipe_sync/.pcie_core_pipe_sync_v \
work/pcie_core_rxeq_scan/.pcie_core_rxeq_scan_v \
work/pcie_core_pcie_7x/.pcie_core_pcie_7x_v \
work/pcie_core_qpll_drp/.pcie_core_qpll_drp_v \
work/pcie_core_qpll_reset/.pcie_core_qpll_reset_v \
work/pcie_core_axi_basic_tx/.pcie_core_axi_basic_tx_v \
work/pcie_core_gtp_pipe_rate/.pcie_core_gtp_pipe_rate_v \
work/pcie_core_gt_top/.pcie_core_gt_top_v \
work/pcie_core_pipe_eq/.pcie_core_pipe_eq_v \
work/pcie_core_pipe_wrapper/.pcie_core_pipe_wrapper_v \
work/pcie_core_pipe_clock/.pcie_core_pipe_clock_v \
work/pcie_core_qpll_wrapper/.pcie_core_qpll_wrapper_v \
work/pcie_core_pcie_top/.pcie_core_pcie_top_v \
work/pcie_core_gt_rx_valid_filter_7x/.pcie_core_gt_rx_valid_filter_7x_v \
work/pcie_core_gt_wrapper/.pcie_core_gt_wrapper_v \
work/pcie_core_pipe_rate/.pcie_core_pipe_rate_v \
work/pcie_core_pcie_bram_7x/.pcie_core_pcie_bram_7x_v \

VHDL_SRC := ../../ip_cores/pcie/7k325ffg900/bram_x64.vhd \
../../ip_cores/pcie/7k325ffg900/eb_fifo_counted_resized.vhd \
../../ip_cores/pcie/7k325ffg900/mbuf_128x72.vhd \
../../ip_cores/pcie/7k325ffg900/prime_FIFO_plain.vhd \
../../ip_cores/pcie/7k325ffg900/sfifo_15x128.vhd \
../../top/pcie/bpm_pcie_k7.vhd \
../../modules/pcie/common/v6abb64Package_efifo_elink.vhd \
../../modules/pcie/common/DDR_Blinker.vhd \
../../modules/pcie/common/DMA_Calculate.vhd \
../../modules/pcie/common/DMA_FSM.vhd \
../../modules/pcie/common/FF_tagram64x36.vhd \
../../modules/pcie/common/FIFO_Wrapper.vhd \
../../modules/pcie/common/FIFO_Wrapper_Loopback.vhd \
../../modules/pcie/common/Interrupts.vhd \
../../modules/pcie/common/PCIe_UserLogic_00.vhd \
../../modules/pcie/common/Registers.vhd \
../../modules/pcie/common/RxIn_Delays.vhd \
../../modules/pcie/common/Tx_Output_Arbitor.vhd \
../../modules/pcie/common/bram_DDRs_Control.vhd \
../../modules/pcie/common/bram_DDRs_Control_Loopback.vhd \
../../modules/pcie/common/rx_CplD_Channel.vhd \
../../modules/pcie/common/rx_MRd_Channel.vhd \
../../modules/pcie/common/rx_MWr_Channel.vhd \
../../modules/pcie/common/rx_Transact.vhd \
../../modules/pcie/common/rx_dsDMA_Channel.vhd \
../../modules/pcie/common/rx_usDMA_Channel.vhd \
../../modules/pcie/common/tlpControl.vhd \
../../modules/pcie/common/tx_Mem_Reader.vhd \
../../modules/pcie/common/tx_Transact.vhd \

VHDL_OBJ := work/bram_x64/.bram_x64_vhd \
work/eb_fifo_counted_resized/.eb_fifo_counted_resized_vhd \
work/mbuf_128x72/.mbuf_128x72_vhd \
work/prime_FIFO_plain/.prime_FIFO_plain_vhd \
work/sfifo_15x128/.sfifo_15x128_vhd \
work/bpm_pcie_k7/.bpm_pcie_k7_vhd \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd \
work/DDR_Blinker/.DDR_Blinker_vhd \
work/DMA_Calculate/.DMA_Calculate_vhd \
work/DMA_FSM/.DMA_FSM_vhd \
work/FF_tagram64x36/.FF_tagram64x36_vhd \
work/FIFO_Wrapper/.FIFO_Wrapper_vhd \
work/FIFO_Wrapper_Loopback/.FIFO_Wrapper_Loopback_vhd \
work/Interrupts/.Interrupts_vhd \
work/PCIe_UserLogic_00/.PCIe_UserLogic_00_vhd \
work/Registers/.Registers_vhd \
work/RxIn_Delays/.RxIn_Delays_vhd \
work/Tx_Output_Arbitor/.Tx_Output_Arbitor_vhd \
work/bram_DDRs_Control/.bram_DDRs_Control_vhd \
work/bram_DDRs_Control_Loopback/.bram_DDRs_Control_Loopback_vhd \
work/rx_CplD_Channel/.rx_CplD_Channel_vhd \
work/rx_MRd_Channel/.rx_MRd_Channel_vhd \
work/rx_MWr_Channel/.rx_MWr_Channel_vhd \
work/rx_Transact/.rx_Transact_vhd \
work/rx_dsDMA_Channel/.rx_dsDMA_Channel_vhd \
work/rx_usDMA_Channel/.rx_usDMA_Channel_vhd \
work/tlpControl/.tlpControl_vhd \
work/tx_Mem_Reader/.tx_Mem_Reader_vhd \
work/tx_Transact/.tx_Transact_vhd \

LIBS := work
LIB_IND := work/.work
## rules #################################
sim: xilinxsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ): $(LIB_IND) xilinxsim.ini
$(VHDL_OBJ): $(LIB_IND) xilinxsim.ini

xilinxsim.ini: $(XILINX_INI_PATH)/xilinxsim.ini
		cp $< .
fuse: ;
ifeq ($(TOP_MODULE),)
		@echo "Environment variable TOP_MODULE not set!"
else
		fuse work.$(TOP_MODULE) work.glbl -d ENABLE_GT -d SIMULATION -L unisims_ver -L unimacro_ver -L unisim -L unimacro -L secureip -intstyle ise -incremental -o $(FUSE_OUTPUT)
endif
clean:
		rm -rf ./xilinxsim.ini $(LIBS) fuse.xmsgs fuse.log fuseRelaunch.cmd isim isim.log isim.wdb
.PHONY: clean

work/.work:
	(mkdir work && touch work/.work && echo "work=work"  >> xilinxsim.ini) || rm -rf work 

work/board/.board_v: board.v ../../sim/pcie/helper_tasks.v pipe_interconnect.v
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i . -i ../../sim/pcie -d SIMULATION -d ENABLE_GT $<
		@mkdir -p $(dir $@) && touch $@ 


work/glbl/.glbl_v: glbl.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i . -i ../../sim/pcie -d SIMULATION -d ENABLE_GT $<
		@mkdir -p $(dir $@) && touch $@ 


work/pci_exp_usrapp_cfg/.pci_exp_usrapp_cfg_v: ../../sim/pcie/pci_exp_usrapp_cfg.v ../../sim/pcie/board_common.v
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pci_exp_usrapp_com/.pci_exp_usrapp_com_v: ../../sim/pcie/pci_exp_usrapp_com.v ../../sim/pcie/board_common.v ../../sim/pcie/pci_exp_expect_tasks.v
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pci_exp_usrapp_pl/.pci_exp_usrapp_pl_v: ../../sim/pcie/pci_exp_usrapp_pl.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pci_exp_usrapp_rx/.pci_exp_usrapp_rx_v: ../../sim/pcie/pci_exp_usrapp_rx.v ../../sim/pcie/board_common.v
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pci_exp_usrapp_tx/.pci_exp_usrapp_tx_v: ../../sim/pcie/pci_exp_usrapp_tx.v ../../sim/pcie/board_common.v ../../sim/pcie/helper_tasks.v ../../sim/pcie/tests.v
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_2_1_rport_7x/.pcie_2_1_rport_7x_v: ../../sim/pcie/pcie_2_1_rport_7x.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_axi_trn_bridge/.pcie_axi_trn_bridge_v: ../../sim/pcie/pcie_axi_trn_bridge.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/xilinx_pcie_2_1_rport_7x/.xilinx_pcie_2_1_rport_7x_v: ../../sim/pcie/xilinx_pcie_2_1_rport_7x.v ../../sim/pcie/board_common.v
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/sys_clk_gen/.sys_clk_gen_v: ../../sim/pcie/sys_clk_gen.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/sys_clk_gen_ds/.sys_clk_gen_ds_v: ../../sim/pcie/sys_clk_gen_ds.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../sim/pcie  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_bram_top_7x/.pcie_core_pcie_bram_top_7x_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_bram_top_7x.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_drp/.pcie_core_pipe_drp_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_drp.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_pipe_lane/.pcie_core_pcie_pipe_lane_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_pipe_lane.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_user/.pcie_core_pipe_user_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_user.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_top/.pcie_core_axi_basic_top_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_top.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_rx_pipeline/.pcie_core_axi_basic_rx_pipeline_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_rx_pipeline.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core/.pcie_core_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_pipe_misc/.pcie_core_pcie_pipe_misc_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_pipe_misc.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_tx_pipeline/.pcie_core_axi_basic_tx_pipeline_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_tx_pipeline.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_reset/.pcie_core_pipe_reset_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_reset.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_tx_thrtl_ctl/.pcie_core_axi_basic_tx_thrtl_ctl_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_tx_thrtl_ctl.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_gtp_pipe_reset/.pcie_core_gtp_pipe_reset_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gtp_pipe_reset.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_gt_top_pipe_mode/.pcie_core_gt_top_pipe_mode_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_top_pipe_mode.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_rx_null_gen/.pcie_core_axi_basic_rx_null_gen_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_rx_null_gen.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_rx/.pcie_core_axi_basic_rx_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_rx.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_pipe_pipeline/.pcie_core_pcie_pipe_pipeline_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_pipe_pipeline.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_brams_7x/.pcie_core_pcie_brams_7x_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_brams_7x.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_sync/.pcie_core_pipe_sync_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_sync.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_rxeq_scan/.pcie_core_rxeq_scan_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_rxeq_scan.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_7x/.pcie_core_pcie_7x_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_7x.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_qpll_drp/.pcie_core_qpll_drp_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_qpll_drp.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_qpll_reset/.pcie_core_qpll_reset_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_qpll_reset.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_axi_basic_tx/.pcie_core_axi_basic_tx_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_axi_basic_tx.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_gtp_pipe_rate/.pcie_core_gtp_pipe_rate_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gtp_pipe_rate.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_gt_top/.pcie_core_gt_top_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_top.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_eq/.pcie_core_pipe_eq_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_eq.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_wrapper/.pcie_core_pipe_wrapper_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_wrapper.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_clock/.pcie_core_pipe_clock_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_clock.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_qpll_wrapper/.pcie_core_qpll_wrapper_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_qpll_wrapper.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_top/.pcie_core_pcie_top_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_top.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_gt_rx_valid_filter_7x/.pcie_core_gt_rx_valid_filter_7x_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_rx_valid_filter_7x.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_gt_wrapper/.pcie_core_gt_wrapper_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_gt_wrapper.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pipe_rate/.pcie_core_pipe_rate_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pipe_rate.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 


work/pcie_core_pcie_bram_7x/.pcie_core_pcie_bram_7x_v: ../../ip_cores/pcie/7k325ffg900/pcie_core/source/pcie_core_pcie_bram_7x.v 
		vlogcomp -work work=./work $(VLOGCOMP_FLAGS) -i ../../ip_cores/pcie/7k325ffg900/pcie_core/source  $<
		@mkdir -p $(dir $@) && touch $@ 



work/bram_x64/.bram_x64_vhd: ../../ip_cores/pcie/7k325ffg900/bram_x64.vhd work/bram_x64/.bram_x64
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/bram_x64/.bram_x64:
		@mkdir -p $(dir $@) && touch $@

work/eb_fifo_counted_resized/.eb_fifo_counted_resized_vhd: ../../ip_cores/pcie/7k325ffg900/eb_fifo_counted_resized.vhd work/eb_fifo_counted_resized/.eb_fifo_counted_resized
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/eb_fifo_counted_resized/.eb_fifo_counted_resized:
		@mkdir -p $(dir $@) && touch $@

work/mbuf_128x72/.mbuf_128x72_vhd: ../../ip_cores/pcie/7k325ffg900/mbuf_128x72.vhd work/mbuf_128x72/.mbuf_128x72
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/mbuf_128x72/.mbuf_128x72:
		@mkdir -p $(dir $@) && touch $@

work/prime_FIFO_plain/.prime_FIFO_plain_vhd: ../../ip_cores/pcie/7k325ffg900/prime_FIFO_plain.vhd work/prime_FIFO_plain/.prime_FIFO_plain
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/prime_FIFO_plain/.prime_FIFO_plain:
		@mkdir -p $(dir $@) && touch $@

work/sfifo_15x128/.sfifo_15x128_vhd: ../../ip_cores/pcie/7k325ffg900/sfifo_15x128.vhd work/sfifo_15x128/.sfifo_15x128
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/sfifo_15x128/.sfifo_15x128:
		@mkdir -p $(dir $@) && touch $@

work/bpm_pcie_k7/.bpm_pcie_k7_vhd: ../../top/pcie/bpm_pcie_k7.vhd work/bpm_pcie_k7/.bpm_pcie_k7
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/bpm_pcie_k7/.bpm_pcie_k7: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd: ../../modules/pcie/common/v6abb64Package_efifo_elink.vhd work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink:
		@mkdir -p $(dir $@) && touch $@

work/DDR_Blinker/.DDR_Blinker_vhd: ../../modules/pcie/common/DDR_Blinker.vhd work/DDR_Blinker/.DDR_Blinker
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/DDR_Blinker/.DDR_Blinker: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/DMA_Calculate/.DMA_Calculate_vhd: ../../modules/pcie/common/DMA_Calculate.vhd work/DMA_Calculate/.DMA_Calculate
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/DMA_Calculate/.DMA_Calculate: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/DMA_FSM/.DMA_FSM_vhd: ../../modules/pcie/common/DMA_FSM.vhd work/DMA_FSM/.DMA_FSM
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/DMA_FSM/.DMA_FSM: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/FF_tagram64x36/.FF_tagram64x36_vhd: ../../modules/pcie/common/FF_tagram64x36.vhd work/FF_tagram64x36/.FF_tagram64x36
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/FF_tagram64x36/.FF_tagram64x36: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/FIFO_Wrapper/.FIFO_Wrapper_vhd: ../../modules/pcie/common/FIFO_Wrapper.vhd work/FIFO_Wrapper/.FIFO_Wrapper
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/FIFO_Wrapper/.FIFO_Wrapper: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/FIFO_Wrapper_Loopback/.FIFO_Wrapper_Loopback_vhd: ../../modules/pcie/common/FIFO_Wrapper_Loopback.vhd work/FIFO_Wrapper_Loopback/.FIFO_Wrapper_Loopback
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/FIFO_Wrapper_Loopback/.FIFO_Wrapper_Loopback: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/Interrupts/.Interrupts_vhd: ../../modules/pcie/common/Interrupts.vhd work/Interrupts/.Interrupts
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/Interrupts/.Interrupts: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/PCIe_UserLogic_00/.PCIe_UserLogic_00_vhd: ../../modules/pcie/common/PCIe_UserLogic_00.vhd work/PCIe_UserLogic_00/.PCIe_UserLogic_00
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/PCIe_UserLogic_00/.PCIe_UserLogic_00:
		@mkdir -p $(dir $@) && touch $@

work/Registers/.Registers_vhd: ../../modules/pcie/common/Registers.vhd work/Registers/.Registers
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/Registers/.Registers: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/RxIn_Delays/.RxIn_Delays_vhd: ../../modules/pcie/common/RxIn_Delays.vhd work/RxIn_Delays/.RxIn_Delays
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/RxIn_Delays/.RxIn_Delays: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/Tx_Output_Arbitor/.Tx_Output_Arbitor_vhd: ../../modules/pcie/common/Tx_Output_Arbitor.vhd work/Tx_Output_Arbitor/.Tx_Output_Arbitor
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/Tx_Output_Arbitor/.Tx_Output_Arbitor: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/bram_DDRs_Control/.bram_DDRs_Control_vhd: ../../modules/pcie/common/bram_DDRs_Control.vhd work/bram_DDRs_Control/.bram_DDRs_Control
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/bram_DDRs_Control/.bram_DDRs_Control: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/bram_DDRs_Control_Loopback/.bram_DDRs_Control_Loopback_vhd: ../../modules/pcie/common/bram_DDRs_Control_Loopback.vhd work/bram_DDRs_Control_Loopback/.bram_DDRs_Control_Loopback
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/bram_DDRs_Control_Loopback/.bram_DDRs_Control_Loopback: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/rx_CplD_Channel/.rx_CplD_Channel_vhd: ../../modules/pcie/common/rx_CplD_Channel.vhd work/rx_CplD_Channel/.rx_CplD_Channel
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/rx_CplD_Channel/.rx_CplD_Channel: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/rx_MRd_Channel/.rx_MRd_Channel_vhd: ../../modules/pcie/common/rx_MRd_Channel.vhd work/rx_MRd_Channel/.rx_MRd_Channel
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/rx_MRd_Channel/.rx_MRd_Channel: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/rx_MWr_Channel/.rx_MWr_Channel_vhd: ../../modules/pcie/common/rx_MWr_Channel.vhd work/rx_MWr_Channel/.rx_MWr_Channel
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/rx_MWr_Channel/.rx_MWr_Channel: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/rx_Transact/.rx_Transact_vhd: ../../modules/pcie/common/rx_Transact.vhd work/rx_Transact/.rx_Transact
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/rx_Transact/.rx_Transact: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/rx_dsDMA_Channel/.rx_dsDMA_Channel_vhd: ../../modules/pcie/common/rx_dsDMA_Channel.vhd work/rx_dsDMA_Channel/.rx_dsDMA_Channel
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/rx_dsDMA_Channel/.rx_dsDMA_Channel: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/rx_usDMA_Channel/.rx_usDMA_Channel_vhd: ../../modules/pcie/common/rx_usDMA_Channel.vhd work/rx_usDMA_Channel/.rx_usDMA_Channel
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/rx_usDMA_Channel/.rx_usDMA_Channel: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/tlpControl/.tlpControl_vhd: ../../modules/pcie/common/tlpControl.vhd work/tlpControl/.tlpControl
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/tlpControl/.tlpControl: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/tx_Mem_Reader/.tx_Mem_Reader_vhd: ../../modules/pcie/common/tx_Mem_Reader.vhd work/tx_Mem_Reader/.tx_Mem_Reader
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/tx_Mem_Reader/.tx_Mem_Reader: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

work/tx_Transact/.tx_Transact_vhd: ../../modules/pcie/common/tx_Transact.vhd work/tx_Transact/.tx_Transact
		vhpcomp $(VHPCOMP_FLAGS)  -work work=./work $< 
		@mkdir -p $(dir $@) && touch $@


work/tx_Transact/.tx_Transact: \
work/v6abb64Package_efifo_elink/.v6abb64Package_efifo_elink_vhd
		@mkdir -p $(dir $@) && touch $@

