{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670420146752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670420146752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 10:35:46 2022 " "Processing started: Wed Dec 07 10:35:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670420146752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420146752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoMIPS -c projetoMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoMIPS -c projetoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420146752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670420147198 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "probesSourcesDebug.qsys " "Elaborating Platform Designer system entity \"probesSourcesDebug.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420154816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:35:59 Progress: Loading Projeto-2/probesSourcesDebug.qsys " "2022.12.07.10:35:59 Progress: Loading Projeto-2/probesSourcesDebug.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420159337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:00 Progress: Reading input file " "2022.12.07.10:36:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420160465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:00 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.12.07.10:36:00 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420160536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:00 Progress: Parameterizing module in_system_sources_probes_0 " "2022.12.07.10:36:00 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420160702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:00 Progress: Building connections " "2022.12.07.10:36:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420160702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:00 Progress: Parameterizing connections " "2022.12.07.10:36:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420160702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:00 Progress: Validating " "2022.12.07.10:36:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420160734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.07.10:36:01 Progress: Done reading input file " "2022.12.07.10:36:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420161632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProbesSourcesDebug: Generating probesSourcesDebug \"probesSourcesDebug\" for QUARTUS_SYNTH " "ProbesSourcesDebug: Generating probesSourcesDebug \"probesSourcesDebug\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420162920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"probesSourcesDebug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"probesSourcesDebug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420164420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProbesSourcesDebug: Done \"probesSourcesDebug\" with 2 modules, 2 files " "ProbesSourcesDebug: Done \"probesSourcesDebug\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420164421 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "probesSourcesDebug.qsys " "Finished elaborating Platform Designer system entity \"probesSourcesDebug.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFF-fetch " "Found design unit 1: IFF-fetch" {  } { { "IFF.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/IFF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFF " "Found entity 1: IFF" {  } { { "IFF.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/IFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA32bit-comportamento " "Found design unit 1: ULA32bit-comportamento" {  } { { "ULA32bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA32bit " "Found entity 1: ULA32bit" {  } { { "ULA32bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1a31bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1a31bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1a31bit-comportamento " "Found design unit 1: ULA1a31bit-comportamento" {  } { { "ULA1a31bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1a31bit " "Found entity 1: ULA1a31bit" {  } { { "ULA1a31bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico1bit-comportamento " "Found design unit 1: somadorGenerico1bit-comportamento" {  } { { "somadorGenerico1bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico1bit " "Found entity 1: somadorGenerico1bit" {  } { { "somadorGenerico1bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftSinal-comportamento " "Found design unit 1: shiftSinal-comportamento" {  } { { "shiftSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftSinal " "Found entity 1: shiftSinal" {  } { { "shiftSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-assincrona " "Found design unit 1: memoriaRAM-assincrona" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165531 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_7Seg-arch_name " "Found design unit 1: logica_7Seg-arch_name" {  } { { "logica_7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_7Seg " "Found entity 1: logica_7Seg" {  } { { "logica_7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-comportamento " "Found design unit 1: estendeSinal-comportamento" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpcode-arch_name " "Found design unit 1: DecoderOpcode-arch_name" {  } { { "DecoderOpcode.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165541 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpcode " "Found entity 1: DecoderOpcode" {  } { { "DecoderOpcode.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunct-arch_name " "Found design unit 1: DecoderFunct-arch_name" {  } { { "DecoderFunct.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunct " "Found entity 1: DecoderFunct" {  } { { "DecoderFunct.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugmonitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugmonitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugMonitor-arch_name " "Found design unit 1: debugMonitor-arch_name" {  } { { "debugMonitor.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugMonitor " "Found entity 1: debugMonitor" {  } { { "debugMonitor.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleULA-arch_name " "Found design unit 1: ControleULA-arch_name" {  } { { "ControleULA.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleULA " "Found entity 1: ControleULA" {  } { { "ControleULA.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165551 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetomips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file projetomips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projetoMIPS-arquitetura " "Found design unit 1: projetoMIPS-arquitetura" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""} { "Info" "ISGN_ENTITY_NAME" "1 projetoMIPS " "Found entity 1: projetoMIPS" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-decode " "Found design unit 1: ID-decode" {  } { { "ID.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX-execute " "Found design unit 1: EX-execute" {  } { { "EX.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-memory_access " "Found design unit 1: MEM-memory_access" {  } { { "MEM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/MEM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-write_back " "Found design unit 1: WB-write_back" {  } { { "WB.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/WB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165562 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probessourcesdebug/probessourcesdebug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/probessourcesdebug.v" { { "Info" "ISGN_ENTITY_NAME" "1 probesSourcesDebug " "Found entity 1: probesSourcesDebug" {  } { { "db/ip/probessourcesdebug/probessourcesdebug.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probessourcesdebug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/probessourcesdebug/submodules/altsource_probe_top.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670420165564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420165564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoMIPS " "Elaborating entity \"projetoMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670420165614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "projetoMIPS.vhdl" "\\gravar:detectorSub0" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXBEQ\"" {  } { { "projetoMIPS.vhdl" "MUXBEQ" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFF IFF:BLOCO_IF " "Elaborating entity \"IFF\" for hierarchy \"IFF:BLOCO_IF\"" {  } { { "projetoMIPS.vhdl" "BLOCO_IF" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico IFF:BLOCO_IF\|registradorGenerico:PC_REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"IFF:BLOCO_IF\|registradorGenerico:PC_REG\"" {  } { { "IFF.vhd" "PC_REG" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/IFF.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante IFF:BLOCO_IF\|somaConstante:Somador1 " "Elaborating entity \"somaConstante\" for hierarchy \"IFF:BLOCO_IF\|somaConstante:Somador1\"" {  } { { "IFF.vhd" "Somador1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/IFF.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM IFF:BLOCO_IF\|memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"IFF:BLOCO_IF\|memoriaROM:ROM1\"" {  } { { "IFF.vhd" "ROM1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/IFF.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "memROM memoriaROM.vhd(137) " "VHDL Signal Declaration warning at memoriaROM.vhd(137): used explicit default value for signal \"memROM\" because signal was never assigned a value" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 "|projetoMIPS|IFF:BLOCO_IF|memoriaROM:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:IF_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:IF_ID\"" {  } { { "projetoMIPS.vhdl" "IF_ID" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:BLOCO_ID " "Elaborating entity \"ID\" for hierarchy \"ID:BLOCO_ID\"" {  } { { "projetoMIPS.vhdl" "BLOCO_ID" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ID:BLOCO_ID\|Decoder:decoderInstru1 " "Elaborating entity \"Decoder\" for hierarchy \"ID:BLOCO_ID\|Decoder:decoderInstru1\"" {  } { { "ID.vhd" "decoderInstru1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpcode ID:BLOCO_ID\|DecoderOpcode:decoderOPCODE " "Elaborating entity \"DecoderOpcode\" for hierarchy \"ID:BLOCO_ID\|DecoderOpcode:decoderOPCODE\"" {  } { { "ID.vhd" "decoderOPCODE" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunct ID:BLOCO_ID\|DecoderFunct:decoderFUNCT " "Elaborating entity \"DecoderFunct\" for hierarchy \"ID:BLOCO_ID\|DecoderFunct:decoderFUNCT\"" {  } { { "ID.vhd" "decoderFUNCT" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 ID:BLOCO_ID\|muxGenerico2x1:MUX_FUNCT_OPCODE " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"ID:BLOCO_ID\|muxGenerico2x1:MUX_FUNCT_OPCODE\"" {  } { { "ID.vhd" "MUX_FUNCT_OPCODE" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg ID:BLOCO_ID\|bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"ID:BLOCO_ID\|bancoReg:BANCO_REG\"" {  } { { "ID.vhd" "BANCO_REG" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ID.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ID_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ID_EX\"" {  } { { "projetoMIPS.vhdl" "ID_EX" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX EX:BLOCO_EX " "Elaborating entity \"EX\" for hierarchy \"EX:BLOCO_EX\"" {  } { { "projetoMIPS.vhdl" "BLOCO_EX" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftSinal EX:BLOCO_EX\|shiftSinal:ShiftSinal " "Elaborating entity \"shiftSinal\" for hierarchy \"EX:BLOCO_EX\|shiftSinal:ShiftSinal\"" {  } { { "EX.vhd" "ShiftSinal" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico EX:BLOCO_EX\|somadorGenerico:Somador2 " "Elaborating entity \"somadorGenerico\" for hierarchy \"EX:BLOCO_EX\|somadorGenerico:Somador2\"" {  } { { "EX.vhd" "Somador2" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EX:BLOCO_EX\|muxGenerico4x1:MUX_RD_RT " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EX:BLOCO_EX\|muxGenerico4x1:MUX_RD_RT\"" {  } { { "EX.vhd" "MUX_RD_RT" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub EX:BLOCO_EX\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"EX:BLOCO_EX\|ULASomaSub:ULA1\"" {  } { { "EX.vhd" "ULA1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/EX.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1a31bit EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1 " "Elaborating entity \"ULA1a31bit\" for hierarchy \"EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\"" {  } { { "ULASomaSub.vhd" "ULA1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico2x1:InverterOuNao " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico2x1:InverterOuNao\"" {  } { { "ULA1a31bit.vhd" "InverterOuNao" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico1bit EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\|somadorGenerico1bit:Somador " "Elaborating entity \"somadorGenerico1bit\" for hierarchy \"EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\|somadorGenerico1bit:Somador\"" {  } { { "ULA1a31bit.vhd" "Somador" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico4x1:MuxOperacao " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico4x1:MuxOperacao\"" {  } { { "ULA1a31bit.vhd" "MuxOperacao" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32bit EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA32bit:ULA32 " "Elaborating entity \"ULA32bit\" for hierarchy \"EX:BLOCO_EX\|ULASomaSub:ULA1\|ULA32bit:ULA32\"" {  } { { "ULASomaSub.vhd" "ULA32" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:EX_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:EX_MEM\"" {  } { { "projetoMIPS.vhdl" "EX_MEM" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:BLOCO_MEM " "Elaborating entity \"MEM\" for hierarchy \"MEM:BLOCO_MEM\"" {  } { { "projetoMIPS.vhdl" "BLOCO_MEM" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM MEM:BLOCO_MEM\|memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\"" {  } { { "MEM.vhd" "RAM1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/MEM.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:MEM_WB " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:MEM_WB\"" {  } { { "projetoMIPS.vhdl" "MEM_WB" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:BLOCO_WB " "Elaborating entity \"WB\" for hierarchy \"WB:BLOCO_WB\"" {  } { { "projetoMIPS.vhdl" "BLOCO_WB" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 WB:BLOCO_WB\|muxGenerico4x1:MUX_ULA_MEM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"WB:BLOCO_WB\|muxGenerico4x1:MUX_ULA_MEM\"" {  } { { "WB.vhd" "MUX_ULA_MEM" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/WB.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_7Seg logica_7Seg:HEX_0 " "Elaborating entity \"logica_7Seg\" for hierarchy \"logica_7Seg:HEX_0\"" {  } { { "projetoMIPS.vhdl" "HEX_0" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logica_7Seg:HEX_0\|conversorHex7Seg:HEX " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logica_7Seg:HEX_0\|conversorHex7Seg:HEX\"" {  } { { "logica_7Seg.vhd" "HEX" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420165883 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[12\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[11\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[10\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[9\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[8\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[7\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[6\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[5\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[4\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[3\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[2\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[1\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[0\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[13\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[14\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[15\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[16\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[17\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[18\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[19\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[20\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[21\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[22\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[23\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[24\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[25\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[26\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[27\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[28\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[29\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[30\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[31\] " "Converted tri-state buffer \"MEM:BLOCO_MEM\|memoriaRAM:RAM1\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670420166816 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670420166816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670420169445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670420171618 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 18 " "Ignored 18 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670420171733 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "probesSourcesDebug 16 " "Ignored 16 assignments for entity \"probesSourcesDebug\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670420171733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670420172003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670420172003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670420172330 "|projetoMIPS|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670420172330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5162 " "Implemented 5162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670420172346 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670420172346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5094 " "Implemented 5094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670420172346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670420172346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670420172388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 10:36:12 2022 " "Processing ended: Wed Dec 07 10:36:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670420172388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670420172388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670420172388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670420172388 ""}
