diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index e01dbf6..1a9fe80 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -1644,81 +1644,143 @@ mmsys: syscon@14000000 {
 			mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
 		};
 
-		mdp3_rdma0: mdp3_rdma0@14001000 {
-			compatible = "mediatek,mt8183-mdp3",
-				     "mediatek,mt8183-mdp3-rdma";
-			mediatek,scp = <&scp>;
-			mediatek,mdp3-id = <0>;
-			mdp3-comps = "mediatek,mt8183-mdp3-dl1", "mediatek,mt8183-mdp3-dl2",
-				     "mediatek,mt8183-mdp3-path1", "mediatek,mt8183-mdp3-path2",
-				     "mediatek,mt8183-mdp3-imgi", "mediatek,mt8183-mdp3-exto";
-			mdp3-comp-ids = <0 1 0 1 0 1>;
-			reg = <0 0x14001000 0 0x1000>,
-			      <0 0x14000000 0 0x1000>,
-			      <0 0x14005000 0 0x1000>,
-			      <0 0x14006000 0 0x1000>,
-			      <0 0x15020000 0 0x1000>;
-			mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x1000 0x1000>,
-						  <&gce SUBSYS_1400XXXX 0 0x1000>,
-						  <&gce SUBSYS_1400XXXX 0x5000 0x1000>,
-						  <&gce SUBSYS_1400XXXX 0x6000 0x1000>,
-						  <&gce SUBSYS_1502XXXX 0 0x1000>;
-			power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
-			clocks = <&mmsys CLK_MM_MDP_RDMA0>,
-				 <&mmsys CLK_MM_MDP_RSZ1>,
-				 <&mmsys CLK_MM_MDP_DL_TXCK>,
-				 <&mmsys CLK_MM_MDP_DL_RX>,
-				 <&mmsys CLK_MM_IPU_DL_TXCK>,
-				 <&mmsys CLK_MM_IPU_DL_RX>;
-			iommus = <&iommu M4U_PORT_MDP_RDMA0>;
-			mediatek,mmsys = <&mmsys>;
-			mediatek,mm-mutex = <&mutex>;
-			mediatek,mailbox-gce = <&gce>;
-			mboxes = <&gce 20 CMDQ_THR_PRIO_LOWEST 0>,
-				 <&gce 21 CMDQ_THR_PRIO_LOWEST 0>,
-				 <&gce 22 CMDQ_THR_PRIO_LOWEST 0>,
-				 <&gce 23 CMDQ_THR_PRIO_LOWEST 0>;
-			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
-				     <&gce 0x14010000 SUBSYS_1401XXXX>,
-				     <&gce 0x14020000 SUBSYS_1402XXXX>,
-				     <&gce 0x15020000 SUBSYS_1502XXXX>;
-		};
-
-		mdp3_rsz0: mdp3_rsz0@14003000 {
-			compatible = "mediatek,mt8183-mdp3-rsz";
-			mediatek,mdp3-id = <0>;
-			reg = <0 0x14003000 0 0x1000>;
-			mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x3000 0x1000>;
-			clocks = <&mmsys CLK_MM_MDP_RSZ0>;
-		};
+		mdp_camin@14000000 {
+                        compatible = "mediatek,mt8183-mdp-dl";
+                        mediatek,mdp-id = <0>;
+                        reg = <0 0x14000000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
+                        clocks = <&mmsys CLK_MM_MDP_DL_TXCK>,
+                                <&mmsys CLK_MM_MDP_DL_RX>;
+                };
 
-		mdp3_rsz1: mdp3_rsz1@14004000 {
-			compatible = "mediatek,mt8183-mdp3-rsz";
-			mediatek,mdp3-id = <1>;
-			reg = <0 0x14004000 0 0x1000>;
-			mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x4000 0x1000>;
-			clocks = <&mmsys CLK_MM_MDP_RSZ1>;
-		};
+                mdp_camin2@14000000 {
+                        compatible = "mediatek,mt8183-mdp-dl";
+                        mediatek,mdp-id = <1>;
+                        reg = <0 0x14000000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
+                        clocks = <&mmsys CLK_MM_IPU_DL_TXCK>,
+                                <&mmsys CLK_MM_IPU_DL_RX>;
+                };
 
-		mdp3_wrot0: mdp3_wrot0@14005000 {
-			compatible = "mediatek,mt8183-mdp3-wrot";
-			mediatek,mdp3-id = <0>;
-			reg = <0 0x14005000 0 0x1000>;
-			mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
-			power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
-			clocks = <&mmsys CLK_MM_MDP_WROT0>;
-			iommus = <&iommu M4U_PORT_MDP_WROT0>;
-		};
+		mdp_rdma0: mdp_rdma0@14001000 {
+                        compatible = "mediatek,mt8183-mdp-rdma",
+                                     "mediatek,mt8183-mdp3";
+                        mediatek,scp = <&scp>;
+                        mediatek,mdp-id = <0>;
+                        reg = <0 0x14001000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x1000 0x1000>;
+                        power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
+                        clocks = <&mmsys CLK_MM_MDP_RDMA0>,
+                                <&mmsys CLK_MM_MDP_RSZ1>;
+                        iommus = <&iommu M4U_PORT_MDP_RDMA0>;
+                        mediatek,larb = <&larb0>;
+                        mediatek,mmsys = <&mmsys>;
+                        mediatek,mm-mutex = <&mutex>;
+                        mediatek,mailbox-gce = <&gce>;
+                        mboxes = <&gce 20 CMDQ_THR_PRIO_LOWEST 0>,
+                                <&gce 21 CMDQ_THR_PRIO_LOWEST 0>,
+                                <&gce 22 CMDQ_THR_PRIO_LOWEST 0>,
+                                <&gce 23 CMDQ_THR_PRIO_LOWEST 0>;
+                        gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
+                                <&gce 0x14010000 SUBSYS_1401XXXX>,
+                                <&gce 0x14020000 SUBSYS_1402XXXX>,
+                                <&gce 0x15020000 SUBSYS_1502XXXX>;
+                        mediatek,gce-events = <CMDQ_EVENT_MDP_RDMA0_SOF>,
+                                <CMDQ_EVENT_MDP_RDMA0_EOF>,
+                                <CMDQ_EVENT_MDP_RSZ0_SOF>,
+                                <CMDQ_EVENT_MDP_RSZ1_SOF>,
+                                <CMDQ_EVENT_MDP_TDSHP_SOF>,
+                                <CMDQ_EVENT_MDP_WROT0_SOF>,
+                                <CMDQ_EVENT_MDP_WROT0_EOF>,
+                                <CMDQ_EVENT_MDP_WDMA0_SOF>,
+                                <CMDQ_EVENT_MDP_WDMA0_EOF>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_0>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_1>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_2>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_3>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_4>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_5>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_6>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_7>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_8>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_9>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_10>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_11>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_12>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_13>,
+                                <CMDQ_EVENT_ISP_FRAME_DONE_P2_14>,
+                                <CMDQ_EVENT_WPE_A_DONE>,
+                                <CMDQ_EVENT_SPE_B_DONE>;
+                };
 
-		mdp3_wdma: mdp3_wdma@14006000 {
-			compatible = "mediatek,mt8183-mdp3-wdma";
-			mediatek,mdp3-id = <0>;
-			reg = <0 0x14006000 0 0x1000>;
-			mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x6000 0x1000>;
-			power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
-			clocks = <&mmsys CLK_MM_MDP_WDMA0>;
-			iommus = <&iommu M4U_PORT_MDP_WDMA0>;
-		};
+                mdp_imgi@15020000 {
+                        compatible = "mediatek,mt8183-mdp-imgi";
+                        mediatek,mdp-id = <0>;
+                        reg = <0 0x15020000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1502XXXX 0 0x1000>;
+                };
+
+                mdp_img2o@15020000 {
+                        compatible = "mediatek,mt8183-mdp-exto";
+                        mediatek,mdp-id = <1>;
+                };
+
+                mdp_rsz0: mdp_rsz0@14003000 {
+                        compatible = "mediatek,mt8183-mdp-rsz";
+                        mediatek,mdp-id = <0>;
+                        reg = <0 0x14003000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x3000 0x1000>;
+                        clocks = <&mmsys CLK_MM_MDP_RSZ0>;
+                };
+
+                mdp_rsz1: mdp_rsz1@14004000 {
+                        compatible = "mediatek,mt8183-mdp-rsz";
+                        mediatek,mdp-id = <1>;
+                        reg = <0 0x14004000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x4000 0x1000>;
+                        clocks = <&mmsys CLK_MM_MDP_RSZ1>;
+                };
+
+                mdp_wrot0: mdp_wrot0@14005000 {
+                        compatible = "mediatek,mt8183-mdp-wrot";
+                        mediatek,mdp-id = <0>;
+                        reg = <0 0x14005000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
+                        clocks = <&mmsys CLK_MM_MDP_WROT0>;
+                        iommus = <&iommu M4U_PORT_MDP_WROT0>;
+                        mediatek,larb = <&larb0>;
+                };
+
+                mdp_path0_sout@14005000 {
+                        compatible = "mediatek,mt8183-mdp-path";
+                        mediatek,mdp-id = <0>;
+                };
+
+                mdp_wdma: mdp_wdma@14006000 {
+                        compatible = "mediatek,mt8183-mdp-wdma";
+                        mediatek,mdp-id = <0>;
+                        reg = <0 0x14006000 0 0x1000>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x6000 0x1000>;
+                        clocks = <&mmsys CLK_MM_MDP_WDMA0>;
+                        iommus = <&iommu M4U_PORT_MDP_WDMA0>;
+                        mediatek,larb = <&larb0>;
+                };
+
+                mdp_path1_sout@14006000 {
+                        compatible = "mediatek,mt8183-mdp-path";
+                        mediatek,mdp-id = <1>;
+                };
+
+                display_components: dispsys@14000000 {
+                        compatible = "mediatek,mt8183-display";
+                        reg = <0 0x14000000 0 0x1000>;
+                        power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
+                        mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>,
+                                 <&gce 1 CMDQ_THR_PRIO_HIGHEST>;
+                        mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
+                        mediatek,gce-events = <CMDQ_EVENT_MUTEX_STREAM_DONE0>,
+                                              <CMDQ_EVENT_MUTEX_STREAM_DONE1>;
+                };
 
 		ovl0: ovl@14008000 {
 			compatible = "mediatek,mt8183-disp-ovl";
@@ -1902,8 +1964,8 @@ smi_common: smi@14019000 {
 					      <CMDQ_EVENT_MUTEX_STREAM_DONE1>;
 		};
 
-		mdp3_ccorr: mdp3_ccorr@1401c000 {
-			compatible = "mediatek,mt8183-mdp3-ccorr";
+		mdp_ccorr: mdp_ccorr@1401c000 {
+			compatible = "mediatek,mt8183-mdp-ccorr";
 			mediatek,mdp3-id = <0>;
 			reg = <0 0x1401c000 0 0x1000>;
 			mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0xc000 0x1000>;
@@ -1939,7 +2001,7 @@ larb2: larb@1502f000 {
 		dip: dip@15022000 {
 			compatible = "mediatek,mt8183-dip";
 			mediatek,larb = <&larb5>;
-			mediatek,mdp3 = <&mdp3_rdma0>;
+			mediatek,mdp3 = <&mdp_rdma0>;
 			mediatek,scp = <&scp>;
 			iommus = <&iommu M4U_PORT_CAM_IMGI>;
 			reg = <0 0x15022000 0 0x6000>;
