--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 86 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14660181 paths analyzed, 2930 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.606ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_1/DOUT_0 (SLICE_X32Y11.D5), 1842811 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.570ns (Levels of Logic = 16)
  Clock Path Skew:      -0.001ns (0.301 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.COUT     Tbyp                  0.093   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.COUT     Tbyp                  0.093   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X34Y9.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X34Y9.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<16>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<15>
    SLICE_X32Y6.B6       net (fanout=2)        0.833   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<13>
    SLICE_X32Y6.COUT     Topcyb                0.448   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<13>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.AMUX     Tcina                 0.210   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X32Y12.D5      net (fanout=1)        0.714   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X32Y12.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X32Y13.AX      net (fanout=1)        0.751   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X32Y13.AMUX    Taxa                  0.302   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X32Y13.D5      net (fanout=1)        0.275   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X32Y13.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X33Y13.D6      net (fanout=2)        0.150   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X33Y11.A3      net (fanout=2)        0.580   N135
    SLICE_X33Y11.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X32Y11.D5      net (fanout=3)        0.720   XLXI_55/XLXI_1/DINT<0>
    SLICE_X32Y11.CLK     Tas                   0.328   XLXI_55/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (4.778ns logic, 7.792ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.516ns (Levels of Logic = 16)
  Clock Path Skew:      -0.001ns (0.301 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.COUT     Tbyp                  0.093   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X32Y5.B6       net (fanout=2)        0.781   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X32Y5.COUT     Topcyb                0.448   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.COUT     Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.AMUX     Tcina                 0.210   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X32Y12.D5      net (fanout=1)        0.714   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X32Y12.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X32Y13.AX      net (fanout=1)        0.751   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X32Y13.AMUX    Taxa                  0.302   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X32Y13.D5      net (fanout=1)        0.275   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X32Y13.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X33Y13.D6      net (fanout=2)        0.150   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X33Y11.A3      net (fanout=2)        0.580   N135
    SLICE_X33Y11.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X32Y11.D5      net (fanout=3)        0.720   XLXI_55/XLXI_1/DINT<0>
    SLICE_X32Y11.CLK     Tas                   0.328   XLXI_55/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     12.516ns (4.776ns logic, 7.740ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.487ns (Levels of Logic = 16)
  Clock Path Skew:      -0.001ns (0.301 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y4.B6       net (fanout=2)        0.833   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X32Y4.COUT     Topcyb                0.448   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X32Y5.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X32Y5.COUT     Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.COUT     Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.AMUX     Tcina                 0.210   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X32Y12.D5      net (fanout=1)        0.714   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X32Y12.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X32Y13.AX      net (fanout=1)        0.751   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X32Y13.AMUX    Taxa                  0.302   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X32Y13.D5      net (fanout=1)        0.275   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X32Y13.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X33Y13.D6      net (fanout=2)        0.150   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X33Y11.A3      net (fanout=2)        0.580   N135
    SLICE_X33Y11.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X32Y11.D5      net (fanout=3)        0.720   XLXI_55/XLXI_1/DINT<0>
    SLICE_X32Y11.CLK     Tas                   0.328   XLXI_55/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     12.487ns (4.774ns logic, 7.713ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_26/DOUT_0 (SLICE_X33Y15.AX), 1842811 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.333ns (Levels of Logic = 15)
  Clock Path Skew:      0.006ns (0.308 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.COUT     Tbyp                  0.093   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.COUT     Tbyp                  0.093   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X34Y9.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X34Y9.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<16>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<15>
    SLICE_X32Y6.B6       net (fanout=2)        0.833   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<13>
    SLICE_X32Y6.COUT     Topcyb                0.448   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<13>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.AMUX     Tcina                 0.210   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X32Y12.D5      net (fanout=1)        0.714   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X32Y12.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X32Y13.AX      net (fanout=1)        0.751   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X32Y13.AMUX    Taxa                  0.302   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X32Y13.D5      net (fanout=1)        0.275   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X32Y13.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X33Y13.D6      net (fanout=2)        0.150   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X33Y11.A3      net (fanout=2)        0.580   N135
    SLICE_X33Y11.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X33Y15.AX      net (fanout=3)        0.697   XLXI_55/XLXI_1/DINT<0>
    SLICE_X33Y15.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_26/DOUT<2>
                                                       XLXI_55/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     12.333ns (4.564ns logic, 7.769ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.279ns (Levels of Logic = 15)
  Clock Path Skew:      0.006ns (0.308 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.COUT     Tbyp                  0.093   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X34Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X32Y5.B6       net (fanout=2)        0.781   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X32Y5.COUT     Topcyb                0.448   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.COUT     Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.AMUX     Tcina                 0.210   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X32Y12.D5      net (fanout=1)        0.714   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X32Y12.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X32Y13.AX      net (fanout=1)        0.751   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X32Y13.AMUX    Taxa                  0.302   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X32Y13.D5      net (fanout=1)        0.275   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X32Y13.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X33Y13.D6      net (fanout=2)        0.150   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X33Y11.A3      net (fanout=2)        0.580   N135
    SLICE_X33Y11.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X33Y15.AX      net (fanout=3)        0.697   XLXI_55/XLXI_1/DINT<0>
    SLICE_X33Y15.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_26/DOUT<2>
                                                       XLXI_55/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     12.279ns (4.562ns logic, 7.717ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.250ns (Levels of Logic = 15)
  Clock Path Skew:      0.006ns (0.308 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y4.B6       net (fanout=2)        0.833   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X32Y4.COUT     Topcyb                0.448   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X32Y5.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X32Y5.COUT     Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X32Y6.COUT     Tbyp                  0.091   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<15>
    SLICE_X32Y7.AMUX     Tcina                 0.210   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_xor<16>
    SLICE_X32Y12.D5      net (fanout=1)        0.714   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/adsu_p.adsu_tmp<16>
    SLICE_X32Y12.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_CO11
    SLICE_X32Y13.AX      net (fanout=1)        0.751   XLXI_55/XLXI_1/XLXI_307/XLXI_46/CO_2
    SLICE_X32Y13.AMUX    Taxa                  0.302   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_58
    SLICE_X32Y13.D5      net (fanout=1)        0.275   XLXI_55/XLXI_1/XLXI_307/CO
    SLICE_X32Y13.D       Tilo                  0.235   XLXI_55/XLXI_1/XLXI_1/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_51
    SLICE_X33Y13.D6      net (fanout=2)        0.150   XLXI_55/XLXI_1/XLXI_307/neg
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<1>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X33Y11.A3      net (fanout=2)        0.580   N135
    SLICE_X33Y11.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X33Y15.AX      net (fanout=3)        0.697   XLXI_55/XLXI_1/DINT<0>
    SLICE_X33Y15.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_26/DOUT<2>
                                                       XLXI_55/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (4.560ns logic, 7.690ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_1/DOUT_22 (SLICE_X37Y12.CX), 90311 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_22 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.185ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.321 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_1/DOUT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y4.B6       net (fanout=2)        0.833   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X32Y4.CMUX     Topbc                 0.613   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X35Y14.A2      net (fanout=2)        2.224   XLXI_55/XLXI_1/XLXI_307/XLXI_46/S2<6>
    SLICE_X35Y14.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_17/DOUT<13>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O154
    SLICE_X37Y12.CX      net (fanout=3)        2.145   XLXI_55/XLXI_1/DINT<22>
    SLICE_X37Y12.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_1/DOUT<23>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_22
    -------------------------------------------------  ---------------------------
    Total                                     12.185ns (3.302ns logic, 8.883ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_22 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.107ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.321 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_1/DOUT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.AMUX     Tcina                 0.220   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y4.A6       net (fanout=2)        0.822   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<4>
    SLICE_X32Y4.CMUX     Topac                 0.636   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<4>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X35Y14.A2      net (fanout=2)        2.224   XLXI_55/XLXI_1/XLXI_307/XLXI_46/S2<6>
    SLICE_X35Y14.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_17/DOUT<13>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O154
    SLICE_X37Y12.CX      net (fanout=3)        2.145   XLXI_55/XLXI_1/DINT<22>
    SLICE_X37Y12.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_1/DOUT<23>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_22
    -------------------------------------------------  ---------------------------
    Total                                     12.107ns (3.235ns logic, 8.872ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_22 (FF)
  Requirement:          11.627ns
  Data Path Delay:      12.067ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.321 - 0.302)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4 to XLXI_55/XLXI_1/XLXI_1/DOUT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.CQ       Tcko                  0.525   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D1       net (fanout=30)       0.903   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd4
    SLICE_X32Y7.D        Tilo                  0.235   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_1/XLXI_107/SAVE_PC<4>1
    SLICE_X33Y5.B3       net (fanout=3)        0.591   XLXI_55/XLXI_1/SAVE_PC
    SLICE_X33Y5.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O_SW0
    SLICE_X33Y5.A5       net (fanout=1)        0.230   XLXI_55/XLXI_1/XLXI_228/N01
    SLICE_X33Y5.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_114/IS_R_TYPE
                                                       XLXI_55/XLXI_1/XLXI_228/O
    SLICE_X34Y10.A5      net (fanout=41)       0.914   XLXI_55/XLXI_1/ADD
    SLICE_X34Y10.A       Tilo                  0.254   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<19>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_69
    SLICE_X34Y6.A5       net (fanout=110)      1.040   XLXI_55/XLXI_1/XLXI_307/sub
    SLICE_X34Y6.COUT     Topcya                0.474   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<0>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.CIN      net (fanout=1)        0.003   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X34Y7.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X32Y4.BX       net (fanout=2)        0.988   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X32Y4.CMUX     Taxc                  0.340   XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_55/XLXI_1/XLXI_307/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X35Y14.A2      net (fanout=2)        2.224   XLXI_55/XLXI_1/XLXI_307/XLXI_46/S2<6>
    SLICE_X35Y14.A       Tilo                  0.259   XLXI_55/XLXI_1/XLXI_17/DOUT<13>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O154
    SLICE_X37Y12.CX      net (fanout=3)        2.145   XLXI_55/XLXI_1/DINT<22>
    SLICE_X37Y12.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_1/DOUT<23>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_22
    -------------------------------------------------  ---------------------------
    Total                                     12.067ns (3.029ns logic, 9.038ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 86 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_38/XLXI_1/XLXI_6/DOUT_3 (SLICE_X22Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_38/XLXI_1/XLXI_49 (FF)
  Destination:          XLXI_38/XLXI_1/XLXI_6/DOUT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.112 - 0.099)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_38/XLXI_1/XLXI_49 to XLXI_38/XLXI_1/XLXI_6/DOUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.200   XLXI_23/u4/u0/UCtrlSync/sync_r<2>
                                                       XLXI_38/XLXI_1/XLXI_49
    SLICE_X22Y23.CE      net (fanout=2)        0.290   XLXI_38/XLXI_1/sts_ce
    SLICE_X22Y23.CLK     Tckce       (-Th)     0.108   XLXI_38/XLXI_1/XLXI_6/DOUT<3>
                                                       XLXI_38/XLXI_1/XLXI_6/DOUT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.092ns logic, 0.290ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_38/XLXI_1/XLXI_6/DOUT_2 (SLICE_X22Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_38/XLXI_1/XLXI_49 (FF)
  Destination:          XLXI_38/XLXI_1/XLXI_6/DOUT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.112 - 0.099)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_38/XLXI_1/XLXI_49 to XLXI_38/XLXI_1/XLXI_6/DOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.200   XLXI_23/u4/u0/UCtrlSync/sync_r<2>
                                                       XLXI_38/XLXI_1/XLXI_49
    SLICE_X22Y23.CE      net (fanout=2)        0.290   XLXI_38/XLXI_1/sts_ce
    SLICE_X22Y23.CLK     Tckce       (-Th)     0.104   XLXI_38/XLXI_1/XLXI_6/DOUT<3>
                                                       XLXI_38/XLXI_1/XLXI_6/DOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.096ns logic, 0.290ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_38/XLXI_1/XLXI_6/DOUT_1 (SLICE_X22Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_38/XLXI_1/XLXI_49 (FF)
  Destination:          XLXI_38/XLXI_1/XLXI_6/DOUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.112 - 0.099)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_38/XLXI_1/XLXI_49 to XLXI_38/XLXI_1/XLXI_6/DOUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.200   XLXI_23/u4/u0/UCtrlSync/sync_r<2>
                                                       XLXI_38/XLXI_1/XLXI_49
    SLICE_X22Y23.CE      net (fanout=2)        0.290   XLXI_38/XLXI_1/sts_ce
    SLICE_X22Y23.CLK     Tckce       (-Th)     0.102   XLXI_38/XLXI_1/XLXI_6/DOUT<3>
                                                       XLXI_38/XLXI_1/XLXI_6/DOUT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.098ns logic, 0.290ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 86 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.961ns (period - min period limit)
  Period: 11.627ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 10.370ns (period - min period limit)
  Period: 11.627ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_38/LA_DOUT<7>/CLK
  Logical resource: XLXI_38/XLXI_1/XLXI_1/ram00/O0/CLK
  Location pin: SLICE_X18Y24.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 10.370ns (period - min period limit)
  Period: 11.627ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_38/LA_DOUT<7>/CLK
  Logical resource: XLXI_38/XLXI_1/XLXI_1/ram00/O1/CLK
  Location pin: SLICE_X18Y24.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   12.606|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 3412  (Setup/Max: 3412, Hold: 0)

Constraints cover 14660181 paths, 0 nets, and 4831 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 13 13:48:06 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4618 MB



