<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'" level="0">
<item name = "Date">Sun Sep 15 02:59:38 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_iris</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.227 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_62_2_VITIS_LOOP_63_3">32, 32, 3, 2, 2, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 215, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 9, 5, -</column>
<column name="Multiplexer">-, -, -, 67, -</column>
<column name="Register">-, -, 149, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_weights_U">neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUbkb, 0, 9, 5, 0, 32, 9, 1, 288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln62_1_fu_213_p2">+, 0, 0, 11, 3, 3</column>
<column name="add_ln62_2_fu_169_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln62_fu_181_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln63_fu_222_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln65_fu_253_p2">+, 0, 0, 13, 5, 5</column>
<column name="icmp_ln62_fu_163_p2">icmp, 0, 0, 14, 5, 6</column>
<column name="icmp_ln63_fu_187_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="select_ln62_1_fu_201_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln62_fu_193_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_62">9, 2, 64, 128</column>
<column name="indvar_flatten_fu_66">9, 2, 5, 10</column>
<column name="j_fu_58">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_1_reg_307">3, 0, 3, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_62">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_66">5, 0, 5, 0</column>
<column name="j_fu_58">3, 0, 3, 0</column>
<column name="select_ln62_1_reg_299">64, 0, 64, 0</column>
<column name="select_ln62_reg_294">3, 0, 3, 0</column>
<column name="trunc_ln63_reg_312">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, return value</column>
<column name="layer1_weight_tile_address0">out, 2, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_ce0">out, 1, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_we0">out, 1, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_d0">out, 9, ap_memory, layer1_weight_tile, array</column>
<column name="trunc_ln">in, 3, ap_none, trunc_ln, scalar</column>
<column name="layer1_weight_tile_3_address0">out, 2, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_ce0">out, 1, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_we0">out, 1, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_d0">out, 9, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_2_address0">out, 2, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_ce0">out, 1, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_we0">out, 1, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_d0">out, 9, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_1_address0">out, 2, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_ce0">out, 1, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_we0">out, 1, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_d0">out, 9, ap_memory, layer1_weight_tile_1, array</column>
</table>
</item>
</section>
</profile>
