# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Copying /tools/mentor/questa_10.7b_1/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:11:02 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.sv 
# ** Error: (vlog-7) Failed to open design unit file "./memory_test.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:11:03 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 26
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:13:48 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:13:48 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:13:48 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: (vlog-13069) ./memory_read_layer12_test.sv(67): near "<=": syntax error, unexpected <=.
# ** Error: ./memory_read_layer12_test.sv(67): (vlog-13205) Syntax error found in the scope following 'conv_ram_addr'. Is there a missing '::'?
# End time: 17:13:48 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:14:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:14:47 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:14:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: ./memory_read_layer12_test.sv(187): (vlog-2730) Undefined variable: 'channel32_count'.
# End time: 17:14:47 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:15:42 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:15:42 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:15:42 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:15:42 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:15:42 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Compiling module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:15:42 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:15:42 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# ** Error: (vlog-13069) ./image_ram.v(5): near "input": syntax error, unexpected input, expecting ')'.
# End time: 17:15:42 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 30
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./image_ram.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:16:03 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:16:04 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:16:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:16:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:16:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:16:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:16:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Compiling module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:16:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:16:04 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.image_ram(fast)
# Loading work.conv_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'read_conv'. The port definition is at: ./memory_read_layer12_test.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (10) for port 'conv_ram_addr'. The port definition is at: ./memory_read_layer12_test.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data'. The port definition is at: ./conv_ram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/conv_ram0 File: ./memory_read_layer12_test.sv Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (1) for port 'wraddress'. The port definition is at: ./conv_ram.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/conv_ram0 File: ./memory_read_layer12_test.sv Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (1) for port 'rdaddress'. The port definition is at: ./conv_ram.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/conv_ram0 File: ./memory_read_layer12_test.sv Line: 57
# ** Error: (vish-4014) No objects found matching '/testbench/dense_ram_addr'.
# Executing ONERROR command at macro ./waveformat.do line 15
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:18:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:18:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:18:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:18:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:18:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:18:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:18:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:18:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:08 on Apr 23,2023, Elapsed time: 0:02:04
# Errors: 3, Warnings: 6
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:18:08 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.image_ram(fast)
# Loading work.conv_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'read_conv'. The port definition is at: ./memory_read_layer12_test.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data'. The port definition is at: ./conv_ram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/conv_ram0 File: ./memory_read_layer12_test.sv Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (1) for port 'wraddress'. The port definition is at: ./conv_ram.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/conv_ram0 File: ./memory_read_layer12_test.sv Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (1) for port 'rdaddress'. The port definition is at: ./conv_ram.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/conv_ram0 File: ./memory_read_layer12_test.sv Line: 57
# ** Error: (vish-4014) No objects found matching '/testbench/dense_ram_addr'.
# Executing ONERROR command at macro ./waveformat.do line 15
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:21:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:21:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:21:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:21:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:21:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:21:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:21:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:21:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:37 on Apr 23,2023, Elapsed time: 0:03:29
# Errors: 3, Warnings: 5
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:21:37 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'read_conv'. The port definition is at: ./memory_read_layer12_test.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 14
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:23:28 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# ** Error: ./memory_test.v(48): (vlog-2110) Illegal reference to net "out0".
# ** Error: ./memory_test.v(49): (vlog-2110) Illegal reference to net "out1".
# ** Error: ./memory_test.v(50): (vlog-2110) Illegal reference to net "out2".
# ** Error: ./memory_test.v(51): (vlog-2110) Illegal reference to net "out3".
# ** Error: ./memory_test.v(52): (vlog-2110) Illegal reference to net "out_param".
# End time: 17:23:28 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 26
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_test.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:23:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:23:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:23:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:23:37 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:23:37 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:23:37 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:23:37 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:23:37 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:39 on Apr 23,2023, Elapsed time: 0:02:02
# Errors: 8, Warnings: 2
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:23:39 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'read_conv'. The port definition is at: ./memory_read_layer12_test.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 14
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:14 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:24:14 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:14 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:24:14 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:14 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:24:14 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:14 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:24:14 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:24:16 on Apr 23,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:24:16 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:58 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:24:59 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:24:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:24:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:24:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:24:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:25:00 on Apr 23,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:25:00 on Apr 23,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:06 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:26:06 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:06 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: (vlog-13069) ./memory_read_layer12_test.sv(48): near "<=": syntax error, unexpected <=.
# ** Error: ./memory_read_layer12_test.sv(48): (vlog-13205) Syntax error found in the scope following 'data1'. Is there a missing '::'?
# End time: 17:26:06 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:48 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:26:48 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:49 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: ./memory_read_layer12_test.sv(60): (vlog-2730) Undefined variable: 'dense_ram_addr'.
# End time: 17:26:49 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:26:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:26:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:26:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:26:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:26:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:27:00 on Apr 23,2023, Elapsed time: 0:02:00
# Errors: 9, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:27:00 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(78)
#    Time: 60019 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 78
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:27:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:27:47 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:27:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:27:48 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:27:48 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:27:48 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:27:48 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:27:48 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:27:50 on Apr 23,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:27:50 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(82)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 82
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:29:50 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:29:50 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:29:50 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:29:50 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:29:50 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:29:50 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:29:50 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:29:50 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:29:53 on Apr 23,2023, Elapsed time: 0:02:03
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:29:53 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(82)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 82
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:48:09 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# ** Error: (vlog-13069) ./memory_test.v(46): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 17:48:09 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 26
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_test.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:48:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:48:19 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:48:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:48:20 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:48:20 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:48:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:48:20 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:48:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:48:22 on Apr 23,2023, Elapsed time: 0:18:29
# Errors: 4, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:48:22 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(99)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 99
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:55:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:55:47 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:55:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:55:47 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:55:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:55:47 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:55:47 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:55:48 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:55:50 on Apr 23,2023, Elapsed time: 0:07:28
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:55:50 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): ./memory_test.v(15): (vopt-2912) Port 'ram_addr_a' not found in module 'memory_read_layer12_test' (31st connection).
# ** Error (suppressible): ./memory_test.v(15): (vopt-2912) Port 'ram_addr_b' not found in module 'memory_read_layer12_test' (32nd connection).
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 34
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:56:08 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:56:09 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:56:09 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: (vlog-13069) ./memory_read_layer12_test.sv(13): near "output": syntax error, unexpected output, expecting ')'.
# End time: 17:56:09 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:56:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:56:19 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:56:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: (vlog-13069) ./memory_read_layer12_test.sv(13): near "output": syntax error, unexpected output, expecting ')'.
# End time: 17:56:20 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:57:03 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:57:03 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:57:03 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:57:03 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:57:03 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:57:04 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:57:04 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:57:04 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:55:50 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'ram_addr_a'. The port definition is at: ./memory_read_layer12_test.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (1) for port 'ram_addr_b'. The port definition is at: ./memory_read_layer12_test.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1 File: ./memory_test.v Line: 15
# ** Note: $stop    : ./memory_test.v(101)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 101
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:59:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:59:12 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:59:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 17:59:13 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:59:13 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 17:59:13 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:59:13 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 17:59:13 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:59:16 on Apr 23,2023, Elapsed time: 0:03:26
# Errors: 2, Warnings: 4
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:59:16 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# ** Note: $stop    : ./memory_test.v(101)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 101
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:14:15 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# ** Error: (vlog-13069) ./memory_test.v(16): near "wire": syntax error, unexpected wire, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 18:14:15 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 26
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_test.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:14:49 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:14:49 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:14:49 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: ./memory_read_layer12_test.sv(48): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(53): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(58): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(63): (vlog-2730) Undefined variable: 'D_out'.
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data0' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data1' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data2' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data3' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(101): (vlog-2388) 'ram_store_addr' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren1' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren2' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren3' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren0' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(105): (vlog-2388) 'wr_en' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(127): (vlog-2388) 'reg_num' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(128): (vlog-2388) 'start_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(128): (vlog-2388) 'stop_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error: ./memory_read_layer12_test.sv(183): (vlog-2730) Undefined variable: 'endsim'.
# ** Error: (vlog-13069) ./memory_read_layer12_test.sv(183): near ":/": syntax error, unexpected :/.
# End time: 18:14:49 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:30 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:15:30 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:30 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: ./memory_read_layer12_test.sv(48): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(53): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(58): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(63): (vlog-2730) Undefined variable: 'D_out'.
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data0' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data1' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data2' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data3' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(101): (vlog-2388) 'ram_store_addr' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren1' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren2' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren3' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren0' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(105): (vlog-2388) 'wr_en' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(127): (vlog-2388) 'reg_num' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(128): (vlog-2388) 'start_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(128): (vlog-2388) 'stop_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error: (vlog-13069) ./memory_read_layer12_test.sv(185): near "1": syntax error, unexpected INTEGER NUMBER.
# End time: 18:15:30 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:58 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:15:58 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:58 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: ./memory_read_layer12_test.sv(48): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(53): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(58): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(63): (vlog-2730) Undefined variable: 'D_out'.
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data0' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data1' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data2' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(83): (vlog-2388) 'data3' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(101): (vlog-2388) 'ram_store_addr' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren1' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren2' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren3' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(104): (vlog-2388) 'wren0' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(105): (vlog-2388) 'wr_en' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(127): (vlog-2388) 'reg_num' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(128): (vlog-2388) 'start_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(128): (vlog-2388) 'stop_write_back' already declared in this scope (memory_read_layer12_test).
# End time: 18:15:58 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:17:14 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:17:14 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:17:14 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error (suppressible): ./memory_read_layer12_test.sv(41): (vlog-2388) 'ram_store_addr' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(45): (vlog-2388) 'wr_en' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(51): (vlog-2388) 'reg_num' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(52): (vlog-2388) 'start_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(52): (vlog-2388) 'stop_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error: ./memory_read_layer12_test.sv(81): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(86): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(91): (vlog-2730) Undefined variable: 'D_out'.
# ** Error: ./memory_read_layer12_test.sv(96): (vlog-2730) Undefined variable: 'D_out'.
# End time: 18:17:14 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:22:08 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:22:08 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:22:08 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error (suppressible): ./memory_read_layer12_test.sv(41): (vlog-2388) 'ram_store_addr' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(45): (vlog-2388) 'wr_en' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(51): (vlog-2388) 'reg_num' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(52): (vlog-2388) 'start_write_back' already declared in this scope (memory_read_layer12_test).
# ** Error (suppressible): ./memory_read_layer12_test.sv(52): (vlog-2388) 'stop_write_back' already declared in this scope (memory_read_layer12_test).
# End time: 18:22:08 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:22:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:23:00 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:23:00 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:23:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:23:00 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:23:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:23:00 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:23:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:23:02 on Apr 23,2023, Elapsed time: 0:23:46
# Errors: 38, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:23:02 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: ./memory_read_layer12_test.sv(54): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(55): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(56): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(57): Module 'res_ram' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 34
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:24:43 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:24:44 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:24:44 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:24:44 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:24:44 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:24:44 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:24:44 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:24:44 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:23:02 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ./memory_read_layer12_test.sv(54): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(55): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(56): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(57): Module 'res_ram' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 34
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:26:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:26:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:26:36 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:36 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:26:37 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:23:02 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ./memory_read_layer12_test.sv(54): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(55): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(56): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(57): Module 'res_ram' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 35
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:57 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:26:57 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:57 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:26:57 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:57 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:26:57 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:26:57 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:26:57 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:23:02 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ./memory_read_layer12_test.sv(54): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(55): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(56): Module 'res_ram' is not defined.
# ** Error: ./memory_read_layer12_test.sv(57): Module 'res_ram' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 35
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:27:12 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:27:12 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:27:12 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./res_ram.v 
# -- Compiling module res_ram
# 
# Top level modules:
# 	res_ram
# End time: 18:27:12 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:12 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:27:12 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:23:02 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.res_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram0 File: ./memory_read_layer12_test.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram1 File: ./memory_read_layer12_test.sv Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram2 File: ./memory_read_layer12_test.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram3 File: ./memory_read_layer12_test.sv Line: 57
# ** Note: $stop    : ./memory_test.v(110)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 110
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:51 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:27:51 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:51 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:27:51 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:51 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:27:51 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:51 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./res_ram.v 
# -- Skipping module res_ram
# 
# Top level modules:
# 	res_ram
# End time: 18:27:51 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:27:51 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:27:52 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:27:52 on Apr 23,2023, Elapsed time: 0:04:50
# Errors: 16, Warnings: 9
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:27:52 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.res_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram0 File: ./memory_read_layer12_test.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram1 File: ./memory_read_layer12_test.sv Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram2 File: ./memory_read_layer12_test.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram3 File: ./memory_read_layer12_test.sv Line: 57
# ** Note: $stop    : ./memory_test.v(110)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 110
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:30:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:30:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:30:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:30:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:30:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:30:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:30:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./res_ram.v 
# -- Skipping module res_ram
# 
# Top level modules:
# 	res_ram
# End time: 18:30:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:30:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:30:35 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:30:35 on Apr 23,2023, Elapsed time: 0:02:43
# Errors: 0, Warnings: 5
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:30:35 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): ./memory_test.v(19): (vopt-2912) Port 'ram_addr_a' not found in module 'memory_read_layer12_test' (31st connection).
# ** Error (suppressible): ./memory_test.v(19): (vopt-2912) Port 'ram_addr_b' not found in module 'memory_read_layer12_test' (32nd connection).
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 35
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:31:43 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:31:43 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:31:43 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:31:43 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:31:43 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:31:43 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:31:43 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./res_ram.v 
# -- Skipping module res_ram
# 
# Top level modules:
# 	res_ram
# End time: 18:31:44 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:31:44 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:31:44 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:30:35 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.res_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram0 File: ./memory_read_layer12_test.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram1 File: ./memory_read_layer12_test.sv Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram2 File: ./memory_read_layer12_test.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram3 File: ./memory_read_layer12_test.sv Line: 57
# ** Note: $stop    : ./memory_test.v(110)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 110
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:46:33 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:46:33 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:46:33 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Skipping module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:46:34 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:46:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:46:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:46:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./res_ram.v 
# -- Skipping module res_ram
# 
# Top level modules:
# 	res_ram
# End time: 18:46:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:46:34 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:46:34 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:46:35 on Apr 23,2023, Elapsed time: 0:16:00
# Errors: 2, Warnings: 6
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:46:35 on Apr 23,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.res_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram0 File: ./memory_read_layer12_test.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram1 File: ./memory_read_layer12_test.sv Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram2 File: ./memory_read_layer12_test.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram3 File: ./memory_read_layer12_test.sv Line: 57
# ** Note: $stop    : ./memory_test.v(110)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 110
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:47:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:47:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:47:59 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# ** Error: (vlog-13038) ./memory_read_layer12_test.sv(19): near ")": Missing port in ansi port list.
# End time: 18:47:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 27
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ./memory_read_layer12_test.sv"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:48:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_test.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:48:19 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:48:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./memory_read_layer12_test.sv 
# -- Compiling module memory_read_layer12_test
# 
# Top level modules:
# 	memory_read_layer12_test
# End time: 18:48:19 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:48:19 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./conv_ram.v 
# -- Skipping module conv_ram
# 
# Top level modules:
# 	conv_ram
# End time: 18:48:20 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:48:20 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./res_ram.v 
# -- Skipping module res_ram
# 
# Top level modules:
# 	res_ram
# End time: 18:48:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:48:20 on Apr 23,2023
# vlog -reportprogress 300 "+acc" -incr ./image_ram.v 
# -- Skipping module image_ram
# 
# Top level modules:
# 	image_ram
# End time: 18:48:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:48:21 on Apr 23,2023, Elapsed time: 0:01:46
# Errors: 4, Warnings: 5
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 18:48:21 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading sv_std.std
# Loading work.memory_read_layer12_test(fast)
# Loading work.res_ram(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram0 File: ./memory_read_layer12_test.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram1 File: ./memory_read_layer12_test.sv Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram2 File: ./memory_read_layer12_test.sv Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: ./res_ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/memory1/res_ram3 File: ./memory_read_layer12_test.sv Line: 57
# ** Note: $stop    : ./memory_test.v(110)
#    Time: 60023 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./memory_test.v line 110
# End time: 18:56:57 on Apr 23,2023, Elapsed time: 0:08:36
# Errors: 0, Warnings: 5
