<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p79" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_79{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_79{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_79{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_79{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_79{left:425px;bottom:998px;letter-spacing:-0.14px;}
#t6_79{left:425px;bottom:976px;letter-spacing:-0.11px;}
#t7_79{left:425px;bottom:959px;letter-spacing:-0.11px;}
#t8_79{left:425px;bottom:943px;letter-spacing:-0.11px;}
#t9_79{left:425px;bottom:926px;letter-spacing:-0.12px;}
#ta_79{left:425px;bottom:909px;letter-spacing:-0.11px;}
#tb_79{left:425px;bottom:892px;letter-spacing:-0.12px;}
#tc_79{left:690px;bottom:998px;letter-spacing:-0.12px;}
#td_79{left:190px;bottom:868px;letter-spacing:-0.2px;}
#te_79{left:425px;bottom:868px;letter-spacing:-0.15px;}
#tf_79{left:425px;bottom:846px;letter-spacing:-0.11px;}
#tg_79{left:425px;bottom:830px;letter-spacing:-0.11px;}
#th_79{left:425px;bottom:813px;letter-spacing:-0.11px;}
#ti_79{left:690px;bottom:868px;letter-spacing:-0.12px;}
#tj_79{left:75px;bottom:788px;letter-spacing:-0.16px;}
#tk_79{left:137px;bottom:788px;letter-spacing:-0.16px;}
#tl_79{left:190px;bottom:788px;letter-spacing:-0.15px;}
#tm_79{left:425px;bottom:788px;letter-spacing:-0.12px;}
#tn_79{left:425px;bottom:767px;letter-spacing:-0.11px;}
#to_79{left:425px;bottom:750px;letter-spacing:-0.12px;}
#tp_79{left:425px;bottom:733px;letter-spacing:-0.14px;}
#tq_79{left:690px;bottom:788px;letter-spacing:-0.03px;}
#tr_79{left:690px;bottom:771px;letter-spacing:-0.12px;}
#ts_79{left:690px;bottom:755px;letter-spacing:-0.13px;}
#tt_79{left:690px;bottom:738px;letter-spacing:-0.14px;}
#tu_79{left:690px;bottom:721px;letter-spacing:-0.14px;}
#tv_79{left:190px;bottom:697px;}
#tw_79{left:425px;bottom:697px;letter-spacing:-0.16px;}
#tx_79{left:425px;bottom:675px;letter-spacing:-0.11px;}
#ty_79{left:425px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#tz_79{left:425px;bottom:642px;letter-spacing:-0.12px;}
#t10_79{left:190px;bottom:617px;}
#t11_79{left:425px;bottom:617px;letter-spacing:-0.15px;}
#t12_79{left:425px;bottom:596px;letter-spacing:-0.1px;word-spacing:-0.26px;}
#t13_79{left:425px;bottom:579px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_79{left:425px;bottom:562px;letter-spacing:-0.11px;}
#t15_79{left:425px;bottom:545px;letter-spacing:-0.12px;}
#t16_79{left:425px;bottom:529px;letter-spacing:-0.11px;}
#t17_79{left:190px;bottom:504px;}
#t18_79{left:425px;bottom:504px;letter-spacing:-0.16px;}
#t19_79{left:425px;bottom:483px;letter-spacing:-0.12px;}
#t1a_79{left:425px;bottom:466px;letter-spacing:-0.12px;}
#t1b_79{left:425px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t1c_79{left:425px;bottom:432px;letter-spacing:-0.12px;}
#t1d_79{left:190px;bottom:408px;letter-spacing:-0.14px;}
#t1e_79{left:425px;bottom:408px;letter-spacing:-0.12px;}
#t1f_79{left:76px;bottom:383px;letter-spacing:-0.16px;}
#t1g_79{left:137px;bottom:383px;letter-spacing:-0.17px;}
#t1h_79{left:190px;bottom:383px;letter-spacing:-0.13px;}
#t1i_79{left:425px;bottom:383px;letter-spacing:-0.11px;}
#t1j_79{left:425px;bottom:367px;letter-spacing:-0.11px;}
#t1k_79{left:190px;bottom:342px;}
#t1l_79{left:425px;bottom:342px;letter-spacing:-0.14px;}
#t1m_79{left:425px;bottom:321px;letter-spacing:-0.12px;}
#t1n_79{left:690px;bottom:342px;letter-spacing:-0.12px;}
#t1o_79{left:190px;bottom:296px;}
#t1p_79{left:425px;bottom:296px;letter-spacing:-0.11px;}
#t1q_79{left:425px;bottom:275px;letter-spacing:-0.12px;}
#t1r_79{left:425px;bottom:258px;letter-spacing:-0.11px;}
#t1s_79{left:690px;bottom:296px;letter-spacing:-0.12px;}
#t1t_79{left:190px;bottom:234px;}
#t1u_79{left:425px;bottom:234px;letter-spacing:-0.16px;}
#t1v_79{left:425px;bottom:212px;letter-spacing:-0.12px;}
#t1w_79{left:425px;bottom:195px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1x_79{left:690px;bottom:234px;letter-spacing:-0.12px;}
#t1y_79{left:190px;bottom:171px;}
#t1z_79{left:425px;bottom:171px;letter-spacing:-0.15px;}
#t20_79{left:425px;bottom:150px;letter-spacing:-0.11px;}
#t21_79{left:425px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t22_79{left:690px;bottom:171px;letter-spacing:-0.12px;}
#t23_79{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t24_79{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t25_79{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t26_79{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t27_79{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t28_79{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t29_79{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2a_79{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2b_79{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2c_79{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_79{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_79{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_79{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_79{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_79{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts79" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg79Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg79" style="-webkit-user-select: none;"><object width="935" height="1210" data="79/79.svg" type="image/svg+xml" id="pdf79" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_79" class="t s1_79">Vol. 4 </span><span id="t2_79" class="t s1_79">2-63 </span>
<span id="t3_79" class="t s2_79">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_79" class="t s3_79">62 </span><span id="t5_79" class="t s3_79">IN_TSX </span>
<span id="t6_79" class="t s3_79">This LBR record records a branch that </span>
<span id="t7_79" class="t s3_79">retired during a TSX transaction. On </span>
<span id="t8_79" class="t s3_79">processors that do not support Intel TSX </span>
<span id="t9_79" class="t s3_79">(CPUID.07H.EBX.HLE[bit 4]=0 and </span>
<span id="ta_79" class="t s3_79">CPUID.07H.EBX.RTM[bit 11]=0), this bit is </span>
<span id="tb_79" class="t s3_79">undefined. </span>
<span id="tc_79" class="t s3_79">Reset Value: 0 </span>
<span id="td_79" class="t s3_79">63 </span><span id="te_79" class="t s3_79">MISPRED </span>
<span id="tf_79" class="t s3_79">The recorded branch direction (conditional </span>
<span id="tg_79" class="t s3_79">branch) or target (indirect branch) was </span>
<span id="th_79" class="t s3_79">mispredicted. </span>
<span id="ti_79" class="t s3_79">Reset Value: 0 </span>
<span id="tj_79" class="t s3_79">1406H </span><span id="tk_79" class="t s3_79">5126 </span><span id="tl_79" class="t s3_79">IA32_MCU_CONTROL </span><span id="tm_79" class="t s3_79">MCU Control (R/W) </span>
<span id="tn_79" class="t s3_79">Controls the behavior of the Microcode </span>
<span id="to_79" class="t s3_79">Update Trigger MSR, </span>
<span id="tp_79" class="t s3_79">IA32_BIOS_UPDT_TRIG. </span>
<span id="tq_79" class="t s3_79">If </span>
<span id="tr_79" class="t s3_79">CPUID.07H.0H:EDX[29]=1 </span>
<span id="ts_79" class="t s3_79">&amp;&amp; </span>
<span id="tt_79" class="t s3_79">MSR.IA32_ARCH_CAPABILI </span>
<span id="tu_79" class="t s3_79">TIES.MCU_CONTROL=1 </span>
<span id="tv_79" class="t s3_79">0 </span><span id="tw_79" class="t s3_79">LOCK </span>
<span id="tx_79" class="t s3_79">Once set, further writes to this MSR will </span>
<span id="ty_79" class="t s3_79">cause a #GP(0) fault. Bypassed during SMM </span>
<span id="tz_79" class="t s3_79">if EN_SMM_BYPASS (bit 2) is set. </span>
<span id="t10_79" class="t s3_79">1 </span><span id="t11_79" class="t s3_79">DIS_MCU_LOAD </span>
<span id="t12_79" class="t s3_79">If this bit is set on a given logical processor, </span>
<span id="t13_79" class="t s3_79">then any subsequent attempts to load a </span>
<span id="t14_79" class="t s3_79">microcode update by that logical processor </span>
<span id="t15_79" class="t s3_79">will be silently dropped (WRMSR 0x79 has </span>
<span id="t16_79" class="t s3_79">no effect). </span>
<span id="t17_79" class="t s3_79">2 </span><span id="t18_79" class="t s3_79">EN_SMM_BYPASS </span>
<span id="t19_79" class="t s3_79">If set, then writes to IA32_MCU_CONTROL </span>
<span id="t1a_79" class="t s3_79">are allowed during SMM regardless of the </span>
<span id="t1b_79" class="t s3_79">LOCK bit. This enables BIOS to Opt-In to the </span>
<span id="t1c_79" class="t s3_79">SMM Bypass functionality. </span>
<span id="t1d_79" class="t s3_79">63:3 </span><span id="t1e_79" class="t s3_79">Reserved. </span>
<span id="t1f_79" class="t s3_79">14CEH </span><span id="t1g_79" class="t s3_79">5326 </span><span id="t1h_79" class="t s3_79">IA32_LBR_CTL </span><span id="t1i_79" class="t s3_79">Last Branch Record Enabling and </span>
<span id="t1j_79" class="t s3_79">Configuration Register (R/W) </span>
<span id="t1k_79" class="t s3_79">0 </span><span id="t1l_79" class="t s3_79">LBREn </span>
<span id="t1m_79" class="t s3_79">When set, enables LBR recording. </span>
<span id="t1n_79" class="t s3_79">Reset Value: 0 </span>
<span id="t1o_79" class="t s3_79">1 </span><span id="t1p_79" class="t s3_79">OS </span>
<span id="t1q_79" class="t s3_79">When set, allows LBR recording when CPL </span>
<span id="t1r_79" class="t s3_79">== 0. </span>
<span id="t1s_79" class="t s3_79">Reset Value: 0 </span>
<span id="t1t_79" class="t s3_79">2 </span><span id="t1u_79" class="t s3_79">USR </span>
<span id="t1v_79" class="t s3_79">When set, allows LBR recording when CPL </span>
<span id="t1w_79" class="t s3_79">!= 0. </span>
<span id="t1x_79" class="t s3_79">Reset Value: 0 </span>
<span id="t1y_79" class="t s3_79">3 </span><span id="t1z_79" class="t s3_79">CALL_STACK </span>
<span id="t20_79" class="t s3_79">When set, records branches in call-stack </span>
<span id="t21_79" class="t s3_79">mode. See Section 19.1.2.4. </span>
<span id="t22_79" class="t s3_79">Reset Value: 0 </span>
<span id="t23_79" class="t s4_79">Table 2-2. </span><span id="t24_79" class="t s4_79">IA-32 Architectural MSRs (Contd.) </span>
<span id="t25_79" class="t s5_79">Register </span>
<span id="t26_79" class="t s5_79">Address </span>
<span id="t27_79" class="t s5_79">Architectural MSR Name / Bit Fields </span>
<span id="t28_79" class="t s5_79">(Former MSR Name) </span><span id="t29_79" class="t s5_79">MSR/Bit Description </span><span id="t2a_79" class="t s5_79">Comment </span>
<span id="t2b_79" class="t s5_79">Hex </span><span id="t2c_79" class="t s5_79">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
