// Seed: 288633363
module module_0 (
    output tri id_0,
    input wand id_1,
    input wand id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    input supply0 id_9
);
  always repeat (id_9) $signed(48);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd71
) (
    input uwire id_0,
    input tri1 _id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    output wire id_5,
    output wire id_6
);
  wire id_8;
  logic [id_1 : 1  ==  1] id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_5,
      id_4,
      id_4,
      id_0,
      id_6,
      id_0,
      id_2
  );
  assign modCall_1.id_7 = 0;
  generate
    for (id_11 = 1; id_10; id_3 = id_2) begin : LABEL_0
      initial id_3 = -1;
      wire id_12;
      ;
    end
  endgenerate
endmodule
