Classic Timing Analyzer report for vga
Tue Nov 23 13:24:56 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From              ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+--------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 12.652 ns                        ; v_sync_b          ; v_sync             ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 5.541 ns                         ; clock             ; pixclk             ; --         ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 199.40 MHz ( period = 5.015 ns ) ; vertikal_citac[3] ; vertikal_citac[30] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; horizontal.syn    ; h_sync_b           ; clock      ; clock    ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                   ;                    ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; vertikal_citac[3]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; vertikal_citac[3]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.751 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; vertikal_citac[3]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; vertikal_citac[0]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 205.38 MHz ( period = 4.869 ns )                    ; vertikal_citac[3]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 205.93 MHz ( period = 4.856 ns )                    ; vertikal_citac[0]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 206.87 MHz ( period = 4.834 ns )                    ; vertikal_citac[0]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.620 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; vertikal_citac[6]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.593 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; vertikal_citac[7]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 209.07 MHz ( period = 4.783 ns )                    ; vertikal_citac[1]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; vertikal_citac[6]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; vertikal_citac[7]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 210.48 MHz ( period = 4.751 ns )                    ; vertikal_citac[6]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.521 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; vertikal_citac[2]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 210.57 MHz ( period = 4.749 ns )                    ; vertikal_citac[1]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.535 ns                ;
; N/A                                     ; 210.79 MHz ( period = 4.744 ns )                    ; vertikal_citac[0]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.546 ns                ;
; N/A                                     ; 211.10 MHz ( period = 4.737 ns )                    ; vertikal_citac[7]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.507 ns                ;
; N/A                                     ; 211.55 MHz ( period = 4.727 ns )                    ; vertikal_citac[1]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 212.04 MHz ( period = 4.716 ns )                    ; vertikal_citac[2]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; vertikal_citac[2]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; vertikal_citac[6]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; vertikal_citac[3]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 215.19 MHz ( period = 4.647 ns )                    ; vertikal_citac[7]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.433 ns                ;
; N/A                                     ; 215.38 MHz ( period = 4.643 ns )                    ; vertikal_citac[4]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 215.66 MHz ( period = 4.637 ns )                    ; vertikal_citac[1]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.439 ns                ;
; N/A                                     ; 216.97 MHz ( period = 4.609 ns )                    ; vertikal_citac[4]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.395 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; vertikal_citac[2]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.406 ns                ;
; N/A                                     ; 217.77 MHz ( period = 4.592 ns )                    ; vertikal_citac[3]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.378 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; vertikal_citac[4]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.373 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; vertikal_citac[0]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.338 ns                ;
; N/A                                     ; 220.51 MHz ( period = 4.535 ns )                    ; vertikal_citac[8]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 222.17 MHz ( period = 4.501 ns )                    ; vertikal_citac[8]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.32 MHz ( period = 4.498 ns )                    ; vertikal_citac[5]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; vertikal_citac[4]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; vertikal_citac[8]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 223.71 MHz ( period = 4.470 ns )                    ; vertikal_citac[9]  ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; vertikal_citac[0]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; 224.01 MHz ( period = 4.464 ns )                    ; vertikal_citac[5]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; vertikal_citac[6]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 225.12 MHz ( period = 4.442 ns )                    ; vertikal_citac[5]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 225.28 MHz ( period = 4.439 ns )                    ; vertikal_citac[7]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; vertikal_citac[9]  ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; vertikal_citac[1]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 226.55 MHz ( period = 4.414 ns )                    ; vertikal_citac[9]  ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.184 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; vertikal_citac[10] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; vertikal_citac[2]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 227.84 MHz ( period = 4.389 ns )                    ; vertikal_citac[8]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; vertikal_citac[6]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.41 MHz ( period = 4.378 ns )                    ; vertikal_citac[10] ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; vertikal_citac[7]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; vertikal_citac[11] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; 229.36 MHz ( period = 4.360 ns )                    ; vertikal_citac[1]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; vertikal_citac[10] ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 229.78 MHz ( period = 4.352 ns )                    ; vertikal_citac[5]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 230.95 MHz ( period = 4.330 ns )                    ; vertikal_citac[11] ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; vertikal_citac[2]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 231.27 MHz ( period = 4.324 ns )                    ; vertikal_citac[9]  ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.110 ns                ;
; N/A                                     ; 232.13 MHz ( period = 4.308 ns )                    ; vertikal_citac[11] ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; vertikal_citac[12] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; vertikal_citac[4]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 234.41 MHz ( period = 4.266 ns )                    ; vertikal_citac[10] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 234.63 MHz ( period = 4.262 ns )                    ; vertikal_citac[12] ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 235.35 MHz ( period = 4.249 ns )                    ; vertikal_citac[3]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 235.85 MHz ( period = 4.240 ns )                    ; vertikal_citac[12] ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 4.017 ns                ;
; N/A                                     ; 236.97 MHz ( period = 4.220 ns )                    ; vertikal_citac[4]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 237.08 MHz ( period = 4.218 ns )                    ; vertikal_citac[11] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 237.59 MHz ( period = 4.209 ns )                    ; vertikal_citac[13] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; vertikal_citac[8]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; vertikal_citac[3]  ; vertikal_citac[24] ; clock      ; clock    ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; vertikal_citac[13] ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; vertikal_citac[13] ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; vertikal_citac[12] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; 241.31 MHz ( period = 4.144 ns )                    ; vertikal_citac[5]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; vertikal_citac[10] ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; vertikal_citac[10] ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; vertikal_citac[10] ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 242.48 MHz ( period = 4.124 ns )                    ; vertikal_citac[0]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; vertikal_citac[9]  ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 3.902 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; vertikal_citac[8]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; 243.49 MHz ( period = 4.107 ns )                    ; vertikal_citac[28] ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; 243.49 MHz ( period = 4.107 ns )                    ; vertikal_citac[28] ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; 243.49 MHz ( period = 4.107 ns )                    ; vertikal_citac[28] ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; 243.96 MHz ( period = 4.099 ns )                    ; vertikal_citac[14] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 245.40 MHz ( period = 4.075 ns )                    ; vertikal_citac[5]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 246.00 MHz ( period = 4.065 ns )                    ; vertikal_citac[14] ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; 246.06 MHz ( period = 4.064 ns )                    ; vertikal_citac[26] ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 246.06 MHz ( period = 4.064 ns )                    ; vertikal_citac[26] ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 246.06 MHz ( period = 4.064 ns )                    ; vertikal_citac[26] ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; vertikal_citac[13] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; vertikal_citac[10] ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 3.844 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; vertikal_citac[6]  ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; vertikal_citac[6]  ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; vertikal_citac[6]  ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 246.85 MHz ( period = 4.051 ns )                    ; vertikal_citac[0]  ; vertikal_citac[24] ; clock      ; clock    ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 247.10 MHz ( period = 4.047 ns )                    ; vertikal_citac[9]  ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; vertikal_citac[14] ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.40 MHz ( period = 4.042 ns )                    ; vertikal_citac[15] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; vertikal_citac[6]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; vertikal_citac[7]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; vertikal_citac[9]  ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; vertikal_citac[9]  ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; vertikal_citac[9]  ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; 248.94 MHz ( period = 4.017 ns )                    ; vertikal_citac[1]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; vertikal_citac[11] ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; vertikal_citac[15] ; vertikal_citac[31] ; clock      ; clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; vertikal_citac[10] ; vertikal_citac[9]  ; clock      ; clock    ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; vertikal_citac[10] ; vertikal.back      ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; vertikal_citac[11] ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; vertikal_citac[10] ; vertikal_citac[16] ; clock      ; clock    ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; vertikal_citac[11] ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; vertikal_citac[11] ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; vertikal_citac[10] ; vertikal_citac[18] ; clock      ; clock    ; None                        ; None                      ; 3.774 ns                ;
; N/A                                     ; 250.44 MHz ( period = 3.993 ns )                    ; vertikal_citac[10] ; vertikal_citac[6]  ; clock      ; clock    ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; vertikal_citac[10] ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; vertikal_citac[10] ; vertikal_citac[12] ; clock      ; clock    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; vertikal_citac[3]  ; vertikal_citac[19] ; clock      ; clock    ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 250.88 MHz ( period = 3.986 ns )                    ; vertikal_citac[15] ; vertikal_citac[29] ; clock      ; clock    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 250.88 MHz ( period = 3.986 ns )                    ; vertikal_citac[10] ; vertikal_citac[13] ; clock      ; clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; vertikal_citac[2]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; vertikal_citac[3]  ; vertikal_citac[23] ; clock      ; clock    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; vertikal_citac[7]  ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; vertikal_citac[7]  ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; vertikal_citac[10] ; vertikal_citac[14] ; clock      ; clock    ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; vertikal_citac[7]  ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.70 MHz ( period = 3.973 ns )                    ; vertikal_citac[28] ; vertikal_citac[9]  ; clock      ; clock    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; vertikal_citac[28] ; vertikal.back      ; clock      ; clock    ; None                        ; None                      ; 3.756 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; vertikal_citac[30] ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; vertikal_citac[30] ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; vertikal_citac[30] ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; vertikal_citac[6]  ; vertikal_citac[24] ; clock      ; clock    ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 252.14 MHz ( period = 3.966 ns )                    ; vertikal_citac[28] ; vertikal_citac[16] ; clock      ; clock    ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 252.14 MHz ( period = 3.966 ns )                    ; vertikal_citac[10] ; vertikal_citac[10] ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; vertikal_citac[28] ; vertikal_citac[18] ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; vertikal_citac[28] ; vertikal_citac[6]  ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; vertikal_citac[10] ; vertikal_citac[7]  ; clock      ; clock    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; vertikal_citac[28] ; vertikal_citac[12] ; clock      ; clock    ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; vertikal_citac[10] ; v_sync_b           ; clock      ; clock    ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 252.78 MHz ( period = 3.956 ns )                    ; vertikal_citac[28] ; vertikal_citac[13] ; clock      ; clock    ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 252.91 MHz ( period = 3.954 ns )                    ; vertikal_citac[7]  ; vertikal_citac[24] ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; vertikal_citac[14] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; vertikal_citac[3]  ; vertikal_citac[22] ; clock      ; clock    ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 253.16 MHz ( period = 3.950 ns )                    ; vertikal_citac[10] ; vertikal_citac[11] ; clock      ; clock    ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 253.49 MHz ( period = 3.945 ns )                    ; vertikal_citac[28] ; vertikal_citac[14] ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; vertikal_citac[1]  ; vertikal_citac[24] ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; vertikal_citac[12] ; vertikal_citac[27] ; clock      ; clock    ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; vertikal_citac[11] ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 254.07 MHz ( period = 3.936 ns )                    ; vertikal_citac[28] ; vertikal_citac[10] ; clock      ; clock    ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; vertikal_citac[28] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; vertikal_citac[28] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; vertikal_citac[26] ; vertikal_citac[9]  ; clock      ; clock    ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; vertikal_citac[28] ; vertikal_citac[7]  ; clock      ; clock    ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; vertikal_citac[28] ; v_sync_b           ; clock      ; clock    ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; vertikal_citac[26] ; vertikal.back      ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 254.91 MHz ( period = 3.923 ns )                    ; vertikal_citac[26] ; vertikal_citac[16] ; clock      ; clock    ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 254.91 MHz ( period = 3.923 ns )                    ; vertikal_citac[6]  ; vertikal_citac[9]  ; clock      ; clock    ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 254.97 MHz ( period = 3.922 ns )                    ; vertikal_citac[26] ; vertikal_citac[18] ; clock      ; clock    ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; vertikal_citac[6]  ; vertikal.back      ; clock      ; clock    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; vertikal_citac[28] ; vertikal_citac[11] ; clock      ; clock    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; vertikal_citac[26] ; vertikal_citac[6]  ; clock      ; clock    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; vertikal_citac[6]  ; vertikal_citac[16] ; clock      ; clock    ; None                        ; None                      ; 3.695 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; vertikal_citac[26] ; vertikal_citac[12] ; clock      ; clock    ; None                        ; None                      ; 3.695 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; vertikal_citac[6]  ; vertikal_citac[18] ; clock      ; clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; vertikal_citac[6]  ; vertikal_citac[6]  ; clock      ; clock    ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; vertikal_citac[26] ; vertikal_citac[13] ; clock      ; clock    ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; vertikal_citac[2]  ; vertikal_citac[24] ; clock      ; clock    ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 255.82 MHz ( period = 3.909 ns )                    ; vertikal_citac[6]  ; vertikal_citac[12] ; clock      ; clock    ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; vertikal_citac[3]  ; vertikal_citac[15] ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; vertikal_citac[6]  ; vertikal_citac[13] ; clock      ; clock    ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; vertikal_citac[26] ; vertikal_citac[14] ; clock      ; clock    ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; vertikal_citac[3]  ; vertikal_citac[16] ; clock      ; clock    ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; vertikal_citac[15] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; vertikal_citac[6]  ; vertikal_citac[14] ; clock      ; clock    ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; vertikal_citac[26] ; vertikal_citac[10] ; clock      ; clock    ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; vertikal_citac[26] ; vertikal_citac[30] ; clock      ; clock    ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; vertikal_citac[26] ; vertikal_citac[28] ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; vertikal_citac[9]  ; vertikal_citac[9]  ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; vertikal_citac[9]  ; vertikal.back      ; clock      ; clock    ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; vertikal_citac[3]  ; vertikal_citac[21] ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; vertikal_citac[26] ; vertikal_citac[7]  ; clock      ; clock    ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; vertikal_citac[6]  ; vertikal_citac[10] ; clock      ; clock    ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; vertikal_citac[26] ; v_sync_b           ; clock      ; clock    ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; vertikal_citac[9]  ; vertikal_citac[16] ; clock      ; clock    ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 257.60 MHz ( period = 3.882 ns )                    ; vertikal_citac[9]  ; vertikal_citac[18] ; clock      ; clock    ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; vertikal_citac[6]  ; vertikal_citac[7]  ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; vertikal_citac[9]  ; vertikal_citac[6]  ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; vertikal_citac[6]  ; v_sync_b           ; clock      ; clock    ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; vertikal_citac[4]  ; vertikal_citac[25] ; clock      ; clock    ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; vertikal_citac[26] ; vertikal_citac[11] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 258.00 MHz ( period = 3.876 ns )                    ; vertikal_citac[9]  ; vertikal_citac[12] ; clock      ; clock    ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; vertikal_citac[12] ; vertikal_citac[26] ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; vertikal_citac[9]  ; vertikal_citac[13] ; clock      ; clock    ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; vertikal_citac[27] ; vertikal.data      ; clock      ; clock    ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; vertikal_citac[27] ; vertikal.syn       ; clock      ; clock    ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; vertikal_citac[6]  ; vertikal_citac[11] ; clock      ; clock    ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; vertikal_citac[27] ; vertikal.front     ; clock      ; clock    ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; vertikal_citac[10] ; vertikal_citac[8]  ; clock      ; clock    ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; vertikal_citac[0]  ; vertikal_citac[19] ; clock      ; clock    ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; vertikal_citac[11] ; vertikal_citac[9]  ; clock      ; clock    ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; vertikal_citac[9]  ; vertikal_citac[14] ; clock      ; clock    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 259.00 MHz ( period = 3.861 ns )                    ; vertikal_citac[10] ; vertikal_citac[20] ; clock      ; clock    ; None                        ; None                      ; 3.640 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                    ;                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                               ;
+------------------------------------------+----------------+----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; horizontal.syn ; h_sync_b ; clock      ; clock    ; None                       ; None                       ; 0.569 ns                 ;
+------------------------------------------+----------------+----------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+----------+--------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To     ; From Clock ;
+-------+--------------+------------+----------+--------+------------+
; N/A   ; None         ; 12.652 ns  ; v_sync_b ; v_sync ; clock      ;
; N/A   ; None         ; 9.881 ns   ; h_sync_b ; h_sync ; clock      ;
+-------+--------------+------------+----------+--------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 5.541 ns        ; clock ; pixclk ;
+-------+-------------------+-----------------+-------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 23 13:24:55 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "h_sync_b" as buffer
Info: Clock "clock" has Internal fmax of 199.4 MHz between source register "vertikal_citac[3]" and destination register "vertikal_citac[30]" (period= 5.015 ns)
    Info: + Longest register to register delay is 4.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N11; Fanout = 3; REG Node = 'vertikal_citac[3]'
        Info: 2: + IC(0.802 ns) + CELL(0.414 ns) = 1.216 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; COMB Node = 'Add1~7'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 2; COMB Node = 'Add1~9'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 2; COMB Node = 'Add1~11'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.429 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'Add1~13'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.588 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 2; COMB Node = 'Add1~15'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.659 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; COMB Node = 'Add1~17'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.730 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 2; COMB Node = 'Add1~19'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.801 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'Add1~21'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.872 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 2; COMB Node = 'Add1~23'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.943 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 2; COMB Node = 'Add1~25'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.014 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 2; COMB Node = 'Add1~27'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.085 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 2; COMB Node = 'Add1~29'
        Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 2.231 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'Add1~31'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.302 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 2; COMB Node = 'Add1~33'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.373 ns; Loc. = LCCOMB_X24_Y8_N2; Fanout = 2; COMB Node = 'Add1~35'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.444 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 2; COMB Node = 'Add1~37'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.515 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 2; COMB Node = 'Add1~39'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.586 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 2; COMB Node = 'Add1~41'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.657 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'Add1~43'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.728 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 2; COMB Node = 'Add1~45'
        Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.887 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 2; COMB Node = 'Add1~47'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.958 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 2; COMB Node = 'Add1~49'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.029 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 2; COMB Node = 'Add1~51'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.100 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 2; COMB Node = 'Add1~53'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.171 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 2; COMB Node = 'Add1~55'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.242 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 2; COMB Node = 'Add1~57'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.313 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 2; COMB Node = 'Add1~59'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.723 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'Add1~60'
        Info: 30: + IC(0.719 ns) + CELL(0.275 ns) = 4.717 ns; Loc. = LCCOMB_X24_Y7_N22; Fanout = 1; COMB Node = 'Add1~65'
        Info: 31: + IC(0.000 ns) + CELL(0.084 ns) = 4.801 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 3; REG Node = 'vertikal_citac[30]'
        Info: Total cell delay = 3.280 ns ( 68.32 % )
        Info: Total interconnect delay = 1.521 ns ( 31.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 7.325 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.835 ns) + CELL(0.787 ns) = 3.621 ns; Loc. = LCFF_X43_Y25_N19; Fanout = 3; REG Node = 'h_sync_b'
            Info: 3: + IC(2.149 ns) + CELL(0.000 ns) = 5.770 ns; Loc. = CLKCTRL_G11; Fanout = 37; COMB Node = 'h_sync_b~clkctrl'
            Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 7.325 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 3; REG Node = 'vertikal_citac[30]'
            Info: Total cell delay = 2.323 ns ( 31.71 % )
            Info: Total interconnect delay = 5.002 ns ( 68.29 % )
        Info: - Longest clock path from clock "clock" to source register is 7.325 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.835 ns) + CELL(0.787 ns) = 3.621 ns; Loc. = LCFF_X43_Y25_N19; Fanout = 3; REG Node = 'h_sync_b'
            Info: 3: + IC(2.149 ns) + CELL(0.000 ns) = 5.770 ns; Loc. = CLKCTRL_G11; Fanout = 37; COMB Node = 'h_sync_b~clkctrl'
            Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 7.325 ns; Loc. = LCFF_X24_Y7_N11; Fanout = 3; REG Node = 'vertikal_citac[3]'
            Info: Total cell delay = 2.323 ns ( 31.71 % )
            Info: Total interconnect delay = 5.002 ns ( 68.29 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "horizontal.syn" and destination pin or register "h_sync_b" for clock "clock" (Hold time is 157 ps)
    Info: + Largest clock skew is 0.710 ns
        Info: + Longest clock path from clock "clock" to destination register is 3.371 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.835 ns) + CELL(0.537 ns) = 3.371 ns; Loc. = LCFF_X43_Y25_N19; Fanout = 3; REG Node = 'h_sync_b'
            Info: Total cell delay = 1.536 ns ( 45.57 % )
            Info: Total interconnect delay = 1.835 ns ( 54.43 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.661 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X43_Y25_N13; Fanout = 5; REG Node = 'horizontal.syn'
            Info: Total cell delay = 1.536 ns ( 57.72 % )
            Info: Total interconnect delay = 1.125 ns ( 42.28 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N13; Fanout = 5; REG Node = 'horizontal.syn'
        Info: 2: + IC(0.335 ns) + CELL(0.150 ns) = 0.485 ns; Loc. = LCCOMB_X43_Y25_N18; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.569 ns; Loc. = LCFF_X43_Y25_N19; Fanout = 3; REG Node = 'h_sync_b'
        Info: Total cell delay = 0.234 ns ( 41.12 % )
        Info: Total interconnect delay = 0.335 ns ( 58.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "clock" to destination pin "v_sync" through register "v_sync_b" is 12.652 ns
    Info: + Longest clock path from clock "clock" to source register is 7.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.835 ns) + CELL(0.787 ns) = 3.621 ns; Loc. = LCFF_X43_Y25_N19; Fanout = 3; REG Node = 'h_sync_b'
        Info: 3: + IC(2.149 ns) + CELL(0.000 ns) = 5.770 ns; Loc. = CLKCTRL_G11; Fanout = 37; COMB Node = 'h_sync_b~clkctrl'
        Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 7.325 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 2; REG Node = 'v_sync_b'
        Info: Total cell delay = 2.323 ns ( 31.71 % )
        Info: Total interconnect delay = 5.002 ns ( 68.29 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 2; REG Node = 'v_sync_b'
        Info: 2: + IC(2.279 ns) + CELL(2.798 ns) = 5.077 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'v_sync'
        Info: Total cell delay = 2.798 ns ( 55.11 % )
        Info: Total interconnect delay = 2.279 ns ( 44.89 % )
Info: Longest tpd from source pin "clock" to destination pin "pixclk" is 5.541 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'
    Info: 2: + IC(1.744 ns) + CELL(2.798 ns) = 5.541 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'pixclk'
    Info: Total cell delay = 3.797 ns ( 68.53 % )
    Info: Total interconnect delay = 1.744 ns ( 31.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Tue Nov 23 13:24:56 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


