{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636547754929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636547755339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 09:35:54 2021 " "Processing started: Wed Nov 10 09:35:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636547755339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636547755339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsProcessor -c mipsProcessor --analyze_file=E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsProcessor -c mipsProcessor --analyze_file=E:/intelFPGA_lite/20.1/Projeto/8bitRegister.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636547755339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636547755720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636547755721 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or a string literal RegisterFile.vhd(22) " "VHDL syntax error at RegisterFile.vhd(22) near text \"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or a string literal" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" RegisterFile.vhd(29) " "VHDL syntax error at RegisterFile.vhd(29) near text \")\";  expecting \":\", or \",\"" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" RegisterFile.vhd(36) " "VHDL syntax error at RegisterFile.vhd(36) near text \")\";  expecting \":\", or \",\"" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" RegisterFile.vhd(43) " "VHDL syntax error at RegisterFile.vhd(43) near text \")\";  expecting \":\", or \",\"" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" RegisterFile.vhd(50) " "VHDL syntax error at RegisterFile.vhd(50) near text \")\";  expecting \":\", or \",\"" {  } { { "RegisterFile.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/RegisterFile.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ALU.vhd(12) " "VHDL syntax error at ALU.vhd(12) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" ALU.vhd(25) " "VHDL syntax error at ALU.vhd(25) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \";\" ALU.vhd(42) " "VHDL syntax error at ALU.vhd(42) near text \"END\";  expecting \";\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(44) " "VHDL syntax error at ALU.vhd(44) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(44) " "VHDL syntax error at ALU.vhd(44) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(45) " "VHDL syntax error at ALU.vhd(45) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(45) " "VHDL syntax error at ALU.vhd(45) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(46) " "VHDL syntax error at ALU.vhd(46) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(46) " "VHDL syntax error at ALU.vhd(46) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(47) " "VHDL syntax error at ALU.vhd(47) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(47) " "VHDL syntax error at ALU.vhd(47) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(48) " "VHDL syntax error at ALU.vhd(48) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(48) " "VHDL syntax error at ALU.vhd(48) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(49) " "VHDL syntax error at ALU.vhd(49) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(49) " "VHDL syntax error at ALU.vhd(49) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(50) " "VHDL syntax error at ALU.vhd(50) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767158 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(50) " "VHDL syntax error at ALU.vhd(50) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767159 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ALU.vhd(51) " "VHDL syntax error at ALU.vhd(51) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767159 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ALU.vhd(51) " "VHDL syntax error at ALU.vhd(51) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ALU.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/ALU.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767159 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \")\", or \",\" Memory.vhd(17) " "VHDL syntax error at Memory.vhd(17) near text \"1\";  expecting \")\", or \",\"" {  } { { "Memory.vhd" "" { Text "E:/intelFPGA_lite/20.1/Projeto/Memory.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1636547767167 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 25 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 25 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636547767218 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 10 09:36:07 2021 " "Processing ended: Wed Nov 10 09:36:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636547767218 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636547767218 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636547767218 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636547767218 ""}
