Timing Analyzer report for P11_DAC
Sat Nov 16 10:11:21 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLK'
 13. Slow 1200mV 85C Model Setup: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'
 14. Slow 1200mV 85C Model Setup: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'
 15. Slow 1200mV 85C Model Hold: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'
 16. Slow 1200mV 85C Model Hold: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'
 17. Slow 1200mV 85C Model Hold: 'i_CLK'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'i_CLK'
 26. Slow 1200mV 0C Model Setup: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'
 27. Slow 1200mV 0C Model Setup: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'
 28. Slow 1200mV 0C Model Hold: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'
 29. Slow 1200mV 0C Model Hold: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'
 30. Slow 1200mV 0C Model Hold: 'i_CLK'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'i_CLK'
 38. Fast 1200mV 0C Model Setup: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'
 39. Fast 1200mV 0C Model Setup: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'
 40. Fast 1200mV 0C Model Hold: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'
 41. Fast 1200mV 0C Model Hold: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'
 42. Fast 1200mV 0C Model Hold: 'i_CLK'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; P11_DAC                                                ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+
; Clock Name                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                               ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk }   ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk } ;
; i_CLK                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLK }                                             ;
; i_ST                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_ST }                                              ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 182.12 MHz ; 182.12 MHz      ; i_CLK                                             ;                                                ;
; 320.82 MHz ; 320.82 MHz      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ;                                                ;
; 555.56 MHz ; 402.09 MHz      ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; i_CLK                                             ; -4.491 ; -239.825      ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -2.172 ; -25.762       ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.839 ; -5.412        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 0.454 ; 0.000         ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.464 ; 0.000         ;
; i_CLK                                             ; 0.715 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; i_CLK                                             ; -3.000 ; -101.142      ;
; i_ST                                              ; -3.000 ; -10.435       ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -1.487 ; -26.766       ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -1.487 ; -16.357       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLK'                                                                                                                                                         ;
+--------+--------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.491 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.412      ;
; -4.396 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.317      ;
; -4.382 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.303      ;
; -4.364 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.285      ;
; -4.336 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.257      ;
; -4.279 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.200      ;
; -4.273 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.194      ;
; -4.181 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.102      ;
; -4.179 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 5.099      ;
; -4.167 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.088      ;
; -4.143 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.064      ;
; -4.138 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.059      ;
; -4.110 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.031      ;
; -4.096 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.017      ;
; -4.079 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.000      ;
; -4.034 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.955      ;
; -4.032 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.952      ;
; -4.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.948      ;
; -4.018 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.939      ;
; -4.014 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.934      ;
; -4.008 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.929      ;
; -4.006 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.926      ;
; -3.998 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.919      ;
; -3.980 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.901      ;
; -3.970 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.891      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.957 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.877      ;
; -3.950 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.871      ;
; -3.947 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.868      ;
; -3.923 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.843      ;
; -3.913 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.833      ;
; -3.892 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.812      ;
; -3.883 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.804      ;
; -3.875 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.795      ;
; -3.871 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.791      ;
; -3.868 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.789      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.862 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.782      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.848 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.768      ;
; -3.847 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.768      ;
; -3.840 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.761      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.750      ;
; -3.818 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[16]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.738      ;
; -3.802 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.722      ;
; -3.802 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.722      ;
; -3.802 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 4.722      ;
+--------+--------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.172 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.546      ;
; -2.137 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.511      ;
; -2.117 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 3.038      ;
; -2.093 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 3.014      ;
; -2.093 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 3.014      ;
; -2.093 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 3.014      ;
; -2.093 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 3.014      ;
; -1.921 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.842      ;
; -1.835 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.756      ;
; -1.824 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.198      ;
; -1.824 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.198      ;
; -1.824 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.198      ;
; -1.824 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.198      ;
; -1.805 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.726      ;
; -1.777 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.698      ;
; -1.761 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.883      ; 5.135      ;
; -1.757 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.678      ;
; -1.723 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.644      ;
; -1.664 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.585      ;
; -1.603 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.524      ;
; -1.582 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 5.456      ;
; -1.577 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.498      ;
; -1.505 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.426      ;
; -1.476 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.397      ;
; -1.465 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.386      ;
; -1.460 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.381      ;
; -1.420 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.341      ;
; -1.411 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.332      ;
; -1.406 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.327      ;
; -1.395 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 5.269      ;
; -1.384 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.305      ;
; -1.378 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.299      ;
; -1.358 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.279      ;
; -1.304 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.225      ;
; -1.296 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 5.170      ;
; -1.296 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 5.170      ;
; -1.296 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 5.170      ;
; -1.296 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 5.170      ;
; -1.221 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.142      ;
; -1.200 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.121      ;
; -1.199 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.120      ;
; -1.198 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.119      ;
; -1.192 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.113      ;
; -1.192 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.113      ;
; -1.147 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 2.068      ;
; -1.050 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.971      ;
; -1.007 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.928      ;
; -0.995 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.916      ;
; -0.953 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.874      ;
; -0.948 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.869      ;
; -0.928 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.849      ;
; -0.849 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.883      ; 4.723      ;
; -0.826 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.747      ;
; -0.825 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.746      ;
; -0.824 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.745      ;
; -0.818 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.739      ;
; -0.818 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.739      ;
; -0.800 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.721      ;
; -0.770 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.691      ;
; -0.767 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.688      ;
; -0.762 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.683      ;
; -0.732 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.653      ;
; -0.587 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.508      ;
; -0.582 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.503      ;
; -0.581 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.502      ;
; -0.577 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.498      ;
; -0.576 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.497      ;
; -0.576 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.497      ;
; -0.574 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.495      ;
; -0.572 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.493      ;
; -0.528 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.449      ;
; -0.321 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|o_LDAC              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.242      ;
; -0.236 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|EN_SCK              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.157      ;
; -0.209 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.130      ;
; -0.206 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|o_RDY               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.127      ;
; -0.174 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_CS                ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 1.095      ;
; -0.016 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 0.937      ;
; 0.099  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 0.822      ;
; 0.099  ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.080     ; 0.822      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.839 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 1.302      ;
; -0.837 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 1.300      ;
; -0.831 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 1.294      ;
; -0.800 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.718      ;
; -0.798 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.716      ;
; -0.632 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 1.095      ;
; -0.629 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 1.092      ;
; -0.609 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.527      ;
; -0.591 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.509      ;
; -0.590 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.508      ;
; -0.566 ; DISP_NUM[0][6]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 1.029      ;
; -0.430 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 0.893      ;
; -0.421 ; DISP_NUM[0][5]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 0.884      ;
; -0.420 ; DISP_NUM[0][2]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.028     ; 0.883      ;
; -0.412 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[7] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.330      ;
; -0.387 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.082     ; 1.306      ;
; -0.373 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.291      ;
; -0.373 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.083     ; 1.291      ;
; -0.004 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.082     ; 0.923      ;
; 0.061  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|act_state     ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.082     ; 0.858      ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.520 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.812      ;
; 0.683 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_CS                ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.975      ;
; 0.697 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 0.989      ;
; 0.755 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|o_RDY               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.047      ;
; 0.757 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|EN_SCK              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.049      ;
; 0.881 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|o_LDAC              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.173      ;
; 1.082 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.374      ;
; 1.087 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.379      ;
; 1.087 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.379      ;
; 1.088 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.380      ;
; 1.091 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.383      ;
; 1.094 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.386      ;
; 1.116 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.408      ;
; 1.118 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.213 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.505      ;
; 1.223 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.515      ;
; 1.228 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.520      ;
; 1.229 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.521      ;
; 1.229 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.521      ;
; 1.236 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.528      ;
; 1.269 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 4.537      ;
; 1.361 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.653      ;
; 1.429 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.721      ;
; 1.466 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.758      ;
; 1.510 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.802      ;
; 1.510 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.802      ;
; 1.511 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.803      ;
; 1.515 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.807      ;
; 1.516 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.808      ;
; 1.516 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.808      ;
; 1.516 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.808      ;
; 1.518 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.810      ;
; 1.526 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.818      ;
; 1.541 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.833      ;
; 1.544 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.836      ;
; 1.545 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.837      ;
; 1.592 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.884      ;
; 1.630 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.922      ;
; 1.657 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.949      ;
; 1.662 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.954      ;
; 1.675 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 1.967      ;
; 1.716 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.008      ;
; 1.724 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.016      ;
; 1.749 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.041      ;
; 1.783 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 5.051      ;
; 1.813 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.105      ;
; 1.827 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.119      ;
; 1.840 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.132      ;
; 1.852 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 5.120      ;
; 1.852 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 5.120      ;
; 1.852 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 5.120      ;
; 1.852 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 5.120      ;
; 1.881 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.173      ;
; 1.899 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 3.026      ; 5.167      ;
; 1.901 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.193      ;
; 2.017 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.309      ;
; 2.062 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.354      ;
; 2.178 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 4.946      ;
; 2.207 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.499      ;
; 2.373 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 5.141      ;
; 2.373 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 5.141      ;
; 2.373 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 5.141      ;
; 2.373 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 5.141      ;
; 2.478 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 5.246      ;
; 2.510 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 3.026      ; 5.278      ;
; 2.567 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.859      ;
; 2.576 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.868      ;
; 2.576 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.868      ;
; 2.576 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.868      ;
; 2.576 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.080      ; 2.868      ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'                                                                                                                                                          ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.464 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|act_state     ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.082      ; 0.758      ;
; 0.533 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.082      ; 0.827      ;
; 0.799 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.082      ; 1.093      ;
; 0.854 ; DISP_NUM[0][2]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 0.796      ;
; 0.855 ; DISP_NUM[0][5]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 0.797      ;
; 0.861 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 0.803      ;
; 0.912 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.204      ;
; 0.912 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.204      ;
; 0.926 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[7] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.218      ;
; 0.976 ; DISP_NUM[0][6]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 0.918      ;
; 1.006 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 0.948      ;
; 1.009 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 0.951      ;
; 1.029 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.321      ;
; 1.049 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.341      ;
; 1.055 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.347      ;
; 1.149 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 1.091      ;
; 1.267 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 1.209      ;
; 1.269 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.200      ; 1.211      ;
; 1.304 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.596      ;
; 1.306 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.080      ; 1.598      ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLK'                                                                                                                                                           ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.715 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.102      ; 1.029      ;
; 0.738 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.102      ; 1.054      ;
; 0.760 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.787 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.079      ;
; 1.078 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.102      ; 1.392      ;
; 1.099 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.401      ;
; 1.115 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; i_CLK        ; i_CLK       ; 0.000        ; 0.081      ; 1.418      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 193.91 MHz ; 193.91 MHz      ; i_CLK                                             ;                                                ;
; 337.38 MHz ; 337.38 MHz      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ;                                                ;
; 609.01 MHz ; 402.09 MHz      ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; i_CLK                                             ; -4.157 ; -220.466      ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -2.108 ; -23.119       ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.694 ; -4.191        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 0.402 ; 0.000         ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.416 ; 0.000         ;
; i_CLK                                             ; 0.665 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; i_CLK                                             ; -3.000 ; -101.142      ;
; i_ST                                              ; -3.000 ; -10.435       ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -1.487 ; -26.766       ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -1.487 ; -16.357       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                                          ;
+--------+--------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.157 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 5.088      ;
; -4.070 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 5.001      ;
; -4.055 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.986      ;
; -4.050 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.981      ;
; -4.017 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.948      ;
; -3.969 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.900      ;
; -3.963 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.894      ;
; -3.915 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.844      ;
; -3.879 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.810      ;
; -3.851 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.782      ;
; -3.829 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.760      ;
; -3.822 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.753      ;
; -3.811 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.742      ;
; -3.798 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.729      ;
; -3.774 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.705      ;
; -3.753 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.682      ;
; -3.750 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.681      ;
; -3.741 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.670      ;
; -3.739 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.670      ;
; -3.727 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.658      ;
; -3.708 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.637      ;
; -3.705 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.636      ;
; -3.681 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.612      ;
; -3.667 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.598      ;
; -3.667 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.598      ;
; -3.660 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.591      ;
; -3.657 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.586      ;
; -3.655 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.584      ;
; -3.653 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.584      ;
; -3.643 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.642 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.572      ;
; -3.629 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.560      ;
; -3.623 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.552      ;
; -3.612 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.541      ;
; -3.597 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.528      ;
; -3.572 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.503      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.555 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.485      ;
; -3.544 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk    ; i_CLK        ; i_CLK       ; 1.000        ; -0.073     ; 4.473      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.540 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.470      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 4.466      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.535 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.465      ;
; -3.527 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[16]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.457      ;
; -3.502 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.432      ;
; -3.502 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28] ; i_CLK        ; i_CLK       ; 1.000        ; -0.072     ; 4.432      ;
+--------+--------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'                                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.108 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 5.258      ;
; -2.008 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 5.158      ;
; -1.964 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.894      ;
; -1.909 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.839      ;
; -1.909 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.839      ;
; -1.909 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.839      ;
; -1.909 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.839      ;
; -1.787 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 4.937      ;
; -1.769 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.699      ;
; -1.699 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 4.849      ;
; -1.699 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 4.849      ;
; -1.699 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 4.849      ;
; -1.699 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 2.658      ; 4.849      ;
; -1.666 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.596      ;
; -1.664 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.594      ;
; -1.639 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.569      ;
; -1.565 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.495      ;
; -1.489 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.419      ;
; -1.456 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.386      ;
; -1.452 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 5.102      ;
; -1.445 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.375      ;
; -1.387 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.317      ;
; -1.291 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.221      ;
; -1.282 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.212      ;
; -1.273 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.203      ;
; -1.270 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.200      ;
; -1.249 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.179      ;
; -1.232 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.162      ;
; -1.190 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.120      ;
; -1.190 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 4.840      ;
; -1.190 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 4.840      ;
; -1.190 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 4.840      ;
; -1.190 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 4.840      ;
; -1.164 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.094      ;
; -1.160 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.090      ;
; -1.156 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.086      ;
; -1.145 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 4.795      ;
; -1.128 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.058      ;
; -1.126 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 2.056      ;
; -0.998 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.928      ;
; -0.984 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.914      ;
; -0.983 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.913      ;
; -0.983 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.913      ;
; -0.976 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.906      ;
; -0.976 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.906      ;
; -0.945 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.875      ;
; -0.863 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.793      ;
; -0.844 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.774      ;
; -0.811 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.741      ;
; -0.802 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.732      ;
; -0.798 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.728      ;
; -0.677 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.607      ;
; -0.645 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.575      ;
; -0.644 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.574      ;
; -0.644 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.574      ;
; -0.637 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.567      ;
; -0.637 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.567      ;
; -0.626 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 2.658      ; 4.276      ;
; -0.622 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.552      ;
; -0.616 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.546      ;
; -0.611 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.541      ;
; -0.604 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.534      ;
; -0.501 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.431      ;
; -0.483 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.413      ;
; -0.462 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.392      ;
; -0.462 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.392      ;
; -0.462 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.392      ;
; -0.458 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.388      ;
; -0.457 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.387      ;
; -0.457 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.387      ;
; -0.430 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.360      ;
; -0.241 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|o_LDAC              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.171      ;
; -0.130 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|EN_SCK              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.060      ;
; -0.112 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|o_RDY               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.042      ;
; -0.092 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 1.022      ;
; -0.068 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_CS                ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 0.998      ;
; 0.079  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 0.851      ;
; 0.185  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.072     ; 0.745      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'                                                                                                                                                           ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.694 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 1.186      ;
; -0.692 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 1.184      ;
; -0.674 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 1.166      ;
; -0.642 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.570      ;
; -0.640 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.568      ;
; -0.499 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 0.991      ;
; -0.495 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 0.987      ;
; -0.479 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.407      ;
; -0.448 ; DISP_NUM[0][6]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 0.940      ;
; -0.440 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.368      ;
; -0.439 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.367      ;
; -0.314 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 0.806      ;
; -0.306 ; DISP_NUM[0][5]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 0.798      ;
; -0.305 ; DISP_NUM[0][2]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; 0.000      ; 0.797      ;
; -0.279 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[7] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.207      ;
; -0.266 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.194      ;
; -0.266 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.074     ; 1.194      ;
; -0.247 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.073     ; 1.176      ;
; 0.098  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.073     ; 0.831      ;
; 0.159  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|act_state     ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.073     ; 0.770      ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.480 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.747      ;
; 0.631 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_CS                ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.898      ;
; 0.649 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.916      ;
; 0.698 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|EN_SCK              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.965      ;
; 0.703 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|o_RDY               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 0.970      ;
; 0.796 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|o_LDAC              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.063      ;
; 0.976 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.243      ;
; 0.978 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.245      ;
; 0.978 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.245      ;
; 0.979 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.246      ;
; 0.983 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.250      ;
; 0.983 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.250      ;
; 0.984 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.251      ;
; 0.994 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.261      ;
; 0.999 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.266      ;
; 1.085 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.352      ;
; 1.096 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.110      ;
; 1.098 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.365      ;
; 1.146 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.413      ;
; 1.147 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.414      ;
; 1.153 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.421      ;
; 1.240 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.507      ;
; 1.278 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.545      ;
; 1.313 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.580      ;
; 1.357 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.624      ;
; 1.379 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.646      ;
; 1.380 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.647      ;
; 1.386 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.653      ;
; 1.405 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.672      ;
; 1.411 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.678      ;
; 1.416 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.683      ;
; 1.417 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.684      ;
; 1.422 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.689      ;
; 1.423 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.690      ;
; 1.424 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.691      ;
; 1.426 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.693      ;
; 1.426 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.693      ;
; 1.478 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.745      ;
; 1.480 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.747      ;
; 1.503 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.770      ;
; 1.519 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.786      ;
; 1.559 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.826      ;
; 1.562 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.829      ;
; 1.568 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.835      ;
; 1.577 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.591      ;
; 1.635 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.902      ;
; 1.660 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.927      ;
; 1.670 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.937      ;
; 1.676 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 1.943      ;
; 1.738 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.005      ;
; 1.769 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.783      ;
; 1.769 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.783      ;
; 1.769 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.783      ;
; 1.769 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.783      ;
; 1.799 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.066      ;
; 1.815 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 2.789      ; 4.829      ;
; 1.821 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.088      ;
; 1.983 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.250      ;
; 2.242 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 4.756      ;
; 2.282 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 4.796      ;
; 2.282 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 4.796      ;
; 2.282 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 4.796      ;
; 2.282 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 4.796      ;
; 2.291 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.558      ;
; 2.360 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.627      ;
; 2.360 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.627      ;
; 2.360 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.627      ;
; 2.360 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.072      ; 2.627      ;
; 2.366 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 4.880      ;
; 2.522 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 2.789      ; 5.036      ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'                                                                                                                                                           ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.416 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|act_state     ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.500 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.073      ; 0.768      ;
; 0.745 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.073      ; 1.013      ;
; 0.809 ; DISP_NUM[0][2]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 0.740      ;
; 0.810 ; DISP_NUM[0][5]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 0.741      ;
; 0.814 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 0.745      ;
; 0.846 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.113      ;
; 0.846 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.113      ;
; 0.862 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[7] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.129      ;
; 0.915 ; DISP_NUM[0][6]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 0.846      ;
; 0.938 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.205      ;
; 0.939 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.206      ;
; 0.949 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 0.880      ;
; 0.952 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 0.883      ;
; 0.960 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.227      ;
; 1.076 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 1.007      ;
; 1.179 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 1.110      ;
; 1.181 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; 0.206      ; 1.112      ;
; 1.217 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.484      ;
; 1.219 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.072      ; 1.486      ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                            ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.665 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.092      ; 0.952      ;
; 0.688 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.956      ;
; 0.692 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.092      ; 0.979      ;
; 0.704 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 0.980      ;
; 0.733 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.000      ;
; 0.985 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.092      ; 1.272      ;
; 1.005 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.273      ;
; 1.022 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.290      ;
; 1.026 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; i_CLK        ; i_CLK       ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; i_CLK        ; i_CLK       ; 0.000        ; 0.073      ; 1.297      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; i_CLK                                             ; -1.347 ; -59.431       ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -1.015 ; -6.456        ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.506 ; -2.977        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 0.186 ; 0.000         ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.194 ; 0.000         ;
; i_CLK                                             ; 0.284 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; i_CLK                                             ; -3.000 ; -73.319       ;
; i_ST                                              ; -3.000 ; -8.520        ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -1.000 ; -18.000       ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -1.000 ; -11.000       ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                                            ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.347 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.298      ;
; -1.328 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.279      ;
; -1.322 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.273      ;
; -1.315 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.266      ;
; -1.303 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.254      ;
; -1.286 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.237      ;
; -1.283 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.234      ;
; -1.251 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.202      ;
; -1.238 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.189      ;
; -1.231 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.182      ;
; -1.228 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.179      ;
; -1.218 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.169      ;
; -1.205 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.156      ;
; -1.203 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.154      ;
; -1.185 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.135      ;
; -1.176 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.127      ;
; -1.171 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.122      ;
; -1.170 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.121      ;
; -1.162 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.113      ;
; -1.161 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.112      ;
; -1.153 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.104      ;
; -1.150 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.100      ;
; -1.149 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.099      ;
; -1.139 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.090      ;
; -1.132 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.083      ;
; -1.129 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.080      ;
; -1.128 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.079      ;
; -1.126 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.076      ;
; -1.119 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.070      ;
; -1.118 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.068      ;
; -1.103 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.054      ;
; -1.097 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 2.048      ;
; -1.094 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[16]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.044      ;
; -1.087 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.037      ;
; -1.081 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.031      ;
; -1.077 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.027      ;
; -1.050 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.000      ;
; -1.038 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.988      ;
; -1.029 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.238     ; 1.778      ;
; -1.028 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.979      ;
; -1.025 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.238     ; 1.774      ;
; -1.025 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.975      ;
; -1.024 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.974      ;
; -1.015 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; i_CLK        ; i_CLK       ; 1.000        ; -0.238     ; 1.764      ;
; -1.014 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.964      ;
; -1.013 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.964      ;
; -1.009 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.959      ;
; -1.008 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.958      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.996 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.947      ;
; -0.993 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.943      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.941      ;
; -0.989 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.940      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.933      ;
; -0.977 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 1.927      ;
; -0.977 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK        ; i_CLK       ; 1.000        ; -0.238     ; 1.726      ;
; -0.977 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.928      ;
; -0.977 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.928      ;
; -0.977 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK        ; i_CLK       ; 1.000        ; -0.036     ; 1.928      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'                                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.015 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.768      ;
; -0.927 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.680      ;
; -0.833 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.586      ;
; -0.833 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.586      ;
; -0.833 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.586      ;
; -0.833 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.586      ;
; -0.644 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.500        ; 1.276      ; 2.397      ;
; -0.421 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.372      ;
; -0.319 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.572      ;
; -0.263 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.214      ;
; -0.263 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.214      ;
; -0.263 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.214      ;
; -0.263 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.214      ;
; -0.246 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.197      ;
; -0.222 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.173      ;
; -0.208 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.159      ;
; -0.200 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.151      ;
; -0.172 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.123      ;
; -0.163 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.114      ;
; -0.162 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.415      ;
; -0.137 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.088      ;
; -0.109 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.060      ;
; -0.107 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.058      ;
; -0.080 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.031      ;
; -0.060 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.011      ;
; -0.059 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.010      ;
; -0.056 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.007      ;
; -0.054 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 1.005      ;
; -0.047 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.998      ;
; -0.036 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.987      ;
; -0.025 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.278      ;
; -0.025 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.278      ;
; -0.025 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.278      ;
; -0.025 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.278      ;
; -0.019 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.970      ;
; 0.001  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.950      ;
; 0.013  ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; 1.276      ; 2.240      ;
; 0.015  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.936      ;
; 0.025  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.926      ;
; 0.028  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.923      ;
; 0.029  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.922      ;
; 0.029  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.922      ;
; 0.036  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.915      ;
; 0.036  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.915      ;
; 0.046  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.905      ;
; 0.085  ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.866      ;
; 0.108  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.843      ;
; 0.136  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.815      ;
; 0.139  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.812      ;
; 0.146  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.805      ;
; 0.153  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.798      ;
; 0.187  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.764      ;
; 0.195  ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.756      ;
; 0.196  ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.755      ;
; 0.196  ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.755      ;
; 0.203  ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.748      ;
; 0.203  ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.748      ;
; 0.205  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.746      ;
; 0.229  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.722      ;
; 0.245  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.706      ;
; 0.249  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.702      ;
; 0.256  ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.695      ;
; 0.280  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.670      ;
; 0.281  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.669      ;
; 0.282  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.668      ;
; 0.286  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.664      ;
; 0.286  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.664      ;
; 0.286  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.664      ;
; 0.297  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.653      ;
; 0.301  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.650      ;
; 0.322  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.629      ;
; 0.430  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|o_LDAC              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.521      ;
; 0.469  ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|o_RDY               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.482      ;
; 0.476  ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.475      ;
; 0.480  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|EN_SCK              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.470      ;
; 0.498  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_CS                ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.452      ;
; 0.560  ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.391      ;
; 0.600  ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.037     ; 0.350      ;
; 0.601  ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 1.000        ; -0.036     ; 0.350      ;
+--------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'                                                                                                                                                           ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.506 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.558      ;
; -0.504 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.556      ;
; -0.504 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.556      ;
; -0.410 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.462      ;
; -0.406 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.458      ;
; -0.367 ; DISP_NUM[0][6]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.419      ;
; -0.327 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.379      ;
; -0.324 ; DISP_NUM[0][5]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.376      ;
; -0.323 ; DISP_NUM[0][2]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.500        ; -0.425     ; 0.375      ;
; 0.233  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.716      ;
; 0.235  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.714      ;
; 0.281  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.668      ;
; 0.288  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.661      ;
; 0.289  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.660      ;
; 0.372  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[7] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.577      ;
; 0.393  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.036     ; 0.558      ;
; 0.400  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.549      ;
; 0.400  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.038     ; 0.549      ;
; 0.559  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.036     ; 0.392      ;
; 0.592  ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|act_state     ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 1.000        ; -0.036     ; 0.359      ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk'                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.216 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.336      ;
; 0.279 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_CS                ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.401      ;
; 0.293 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|o_RDY               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|EN_SCK              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.415      ;
; 0.339 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|o_LDAC              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.460      ;
; 0.428 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.551      ;
; 0.432 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.552      ;
; 0.432 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.552      ;
; 0.433 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.553      ;
; 0.434 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.554      ;
; 0.440 ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.560      ;
; 0.489 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.609      ;
; 0.490 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.610      ;
; 0.492 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.612      ;
; 0.494 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.614      ;
; 0.495 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.615      ;
; 0.496 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.616      ;
; 0.496 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.616      ;
; 0.562 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.682      ;
; 0.580 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.701      ;
; 0.583 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.703      ;
; 0.605 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.725      ;
; 0.608 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.728      ;
; 0.608 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.728      ;
; 0.609 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.729      ;
; 0.610 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.730      ;
; 0.611 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.731      ;
; 0.616 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.736      ;
; 0.617 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.737      ;
; 0.617 ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.737      ;
; 0.624 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.744      ;
; 0.627 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.747      ;
; 0.637 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.757      ;
; 0.644 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.764      ;
; 0.658 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.LATCH_DAC ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.778      ;
; 0.672 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.792      ;
; 0.676 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.796      ;
; 0.690 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.810      ;
; 0.691 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.811      ;
; 0.696 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.341      ; 2.151      ;
; 0.705 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[2]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.825      ;
; 0.730 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.850      ;
; 0.738 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.859      ;
; 0.740 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.860      ;
; 0.755 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[1]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.876      ;
; 0.759 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[0]        ; DAC_MCP4802:c_DAC_MCP4802|bit_index[4]        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.879      ;
; 0.760 ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|o_SDI               ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 0.880      ;
; 0.800 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.340      ; 2.254      ;
; 0.800 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.340      ; 2.254      ;
; 0.800 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.340      ; 2.254      ;
; 0.800 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.340      ; 2.254      ;
; 0.805 ; DAC_MCP4802:c_DAC_MCP4802|bit_index[3]        ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.926      ;
; 0.838 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.340      ; 2.292      ;
; 0.840 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.037      ; 0.961      ;
; 0.962 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 1.082      ;
; 1.017 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 1.340      ; 2.471      ;
; 1.025 ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 1.145      ;
; 1.108 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 1.228      ;
; 1.108 ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; 0.000        ; 0.036      ; 1.228      ;
; 1.369 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.SEND_DATA ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.341      ; 2.324      ;
; 1.600 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[7]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.340      ; 2.554      ;
; 1.600 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[6]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.340      ; 2.554      ;
; 1.600 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[5]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.340      ; 2.554      ;
; 1.600 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|DAC_DATA[0]         ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.340      ; 2.554      ;
; 1.625 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.IDLE      ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.340      ; 2.579      ;
; 1.687 ; i_ST                                          ; DAC_MCP4802:c_DAC_MCP4802|act_state.WAIT_ST   ; i_ST                                            ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk ; -0.500       ; 1.340      ; 2.641      ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk'                                                                                                                                                           ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.194 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|act_state     ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.210 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.036      ; 0.330      ;
; 0.323 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_COM[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.036      ; 0.443      ;
; 0.362 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.481      ;
; 0.363 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[7] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.482      ;
; 0.363 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.482      ;
; 0.408 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.527      ;
; 0.414 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.533      ;
; 0.418 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.537      ;
; 0.535 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.654      ;
; 0.537 ; DISPLAY_PRINT:c_DISP_PRINT|act_state ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0.000        ; 0.035      ; 0.656      ;
; 1.021 ; DISP_NUM[0][2]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[2] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.316      ;
; 1.022 ; DISP_NUM[0][5]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[5] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.317      ;
; 1.023 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.318      ;
; 1.077 ; DISP_NUM[0][6]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.372      ;
; 1.086 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[1] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.381      ;
; 1.089 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[4] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.384      ;
; 1.152 ; DISP_NUM[1][1]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[6] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.447      ;
; 1.179 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[0] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.474      ;
; 1.181 ; DISP_NUM[0][0]                       ; DISPLAY_PRINT:c_DISP_PRINT|o_DISP_SEG[3] ; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.500       ; -0.319     ; 0.476      ;
+-------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.284 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.045      ; 0.413      ;
; 0.294 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.045      ; 0.425      ;
; 0.302 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[31] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[15]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[31]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[0]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.436      ;
; 0.336 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk      ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; i_CLK       ; 0.000        ; 1.191      ; 1.746      ;
; 0.373 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk        ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; i_CLK       ; 0.000        ; 1.177      ; 1.769      ;
; 0.443 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[0]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[1]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.045      ; 0.572      ;
; 0.451 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[5]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[13] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[3]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[21] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[22] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[5]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[6]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[11] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[12] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[18] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[19] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[20] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[29] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[30] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[13]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[14]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[27] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[28] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[3]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[4]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[10] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[23] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[24] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[1]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[2]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[7]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[8]    ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[21]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[22]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[25] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[26] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[11]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[12]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[17]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[18]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[19]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[20]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[29]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[30]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[27]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[28]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[9]    ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[10]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[23]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[24]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[25]   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clks[26]   ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[2]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[4]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.576      ;
; 0.462 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[6]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[7]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[14] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[15] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[16] ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[17] ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[8]  ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clks[9]  ; i_CLK                                             ; i_CLK       ; 0.000        ; 0.037      ; 0.584      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -4.491   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -2.172   ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -0.839   ; 0.194 ; N/A      ; N/A     ; -1.487              ;
;  i_CLK                                             ; -4.491   ; 0.284 ; N/A      ; N/A     ; -3.000              ;
;  i_ST                                              ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                    ; -270.999 ; 0.0   ; 0.0      ; 0.0     ; -154.7              ;
;  DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; -25.762  ; 0.000 ; N/A      ; N/A     ; -26.766             ;
;  DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; -5.412   ; 0.000 ; N/A      ; N/A     ; -16.357             ;
;  i_CLK                                             ; -239.825 ; 0.000 ; N/A      ; N/A     ; -101.142            ;
;  i_ST                                              ; N/A      ; N/A   ; N/A      ; N/A     ; -10.435             ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_RDY         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SDI         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SCK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LDAC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_ST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SEL[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SEL[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RDY         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_SDI         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; o_SCK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LDAC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RDY         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_SDI         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; o_SCK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LDAC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RDY         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_SDI         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_SCK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LDAC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 75       ; 0        ; 0        ; 0        ;
; i_ST                                              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 7        ; 7        ; 0        ; 0        ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 11       ; 0        ; 0        ; 0        ;
; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0        ; 9        ; 0        ; 0        ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; i_CLK                                             ; 1        ; 1        ; 0        ; 0        ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; i_CLK                                             ; 1        ; 1        ; 0        ; 0        ;
; i_CLK                                             ; i_CLK                                             ; 3102     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 75       ; 0        ; 0        ; 0        ;
; i_ST                                              ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; 7        ; 7        ; 0        ; 0        ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 11       ; 0        ; 0        ; 0        ;
; i_ST                                              ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; 0        ; 9        ; 0        ; 0        ;
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; i_CLK                                             ; 1        ; 1        ; 0        ; 0        ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; i_CLK                                             ; 1        ; 1        ; 0        ; 0        ;
; i_CLK                                             ; i_CLK                                             ; 3102     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------+-------------+
; Target                                            ; Clock                                             ; Type ; Status      ;
+---------------------------------------------------+---------------------------------------------------+------+-------------+
; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk   ; Base ; Constrained ;
; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk ; Base ; Constrained ;
; i_CLK                                             ; i_CLK                                             ; Base ; Constrained ;
; i_ST                                              ; i_ST                                              ; Base ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SEL[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SEL[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LDAC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RDY         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SCK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SDI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SEL[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SEL[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LDAC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RDY         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SCK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SDI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Nov 16 10:11:19 2024
Info: Command: quartus_sta P11_DAC -c P11_DAC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'P11_DAC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLK i_CLK
    Info (332105): create_clock -period 1.000 -name DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk
    Info (332105): create_clock -period 1.000 -name DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk
    Info (332105): create_clock -period 1.000 -name i_ST i_ST
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.491            -239.825 i_CLK 
    Info (332119):    -2.172             -25.762 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):    -0.839              -5.412 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):     0.464               0.000 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
    Info (332119):     0.715               0.000 i_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.142 i_CLK 
    Info (332119):    -3.000             -10.435 i_ST 
    Info (332119):    -1.487             -26.766 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):    -1.487             -16.357 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.157            -220.466 i_CLK 
    Info (332119):    -2.108             -23.119 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):    -0.694              -4.191 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):     0.416               0.000 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
    Info (332119):     0.665               0.000 i_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.142 i_CLK 
    Info (332119):    -3.000             -10.435 i_ST 
    Info (332119):    -1.487             -26.766 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):    -1.487             -16.357 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.347             -59.431 i_CLK 
    Info (332119):    -1.015              -6.456 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):    -0.506              -2.977 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):     0.194               0.000 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
    Info (332119):     0.284               0.000 i_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -73.319 i_CLK 
    Info (332119):    -3.000              -8.520 i_ST 
    Info (332119):    -1.000             -18.000 DAC_MCP4802:c_DAC_MCP4802|CLK_DIV:c_DAC_CLK|clk 
    Info (332119):    -1.000             -11.000 DISPLAY_PRINT:c_DISP_PRINT|CLK_DIV:c_DISP_CLK|clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Sat Nov 16 10:11:21 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


