// Seed: 1548694840
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output logic id_5,
    output tri id_6
);
  wire id_8;
  assign id_0 = -1;
  for (id_9 = -1; 1'b0; id_5 = 1) tri0 id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  assign id_5  = -1;
  assign id_10 = -1;
endmodule
