<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_208_1'" level="0">
<item name = "Date">Fri Dec  9 11:05:10 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.320 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65, 2224, 0.325 us, 11.120 us, 18, 533, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc20_U0">entry_proc20, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="rd_data_U0">rd_data, 1, 78, 5.000 ns, 0.390 us, 1, 78, no</column>
<column name="collect_input_U0">collect_input, 1, 193, 5.000 ns, 0.965 us, 1, 193, no</column>
<column name="fft_stage_U0">fft_stage, 2, 210, 10.000 ns, 1.050 us, 2, 210, no</column>
<column name="fft_stage_1_U0">fft_stage_1, 2, 210, 10.000 ns, 1.050 us, 2, 210, no</column>
<column name="fft_stage_2_U0">fft_stage_2, 2, 210, 10.000 ns, 1.050 us, 2, 210, no</column>
<column name="fft_stage_3_U0">fft_stage_3, 2, 210, 10.000 ns, 1.050 us, 2, 210, no</column>
<column name="fft_stage_4_U0">fft_stage_4, 2, 210, 10.000 ns, 1.050 us, 2, 210, no</column>
<column name="fft_stage_5_U0">fft_stage_5, 4, 285, 20.000 ns, 1.425 us, 4, 285, no</column>
<column name="pool_U0">pool, 14, 532, 70.000 ns, 2.660 us, 14, 532, no</column>
<column name="push_out_U0">push_out, 17, 145, 85.000 ns, 0.725 us, 17, 145, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 124, -</column>
<column name="FIFO">-, -, 1188, 803, -</column>
<column name="Instance">0, 223, 26007, 28021, -</column>
<column name="Memory">128, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 198, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">20, 12, 5, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="collect_input_U0">collect_input, 0, 0, 172, 409, 0</column>
<column name="entry_proc20_U0">entry_proc20, 0, 0, 2, 20, 0</column>
<column name="fft_stage_U0">fft_stage, 0, 34, 3617, 3497, 0</column>
<column name="fft_stage_1_U0">fft_stage_1, 0, 40, 3906, 4080, 0</column>
<column name="fft_stage_2_U0">fft_stage_2, 0, 40, 3908, 4226, 0</column>
<column name="fft_stage_3_U0">fft_stage_3, 0, 40, 3910, 4226, 0</column>
<column name="fft_stage_4_U0">fft_stage_4, 0, 40, 3912, 4229, 0</column>
<column name="fft_stage_5_U0">fft_stage_5, 0, 24, 3462, 4214, 0</column>
<column name="pool_U0">pool, 0, 2, 1799, 1694, 0</column>
<column name="push_out_U0">push_out, 0, 0, 455, 617, 0</column>
<column name="rd_data_U0">rd_data, 0, 3, 864, 809, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_data2_U">dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="out_data_13_U">dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="out_data_24_U">dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="out_data_35_U">dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="out_data_46_U">dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="out_data_57_U">dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="out_data_6_0_08_U">dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="out_data_6_0_19_U">dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="out_data_6_1_010_U">dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="out_data_6_1_111_U">dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="out_data_712_U">dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W, 16, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="actp_regp_c9_U">0, 99, 0, -, 10, 32, 320</column>
<column name="actp_regp_c_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c1_channel2_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c2_channel3_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c3_channel4_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c4_channel5_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c5_channel6_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c6_channel7_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c7_channel8_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c8_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ctrl1_regp_c_channel_U">0, 99, 0, -, 2, 32, 64</column>
<column name="in_st1_U">0, 99, 0, -, 2, 128, 256</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_actp_regp_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c1_channel2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c2_channel3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c3_channel4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c4_channel5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c5_channel6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c6_channel7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c7_channel8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_regp_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_input_data2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_13">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_24">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_35">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_46">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_57">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_6_0_08">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_6_0_19">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_6_1_010">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_6_1_111">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_data_712">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="collect_input_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc20_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_1_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_2_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_3_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_4_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_4_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_5_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_5_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="pool_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="pool_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="push_out_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="rd_data_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_actp_regp_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c1_channel2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c2_channel3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c3_channel4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c4_channel5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c5_channel6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c6_channel7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c7_channel8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_regp_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_input_data2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_13">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_24">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_35">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_46">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_57">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_6_0_08">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_6_0_19">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_6_1_010">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_6_1_111">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_data_712">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc20_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_rd_data_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_actp_regp_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c1_channel2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c2_channel3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c3_channel4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c4_channel5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c5_channel6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c6_channel7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c7_channel8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_input_data2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_13">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_24">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_35">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_46">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_57">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_6_0_08">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_6_0_19">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_6_1_010">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_6_1_111">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_data_712">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc20_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_rd_data_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_actp_regp_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c1_channel2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c2_channel3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c3_channel4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c4_channel5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c5_channel6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c6_channel7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c7_channel8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_regp_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_input_data2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_13">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_24">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_35">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_46">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_57">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_6_0_08">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_6_0_19">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_6_1_010">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_6_1_111">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_data_712">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc20_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_rd_data_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_208_1, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
<column name="in_r_ap_vld">in, 1, ap_none, in_r, scalar</column>
<column name="ctrl1_regp">in, 32, ap_none, ctrl1_regp, pointer</column>
<column name="ctrl1_regp_ap_vld">in, 1, ap_none, ctrl1_regp, pointer</column>
<column name="pn_2">in, 32, ap_none, pn_2, scalar</column>
<column name="pn_2_ap_vld">in, 1, ap_none, pn_2, scalar</column>
<column name="actp_regp">in, 32, ap_none, actp_regp, pointer</column>
<column name="actp_regp_ap_vld">in, 1, ap_none, actp_regp, pointer</column>
<column name="out_st_din">out, 64, ap_fifo, out_st, pointer</column>
<column name="out_st_full_n">in, 1, ap_fifo, out_st, pointer</column>
<column name="out_st_write">out, 1, ap_fifo, out_st, pointer</column>
</table>
</item>
</section>
</profile>
