$date
	Tue Nov  1 01:19:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clock_divider_testbench $end
$var wire 1 ! divided_clock $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 ! divided_clock $end
$var reg 32 # clocks [31:0] $end
$upscope $end
$upscope $end
$scope module innerWaterLvl_testbench $end
$var wire 4 $ out [3:0] $end
$var wire 1 % clk $end
$var reg 1 & clock $end
$var reg 1 ' down $end
$var reg 4 ( max [3:0] $end
$var reg 4 ) min [3:0] $end
$var reg 1 * reset $end
$var reg 1 + up $end
$scope module cdiv $end
$var wire 1 & clk $end
$var wire 1 % divided_clock $end
$var reg 32 , clocks [31:0] $end
$upscope $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 ' down $end
$var wire 4 - max [3:0] $end
$var wire 4 . min [3:0] $end
$var wire 4 / out [3:0] $end
$var wire 1 * reset $end
$var wire 1 + up $end
$var reg 4 0 ns [3:0] $end
$var reg 4 1 ps [3:0] $end
$upscope $end
$upscope $end
$scope module clock_divider_testbench $end
$scope module dut $end
$upscope $end
$upscope $end
$scope module innerWaterLvl_testbench $end
$scope module cdiv $end
$upscope $end
$scope module dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
bx -
b1 ,
x+
1*
bx )
bx (
x'
1&
0%
bx $
b1 #
1"
0!
$end
#2
0"
#4
b10 #
1"
#5
0&
#6
0"
#8
b11 #
1"
#10
b10 ,
0"
1&
#12
1!
b100 #
1"
#14
0"
#15
0&
#16
b101 #
1"
#18
0"
#20
b110 #
b11 ,
1"
1&
#22
0"
#24
b111 #
1"
#25
0&
#26
0"
#28
0!
b1000 #
1"
