`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  7 2021 15:40:56 KST (Jan  7 2021 06:40:56 UTC)

module float2fix_NotBit_32U_32S_1(in1, out1);
  input [31:0] in1;
  output [31:0] out1;
  wire [31:0] in1;
  wire [31:0] out1;
  CLKINVX12 g44(.A (in1[10]), .Y (out1[10]));
  CLKINVX12 g49(.A (in1[30]), .Y (out1[30]));
  CLKINVX12 g62(.A (in1[28]), .Y (out1[28]));
  CLKINVX12 g58(.A (in1[24]), .Y (out1[24]));
  CLKINVX12 g50(.A (in1[16]), .Y (out1[16]));
  CLKINVX12 g34(.A (in1[0]), .Y (out1[0]));
  CLKINVX12 g64(.A (in1[15]), .Y (out1[15]));
  CLKINVX12 g57(.A (in1[23]), .Y (out1[23]));
  CLKINVX12 g33(.A (in1[14]), .Y (out1[14]));
  CLKINVX12 g47(.A (in1[13]), .Y (out1[13]));
  CLKINVX12 g61(.A (in1[27]), .Y (out1[27]));
  CLKINVX12 g56(.A (in1[22]), .Y (out1[22]));
  CLKINVX12 g46(.A (in1[12]), .Y (out1[12]));
  CLKINVX12 g45(.A (in1[11]), .Y (out1[11]));
  CLKINVX12 g55(.A (in1[21]), .Y (out1[21]));
  CLKINVX12 g48(.A (in1[31]), .Y (out1[31]));
  CLKINVX12 g35(.A (in1[1]), .Y (out1[1]));
  CLKINVX12 g63(.A (in1[29]), .Y (out1[29]));
  CLKINVX12 g60(.A (in1[26]), .Y (out1[26]));
  CLKINVX12 g54(.A (in1[20]), .Y (out1[20]));
  CLKINVX12 g42(.A (in1[8]), .Y (out1[8]));
  CLKINVX12 g41(.A (in1[7]), .Y (out1[7]));
  CLKINVX12 g53(.A (in1[19]), .Y (out1[19]));
  CLKINVX12 g40(.A (in1[6]), .Y (out1[6]));
  CLKINVX12 g39(.A (in1[5]), .Y (out1[5]));
  CLKINVX12 g59(.A (in1[25]), .Y (out1[25]));
  CLKINVX12 g52(.A (in1[18]), .Y (out1[18]));
  CLKINVX12 g38(.A (in1[4]), .Y (out1[4]));
  CLKINVX12 g37(.A (in1[3]), .Y (out1[3]));
  CLKINVX12 g51(.A (in1[17]), .Y (out1[17]));
  CLKINVX12 g36(.A (in1[2]), .Y (out1[2]));
  CLKINVX12 g43(.A (in1[9]), .Y (out1[9]));
endmodule


