-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accel_save_variables_locally_10u_128u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    gmem_softmax_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    softmax_weights_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    softmax_weights_ce0 : OUT STD_LOGIC;
    softmax_weights_we0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    softmax_weights_d0 : OUT STD_LOGIC_VECTOR (319 downto 0);
    layer_output : IN STD_LOGIC_VECTOR (63 downto 0);
    softmax_f_map_stream14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    softmax_f_map_stream14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    softmax_f_map_stream14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    softmax_f_map_stream14_full_n : IN STD_LOGIC;
    softmax_f_map_stream14_write : OUT STD_LOGIC );
end;


architecture behav of accel_save_variables_locally_10u_128u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_73_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_reg_87 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln174_fu_78_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln174_reg_97 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_done : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_idle : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_ready : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_ce0 : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_we0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_d0 : STD_LOGIC_VECTOR (319 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_idle : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_ready : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_write : STD_LOGIC;
    signal grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call6 : BOOLEAN;
    signal grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accel_save_variables_locally_10u_128u_Pipeline_save_weights_L IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        softmax_weights_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        softmax_weights_ce0 : OUT STD_LOGIC;
        softmax_weights_we0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        softmax_weights_d0 : OUT STD_LOGIC_VECTOR (319 downto 0);
        gmem_softmax_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        gmem_softmax_weights_cast : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component accel_save_variables_locally_10u_128u_Pipeline_stream_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        softmax_f_map_stream14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_f_map_stream14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        softmax_f_map_stream14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        softmax_f_map_stream14_full_n : IN STD_LOGIC;
        softmax_f_map_stream14_write : OUT STD_LOGIC;
        layer_output : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52 : component accel_save_variables_locally_10u_128u_Pipeline_save_weights_L
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start,
        ap_done => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_done,
        ap_idle => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_idle,
        ap_ready => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_ready,
        m_axi_gmem_AWVALID => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        softmax_weights_address0 => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_address0,
        softmax_weights_ce0 => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_ce0,
        softmax_weights_we0 => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_we0,
        softmax_weights_d0 => grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_d0,
        gmem_softmax_weights => gmem_softmax_weights,
        gmem_softmax_weights_cast => empty_reg_87);

    grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63 : component accel_save_variables_locally_10u_128u_Pipeline_stream_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start,
        ap_done => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done,
        ap_idle => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_idle,
        ap_ready => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_ready,
        m_axi_gmem_AWVALID => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        softmax_f_map_stream14_din => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_din,
        softmax_f_map_stream14_num_data_valid => ap_const_lv2_0,
        softmax_f_map_stream14_fifo_cap => ap_const_lv2_0,
        softmax_f_map_stream14_full_n => softmax_f_map_stream14_full_n,
        softmax_f_map_stream14_write => grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_write,
        layer_output => layer_output,
        trunc_ln => trunc_ln174_reg_97);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_ready = ap_const_logic_1)) then 
                    grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_ready = ap_const_logic_1)) then 
                    grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_87 <= empty_fu_73_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln174_reg_97 <= trunc_ln174_fu_78_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_done, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_done)
    begin
        if ((grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done)
    begin
        if ((grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call6_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call6 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_73_p1 <= gmem_softmax_weights(6 - 1 downto 0);
    grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_ap_start_reg;
    grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_ap_start_reg;

    m_axi_gmem_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARADDR, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARADDR, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARADDR <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARADDR <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARBURST, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARBURST, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARBURST <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARBURST <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARCACHE, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARCACHE, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARCACHE <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARCACHE <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARID, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARID <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARID <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= "X";
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLEN, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLEN, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARLEN <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARLEN <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLOCK, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLOCK, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARLOCK <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARLOCK <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARPROT, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARPROT, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARPROT <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARPROT <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARQOS, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARQOS, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARQOS <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARQOS <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARREGION, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARREGION, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARREGION <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARREGION <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARSIZE, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARSIZE, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARSIZE <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARSIZE <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARUSER, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARUSER, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARUSER <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARUSER <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= "X";
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARVALID, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARVALID <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_ARVALID <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_RREADY, grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_RREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_RREADY <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem_RREADY <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv64_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    softmax_f_map_stream14_din <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_din;

    softmax_f_map_stream14_write_assign_proc : process(grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            softmax_f_map_stream14_write <= grp_save_variables_locally_10u_128u_Pipeline_stream_input_fu_63_softmax_f_map_stream14_write;
        else 
            softmax_f_map_stream14_write <= ap_const_logic_0;
        end if; 
    end process;

    softmax_weights_address0 <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_address0;
    softmax_weights_ce0 <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_ce0;
    softmax_weights_d0 <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_d0;
    softmax_weights_we0 <= grp_save_variables_locally_10u_128u_Pipeline_save_weights_L_fu_52_softmax_weights_we0;
    trunc_ln174_fu_78_p1 <= layer_output(6 - 1 downto 0);
end behav;
