//
// Verilog format test patterns produced by Tessent Shell 2022.4
// Filename       : patterns_edt/parallel_patterns.v
// Scan operation : PARALLEL
// Idstamp        : 2022.4:3f7d:a961:85:02c7
// Fault          : STUCK
// Coverage       : 99.10(TC) 98.29(FC)
// Date           : Fri Sep 18 11:58:04 2026
//
// Begin_Verify_Section 
//   format            = Verilog 
//   top_module_name   = sync_fifo_edt_top_parallel_patterns_v_ctl 
//   serial_flag       = OFF 
//   test_set_type     = EDT_ALL_TEST 
//   pad_value         = 0 
//   pattern_begin     = 0 
//   pattern_end       = 84 
//   one_setup         = ON 
//   no_initialization = ON 
//   pattern_checksum  = 80933 
//   edt_external      = OFF 
// End_Verify_Section 

`define SIM_INSTANCE_NAME sync_fifo_edt_top_inst


`timescale 1ns / 1ns

module sync_fifo_edt_top_parallel_patterns_v_ctl;

integer     _write_DIAG_file;
integer     _DIAG_file_header;
integer     _diag_file;
integer     _diag_chain_header;
integer     _diag_scan_header;
integer     _last_fail_pattern;
integer     _fail_pattern_cnt;
integer     _write_MASK_file;
integer     _MASK_file_header;
integer     _mask_file;
integer     _par_shift_cnt;
integer     _chain_test_;
integer     _compare_fail;
integer     _bit_count;
integer     _report_bit_cnt;
integer     _miscompare_limit;
integer     _found_fail;
integer     _found_fail_per_cycle;
integer     _allow_bad_message_index;
reg[13:0]    _found_fail_obus;
integer     _end_vec_file_ok;
integer     _cycle_count, _save_cycle_count;
integer     _pattern_count, _repeat_count_nest[0:8], _repeat_count, _message_index;
integer     _index, _scan_index, _file_cnt, _max_index, _vec_pat_count, _save_index[0:8];
integer     _repeat_depth;
integer     _file_check;
integer     _run_testsetup;
integer     _in_testsetup;
integer     _start_pat;
integer     _end_pat;
integer     _end_after_setup;
integer     _no_setup;
integer     _save_state;
integer     _restart_state;
integer     _in_restart;
integer     _override_cfg;
integer     _in_range;
integer     _do_compare;
integer     _in_chaintest;
integer     _pat_num;
integer     _skipped_patterns;
integer     _end_simulation;
integer     _config_file;
integer     _fstat;
integer     _max_file_cnt;
reg[256*8:1] _vec_file_name;
reg[256*8:1] _cfg_file_name;
reg[18:0]    _ibus;
reg[13:0]    _exp_obus, _msk_obus;
wire[13:0]   _sim_obus;
reg[2:0]    _pat_type;
reg         _tp_num;
reg         mgcdft_save_signal, mgcdft_restart_signal;
reg[149:0]   mem_vect;
reg[149:0]   vect;

wire clk_i, rst_i, wr_en_i, rd_en_i, \wr_data_i[7] , \wr_data_i[6] , 
     \wr_data_i[5] , \wr_data_i[4] , \wr_data_i[3] , \wr_data_i[2] , 
     \wr_data_i[1] , \wr_data_i[0] , scan_en, edt_clock, edt_update, 
     edt_bypass, edt_channels_in1, edt_channels_in2, edt_channels_in3, 
     \rd_data_o[7] , \rd_data_o[6] , \rd_data_o[5] , \rd_data_o[4] , 
     \rd_data_o[3] , \rd_data_o[2] , \rd_data_o[1] , \rd_data_o[0] , 
     full_o, empty_o, error_o, edt_channels_out1, edt_channels_out2, 
     edt_channels_out3;

event       before_finish;
assign clk_i = _ibus[18];
assign rst_i = _ibus[17];
assign wr_en_i = _ibus[16];
assign rd_en_i = _ibus[15];
assign \wr_data_i[7]  = _ibus[14];
assign \wr_data_i[6]  = _ibus[13];
assign \wr_data_i[5]  = _ibus[12];
assign \wr_data_i[4]  = _ibus[11];
assign \wr_data_i[3]  = _ibus[10];
assign \wr_data_i[2]  = _ibus[9];
assign \wr_data_i[1]  = _ibus[8];
assign \wr_data_i[0]  = _ibus[7];
assign scan_en = _ibus[6];
assign edt_clock = _ibus[5];
assign edt_update = _ibus[4];
assign edt_bypass = _ibus[3];
assign edt_channels_in1 = _ibus[2];
assign edt_channels_in2 = _ibus[1];
assign edt_channels_in3 = _ibus[0];

assign _sim_obus[13] = \rd_data_o[7] ;
assign _sim_obus[12] = \rd_data_o[6] ;
assign _sim_obus[11] = \rd_data_o[5] ;
assign _sim_obus[10] = \rd_data_o[4] ;
assign _sim_obus[9] = \rd_data_o[3] ;
assign _sim_obus[8] = \rd_data_o[2] ;
assign _sim_obus[7] = \rd_data_o[1] ;
assign _sim_obus[6] = \rd_data_o[0] ;
assign _sim_obus[5] = full_o;
assign _sim_obus[4] = empty_o;
assign _sim_obus[3] = error_o;
assign _sim_obus[2] = edt_channels_out1;
assign _sim_obus[1] = edt_channels_out2;
assign _sim_obus[0] = edt_channels_out3;

// Change Path Variables & Get Argument 
integer      _change_path; 
integer      _change_out_path; 
reg[512*8:1]  _new_path; 
reg[512*8:1]  _new_out_path; 
reg[512*8:1]  _new_filename; 
reg[512*8:1]  _vcd_dump_file_name; 
reg[512*8:1]  _utvcd_dump_file_name; 
reg[512*8:1]  _fsdb_dump_file_name; 
reg[512*8:1]  _qwave_dump_file_name; 
reg[512*8:1]  _tmp_filename; 
initial begin 
  _change_path = 0; 
  _change_out_path = 0; 
  if ($value$plusargs("NEWPATH=%s", _new_path)) begin 
    $display("Found New Path %0s\n", _new_path); 
    _change_path = 1; 
  end 
  if ($value$plusargs("NEWOUTPATH=%s", _new_out_path)) begin 
    $display("Found New Out Path %0s\n", _new_out_path); 
    _change_out_path = 1; 
  end 

`ifdef VCD
    $sformat(_vcd_dump_file_name, "parallel_patterns.v.dump");
    if(_change_out_path) begin 
      $sformat(_vcd_dump_file_name, "%0s/%0s", _new_out_path, _vcd_dump_file_name);
    end
    $dumpfile(_vcd_dump_file_name);
    $dumpvars;
`endif

`ifdef UTVCD
    $sformat(_utvcd_dump_file_name, "parallel_patterns.v.dump");
    if(_change_out_path) begin 
      $sformat(_utvcd_dump_file_name, "%0s/%0s", _new_out_path, _utvcd_dump_file_name);
    end
    $dumpfile(_utvcd_dump_file_name);
    $vtDump;
    $dumpvars;
`endif

`ifdef debussy
    $sformat(_fsdb_dump_file_name, "parallel_patterns.v.fsdb");
    if(_change_out_path) begin 
      $sformat(_fsdb_dump_file_name, "%0s/%0s", _new_out_path, _fsdb_dump_file_name);
    end
    $fsdbDumpfile(_fsdb_dump_file_name);
    $fsdbDumpvars;
`endif

`ifdef QWAVE
    $sformat(_qwave_dump_file_name, "parallel_patterns.v.qwave.db");
    if(_change_out_path) begin 
      $sformat(_qwave_dump_file_name, "%0s/%0s", _new_out_path, _qwave_dump_file_name);
    end
    $qwavedb_dumpvars_filename(_qwave_dump_file_name);
    $qwavedb_dumpvars;
`endif
end 

reg /* sparse */[135:0] _nam_obus[13:0];
initial begin 
   if(_change_path) begin 
     $sformat(_new_filename,"%0s/parallel_patterns.v.po.name",_new_path); 
     $display("Loading %0s\n", _new_filename ); 
     $readmemh(_new_filename,_nam_obus,13,0); 
   end 
   else begin
     $display("Loading parallel_patterns.v.po.name");
     $readmemh("parallel_patterns.v.po.name",_nam_obus,13,0);
   end 
end 


// Declare Wires for tracking Vector Type
reg[3:0] _MGCDFT_VECTYPE ;
reg[160:0] _procedure_string ;
reg mgcdft_test_setup, mgcdft_load_unload, mgcdft_shift,
     mgcdft_single_shift, mgcdft_shift_extra, 
     mgcdft_shadow_control, mgcdft_master_observe,
     mgcdft_shadow_observe, mgcdft_skew_load, 
     mgcdft_seq_transparent, mgcdft_launch_capture,
     mgcdft_clock_proc, mgcdft_test_end, mgcdft_unknown; 

event       set_vector_type;
always @(_MGCDFT_VECTYPE) begin
  assign mgcdft_test_setup      = 1'b0;
  assign mgcdft_load_unload     = 1'b0;
  assign mgcdft_shift           = 1'b0;
  assign mgcdft_single_shift    = 1'b0;
  assign mgcdft_shift_extra     = 1'b0;
  assign mgcdft_shadow_control  = 1'b0;
  assign mgcdft_master_observe  = 1'b0;
  assign mgcdft_shadow_observe  = 1'b0;
  assign mgcdft_skew_load       = 1'b0;
  assign mgcdft_seq_transparent = 1'b0;
  assign mgcdft_launch_capture  = 1'b0;
  assign mgcdft_clock_proc      = 1'b0;
  assign mgcdft_test_end        = 1'b0;
  assign mgcdft_unknown         = 1'b0;
  case (_MGCDFT_VECTYPE)
    4'b0001: begin
               assign mgcdft_test_setup      = 1'b1;
               _procedure_string = "TEST_SETUP";
             end
    4'b0010: begin
               assign mgcdft_load_unload     = 1'b1;
               _procedure_string = "LOAD";
             end
    4'b0011: begin
               assign mgcdft_shift           = 1'b1;
               _procedure_string = "SHIFT";
             end
    4'b0100: begin
               assign mgcdft_single_shift    = 1'b1;
               _procedure_string = "SINGLE_SHIFT";
             end
    4'b0101: begin
               assign mgcdft_shift_extra     = 1'b1;
               _procedure_string = "SHIFT_EXTRA";
             end
    4'b0110: begin
               assign mgcdft_shadow_control  = 1'b1;
               _procedure_string = "SHADOW_CONTROL";
             end
    4'b0111: begin
               assign mgcdft_master_observe  = 1'b1;
               _procedure_string = "MASTER_OBSERVE";
             end
    4'b1000: begin
               assign mgcdft_shadow_observe  = 1'b1;
               _procedure_string = "SHADOW_OBSERVE";
             end
    4'b1001: begin
               assign mgcdft_skew_load       = 1'b1;
               _procedure_string = "SKEW_LOAD";
             end
    4'b1010: begin
               assign mgcdft_seq_transparent = 1'b1;
               _procedure_string = "SEQ_TRANSPARENT";
             end
    4'b1011: begin
               assign mgcdft_launch_capture  = 1'b1;
               _procedure_string = "LAUNCH_CAPTURE";
             end
    4'b1101: begin
               assign mgcdft_clock_proc      = 1'b1;
               _procedure_string = "CLOCK_PROC";
             end
    4'b1111: begin
               assign mgcdft_test_end        = 1'b1;
               _procedure_string = "TEST_END";
             end
    4'b0000: begin
               assign mgcdft_unknown         = 1'b1;
               _procedure_string = "UNKNOWN";
             end
    default: begin
               assign mgcdft_unknown         = 1'b1;
               _procedure_string = "UNKNOWN";
             end
  endcase
end

event       compare_exp_sim_obus;
always @(compare_exp_sim_obus) begin
 _found_fail = 0;
 if (_do_compare) begin
  if (_exp_obus !== _sim_obus) begin
     for(_bit_count = 0;
         ((_bit_count < 14)&&(_found_fail==0));
          _bit_count =_bit_count +1) begin
        if ((_msk_obus[_bit_count] === 1'b1) &&
            (_exp_obus[_bit_count] !== _sim_obus[_bit_count])) begin
           _found_fail = 1;
           _found_fail_per_cycle = 1;
           _found_fail_obus[_bit_count] = 1'b1;
        end
     end
  end
  if (_found_fail == 1) begin
    $write($realtime, "ns: Simulated response %b pattern %d cycle %d\n",_sim_obus,_pattern_count,_cycle_count);
    $write($realtime, "ns: Expected  response %b pattern %d cycle %d\n",_exp_obus,_pattern_count,_cycle_count);
     for(_bit_count = 0;
         ((_bit_count < 14)&&((_miscompare_limit==0)||(_compare_fail<=_miscompare_limit)));
          _bit_count =_bit_count +1) begin
      if ((_msk_obus[_bit_count] === 1'b1) &&
          (_exp_obus[_bit_count] !== _sim_obus[_bit_count])) begin
        _found_fail_obus[_bit_count] = 1'b1;
        $write($realtime, "ns: Mismatch at pin %d name %s, Simulated %b, Expected %b\n",_bit_count,_nam_obus[_bit_count],_sim_obus[_bit_count],_exp_obus[_bit_count]);
        if (_write_DIAG_file == 1) begin
          if (_DIAG_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.fail",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.fail",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.fail",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.fail");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _diag_file = $fopen(_tmp_filename);
            if (_diag_file == 0) begin
              $display("ERROR: Couldn't open .fail file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            if(_change_out_path) begin 
              $fwrite(_diag_file, "// This File is simulation generated (%0s/parallel_patterns.v)\n", _new_out_path);
            end
            else begin
              $fwrite(_diag_file, "// This File is simulation generated (parallel_patterns.v)\n");
            end
            $fwrite(_diag_file, "//format pattern\n");
            $fwrite(_diag_file, "//failure_buffer_limit_reached none\n");
            $fwrite(_diag_file, "//data_reference cell\n");
            $fwrite(_diag_file, "//pattern_id      chain/PO_name   cell_number   expected_value   simulated_value\n\n");
            _DIAG_file_header = 1;
          end
          if ((_chain_test_)&&(_diag_chain_header!=1)) begin
            $fwrite(_diag_file, "chain_test\n");
            _diag_chain_header = 1;
          end
          if ((_chain_test_!=1)&&(_diag_scan_header!=1)) begin
            $fwrite(_diag_file, "scan_test\n");
            _diag_scan_header = 1;
          end
          if ((_pattern_count == _last_fail_pattern) && (_pattern_count == 0)) begin
             _fail_pattern_cnt = 1; 
          end
          if (_pattern_count > _last_fail_pattern) begin 
             _fail_pattern_cnt = _fail_pattern_cnt + 1;
             _last_fail_pattern = _pattern_count;
          end

          $fwrite(_diag_file, "%d  %s ", _pattern_count, _nam_obus[_bit_count]);
          case ( _exp_obus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, "            H"); 
                  end
            1'b0: begin
                    $fwrite(_diag_file, "            L"); 
                  end
            1'bZ: begin
                    $fwrite(_diag_file, "            Z"); 
                  end
          endcase
          case ( _sim_obus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H  // PO\n"); 
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L  // PO\n"); 
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z  // PO\n"); 
                  end
            1'bX: begin
                    $fwrite(_diag_file, " X  // PO\n"); 
                  end
          endcase
        end // EndIf _write_DIAG_file
        if (_write_MASK_file == 1) begin
          if (_MASK_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.mask",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.mask",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.mask",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.mask");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _mask_file = $fopen(_tmp_filename);
            if (_mask_file == 0) begin
              $display("ERROR: Couldn't open .mask file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            $fwrite(_mask_file, "%s\n%s\n", "type mask", "");
            _MASK_file_header = 1;
          end
          if (_chain_test_ == 0) begin
            $fwrite(_mask_file, "%d %s\n", _pattern_count,_nam_obus[_bit_count]);
          end
          if (_chain_test_ == 1) begin
            $fwrite(_mask_file, "// %d %s\n", _pattern_count,_nam_obus[_bit_count]);
          end
        end
      end
    end
    _compare_fail = _compare_fail + 1;
  end
 end // if _do_compare
end

reg[48:0]    _exp_chain0_sobus, _msk_chain0_sobus, _frc_chain0_sibus;
wire[48:0]   _sim_chain0_sobus;

event  force_frc_chain0_sibus;
always @(force_frc_chain0_sibus) begin
force  {sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.rd_toggle_flag_reg.SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[0] .SI  } = _frc_chain0_sibus[48:0];
end


event release_frc_chain0_sibus;
always @(release_frc_chain0_sibus) begin
release  {sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.rd_toggle_flag_reg.SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[0] .SI 
     };
end

assign _sim_chain0_sobus[48] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][6] .Q;
assign _sim_chain0_sobus[47] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][4] .Q;
assign _sim_chain0_sobus[46] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][5] .Q;
assign _sim_chain0_sobus[45] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][4] .Q;
assign _sim_chain0_sobus[44] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][2] .Q;
assign _sim_chain0_sobus[43] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][2] .Q;
assign _sim_chain0_sobus[42] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][1] .Q;
assign _sim_chain0_sobus[41] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][3] .Q;
assign _sim_chain0_sobus[40] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][0] .Q;
assign _sim_chain0_sobus[39] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][2] .Q;
assign _sim_chain0_sobus[38] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][4] .Q;
assign _sim_chain0_sobus[37] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][6] .Q;
assign _sim_chain0_sobus[36] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][7] .Q;
assign _sim_chain0_sobus[35] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][3] .Q;
assign _sim_chain0_sobus[34] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][0] .Q;
assign _sim_chain0_sobus[33] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][4] .Q;
assign _sim_chain0_sobus[32] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][3] .Q;
assign _sim_chain0_sobus[31] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][0] .Q;
assign _sim_chain0_sobus[30] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][7] .Q;
assign _sim_chain0_sobus[29] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][6] .Q;
assign _sim_chain0_sobus[28] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][5] .Q;
assign _sim_chain0_sobus[27] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][4] .Q;
assign _sim_chain0_sobus[26] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][3] .Q;
assign _sim_chain0_sobus[25] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][2] .Q;
assign _sim_chain0_sobus[24] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[8][1] .Q;
assign _sim_chain0_sobus[23] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][7] .Q;
assign _sim_chain0_sobus[22] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][6] .Q;
assign _sim_chain0_sobus[21] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][5] .Q;
assign _sim_chain0_sobus[20] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][4] .Q;
assign _sim_chain0_sobus[19] = sync_fifo_edt_top_inst.sync_fifo_i.rd_toggle_flag_reg.Q;
assign _sim_chain0_sobus[18] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][0] .Q;
assign _sim_chain0_sobus[17] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][2] .Q;
assign _sim_chain0_sobus[16] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][1] .Q;
assign _sim_chain0_sobus[15] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[12][0] .Q;
assign _sim_chain0_sobus[14] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][7] .Q;
assign _sim_chain0_sobus[13] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][1] .Q;
assign _sim_chain0_sobus[12] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][5] .Q;
assign _sim_chain0_sobus[11] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][4] .Q;
assign _sim_chain0_sobus[10] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][3] .Q;
assign _sim_chain0_sobus[9] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][2] .Q;
assign _sim_chain0_sobus[8] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[4][6] .Q;
assign _sim_chain0_sobus[7] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[2] .Q;
assign _sim_chain0_sobus[6] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[7] .Q;
assign _sim_chain0_sobus[5] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[5] .Q;
assign _sim_chain0_sobus[4] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[4] .Q;
assign _sim_chain0_sobus[3] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[3] .Q;
assign _sim_chain0_sobus[2] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[1] .Q;
assign _sim_chain0_sobus[1] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[6] .Q;
assign _sim_chain0_sobus[0] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_data_o_reg[0] .Q;

reg[48:0]    _exp_chain1_sobus, _msk_chain1_sobus, _frc_chain1_sibus;
wire[48:0]   _sim_chain1_sobus;

event  force_frc_chain1_sibus;
always @(force_frc_chain1_sibus) begin
force  {sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][4] .SI  } = _frc_chain1_sibus[48:0];
end


event release_frc_chain1_sibus;
always @(release_frc_chain1_sibus) begin
release  {sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][4] .SI };
end

assign _sim_chain1_sobus[48] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][6] .Q;
assign _sim_chain1_sobus[47] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][0] .Q;
assign _sim_chain1_sobus[46] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][5] .Q;
assign _sim_chain1_sobus[45] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][5] .Q;
assign _sim_chain1_sobus[44] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][4] .Q;
assign _sim_chain1_sobus[43] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][3] .Q;
assign _sim_chain1_sobus[42] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][1] .Q;
assign _sim_chain1_sobus[41] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][2] .Q;
assign _sim_chain1_sobus[40] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][6] .Q;
assign _sim_chain1_sobus[39] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][1] .Q;
assign _sim_chain1_sobus[38] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][5] .Q;
assign _sim_chain1_sobus[37] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][6] .Q;
assign _sim_chain1_sobus[36] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][3] .Q;
assign _sim_chain1_sobus[35] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][0] .Q;
assign _sim_chain1_sobus[34] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][1] .Q;
assign _sim_chain1_sobus[33] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][0] .Q;
assign _sim_chain1_sobus[32] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][0] .Q;
assign _sim_chain1_sobus[31] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][7] .Q;
assign _sim_chain1_sobus[30] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][1] .Q;
assign _sim_chain1_sobus[29] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][5] .Q;
assign _sim_chain1_sobus[28] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][4] .Q;
assign _sim_chain1_sobus[27] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][3] .Q;
assign _sim_chain1_sobus[26] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][6] .Q;
assign _sim_chain1_sobus[25] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][2] .Q;
assign _sim_chain1_sobus[24] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][6] .Q;
assign _sim_chain1_sobus[23] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][0] .Q;
assign _sim_chain1_sobus[22] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][5] .Q;
assign _sim_chain1_sobus[21] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][4] .Q;
assign _sim_chain1_sobus[20] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][0] .Q;
assign _sim_chain1_sobus[19] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][1] .Q;
assign _sim_chain1_sobus[18] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][3] .Q;
assign _sim_chain1_sobus[17] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][7] .Q;
assign _sim_chain1_sobus[16] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][2] .Q;
assign _sim_chain1_sobus[15] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][1] .Q;
assign _sim_chain1_sobus[14] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][1] .Q;
assign _sim_chain1_sobus[13] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[5][0] .Q;
assign _sim_chain1_sobus[12] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][7] .Q;
assign _sim_chain1_sobus[11] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][5] .Q;
assign _sim_chain1_sobus[10] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[10][7] .Q;
assign _sim_chain1_sobus[9] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][6] .Q;
assign _sim_chain1_sobus[8] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][3] .Q;
assign _sim_chain1_sobus[7] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][5] .Q;
assign _sim_chain1_sobus[6] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][7] .Q;
assign _sim_chain1_sobus[5] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][2] .Q;
assign _sim_chain1_sobus[4] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][1] .Q;
assign _sim_chain1_sobus[3] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[11][0] .Q;
assign _sim_chain1_sobus[2] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][3] .Q;
assign _sim_chain1_sobus[1] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[13][6] .Q;
assign _sim_chain1_sobus[0] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][4] .Q;

reg[48:0]    _exp_chain2_sobus, _msk_chain2_sobus, _frc_chain2_sibus;
wire[48:0]   _sim_chain2_sobus;

event  force_frc_chain2_sibus;
always @(force_frc_chain2_sibus) begin
force  {sync_fifo_edt_top_inst.sync_fifo_i.error_o_reg.SI , sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.wr_toggle_flag_reg.SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][7] .SI  } = _frc_chain2_sibus[48:0];
end


event release_frc_chain2_sibus;
always @(release_frc_chain2_sibus) begin
release  {sync_fifo_edt_top_inst.sync_fifo_i.error_o_reg.SI , sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[1] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[0] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][7] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][6] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][3] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.wr_toggle_flag_reg.SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][4] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][5] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][7] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][4] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][2] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][6] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][5] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][0] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][2] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][1] .SI , sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][3] .SI , 
     sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][7] .SI };
end

assign _sim_chain2_sobus[48] = sync_fifo_edt_top_inst.sync_fifo_i.error_o_reg.Q;
assign _sim_chain2_sobus[47] = sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[2] .Q;
assign _sim_chain2_sobus[46] = sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[3] .Q;
assign _sim_chain2_sobus[45] = sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[1] .Q;
assign _sim_chain2_sobus[44] = sync_fifo_edt_top_inst.sync_fifo_i.\wr_ptr_reg[0] .Q;
assign _sim_chain2_sobus[43] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[0] .Q;
assign _sim_chain2_sobus[42] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[1] .Q;
assign _sim_chain2_sobus[41] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[2] .Q;
assign _sim_chain2_sobus[40] = sync_fifo_edt_top_inst.sync_fifo_i.\rd_ptr_reg[3] .Q;
assign _sim_chain2_sobus[39] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[7][7] .Q;
assign _sim_chain2_sobus[38] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][6] .Q;
assign _sim_chain2_sobus[37] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][7] .Q;
assign _sim_chain2_sobus[36] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][5] .Q;
assign _sim_chain2_sobus[35] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][3] .Q;
assign _sim_chain2_sobus[34] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][1] .Q;
assign _sim_chain2_sobus[33] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][6] .Q;
assign _sim_chain2_sobus[32] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][5] .Q;
assign _sim_chain2_sobus[31] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][4] .Q;
assign _sim_chain2_sobus[30] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][3] .Q;
assign _sim_chain2_sobus[29] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][4] .Q;
assign _sim_chain2_sobus[28] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][7] .Q;
assign _sim_chain2_sobus[27] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][3] .Q;
assign _sim_chain2_sobus[26] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][7] .Q;
assign _sim_chain2_sobus[25] = sync_fifo_edt_top_inst.sync_fifo_i.wr_toggle_flag_reg.Q;
assign _sim_chain2_sobus[24] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][4] .Q;
assign _sim_chain2_sobus[23] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][2] .Q;
assign _sim_chain2_sobus[22] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][6] .Q;
assign _sim_chain2_sobus[21] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][0] .Q;
assign _sim_chain2_sobus[20] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][1] .Q;
assign _sim_chain2_sobus[19] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[15][5] .Q;
assign _sim_chain2_sobus[18] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][2] .Q;
assign _sim_chain2_sobus[17] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][4] .Q;
assign _sim_chain2_sobus[16] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][7] .Q;
assign _sim_chain2_sobus[15] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[2][2] .Q;
assign _sim_chain2_sobus[14] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][2] .Q;
assign _sim_chain2_sobus[13] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][5] .Q;
assign _sim_chain2_sobus[12] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][7] .Q;
assign _sim_chain2_sobus[11] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][4] .Q;
assign _sim_chain2_sobus[10] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][2] .Q;
assign _sim_chain2_sobus[9] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[6][3] .Q;
assign _sim_chain2_sobus[8] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][6] .Q;
assign _sim_chain2_sobus[7] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][0] .Q;
assign _sim_chain2_sobus[6] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][5] .Q;
assign _sim_chain2_sobus[5] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[1][0] .Q;
assign _sim_chain2_sobus[4] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[9][1] .Q;
assign _sim_chain2_sobus[3] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][2] .Q;
assign _sim_chain2_sobus[2] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[3][1] .Q;
assign _sim_chain2_sobus[1] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[14][3] .Q;
assign _sim_chain2_sobus[0] = sync_fifo_edt_top_inst.sync_fifo_i.\fifo_reg[0][7] .Q;

// Declare Variables for start of names in each chain
integer _chain0_start;
integer _chain1_start;
integer _chain2_start;

reg /* sparse */[255:0] _name_sobus[146:0];
initial begin 
   if(_change_path) begin 
     $sformat(_new_filename,"%0s/parallel_patterns.v.chain.name",_new_path); 
     $display("Loading %0s\n", _new_filename ); 
     $readmemh(_new_filename,_name_sobus,146,0); 
   end 
   else begin
     $display("Loading parallel_patterns.v.chain.name");
     $readmemh("parallel_patterns.v.chain.name",_name_sobus,146,0);
   end 
end 

event compare_exp_sim_chain0_sobus;
always @(compare_exp_sim_chain0_sobus) begin
 if (_do_compare) begin
  if ((_exp_chain0_sobus&_msk_chain0_sobus) !== (_sim_chain0_sobus&_msk_chain0_sobus)) begin
    $write($realtime, "ns: Simulated response for chain chain0: %b pattern %d cycle %d\n",_sim_chain0_sobus,_pattern_count,_cycle_count);
    $write($realtime, "ns: Expected  response for chain chain0: %b pattern %d cycle %d\n",_exp_chain0_sobus,_pattern_count,_cycle_count);
    _report_bit_cnt = 48 + _par_shift_cnt;
    for(_bit_count = 0;
        ((_bit_count < 49)&&((_miscompare_limit==0)||(_compare_fail<=_miscompare_limit)));
        _bit_count =_bit_count +1) begin
      if((_exp_chain0_sobus[_bit_count]&_msk_chain0_sobus[_bit_count]) !== (_sim_chain0_sobus[_bit_count]&_msk_chain0_sobus[_bit_count])) begin
        $write($realtime, "ns: Mismatch at chain chain0 cell %d name %s, Simulated %b, Expected %b\n",_report_bit_cnt,_name_sobus[(_chain0_start+_bit_count)],_sim_chain0_sobus[_bit_count],_exp_chain0_sobus[_bit_count]);
        if (_write_DIAG_file == 1) begin
          if (_DIAG_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.fail",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.fail",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.fail",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.fail");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _diag_file = $fopen(_tmp_filename);
            if (_diag_file == 0) begin
              $display("ERROR: Couldn't open .fail file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            if(_change_out_path) begin 
              $fwrite(_diag_file, "// This File is simulation generated (%0s/parallel_patterns.v)\n", _new_out_path);
            end
            else begin
              $fwrite(_diag_file, "// This File is simulation generated (parallel_patterns.v)\n");
            end
            $fwrite(_diag_file, "//format pattern\n");
            $fwrite(_diag_file, "//failure_buffer_limit_reached none\n");
            $fwrite(_diag_file, "//data_reference cell\n");
            $fwrite(_diag_file, "//pattern_id      chain/PO_name   cell_number   expected_value   simulated_value\n\n");
            _DIAG_file_header = 1;
          end
          if ((_chain_test_)&&(_diag_chain_header!=1)) begin
            $fwrite(_diag_file, "chain_test\n");
            _diag_chain_header = 1;
          end
          if ((_chain_test_!=1)&&(_diag_scan_header!=1)) begin
            $fwrite(_diag_file, "scan_test\n");
            _diag_scan_header = 1;
          end
          $fwrite(_diag_file, "%d  chain0 %d ", _pattern_count, _report_bit_cnt );
          if ((_pattern_count == _last_fail_pattern) && (_pattern_count == 0)) begin 
              _fail_pattern_cnt = 1; 
          end
          if (_pattern_count > _last_fail_pattern) begin 
             _fail_pattern_cnt = _fail_pattern_cnt + 1;
             _last_fail_pattern = _pattern_count;
          end

          case ( _exp_chain0_sobus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H"); 
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L"); 
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z"); 
                  end
          endcase
          case ( _sim_chain0_sobus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H  // %s\n", _name_sobus[(_chain0_start+_bit_count)]);
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L  // %s\n", _name_sobus[(_chain0_start+_bit_count)]);
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z  // %s\n", _name_sobus[(_chain0_start+_bit_count)]);
                  end
            1'bX: begin
                    $fwrite(_diag_file, " X  // %s\n", _name_sobus[(_chain0_start+_bit_count)]);
                  end
          endcase
        end
        if (_write_MASK_file == 1) begin
          if (_MASK_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.mask",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.mask",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.mask",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.mask");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _mask_file = $fopen(_tmp_filename);
            if (_mask_file == 0) begin
              $display("ERROR: Couldn't open .mask file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            $fwrite(_mask_file, "%s\n%s\n", "type mask", "");
            _MASK_file_header = 1;
          end
          if (_chain_test_ == 0) begin
            $fwrite(_mask_file, "%d %s %d\n",
             _pattern_count,"chain0",_report_bit_cnt);
          end
          if (_chain_test_ == 1) begin
            $fwrite(_mask_file, "// %d %s %d\n",
             _pattern_count,"chain0",_report_bit_cnt);
          end
        end
      end
       _report_bit_cnt = _report_bit_cnt - 1;
    end // End For
     _compare_fail = _compare_fail + 1;
   end
 end // if _do_compare
end


event compare_exp_sim_chain1_sobus;
always @(compare_exp_sim_chain1_sobus) begin
 if (_do_compare) begin
  if ((_exp_chain1_sobus&_msk_chain1_sobus) !== (_sim_chain1_sobus&_msk_chain1_sobus)) begin
    $write($realtime, "ns: Simulated response for chain chain1: %b pattern %d cycle %d\n",_sim_chain1_sobus,_pattern_count,_cycle_count);
    $write($realtime, "ns: Expected  response for chain chain1: %b pattern %d cycle %d\n",_exp_chain1_sobus,_pattern_count,_cycle_count);
    _report_bit_cnt = 48 + _par_shift_cnt;
    for(_bit_count = 0;
        ((_bit_count < 49)&&((_miscompare_limit==0)||(_compare_fail<=_miscompare_limit)));
        _bit_count =_bit_count +1) begin
      if((_exp_chain1_sobus[_bit_count]&_msk_chain1_sobus[_bit_count]) !== (_sim_chain1_sobus[_bit_count]&_msk_chain1_sobus[_bit_count])) begin
        $write($realtime, "ns: Mismatch at chain chain1 cell %d name %s, Simulated %b, Expected %b\n",_report_bit_cnt,_name_sobus[(_chain1_start+_bit_count)],_sim_chain1_sobus[_bit_count],_exp_chain1_sobus[_bit_count]);
        if (_write_DIAG_file == 1) begin
          if (_DIAG_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.fail",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.fail",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.fail",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.fail");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _diag_file = $fopen(_tmp_filename);
            if (_diag_file == 0) begin
              $display("ERROR: Couldn't open .fail file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            if(_change_out_path) begin 
              $fwrite(_diag_file, "// This File is simulation generated (%0s/parallel_patterns.v)\n", _new_out_path);
            end
            else begin
              $fwrite(_diag_file, "// This File is simulation generated (parallel_patterns.v)\n");
            end
            $fwrite(_diag_file, "//format pattern\n");
            $fwrite(_diag_file, "//failure_buffer_limit_reached none\n");
            $fwrite(_diag_file, "//data_reference cell\n");
            $fwrite(_diag_file, "//pattern_id      chain/PO_name   cell_number   expected_value   simulated_value\n\n");
            _DIAG_file_header = 1;
          end
          if ((_chain_test_)&&(_diag_chain_header!=1)) begin
            $fwrite(_diag_file, "chain_test\n");
            _diag_chain_header = 1;
          end
          if ((_chain_test_!=1)&&(_diag_scan_header!=1)) begin
            $fwrite(_diag_file, "scan_test\n");
            _diag_scan_header = 1;
          end
          $fwrite(_diag_file, "%d  chain1 %d ", _pattern_count, _report_bit_cnt );
          if ((_pattern_count == _last_fail_pattern) && (_pattern_count == 0)) begin 
              _fail_pattern_cnt = 1; 
          end
          if (_pattern_count > _last_fail_pattern) begin 
             _fail_pattern_cnt = _fail_pattern_cnt + 1;
             _last_fail_pattern = _pattern_count;
          end

          case ( _exp_chain1_sobus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H"); 
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L"); 
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z"); 
                  end
          endcase
          case ( _sim_chain1_sobus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H  // %s\n", _name_sobus[(_chain1_start+_bit_count)]);
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L  // %s\n", _name_sobus[(_chain1_start+_bit_count)]);
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z  // %s\n", _name_sobus[(_chain1_start+_bit_count)]);
                  end
            1'bX: begin
                    $fwrite(_diag_file, " X  // %s\n", _name_sobus[(_chain1_start+_bit_count)]);
                  end
          endcase
        end
        if (_write_MASK_file == 1) begin
          if (_MASK_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.mask",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.mask",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.mask",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.mask");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _mask_file = $fopen(_tmp_filename);
            if (_mask_file == 0) begin
              $display("ERROR: Couldn't open .mask file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            $fwrite(_mask_file, "%s\n%s\n", "type mask", "");
            _MASK_file_header = 1;
          end
          if (_chain_test_ == 0) begin
            $fwrite(_mask_file, "%d %s %d\n",
             _pattern_count,"chain1",_report_bit_cnt);
          end
          if (_chain_test_ == 1) begin
            $fwrite(_mask_file, "// %d %s %d\n",
             _pattern_count,"chain1",_report_bit_cnt);
          end
        end
      end
       _report_bit_cnt = _report_bit_cnt - 1;
    end // End For
     _compare_fail = _compare_fail + 1;
   end
 end // if _do_compare
end


event compare_exp_sim_chain2_sobus;
always @(compare_exp_sim_chain2_sobus) begin
 if (_do_compare) begin
  if ((_exp_chain2_sobus&_msk_chain2_sobus) !== (_sim_chain2_sobus&_msk_chain2_sobus)) begin
    $write($realtime, "ns: Simulated response for chain chain2: %b pattern %d cycle %d\n",_sim_chain2_sobus,_pattern_count,_cycle_count);
    $write($realtime, "ns: Expected  response for chain chain2: %b pattern %d cycle %d\n",_exp_chain2_sobus,_pattern_count,_cycle_count);
    _report_bit_cnt = 48 + _par_shift_cnt;
    for(_bit_count = 0;
        ((_bit_count < 49)&&((_miscompare_limit==0)||(_compare_fail<=_miscompare_limit)));
        _bit_count =_bit_count +1) begin
      if((_exp_chain2_sobus[_bit_count]&_msk_chain2_sobus[_bit_count]) !== (_sim_chain2_sobus[_bit_count]&_msk_chain2_sobus[_bit_count])) begin
        $write($realtime, "ns: Mismatch at chain chain2 cell %d name %s, Simulated %b, Expected %b\n",_report_bit_cnt,_name_sobus[(_chain2_start+_bit_count)],_sim_chain2_sobus[_bit_count],_exp_chain2_sobus[_bit_count]);
        if (_write_DIAG_file == 1) begin
          if (_DIAG_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.fail",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.fail",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.fail",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.fail");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _diag_file = $fopen(_tmp_filename);
            if (_diag_file == 0) begin
              $display("ERROR: Couldn't open .fail file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            if(_change_out_path) begin 
              $fwrite(_diag_file, "// This File is simulation generated (%0s/parallel_patterns.v)\n", _new_out_path);
            end
            else begin
              $fwrite(_diag_file, "// This File is simulation generated (parallel_patterns.v)\n");
            end
            $fwrite(_diag_file, "//format pattern\n");
            $fwrite(_diag_file, "//failure_buffer_limit_reached none\n");
            $fwrite(_diag_file, "//data_reference cell\n");
            $fwrite(_diag_file, "//pattern_id      chain/PO_name   cell_number   expected_value   simulated_value\n\n");
            _DIAG_file_header = 1;
          end
          if ((_chain_test_)&&(_diag_chain_header!=1)) begin
            $fwrite(_diag_file, "chain_test\n");
            _diag_chain_header = 1;
          end
          if ((_chain_test_!=1)&&(_diag_scan_header!=1)) begin
            $fwrite(_diag_file, "scan_test\n");
            _diag_scan_header = 1;
          end
          $fwrite(_diag_file, "%d  chain2 %d ", _pattern_count, _report_bit_cnt );
          if ((_pattern_count == _last_fail_pattern) && (_pattern_count == 0)) begin 
              _fail_pattern_cnt = 1; 
          end
          if (_pattern_count > _last_fail_pattern) begin 
             _fail_pattern_cnt = _fail_pattern_cnt + 1;
             _last_fail_pattern = _pattern_count;
          end

          case ( _exp_chain2_sobus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H"); 
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L"); 
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z"); 
                  end
          endcase
          case ( _sim_chain2_sobus[_bit_count] )
            1'b1: begin
                    $fwrite(_diag_file, " H  // %s\n", _name_sobus[(_chain2_start+_bit_count)]);
                  end
            1'b0: begin
                    $fwrite(_diag_file, " L  // %s\n", _name_sobus[(_chain2_start+_bit_count)]);
                  end
            1'bZ: begin
                    $fwrite(_diag_file, " Z  // %s\n", _name_sobus[(_chain2_start+_bit_count)]);
                  end
            1'bX: begin
                    $fwrite(_diag_file, " X  // %s\n", _name_sobus[(_chain2_start+_bit_count)]);
                  end
          endcase
        end
        if (_write_MASK_file == 1) begin
          if (_MASK_file_header == 0) begin
            if ((_start_pat > -1) && (_end_pat > -1)) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d_%0d.mask",
                       _start_pat, _end_pat);
            end
            else if (_start_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v_%0d.mask",
                       _start_pat);
            end
            else if (_end_pat > -1) begin
              $sformat(_tmp_filename, "parallel_patterns.v__%0d.mask",
                       _end_pat);
            end
            else begin
              $sformat(_tmp_filename, "parallel_patterns.v.mask");
            end
            if(_change_out_path) begin 
              $sformat(_tmp_filename, "%0s/%0s", _new_out_path, _tmp_filename);
            end
            _mask_file = $fopen(_tmp_filename);
            if (_mask_file == 0) begin
              $display("ERROR: Couldn't open .mask file %0s, simulation aborted\n", _tmp_filename);
              ->before_finish;
              #0;
              $finish;
            end
            $fwrite(_mask_file, "%s\n%s\n", "type mask", "");
            _MASK_file_header = 1;
          end
          if (_chain_test_ == 0) begin
            $fwrite(_mask_file, "%d %s %d\n",
             _pattern_count,"chain2",_report_bit_cnt);
          end
          if (_chain_test_ == 1) begin
            $fwrite(_mask_file, "// %d %s %d\n",
             _pattern_count,"chain2",_report_bit_cnt);
          end
        end
      end
       _report_bit_cnt = _report_bit_cnt - 1;
    end // End For
     _compare_fail = _compare_fail + 1;
   end
 end // if _do_compare
end

reg[149:0]     mem [0:894783];
sync_fifo_edt_top sync_fifo_edt_top_inst (.clk_i(clk_i), 
     .rst_i(rst_i), .wr_en_i(wr_en_i), .rd_en_i(rd_en_i), 
     .wr_data_i({\wr_data_i[7]  
     , \wr_data_i[6] , \wr_data_i[5] 
     , \wr_data_i[4] , \wr_data_i[3] 
     , \wr_data_i[2] , \wr_data_i[1] 
     , \wr_data_i[0]  }), .scan_en(scan_en), 
     .edt_clock(edt_clock), .edt_update(edt_update), 
     .edt_bypass(edt_bypass), 
     .edt_channels_in1(edt_channels_in1), 
     .edt_channels_in2(edt_channels_in2), 
     .edt_channels_in3(edt_channels_in3), 
     .rd_data_o({\rd_data_o[7] , \rd_data_o[6] 
     , \rd_data_o[5] , \rd_data_o[4] , \rd_data_o[3] 
     , \rd_data_o[2] , \rd_data_o[1] , \rd_data_o[0] 
     }), .full_o(full_o), .empty_o(empty_o), .error_o(error_o), 
     .edt_channels_out1(edt_channels_out1), 
     .edt_channels_out2(edt_channels_out2), 
     .edt_channels_out3(edt_channels_out3));

initial begin
_in_restart = 0;
while (_in_restart < 2) begin
_in_restart = _in_restart + 1;
_restart_state     = -1;
if ($value$plusargs("RESTART=%d", _restart_state)) begin
  $display(" Found RESTART   %d", _restart_state);
end

if ((_in_restart < 2) || (_restart_state == 1)) begin
mgcdft_save_signal = 1'b0;
mgcdft_restart_signal = 1'b0;
if (_restart_state == 1) begin
  #0;
  mgcdft_restart_signal = 1'b1;
//  $display("Reading checkpoint parallel_patterns.v.dat");
//  $restart("parallel_patterns.v.dat");
end

#0;
mgcdft_save_signal = 1'b0;
mgcdft_restart_signal = 1'b0;
_compare_fail = 0;
_pattern_count = 0;
_cycle_count = 0;
_save_cycle_count = 0;
_write_DIAG_file = 0; // change to 1, to generate file
_write_MASK_file = 0; // change to 1, to generate file
_DIAG_file_header = 0;
_diag_file = 0;
_diag_chain_header = 0;
_diag_scan_header = 0;
_fail_pattern_cnt = 0;
_last_fail_pattern = 0;
_MASK_file_header = 0;
_mask_file = 0;
_chain_test_ = 0;
_par_shift_cnt = 0;
_report_bit_cnt = 0;
// Limit # of miscompares before aborting simulation (non-zero)
_miscompare_limit = 0; 
_end_vec_file_ok = 0; 
_msk_chain0_sobus=49'b1111111111111111111111111111111111111111111111111;
_msk_chain1_sobus=49'b1111111111111111111111111111111111111111111111111;
_msk_chain2_sobus=49'b1111111111111111111111111111111111111111111111111;
_run_testsetup = 1;
_in_testsetup = 1;
_start_pat      = -1;
_end_pat        = -1;
_end_after_setup = -1;
_no_setup       = -1;
_save_state     = -1;
_override_cfg   = 0;
_pat_num        = -1;
_in_range       = 1;
_do_compare     = 1;
_in_chaintest   = 0;

_skipped_patterns = 0;

_end_simulation   = 0;

if ($value$plusargs("STARTPAT=%d", _start_pat)) begin
  if (_start_pat > -1) begin
    $display(" Found Start pattern number %d", _start_pat);
    _in_range = 0;
    _do_compare = 0;
  end
  else begin
    $display(" Ignoring negative Start pattern number   %d", _start_pat);
    _start_pat = -1;
  end
end
if ($value$plusargs("ENDPAT=%d", _end_pat)) begin
  if (_end_pat > -1) begin
    $display(" Found End pattern number   %d", _end_pat);
  end
  else begin
    $display(" Ignoring negative End pattern number   %d", _end_pat);
    _end_pat = -1;
  end
end

if ($value$plusargs("CHAINTEST=%d", _in_chaintest)) begin
  if (_in_chaintest) begin
    $display(" Found ChainTest identifier %d", _in_chaintest);
  end
end

if ($value$plusargs("END_AFTER_SETUP=%d", _end_after_setup)) begin
  $display(" Found End after setup   %d", _end_after_setup);
  if (_end_after_setup > 0) begin
    _end_pat = 0;
    _in_chaintest = 1;
  end
end

if ($value$plusargs("SKIP_SETUP=%d", _no_setup)) begin
  $display(" Found Skip setup   %d", _no_setup);
  if (_no_setup > 0) begin
    if (_start_pat == -1) begin
      _start_pat = 0;
      _in_chaintest = 1;
    end
    _run_testsetup = 0;
    _in_range = 0;
    _do_compare = 0;
  end
end

if ($value$plusargs("SAVE=%d", _save_state)) begin
  $display(" Found SAVE   %d", _save_state);
end

if ($value$plusargs("CONFIG=%0s", _cfg_file_name)) begin
  $display(" Found CONFIG identifier   %0s", _cfg_file_name);
  _override_cfg = 1;
end
else begin
  _cfg_file_name = "parallel_patterns.v.cfg";
end

if ((_end_pat != -1) && (_end_pat < _start_pat)) begin
  _start_pat = -1;
  _in_range = 1;
  _do_compare = 1;
  $display("STARTPAT less than ENDPAT, ignoring STARTPAT ");
end
_allow_bad_message_index = 0;
if ($value$plusargs("ALLOW_BAD_MESSAGE_INDEX=%d", _allow_bad_message_index)) begin
  $display(" Found ALLOW_BAD_MESSAGE_INDEX %d", _allow_bad_message_index);
end
 _chain0_start = 98;  // 49
 _chain1_start = 49;  // 49
 _chain2_start = 0;  // 49

// read vector config file
if(_override_cfg) begin 
  _config_file = $fopen(_cfg_file_name, "r");
end
else begin
if(_change_path) begin 
  $sformat(_new_filename,"%0s/parallel_patterns.v.cfg",_new_path); 
  _config_file = $fopen(_new_filename, "r");
end
else begin
  _config_file = $fopen("parallel_patterns.v.cfg", "r");
end

end

if (_config_file == 0) begin
  $display("ERROR: Couldn't open configuration file, simulation aborted\n");
  ->before_finish;
  #0;
  $finish;
end
_fstat = 0;
if (_start_pat != -1) begin
  if (_no_setup > 0) begin
  $display("BEGIN pattern read loop  Skip test_setup\n");
  end
  else if (_in_chaintest == 0) begin
    if (_end_pat != -1) begin
    $display("BEGIN pattern read loop  Start pattern (%d) End pattern (%d)\n",
_start_pat,_end_pat);
    end
    else begin
    $display("BEGIN pattern read loop  Start pattern (%d) \n",
_start_pat);
    end
  end
  else begin
    if (_end_pat != -1) begin
    $display("BEGIN pattern read loop  Start chain pattern (%d) End chain pattern (%d)\n",
_start_pat,_end_pat);
    end
    else begin
    $display("BEGIN pattern read loop  Start chain pattern (%d)\n",
_start_pat);
    end
  end
end
else if (_end_pat != -1) begin
  if (_end_after_setup > 0) begin
  $display("BEGIN pattern read loop  End after test_setup\n");
  end
  else if (_in_chaintest == 0) begin
  $display("BEGIN pattern read loop  End pattern (%d)\n", _end_pat);
  end
  else begin
  $display("BEGIN pattern read loop  End chain pattern (%d)\n", _end_pat);
  end
end

// begin pattern read loop
while (!$feof(_config_file) && (!_end_simulation))
begin
         _fstat = $fscanf(_config_file, "%s", _vec_file_name);
         _fstat = $fscanf(_config_file, "%d", _max_index);
   if (_fstat != -1) begin
         _fstat = $fscanf(_config_file, "%d", _vec_pat_count);
         if (_fstat == -1) begin
           _vec_pat_count = -1;
         end
         // skip .vec file if _start_pat greater than this
         if ((_start_pat != -1) && !_in_range && (_vec_pat_count != -1) &&
             !_in_testsetup && !_in_chaintest &&
             ((_pat_num + _vec_pat_count) < _start_pat)) begin
           _max_index = -1;
           if (_chain_test_) begin
             _pattern_count = 0;
             _pat_num = 0;
           end
           _pat_num = _pat_num + _vec_pat_count;
           _skipped_patterns = _skipped_patterns + _vec_pat_count;
           _end_vec_file_ok = 1;
           _chain_test_ = 0;
            $display("Skipping %0s\n", _vec_file_name);
         end
         else begin
          if(_change_path) begin 
            $sformat(_new_filename,"%0s/%0s",_new_path, _vec_file_name); 
            $display("Loading %0s\n", _new_filename ); 
            $readmemb(_new_filename, mem, 0, _max_index);
         end
         else begin
           $display("Loading %0s\n", _vec_file_name);
           $readmemb(_vec_file_name, mem, 0, _max_index);
         end
           _end_vec_file_ok = 0;
         end
   end
   else begin
     _max_index = -1;
     _vec_pat_count = -1;
   end
   _scan_index = 0;
   _repeat_count_nest[0] = 0;
   _repeat_count = 0;
   _repeat_depth = 0;
   _message_index = 0;
   _save_index[0] = 0;
   _found_fail_obus =14'b00000000000000;
   for (_index=0; _index <= _max_index; _index = _index+1)
   begin
      vect = mem[_index];
      _exp_obus=14'bXXXXXXXXXXXXXX;
      _msk_obus=14'b00000000000000;
      _MGCDFT_VECTYPE = vect[3:0];
      _pat_type = vect[6:4];
      _tp_num = vect[7];
      //    Range Check
      if ((_start_pat != -1) && ((_start_pat != 0) || (!_in_testsetup)) &&
          ((!_chain_test_)||(_chain_test_ && _in_chaintest))) begin
        if (!_chain_test_ && _in_chaintest && !_in_range && !_in_testsetup) begin
          _in_range = 1;
          _do_compare = 1;
        end
        if ((_pat_num == _start_pat) && !_in_range) begin
          _in_range = 1;
          _do_compare = 0;
          if (_in_chaintest) begin
            _pattern_count = (_pat_num - 2);
          end
          else begin
            _pattern_count = (_pat_num - 1);
          end
          if (_pattern_count < 0) begin
            _pattern_count = 0;
          end
        end
        if (_pat_num == (_start_pat + 1)) begin
          _do_compare = 1;
        end
      end

      if ((_end_pat != -1) && (_pattern_count > _end_pat) && 
          ((!_chain_test_)||(_chain_test_ && _in_chaintest))) begin
         // simulation complete, exit
         _index = _max_index + 1;
         _end_vec_file_ok = 1;
         _end_simulation = 1;
      end
      if ((_index > 0) && (_end_pat != -1) && !_chain_test_ && _in_chaintest &&
          !_run_testsetup) begin
         // simulation complete, exit
         _index = _max_index + 1;
         _end_vec_file_ok = 1;
         _end_simulation = 1;
      end
      if ((_in_range) || (_run_testsetup)) begin
      case (_pat_type)
         3'b000:  begin // end vector
            _index = _max_index + 1;
         end // end vector
         3'b001: ;// skip scan vector, handled by shift vector
         3'b010:  begin // broadside vector
            _found_fail_per_cycle = 0;
            _found_fail_obus =14'b00000000000000;
            if (vect[8] == 1'b1) begin
               _pattern_count = _pattern_count + 1;
               _par_shift_cnt = 0;
              if ((!_do_compare) && (_pattern_count >= _start_pat)) begin
                _do_compare = 1;
              end
              if ((_end_pat != -1) && (_pattern_count > _end_pat) && 
                  ((!_chain_test_)||(_chain_test_ && _in_chaintest))) begin
                // simulation complete, exit
                _index = _max_index + 1;
                _end_vec_file_ok = 1;
                _end_simulation = 1;
                _in_range = 0;
              end
            end
            if (vect[8] === 1'bz) begin
               _pattern_count = 0;
               _par_shift_cnt = 0;
            end
            case (_tp_num)
               1'b1: begin // timeplate 1 - gen_tp1
                  _ibus[18] = 1'b0;
                  _ibus[5] = 1'b0;
                  _ibus[17:6] = vect[54:43];
                  _ibus[4:0] = vect[41:37];

                  #10; // 10 ns
                  _exp_obus[13:0] = vect[36:23];
                  _msk_obus[13:0] = vect[22:9];
                  #0;
                  ->compare_exp_sim_obus;
                  if ((_miscompare_limit)&&(_compare_fail>=_miscompare_limit)) begin
                    $display("ERROR: exceeded miscompare limit(%d), exiting simulation",_miscompare_limit);
                    _end_vec_file_ok = 1;
                    if (_DIAG_file_header == 1) begin
                       if (_diag_scan_header==1) begin
                         $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
                       end
                       $fwrite(_diag_file, "// failing_patterns=%d simulated_patterns=%d", _fail_pattern_cnt, (_pattern_count+1));
                       $fwrite(_diag_file, " simulation_time=", $realtime, ";\n");
                       $fwrite(_diag_file, "failure_file_end\n");
                       $fclose(_diag_file);
                    end
                    ->before_finish;
                    #0;
                    $finish;
                  end

                  #10; // 20 ns
                  _ibus[18] = vect[55];
                  _ibus[5] = vect[42];

                  #10; // 30 ns
                  _ibus[18] = 1'b0;
                  _ibus[5] = 1'b0;

                  #10; // 40 ns
               end // timeplate 1 - gen_tp1
               default: begin
                  $display("ERROR: corrupt timeplate number\n");
                  ->before_finish;
                  #0;
                  $finish;
               end
            endcase // _tp_num
            _cycle_count = _cycle_count + 1;
            _par_shift_cnt = 0;
         end // broadside vector
         3'b011:  begin // shift vector for grp1
            if (vect[8] == 1'b1) begin
               _pattern_count = _pattern_count + 1;
             _par_shift_cnt = 0;
              if ((_end_pat != -1) && (_pattern_count > _end_pat) && 
                  ((!_chain_test_)||(_chain_test_ && _in_chaintest))) begin
                // simulation complete, exit
                _index = _max_index + 1;
                _end_vec_file_ok = 1;
                _end_simulation = 1;
                _in_range = 0;
              end
            end
            if (vect[8] === 1'bz) begin
               _pattern_count = 0;
             _par_shift_cnt = 0;
            end
            case (_tp_num)
               1'b1: begin // timeplate 1 - gen_tp1
                  _ibus[18] = 1'b0;
                  _ibus[5] = 1'b0;
                  _ibus[4:0] = vect[41:37];
                  _ibus[17:6] = vect[54:43];
                  mem_vect = mem[_index+1];
                  _frc_chain0_sibus[48:0] = mem_vect[149:101];
                  _exp_chain0_sobus[48:0] = mem_vect[100:52];
                  _msk_chain0_sobus[48:0] = mem_vect[51:3];
                  mem_vect = mem[_index+2];
                  _frc_chain1_sibus[48:0] = mem_vect[149:101];
                  _exp_chain1_sobus[48:0] = mem_vect[100:52];
                  _msk_chain1_sobus[48:0] = mem_vect[51:3];
                  mem_vect = mem[_index+3];
                  _frc_chain2_sibus[48:0] = mem_vect[149:101];
                  _exp_chain2_sobus[48:0] = mem_vect[100:52];
                  _msk_chain2_sobus[48:0] = mem_vect[51:3];

                  #10; // 10 ns
                  _exp_obus[13:0] = vect[36:23];
                  _msk_obus[13:0] = vect[22:9];
                  #0;
                  ->compare_exp_sim_obus;
                  if ((_miscompare_limit)&&(_compare_fail>=_miscompare_limit)) begin
                    $display("ERROR: exceeded miscompare limit(%d), exiting simulation",_miscompare_limit);
                    _end_vec_file_ok = 1;
                    if (_DIAG_file_header == 1) begin
                       if (_diag_scan_header==1) begin
                         $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
                       end
                       $fwrite(_diag_file, "// failing_patterns=%d simulated_patterns=%d", _fail_pattern_cnt, (_pattern_count+1));
                       $fwrite(_diag_file, " simulation_time=", $realtime, ";\n");
                       $fwrite(_diag_file, "failure_file_end\n");
                       $fclose(_diag_file);
                    end
                    ->before_finish;
                    #0;
                    $finish;
                  end
                  #0;
                  -> compare_exp_sim_chain0_sobus;
                  if ((_miscompare_limit)&&(_compare_fail>=_miscompare_limit)) begin
                    $display("ERROR: exceeded miscompare limit(%d), exiting simulation",_miscompare_limit);
                    _end_vec_file_ok = 1;
                    if (_DIAG_file_header == 1) begin
                       if (_diag_scan_header==1) begin
                         $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
                       end
                       $fwrite(_diag_file, "// failing_patterns=%d simulated_patterns=%d", _fail_pattern_cnt, (_pattern_count+1));
                       $fwrite(_diag_file, " simulation_time=", $realtime, ";\n");
                       $fwrite(_diag_file, "failure_file_end\n");
                       $fclose(_diag_file);
                    end
                    ->before_finish;
                    #0;
                    $finish;
                  end
                  #0;
                  -> compare_exp_sim_chain1_sobus;
                  if ((_miscompare_limit)&&(_compare_fail>=_miscompare_limit)) begin
                    $display("ERROR: exceeded miscompare limit(%d), exiting simulation",_miscompare_limit);
                    _end_vec_file_ok = 1;
                    if (_DIAG_file_header == 1) begin
                       if (_diag_scan_header==1) begin
                         $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
                       end
                       $fwrite(_diag_file, "// failing_patterns=%d simulated_patterns=%d", _fail_pattern_cnt, (_pattern_count+1));
                       $fwrite(_diag_file, " simulation_time=", $realtime, ";\n");
                       $fwrite(_diag_file, "failure_file_end\n");
                       $fclose(_diag_file);
                    end
                    ->before_finish;
                    #0;
                    $finish;
                  end
                  #0;
                  -> compare_exp_sim_chain2_sobus;
                  if ((_miscompare_limit)&&(_compare_fail>=_miscompare_limit)) begin
                    $display("ERROR: exceeded miscompare limit(%d), exiting simulation",_miscompare_limit);
                    _end_vec_file_ok = 1;
                    if (_DIAG_file_header == 1) begin
                       if (_diag_scan_header==1) begin
                         $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
                       end
                       $fwrite(_diag_file, "// failing_patterns=%d simulated_patterns=%d", _fail_pattern_cnt, (_pattern_count+1));
                       $fwrite(_diag_file, " simulation_time=", $realtime, ";\n");
                       $fwrite(_diag_file, "failure_file_end\n");
                       $fclose(_diag_file);
                    end
                    ->before_finish;
                    #0;
                    $finish;
                  end

                  #1; // 11 ns
                  -> force_frc_chain0_sibus;
                  -> force_frc_chain1_sibus;
                  -> force_frc_chain2_sibus;

                  #9; // 20 ns
                  _ibus[18] = vect[55];
                  _ibus[5] = vect[42];

                  #10; // 30 ns
                  _ibus[18] = 1'b0;
                  _ibus[5] = 1'b0;

                  #10; // 40 ns
                  -> release_frc_chain0_sibus;
                  -> release_frc_chain1_sibus;
                  -> release_frc_chain2_sibus;
                  #0;
                  _index = _index + 3;
               end // timeplate 1 - gen_tp1
               default: begin
                  $display("ERROR: corrupt timeplate number\n");
                  ->before_finish;
                  #0;
                  $finish;
               end
            endcase // _tp_num
            _cycle_count = _cycle_count + 1;
            _par_shift_cnt = _par_shift_cnt + 1;
         end // shift vector
         3'b100:  begin // status message vector
            _message_index = vect[38:7];
            case (_message_index)
               0: begin
                  $display("Begin chain test\n");
                 _chain_test_ = 1;
                  _diag_chain_header = 0;
               end
               1: begin
                 _chain_test_ = 0;
                  if (_diag_chain_header) begin
                    $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
                  end
                  _diag_scan_header = 0;
                  if ((_start_pat > -1) || (_end_pat > -1)) begin
                    if (_pat_num > -1) begin
                        $display("Simulated chain pattern %d\n",_pat_num);
                    end
                  end
                  _pat_num = -1;
                  _pattern_count = 0;
                  $display("End chain test\n");
               end
               2: begin
                  $display("Status update: simulated through pattern %d\n",_pattern_count);
               end
               3: begin
                  _end_vec_file_ok = 1;
                  if ((_start_pat > -1) || (_end_pat > -1)) begin
                    if (_pat_num > -1) begin
                      if (!_chain_test_) begin
                        $display("Simulated pattern %d\n",_pat_num);
                      end
                    end
                  end
               end
               4: begin // start of atpg pattern
                  if ((_start_pat > -1) || (_end_pat > -1)) begin
                    if (_pat_num > -1) begin
                      if (_chain_test_) begin
                        $display("Simulated chain pattern %d\n",_pat_num);
                      end
                      else begin
                        $display("Simulated pattern %d\n",_pat_num);
                      end
                    end
                  end
                  _pat_num = _pat_num + 1;
                  _run_testsetup  = 0;
                  _in_testsetup  = 0;
                  if (_end_after_setup  > 0) begin
                    //simulation complete, exit
                    _index = _max_index + 1;
                    _end_vec_file_ok = 1;
                    _end_simulation = 1;
                    _in_range = 0;
                  end
               end
               5: begin // increment pattern count
                 _pattern_count = _pattern_count + 1;
                 _par_shift_cnt = 0;
                 if ((_end_pat != -1) && (_pattern_count > (_end_pat - 1)) && 
                     ((!_chain_test_)||(_chain_test_ && _in_chaintest))) begin
                   // simulation complete, exit
                   _index = _max_index + 1;
                   _end_vec_file_ok = 1;
                   _end_simulation = 1;
                   _in_range = 0;
                 end
               end
               default: begin
                  $display("ERROR: corrupt message index\n");
                  if (_allow_bad_message_index != 1) begin
                     ->before_finish;
                     #0;
                     $finish;
                  end
               end
            endcase // _message_index
         end
         default: begin
            $display("ERROR: corrupt vector number\n");
            ->before_finish;
            #0;
            $finish;
         end
      endcase
   end // if in_range
      else begin
      case (_pat_type)  // _pat_type = vect[6:4]; 
         3'b011:  begin // shift vector for grp1
                  _index = _index + 3;
         end // shift vector
         3'b100:  begin // status message vector
            _message_index = vect[38:7]; 
            case (_message_index)
               0: begin
                  _chain_test_ = 1;
                  _diag_chain_header = 0;
               end
               1: begin
                  if (_pat_num > -1) begin
                    $display("Skipped chain pattern %d\n",_pat_num);
                  end
                  _chain_test_ = 0;
                  _pat_num = -1;
                  $display("End chain test\n");
               end
               3: begin 
                  _end_vec_file_ok = 1;
                  if (_pat_num > -1) begin
                    if (!_chain_test_) begin
                      $display("Skipped pattern %d\n",_pat_num);
                    end
                  end
               end
               4: begin // start of atpg pattern
                  if (_pat_num > -1) begin
                    if (!_chain_test_) begin
                      _skipped_patterns = _skipped_patterns + 1;
                    end
                  end
                  if (_pat_num > -1) begin
                    if (_chain_test_) begin
                      $display("Skipped chain pattern %d\n",_pat_num);
                    end
                    else begin
                      $display("Skipped pattern %d\n",_pat_num);
                    end
                  end
                  _pat_num = _pat_num + 1;
                  _run_testsetup  = 0;
                  _in_testsetup  = 0;
                  if (_end_after_setup  > 0) begin
                    //simulation complete, exit
                    _index = _max_index + 1;
                    _end_vec_file_ok = 1;
                    _end_simulation = 1;
                    _in_range = 0;
                  end
               end
               default: begin
                  // Skip
               end
            endcase // _message_index
         end
         default: begin
            // Skip
         end
      endcase
      end // else !_in_range
   end // index loop
end // file_cnt loop

if (_save_state == 1) begin
  #1;
  mgcdft_save_signal = 1'b1;
//  $display("Writing checkpoint parallel_patterns.v.dat");
//  $save("parallel_patterns.v.dat");
  if (_in_restart == 2) begin
    _in_restart = 1;
  end
  #1;
  $stop;
end
end
end  // while _in_restart
 if (_DIAG_file_header == 1) begin
    if (_diag_scan_header==1) begin
      $fwrite(_diag_file, "last_pattern_applied %d\n", _pattern_count);
    end
    $fwrite(_diag_file, "// failing_patterns=%d simulated_patterns=%d", _fail_pattern_cnt, (_pattern_count+1));
    $fwrite(_diag_file, " simulation_time=", $realtime, ";\n");
    $fwrite(_diag_file, "failure_file_end\n");
    $fclose(_diag_file);
 end


#1;
if (_end_vec_file_ok == 0) begin
  $display("ERROR: Pattern file corrupted, simulation aborted\n");
end
if ((_end_vec_file_ok) && (_compare_fail == 0)) begin
   $display("No error between simulated and expected patterns\n");
end

if (_compare_fail != 0) begin
   $display("Error between simulated and expected patterns\n");
end

#1;
->before_finish;
#0;
$finish;
end
endmodule
