
Rubiks Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bda8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  0800bf48  0800bf48  0000cf48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c03c  0800c03c  0000e150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c03c  0800c03c  0000d03c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c044  0800c044  0000e150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c044  0800c044  0000d044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c048  0800c048  0000d048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800c04c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006938  20000150  0800c19c  0000e150  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006a88  0800c19c  0000ea88  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000e150  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023864  00000000  00000000  0000e186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053d8  00000000  00000000  000319ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c70  00000000  00000000  00036dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000153e  00000000  00000000  00038a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000067ee  00000000  00000000  00039f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021d1d  00000000  00000000  00040764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e063  00000000  00000000  00062481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000006f  00000000  00000000  001004e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007984  00000000  00000000  00100554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00107ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000740  00000000  00000000  00107f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bf30 	.word	0x0800bf30

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800bf30 	.word	0x0800bf30

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b096      	sub	sp, #88	@ 0x58
 8000284:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fd25 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f86f 	bl	800036c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 f94f 	bl	8000530 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000292:	f000 f923 	bl	80004dc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000296:	f000 f8d5 	bl	8000444 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  stepper_tim3_enable_ir();
 800029a:	f000 fb4f 	bl	800093c <stepper_tim3_enable_ir>
  stepper_init_all();
 800029e:	f000 fa17 	bl	80006d0 <stepper_init_all>

  uint8_t cube[54] = {0};
 80002a2:	f107 0310 	add.w	r3, r7, #16
 80002a6:	2236      	movs	r2, #54	@ 0x36
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f00a fd7b 	bl	800ada6 <memset>
  solver_move moves[16];
  uint32_t n = solve_cube(cube, moves, 16);
 80002b0:	4639      	mov	r1, r7
 80002b2:	f107 0310 	add.w	r3, r7, #16
 80002b6:	2210      	movs	r2, #16
 80002b8:	4618      	mov	r0, r3
 80002ba:	f00a fd4d 	bl	800ad58 <solve_cube>
 80002be:	64b8      	str	r0, [r7, #72]	@ 0x48
  snprintf(uart_buf, sizeof(uart_buf), "n=%lu\r\n", (unsigned long)n);
 80002c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80002c2:	4a23      	ldr	r2, [pc, #140]	@ (8000350 <main+0xd0>)
 80002c4:	2164      	movs	r1, #100	@ 0x64
 80002c6:	4823      	ldr	r0, [pc, #140]	@ (8000354 <main+0xd4>)
 80002c8:	f00b f936 	bl	800b538 <sniprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <main+0xd4>)
 80002ce:	f00a fd50 	bl	800ad72 <strlen>
 80002d2:	4603      	mov	r3, r0
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002da:	491e      	ldr	r1, [pc, #120]	@ (8000354 <main+0xd4>)
 80002dc:	481e      	ldr	r0, [pc, #120]	@ (8000358 <main+0xd8>)
 80002de:	f003 fb7f 	bl	80039e0 <HAL_UART_Transmit>
  for(uint8_t i = 0; i < n; i++){
 80002e2:	2300      	movs	r3, #0
 80002e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80002e8:	e01e      	b.n	8000328 <main+0xa8>
	  snprintf(uart_buf, sizeof(uart_buf), "moves[%d]=%lu\r\n", i, (unsigned long)moves[i]);
 80002ea:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80002ee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80002f2:	3350      	adds	r3, #80	@ 0x50
 80002f4:	443b      	add	r3, r7
 80002f6:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 80002fa:	9300      	str	r3, [sp, #0]
 80002fc:	4613      	mov	r3, r2
 80002fe:	4a17      	ldr	r2, [pc, #92]	@ (800035c <main+0xdc>)
 8000300:	2164      	movs	r1, #100	@ 0x64
 8000302:	4814      	ldr	r0, [pc, #80]	@ (8000354 <main+0xd4>)
 8000304:	f00b f918 	bl	800b538 <sniprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8000308:	4812      	ldr	r0, [pc, #72]	@ (8000354 <main+0xd4>)
 800030a:	f00a fd32 	bl	800ad72 <strlen>
 800030e:	4603      	mov	r3, r0
 8000310:	b29a      	uxth	r2, r3
 8000312:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000316:	490f      	ldr	r1, [pc, #60]	@ (8000354 <main+0xd4>)
 8000318:	480f      	ldr	r0, [pc, #60]	@ (8000358 <main+0xd8>)
 800031a:	f003 fb61 	bl	80039e0 <HAL_UART_Transmit>
  for(uint8_t i = 0; i < n; i++){
 800031e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000322:	3301      	adds	r3, #1
 8000324:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000328:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800032c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800032e:	429a      	cmp	r2, r3
 8000330:	d8db      	bhi.n	80002ea <main+0x6a>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000332:	f007 fa53 	bl	80077dc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of MotionTask */
  MotionTaskHandle = osThreadNew(MotionTaskStart, NULL, &MotionTask_attributes);
 8000336:	4a0a      	ldr	r2, [pc, #40]	@ (8000360 <main+0xe0>)
 8000338:	2100      	movs	r1, #0
 800033a:	480a      	ldr	r0, [pc, #40]	@ (8000364 <main+0xe4>)
 800033c:	f007 fa98 	bl	8007870 <osThreadNew>
 8000340:	4603      	mov	r3, r0
 8000342:	4a09      	ldr	r2, [pc, #36]	@ (8000368 <main+0xe8>)
 8000344:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000346:	f007 fa6d 	bl	8007824 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800034a:	bf00      	nop
 800034c:	e7fd      	b.n	800034a <main+0xca>
 800034e:	bf00      	nop
 8000350:	0800bf54 	.word	0x0800bf54
 8000354:	20000200 	.word	0x20000200
 8000358:	200001b4 	.word	0x200001b4
 800035c:	0800bf5c 	.word	0x0800bf5c
 8000360:	0800bfcc 	.word	0x0800bfcc
 8000364:	08000681 	.word	0x08000681
 8000368:	200001fc 	.word	0x200001fc

0800036c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b094      	sub	sp, #80	@ 0x50
 8000370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000372:	f107 0320 	add.w	r3, r7, #32
 8000376:	2230      	movs	r2, #48	@ 0x30
 8000378:	2100      	movs	r1, #0
 800037a:	4618      	mov	r0, r3
 800037c:	f00a fd13 	bl	800ada6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000380:	f107 030c 	add.w	r3, r7, #12
 8000384:	2200      	movs	r2, #0
 8000386:	601a      	str	r2, [r3, #0]
 8000388:	605a      	str	r2, [r3, #4]
 800038a:	609a      	str	r2, [r3, #8]
 800038c:	60da      	str	r2, [r3, #12]
 800038e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000390:	2300      	movs	r3, #0
 8000392:	60bb      	str	r3, [r7, #8]
 8000394:	4b29      	ldr	r3, [pc, #164]	@ (800043c <SystemClock_Config+0xd0>)
 8000396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000398:	4a28      	ldr	r2, [pc, #160]	@ (800043c <SystemClock_Config+0xd0>)
 800039a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800039e:	6413      	str	r3, [r2, #64]	@ 0x40
 80003a0:	4b26      	ldr	r3, [pc, #152]	@ (800043c <SystemClock_Config+0xd0>)
 80003a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003a8:	60bb      	str	r3, [r7, #8]
 80003aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80003ac:	2300      	movs	r3, #0
 80003ae:	607b      	str	r3, [r7, #4]
 80003b0:	4b23      	ldr	r3, [pc, #140]	@ (8000440 <SystemClock_Config+0xd4>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80003b8:	4a21      	ldr	r2, [pc, #132]	@ (8000440 <SystemClock_Config+0xd4>)
 80003ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80003be:	6013      	str	r3, [r2, #0]
 80003c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000440 <SystemClock_Config+0xd4>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80003c8:	607b      	str	r3, [r7, #4]
 80003ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003cc:	2302      	movs	r3, #2
 80003ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d0:	2301      	movs	r3, #1
 80003d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003d4:	2310      	movs	r3, #16
 80003d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d8:	2302      	movs	r3, #2
 80003da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003dc:	2300      	movs	r3, #0
 80003de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80003e0:	2310      	movs	r3, #16
 80003e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80003e4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80003e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80003ea:	2304      	movs	r3, #4
 80003ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80003ee:	2307      	movs	r3, #7
 80003f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f2:	f107 0320 	add.w	r3, r7, #32
 80003f6:	4618      	mov	r0, r3
 80003f8:	f002 f9a4 	bl	8002744 <HAL_RCC_OscConfig>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000402:	f000 f95f 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000406:	230f      	movs	r3, #15
 8000408:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040a:	2302      	movs	r3, #2
 800040c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000412:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000416:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000418:	2300      	movs	r3, #0
 800041a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800041c:	f107 030c 	add.w	r3, r7, #12
 8000420:	2102      	movs	r1, #2
 8000422:	4618      	mov	r0, r3
 8000424:	f002 fc06 	bl	8002c34 <HAL_RCC_ClockConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800042e:	f000 f949 	bl	80006c4 <Error_Handler>
  }
}
 8000432:	bf00      	nop
 8000434:	3750      	adds	r7, #80	@ 0x50
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40023800 	.word	0x40023800
 8000440:	40007000 	.word	0x40007000

08000444 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b086      	sub	sp, #24
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800044a:	f107 0308 	add.w	r3, r7, #8
 800044e:	2200      	movs	r2, #0
 8000450:	601a      	str	r2, [r3, #0]
 8000452:	605a      	str	r2, [r3, #4]
 8000454:	609a      	str	r2, [r3, #8]
 8000456:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000458:	463b      	mov	r3, r7
 800045a:	2200      	movs	r2, #0
 800045c:	601a      	str	r2, [r3, #0]
 800045e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000460:	4b1c      	ldr	r3, [pc, #112]	@ (80004d4 <MX_TIM3_Init+0x90>)
 8000462:	4a1d      	ldr	r2, [pc, #116]	@ (80004d8 <MX_TIM3_Init+0x94>)
 8000464:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000466:	4b1b      	ldr	r3, [pc, #108]	@ (80004d4 <MX_TIM3_Init+0x90>)
 8000468:	2253      	movs	r2, #83	@ 0x53
 800046a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800046c:	4b19      	ldr	r3, [pc, #100]	@ (80004d4 <MX_TIM3_Init+0x90>)
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8000472:	4b18      	ldr	r3, [pc, #96]	@ (80004d4 <MX_TIM3_Init+0x90>)
 8000474:	2231      	movs	r2, #49	@ 0x31
 8000476:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000478:	4b16      	ldr	r3, [pc, #88]	@ (80004d4 <MX_TIM3_Init+0x90>)
 800047a:	2200      	movs	r2, #0
 800047c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800047e:	4b15      	ldr	r3, [pc, #84]	@ (80004d4 <MX_TIM3_Init+0x90>)
 8000480:	2200      	movs	r2, #0
 8000482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000484:	4813      	ldr	r0, [pc, #76]	@ (80004d4 <MX_TIM3_Init+0x90>)
 8000486:	f002 fe27 	bl	80030d8 <HAL_TIM_Base_Init>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8000490:	f000 f918 	bl	80006c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000498:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800049a:	f107 0308 	add.w	r3, r7, #8
 800049e:	4619      	mov	r1, r3
 80004a0:	480c      	ldr	r0, [pc, #48]	@ (80004d4 <MX_TIM3_Init+0x90>)
 80004a2:	f002 ffbb 	bl	800341c <HAL_TIM_ConfigClockSource>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d001      	beq.n	80004b0 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80004ac:	f000 f90a 	bl	80006c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004b0:	2300      	movs	r3, #0
 80004b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004b4:	2300      	movs	r3, #0
 80004b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004b8:	463b      	mov	r3, r7
 80004ba:	4619      	mov	r1, r3
 80004bc:	4805      	ldr	r0, [pc, #20]	@ (80004d4 <MX_TIM3_Init+0x90>)
 80004be:	f003 f9bd 	bl	800383c <HAL_TIMEx_MasterConfigSynchronization>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80004c8:	f000 f8fc 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80004cc:	bf00      	nop
 80004ce:	3718      	adds	r7, #24
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	2000016c 	.word	0x2000016c
 80004d8:	40000400 	.word	0x40000400

080004dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004e0:	4b11      	ldr	r3, [pc, #68]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 80004e2:	4a12      	ldr	r2, [pc, #72]	@ (800052c <MX_USART2_UART_Init+0x50>)
 80004e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004e6:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 80004e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000500:	4b09      	ldr	r3, [pc, #36]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 8000502:	220c      	movs	r2, #12
 8000504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000506:	4b08      	ldr	r3, [pc, #32]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 8000508:	2200      	movs	r2, #0
 800050a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800050c:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 800050e:	2200      	movs	r2, #0
 8000510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000512:	4805      	ldr	r0, [pc, #20]	@ (8000528 <MX_USART2_UART_Init+0x4c>)
 8000514:	f003 fa14 	bl	8003940 <HAL_UART_Init>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800051e:	f000 f8d1 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	200001b4 	.word	0x200001b4
 800052c:	40004400 	.word	0x40004400

08000530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	@ 0x28
 8000534:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000536:	f107 0314 	add.w	r3, r7, #20
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	60da      	str	r2, [r3, #12]
 8000544:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	613b      	str	r3, [r7, #16]
 800054a:	4b49      	ldr	r3, [pc, #292]	@ (8000670 <MX_GPIO_Init+0x140>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	4a48      	ldr	r2, [pc, #288]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000550:	f043 0304 	orr.w	r3, r3, #4
 8000554:	6313      	str	r3, [r2, #48]	@ 0x30
 8000556:	4b46      	ldr	r3, [pc, #280]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055a:	f003 0304 	and.w	r3, r3, #4
 800055e:	613b      	str	r3, [r7, #16]
 8000560:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	4b42      	ldr	r3, [pc, #264]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056a:	4a41      	ldr	r2, [pc, #260]	@ (8000670 <MX_GPIO_Init+0x140>)
 800056c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000570:	6313      	str	r3, [r2, #48]	@ 0x30
 8000572:	4b3f      	ldr	r3, [pc, #252]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	4b3b      	ldr	r3, [pc, #236]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000586:	4a3a      	ldr	r2, [pc, #232]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000588:	f043 0301 	orr.w	r3, r3, #1
 800058c:	6313      	str	r3, [r2, #48]	@ 0x30
 800058e:	4b38      	ldr	r3, [pc, #224]	@ (8000670 <MX_GPIO_Init+0x140>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	4b34      	ldr	r3, [pc, #208]	@ (8000670 <MX_GPIO_Init+0x140>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a2:	4a33      	ldr	r2, [pc, #204]	@ (8000670 <MX_GPIO_Init+0x140>)
 80005a4:	f043 0302 	orr.w	r3, r3, #2
 80005a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005aa:	4b31      	ldr	r3, [pc, #196]	@ (8000670 <MX_GPIO_Init+0x140>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ae:	f003 0302 	and.w	r3, r3, #2
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2183      	movs	r1, #131	@ 0x83
 80005ba:	482e      	ldr	r0, [pc, #184]	@ (8000674 <MX_GPIO_Init+0x144>)
 80005bc:	f000 fe56 	bl	800126c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 80005c0:	2200      	movs	r2, #0
 80005c2:	f240 5113 	movw	r1, #1299	@ 0x513
 80005c6:	482c      	ldr	r0, [pc, #176]	@ (8000678 <MX_GPIO_Init+0x148>)
 80005c8:	f000 fe50 	bl	800126c <HAL_GPIO_WritePin>
                          |GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 80005cc:	2200      	movs	r2, #0
 80005ce:	f240 4139 	movw	r1, #1081	@ 0x439
 80005d2:	482a      	ldr	r0, [pc, #168]	@ (800067c <MX_GPIO_Init+0x14c>)
 80005d4:	f000 fe4a 	bl	800126c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005de:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4619      	mov	r1, r3
 80005ee:	4821      	ldr	r0, [pc, #132]	@ (8000674 <MX_GPIO_Init+0x144>)
 80005f0:	f000 fcb8 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 80005f4:	2383      	movs	r3, #131	@ 0x83
 80005f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f8:	2301      	movs	r3, #1
 80005fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000600:	2300      	movs	r3, #0
 8000602:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	4619      	mov	r1, r3
 800060a:	481a      	ldr	r0, [pc, #104]	@ (8000674 <MX_GPIO_Init+0x144>)
 800060c:	f000 fcaa 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000610:	2303      	movs	r3, #3
 8000612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000614:	2301      	movs	r3, #1
 8000616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000618:	2300      	movs	r3, #0
 800061a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061c:	2302      	movs	r3, #2
 800061e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	4619      	mov	r1, r3
 8000626:	4814      	ldr	r0, [pc, #80]	@ (8000678 <MX_GPIO_Init+0x148>)
 8000628:	f000 fc9c 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_10;
 800062c:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 8000630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000632:	2301      	movs	r3, #1
 8000634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063a:	2300      	movs	r3, #0
 800063c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	480c      	ldr	r0, [pc, #48]	@ (8000678 <MX_GPIO_Init+0x148>)
 8000646:	f000 fc8d 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 800064a:	f240 4339 	movw	r3, #1081	@ 0x439
 800064e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000650:	2301      	movs	r3, #1
 8000652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000658:	2300      	movs	r3, #0
 800065a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	4619      	mov	r1, r3
 8000662:	4806      	ldr	r0, [pc, #24]	@ (800067c <MX_GPIO_Init+0x14c>)
 8000664:	f000 fc7e 	bl	8000f64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000668:	bf00      	nop
 800066a:	3728      	adds	r7, #40	@ 0x28
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40023800 	.word	0x40023800
 8000674:	40020800 	.word	0x40020800
 8000678:	40020000 	.word	0x40020000
 800067c:	40020400 	.word	0x40020400

08000680 <MotionTaskStart>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_MotionTaskStart */
void MotionTaskStart(void *argument)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000688:	f009 fe56 	bl	800a338 <MX_USB_DEVICE_Init>
//	uint8_t cube[54] = {0};
//	Move moves[16];
//	uint32_t n = solve_cube(cube, moves, 16);
//	snprintf(uart_buf, sizeof(uart_buf), "n=%lu\r\n", (unsigned long)n);
//	HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
	stepper_move_90(MOTOR_U, TURN_CW);
 800068c:	2100      	movs	r1, #0
 800068e:	2000      	movs	r0, #0
 8000690:	f000 f8b0 	bl	80007f4 <stepper_move_90>
    osDelay(1000);
 8000694:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000698:	f007 f97c 	bl	8007994 <osDelay>
	stepper_move_90(MOTOR_U, TURN_CW);
 800069c:	bf00      	nop
 800069e:	e7f5      	b.n	800068c <MotionTaskStart+0xc>

080006a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a04      	ldr	r2, [pc, #16]	@ (80006c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d101      	bne.n	80006b6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80006b2:	f000 fb31 	bl	8000d18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40014400 	.word	0x40014400

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <Error_Handler+0x8>

080006d0 <stepper_init_all>:
#define STEPS_90_DEG ((FULL_STEPS_PER_REV * MICROSTEPS) / 4)

stepper_t steppers[MOTOR_COUNT]; // Define steppers array
volatile motor_id_t active_motor = MOTOR_U;

void stepper_init_all(void){ // Fill steppers array with initialized data
 80006d0:	b480      	push	{r7}
 80006d2:	b09f      	sub	sp, #124	@ 0x7c
 80006d4:	af00      	add	r7, sp, #0

	steppers[MOTOR_U] = (stepper_t){
 80006d6:	4b43      	ldr	r3, [pc, #268]	@ (80007e4 <stepper_init_all+0x114>)
 80006d8:	461a      	mov	r2, r3
 80006da:	2300      	movs	r3, #0
 80006dc:	6013      	str	r3, [r2, #0]
 80006de:	6053      	str	r3, [r2, #4]
 80006e0:	6093      	str	r3, [r2, #8]
 80006e2:	60d3      	str	r3, [r2, #12]
 80006e4:	6113      	str	r3, [r2, #16]
 80006e6:	4b3f      	ldr	r3, [pc, #252]	@ (80007e4 <stepper_init_all+0x114>)
 80006e8:	4a3f      	ldr	r2, [pc, #252]	@ (80007e8 <stepper_init_all+0x118>)
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	4b3d      	ldr	r3, [pc, #244]	@ (80007e4 <stepper_init_all+0x114>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	809a      	strh	r2, [r3, #4]
 80006f2:	4b3c      	ldr	r3, [pc, #240]	@ (80007e4 <stepper_init_all+0x114>)
 80006f4:	4a3c      	ldr	r2, [pc, #240]	@ (80007e8 <stepper_init_all+0x118>)
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	4b3a      	ldr	r3, [pc, #232]	@ (80007e4 <stepper_init_all+0x114>)
 80006fa:	2202      	movs	r2, #2
 80006fc:	819a      	strh	r2, [r3, #12]
		.step_port = U_STEP_GPIO_Port,
		.step_pin  = U_STEP_Pin,
		.dir_port  = U_DIR_GPIO_Port,
		.dir_pin   = U_DIR_Pin
	};
	steppers[MOTOR_D] = (stepper_t){
 80006fe:	4b39      	ldr	r3, [pc, #228]	@ (80007e4 <stepper_init_all+0x114>)
 8000700:	3314      	adds	r3, #20
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
 800070c:	611a      	str	r2, [r3, #16]
 800070e:	4b35      	ldr	r3, [pc, #212]	@ (80007e4 <stepper_init_all+0x114>)
 8000710:	4a35      	ldr	r2, [pc, #212]	@ (80007e8 <stepper_init_all+0x118>)
 8000712:	615a      	str	r2, [r3, #20]
 8000714:	4b33      	ldr	r3, [pc, #204]	@ (80007e4 <stepper_init_all+0x114>)
 8000716:	2210      	movs	r2, #16
 8000718:	831a      	strh	r2, [r3, #24]
 800071a:	4b32      	ldr	r3, [pc, #200]	@ (80007e4 <stepper_init_all+0x114>)
 800071c:	4a33      	ldr	r2, [pc, #204]	@ (80007ec <stepper_init_all+0x11c>)
 800071e:	61da      	str	r2, [r3, #28]
 8000720:	4b30      	ldr	r3, [pc, #192]	@ (80007e4 <stepper_init_all+0x114>)
 8000722:	2201      	movs	r2, #1
 8000724:	841a      	strh	r2, [r3, #32]
		.step_port = D_STEP_GPIO_Port,
		.step_pin  = D_STEP_Pin,
		.dir_port  = D_DIR_GPIO_Port,
		.dir_pin   = D_DIR_Pin
	};
	steppers[MOTOR_L] = (stepper_t){
 8000726:	4b2f      	ldr	r3, [pc, #188]	@ (80007e4 <stepper_init_all+0x114>)
 8000728:	3328      	adds	r3, #40	@ 0x28
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]
 8000734:	611a      	str	r2, [r3, #16]
 8000736:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <stepper_init_all+0x114>)
 8000738:	4a2d      	ldr	r2, [pc, #180]	@ (80007f0 <stepper_init_all+0x120>)
 800073a:	629a      	str	r2, [r3, #40]	@ 0x28
 800073c:	4b29      	ldr	r3, [pc, #164]	@ (80007e4 <stepper_init_all+0x114>)
 800073e:	2202      	movs	r2, #2
 8000740:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8000742:	4b28      	ldr	r3, [pc, #160]	@ (80007e4 <stepper_init_all+0x114>)
 8000744:	4a2a      	ldr	r2, [pc, #168]	@ (80007f0 <stepper_init_all+0x120>)
 8000746:	631a      	str	r2, [r3, #48]	@ 0x30
 8000748:	4b26      	ldr	r3, [pc, #152]	@ (80007e4 <stepper_init_all+0x114>)
 800074a:	2201      	movs	r2, #1
 800074c:	869a      	strh	r2, [r3, #52]	@ 0x34
		.step_port = L_STEP_GPIO_Port,
		.step_pin  = L_STEP_Pin,
		.dir_port  = L_DIR_GPIO_Port,
		.dir_pin   = L_DIR_Pin
	};
	steppers[MOTOR_R] = (stepper_t){
 800074e:	4b25      	ldr	r3, [pc, #148]	@ (80007e4 <stepper_init_all+0x114>)
 8000750:	333c      	adds	r3, #60	@ 0x3c
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]
 800075e:	4b21      	ldr	r3, [pc, #132]	@ (80007e4 <stepper_init_all+0x114>)
 8000760:	4a22      	ldr	r2, [pc, #136]	@ (80007ec <stepper_init_all+0x11c>)
 8000762:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000764:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <stepper_init_all+0x114>)
 8000766:	2208      	movs	r2, #8
 8000768:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 800076c:	4b1d      	ldr	r3, [pc, #116]	@ (80007e4 <stepper_init_all+0x114>)
 800076e:	4a1e      	ldr	r2, [pc, #120]	@ (80007e8 <stepper_init_all+0x118>)
 8000770:	645a      	str	r2, [r3, #68]	@ 0x44
 8000772:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <stepper_init_all+0x114>)
 8000774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000778:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		.step_port = R_STEP_GPIO_Port,
		.step_pin  = R_STEP_Pin,
		.dir_port  = R_DIR_GPIO_Port,
		.dir_pin   = R_DIR_Pin
	};
	steppers[MOTOR_F] = (stepper_t){
 800077c:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <stepper_init_all+0x114>)
 800077e:	3350      	adds	r3, #80	@ 0x50
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
 800078c:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <stepper_init_all+0x114>)
 800078e:	4a17      	ldr	r2, [pc, #92]	@ (80007ec <stepper_init_all+0x11c>)
 8000790:	651a      	str	r2, [r3, #80]	@ 0x50
 8000792:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <stepper_init_all+0x114>)
 8000794:	2210      	movs	r2, #16
 8000796:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 800079a:	4b12      	ldr	r3, [pc, #72]	@ (80007e4 <stepper_init_all+0x114>)
 800079c:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <stepper_init_all+0x11c>)
 800079e:	659a      	str	r2, [r3, #88]	@ 0x58
 80007a0:	4b10      	ldr	r3, [pc, #64]	@ (80007e4 <stepper_init_all+0x114>)
 80007a2:	2220      	movs	r2, #32
 80007a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
		.step_port = F_STEP_GPIO_Port,
		.step_pin  = F_STEP_Pin,
		.dir_port  = F_DIR_GPIO_Port,
		.dir_pin   = F_DIR_Pin
	};
	steppers[MOTOR_B] = (stepper_t){
 80007a8:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <stepper_init_all+0x114>)
 80007aa:	3364      	adds	r3, #100	@ 0x64
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
 80007b8:	4b0a      	ldr	r3, [pc, #40]	@ (80007e4 <stepper_init_all+0x114>)
 80007ba:	4a0b      	ldr	r2, [pc, #44]	@ (80007e8 <stepper_init_all+0x118>)
 80007bc:	665a      	str	r2, [r3, #100]	@ 0x64
 80007be:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <stepper_init_all+0x114>)
 80007c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <stepper_init_all+0x114>)
 80007ca:	4a08      	ldr	r2, [pc, #32]	@ (80007ec <stepper_init_all+0x11c>)
 80007cc:	66da      	str	r2, [r3, #108]	@ 0x6c
 80007ce:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <stepper_init_all+0x114>)
 80007d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007d4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
		.step_port = B_STEP_GPIO_Port,
		.step_pin  = B_STEP_Pin,
		.dir_port  = B_DIR_GPIO_Port,
		.dir_pin   = B_DIR_Pin
	};
}
 80007d8:	bf00      	nop
 80007da:	377c      	adds	r7, #124	@ 0x7c
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	20000264 	.word	0x20000264
 80007e8:	40020000 	.word	0x40020000
 80007ec:	40020400 	.word	0x40020400
 80007f0:	40020800 	.word	0x40020800

080007f4 <stepper_move_90>:

void stepper_move_90(motor_id_t motor, turn_dir_t dir){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	460a      	mov	r2, r1
 80007fe:	71fb      	strb	r3, [r7, #7]
 8000800:	4613      	mov	r3, r2
 8000802:	71bb      	strb	r3, [r7, #6]
	stepper_t *m = &steppers[motor]; // Pointer to motor in question
 8000804:	79fa      	ldrb	r2, [r7, #7]
 8000806:	4613      	mov	r3, r2
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	4413      	add	r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4a0f      	ldr	r2, [pc, #60]	@ (800084c <stepper_move_90+0x58>)
 8000810:	4413      	add	r3, r2
 8000812:	60fb      	str	r3, [r7, #12]

	// Set/Reset DIR pin
	HAL_GPIO_WritePin(
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	6898      	ldr	r0, [r3, #8]
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	8999      	ldrh	r1, [r3, #12]
 800081c:	79bb      	ldrb	r3, [r7, #6]
 800081e:	2b00      	cmp	r3, #0
 8000820:	bf0c      	ite	eq
 8000822:	2301      	moveq	r3, #1
 8000824:	2300      	movne	r3, #0
 8000826:	b2db      	uxtb	r3, r3
 8000828:	461a      	mov	r2, r3
 800082a:	f000 fd1f 	bl	800126c <HAL_GPIO_WritePin>
			m->dir_port,
			m->dir_pin,
			(dir == TURN_CW) ? GPIO_PIN_SET : GPIO_PIN_RESET);

	// Critical section: assigning steps
	taskENTER_CRITICAL();
 800082e:	f009 fa73 	bl	8009d18 <vPortEnterCritical>
	m->steps_remaining = STEPS_90_DEG;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000838:	611a      	str	r2, [r3, #16]
	taskEXIT_CRITICAL();
 800083a:	f009 fa9f 	bl	8009d7c <vPortExitCritical>

	stepper_tim3_start();
 800083e:	f000 f85b 	bl	80008f8 <stepper_tim3_start>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000264 	.word	0x20000264

08000850 <stepper_tim3_irqhandler>:

extern volatile motor_id_t active_motor;

// For TIM3 configuration info, check MX_TIM3_Init() in main.c

void stepper_tim3_irqhandler(void){
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
	static uint8_t step_level = 0; // Tracks rising or falling STEP edge
	if (TIM3->SR & TIM_SR_UIF){ // If Update Interrupt Flag (UIF) bit is set in the status register, then interrupt requested
 8000856:	4b24      	ldr	r3, [pc, #144]	@ (80008e8 <stepper_tim3_irqhandler+0x98>)
 8000858:	691b      	ldr	r3, [r3, #16]
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	2b00      	cmp	r3, #0
 8000860:	d03d      	beq.n	80008de <stepper_tim3_irqhandler+0x8e>
		TIM3->SR &= ~TIM_SR_UIF; // clears UIF
 8000862:	4b21      	ldr	r3, [pc, #132]	@ (80008e8 <stepper_tim3_irqhandler+0x98>)
 8000864:	691b      	ldr	r3, [r3, #16]
 8000866:	4a20      	ldr	r2, [pc, #128]	@ (80008e8 <stepper_tim3_irqhandler+0x98>)
 8000868:	f023 0301 	bic.w	r3, r3, #1
 800086c:	6113      	str	r3, [r2, #16]

		stepper_t *m = &steppers[active_motor]; // Pointer to active motor
 800086e:	4b1f      	ldr	r3, [pc, #124]	@ (80008ec <stepper_tim3_irqhandler+0x9c>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	b2db      	uxtb	r3, r3
 8000874:	461a      	mov	r2, r3
 8000876:	4613      	mov	r3, r2
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	4413      	add	r3, r2
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	4a1c      	ldr	r2, [pc, #112]	@ (80008f0 <stepper_tim3_irqhandler+0xa0>)
 8000880:	4413      	add	r3, r2
 8000882:	607b      	str	r3, [r7, #4]

		if(m->steps_remaining > 0){ // If the active motor hasn't finished its 90 degree turn
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	691b      	ldr	r3, [r3, #16]
 8000888:	2b00      	cmp	r3, #0
 800088a:	dd1e      	ble.n	80008ca <stepper_tim3_irqhandler+0x7a>
			/* Toggle STEP pin */
			HAL_GPIO_WritePin(
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6818      	ldr	r0, [r3, #0]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	8899      	ldrh	r1, [r3, #4]
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <stepper_tim3_irqhandler+0xa4>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	bf0c      	ite	eq
 800089c:	2301      	moveq	r3, #1
 800089e:	2300      	movne	r3, #0
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	461a      	mov	r2, r3
 80008a4:	f000 fce2 	bl	800126c <HAL_GPIO_WritePin>
				m->step_pin,
				step_level ? GPIO_PIN_RESET : GPIO_PIN_SET // If step is high, transition low
			);

			// If step is HIGH, decrement. Do nothing when step is low (this is why step rate is 1/2 TIM3 frequency)
			if(step_level) m->steps_remaining--;
 80008a8:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <stepper_tim3_irqhandler+0xa4>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d004      	beq.n	80008ba <stepper_tim3_irqhandler+0x6a>
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	691b      	ldr	r3, [r3, #16]
 80008b4:	1e5a      	subs	r2, r3, #1
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	611a      	str	r2, [r3, #16]

			step_level ^= 1; // Invert step_level
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <stepper_tim3_irqhandler+0xa4>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	f083 0301 	eor.w	r3, r3, #1
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <stepper_tim3_irqhandler+0xa4>)
 80008c6:	701a      	strb	r2, [r3, #0]
			);

			stepper_tim3_stop();
		}
	}
}
 80008c8:	e009      	b.n	80008de <stepper_tim3_irqhandler+0x8e>
			HAL_GPIO_WritePin(
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6818      	ldr	r0, [r3, #0]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	889b      	ldrh	r3, [r3, #4]
 80008d2:	2200      	movs	r2, #0
 80008d4:	4619      	mov	r1, r3
 80008d6:	f000 fcc9 	bl	800126c <HAL_GPIO_WritePin>
			stepper_tim3_stop();
 80008da:	f000 f81f 	bl	800091c <stepper_tim3_stop>
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40000400 	.word	0x40000400
 80008ec:	200002dc 	.word	0x200002dc
 80008f0:	20000264 	.word	0x20000264
 80008f4:	200002dd 	.word	0x200002dd

080008f8 <stepper_tim3_start>:

void stepper_tim3_start(void){
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
    TIM3->CNT = 0;
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <stepper_tim3_start+0x20>)
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM3->CR1 |= TIM_CR1_CEN;
 8000902:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <stepper_tim3_start+0x20>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a04      	ldr	r2, [pc, #16]	@ (8000918 <stepper_tim3_start+0x20>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6013      	str	r3, [r2, #0]
}
 800090e:	bf00      	nop
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	40000400 	.word	0x40000400

0800091c <stepper_tim3_stop>:

void stepper_tim3_stop(void){
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <stepper_tim3_stop+0x1c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a04      	ldr	r2, [pc, #16]	@ (8000938 <stepper_tim3_stop+0x1c>)
 8000926:	f023 0301 	bic.w	r3, r3, #1
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40000400 	.word	0x40000400

0800093c <stepper_tim3_enable_ir>:

void stepper_tim3_enable_ir(void){
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
	TIM3->DIER |= TIM_DIER_UIE;  // enable update interrupt
 8000940:	4b05      	ldr	r3, [pc, #20]	@ (8000958 <stepper_tim3_enable_ir+0x1c>)
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	4a04      	ldr	r2, [pc, #16]	@ (8000958 <stepper_tim3_enable_ir+0x1c>)
 8000946:	f043 0301 	orr.w	r3, r3, #1
 800094a:	60d3      	str	r3, [r2, #12]
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40000400 	.word	0x40000400

0800095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	4b12      	ldr	r3, [pc, #72]	@ (80009b0 <HAL_MspInit+0x54>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800096a:	4a11      	ldr	r2, [pc, #68]	@ (80009b0 <HAL_MspInit+0x54>)
 800096c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000970:	6453      	str	r3, [r2, #68]	@ 0x44
 8000972:	4b0f      	ldr	r3, [pc, #60]	@ (80009b0 <HAL_MspInit+0x54>)
 8000974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	603b      	str	r3, [r7, #0]
 8000982:	4b0b      	ldr	r3, [pc, #44]	@ (80009b0 <HAL_MspInit+0x54>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	4a0a      	ldr	r2, [pc, #40]	@ (80009b0 <HAL_MspInit+0x54>)
 8000988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800098c:	6413      	str	r3, [r2, #64]	@ 0x40
 800098e:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <HAL_MspInit+0x54>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000996:	603b      	str	r3, [r7, #0]
 8000998:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800099a:	2200      	movs	r2, #0
 800099c:	210f      	movs	r1, #15
 800099e:	f06f 0001 	mvn.w	r0, #1
 80009a2:	f000 fab5 	bl	8000f10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40023800 	.word	0x40023800

080009b4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a0e      	ldr	r2, [pc, #56]	@ (80009fc <HAL_TIM_Base_MspInit+0x48>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d115      	bne.n	80009f2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000a00 <HAL_TIM_Base_MspInit+0x4c>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	4a0c      	ldr	r2, [pc, #48]	@ (8000a00 <HAL_TIM_Base_MspInit+0x4c>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <HAL_TIM_Base_MspInit+0x4c>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2105      	movs	r1, #5
 80009e6:	201d      	movs	r0, #29
 80009e8:	f000 fa92 	bl	8000f10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80009ec:	201d      	movs	r0, #29
 80009ee:	f000 faab 	bl	8000f48 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80009f2:	bf00      	nop
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40000400 	.word	0x40000400
 8000a00:	40023800 	.word	0x40023800

08000a04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08a      	sub	sp, #40	@ 0x28
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a19      	ldr	r2, [pc, #100]	@ (8000a88 <HAL_UART_MspInit+0x84>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d12b      	bne.n	8000a7e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	613b      	str	r3, [r7, #16]
 8000a2a:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <HAL_UART_MspInit+0x88>)
 8000a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2e:	4a17      	ldr	r2, [pc, #92]	@ (8000a8c <HAL_UART_MspInit+0x88>)
 8000a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <HAL_UART_MspInit+0x88>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <HAL_UART_MspInit+0x88>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a10      	ldr	r2, [pc, #64]	@ (8000a8c <HAL_UART_MspInit+0x88>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b0e      	ldr	r3, [pc, #56]	@ (8000a8c <HAL_UART_MspInit+0x88>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a5e:	230c      	movs	r3, #12
 8000a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a6e:	2307      	movs	r3, #7
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <HAL_UART_MspInit+0x8c>)
 8000a7a:	f000 fa73 	bl	8000f64 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a7e:	bf00      	nop
 8000a80:	3728      	adds	r7, #40	@ 0x28
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40004400 	.word	0x40004400
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020000 	.word	0x40020000

08000a94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08c      	sub	sp, #48	@ 0x30
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	4b2e      	ldr	r3, [pc, #184]	@ (8000b64 <HAL_InitTick+0xd0>)
 8000aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aac:	4a2d      	ldr	r2, [pc, #180]	@ (8000b64 <HAL_InitTick+0xd0>)
 8000aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab2:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b64 <HAL_InitTick+0xd0>)
 8000ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ac0:	f107 020c 	add.w	r2, r7, #12
 8000ac4:	f107 0310 	add.w	r3, r7, #16
 8000ac8:	4611      	mov	r1, r2
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fad2 	bl	8003074 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ad0:	f002 fabc 	bl	800304c <HAL_RCC_GetPCLK2Freq>
 8000ad4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad8:	4a23      	ldr	r2, [pc, #140]	@ (8000b68 <HAL_InitTick+0xd4>)
 8000ada:	fba2 2303 	umull	r2, r3, r2, r3
 8000ade:	0c9b      	lsrs	r3, r3, #18
 8000ae0:	3b01      	subs	r3, #1
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000ae4:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000ae6:	4a22      	ldr	r2, [pc, #136]	@ (8000b70 <HAL_InitTick+0xdc>)
 8000ae8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000aea:	4b20      	ldr	r3, [pc, #128]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000aec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000af0:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000af2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af6:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000af8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afe:	4b1b      	ldr	r3, [pc, #108]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b04:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000b0a:	4818      	ldr	r0, [pc, #96]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000b0c:	f002 fae4 	bl	80030d8 <HAL_TIM_Base_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d11b      	bne.n	8000b56 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000b1e:	4813      	ldr	r0, [pc, #76]	@ (8000b6c <HAL_InitTick+0xd8>)
 8000b20:	f002 fb2a 	bl	8003178 <HAL_TIM_Base_Start_IT>
 8000b24:	4603      	mov	r3, r0
 8000b26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d111      	bne.n	8000b56 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b32:	2019      	movs	r0, #25
 8000b34:	f000 fa08 	bl	8000f48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b0f      	cmp	r3, #15
 8000b3c:	d808      	bhi.n	8000b50 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	6879      	ldr	r1, [r7, #4]
 8000b42:	2019      	movs	r0, #25
 8000b44:	f000 f9e4 	bl	8000f10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b48:	4a0a      	ldr	r2, [pc, #40]	@ (8000b74 <HAL_InitTick+0xe0>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6013      	str	r3, [r2, #0]
 8000b4e:	e002      	b.n	8000b56 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3730      	adds	r7, #48	@ 0x30
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	431bde83 	.word	0x431bde83
 8000b6c:	200002e0 	.word	0x200002e0
 8000b70:	40014400 	.word	0x40014400
 8000b74:	20000004 	.word	0x20000004

08000b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <NMI_Handler+0x4>

08000b80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <MemManage_Handler+0x4>

08000b90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <BusFault_Handler+0x4>

08000b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <UsageFault_Handler+0x4>

08000ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
	...

08000bb0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000bb4:	4802      	ldr	r0, [pc, #8]	@ (8000bc0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bb6:	f002 fb41 	bl	800323c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200002e0 	.word	0x200002e0

08000bc4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	stepper_tim3_irqhandler();
 8000bc8:	f7ff fe42 	bl	8000850 <stepper_tim3_irqhandler>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000bcc:	4802      	ldr	r0, [pc, #8]	@ (8000bd8 <TIM3_IRQHandler+0x14>)
 8000bce:	f002 fb35 	bl	800323c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	2000016c 	.word	0x2000016c

08000bdc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <OTG_FS_IRQHandler+0x10>)
 8000be2:	f000 fca0 	bl	8001526 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000623c 	.word	0x2000623c

08000bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf8:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <_sbrk+0x5c>)
 8000bfa:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <_sbrk+0x60>)
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c04:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d102      	bne.n	8000c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <_sbrk+0x64>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <_sbrk+0x68>)
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <_sbrk+0x64>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4413      	add	r3, r2
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d207      	bcs.n	8000c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c20:	f00a fcc0 	bl	800b5a4 <__errno>
 8000c24:	4603      	mov	r3, r0
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c2e:	e009      	b.n	8000c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c30:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c36:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	4a05      	ldr	r2, [pc, #20]	@ (8000c54 <_sbrk+0x64>)
 8000c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c42:	68fb      	ldr	r3, [r7, #12]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20018000 	.word	0x20018000
 8000c50:	00000400 	.word	0x00000400
 8000c54:	20000328 	.word	0x20000328
 8000c58:	20006a88 	.word	0x20006a88

08000c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c60:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <SystemInit+0x20>)
 8000c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c66:	4a05      	ldr	r2, [pc, #20]	@ (8000c7c <SystemInit+0x20>)
 8000c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cb8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c84:	f7ff ffea 	bl	8000c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c88:	480c      	ldr	r0, [pc, #48]	@ (8000cbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c8a:	490d      	ldr	r1, [pc, #52]	@ (8000cc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c90:	e002      	b.n	8000c98 <LoopCopyDataInit>

08000c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c96:	3304      	adds	r3, #4

08000c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c9c:	d3f9      	bcc.n	8000c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ccc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca4:	e001      	b.n	8000caa <LoopFillZerobss>

08000ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca8:	3204      	adds	r2, #4

08000caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cac:	d3fb      	bcc.n	8000ca6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000cae:	f00a fc7f 	bl	800b5b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cb2:	f7ff fae5 	bl	8000280 <main>
  bx  lr    
 8000cb6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cb8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000cc4:	0800c04c 	.word	0x0800c04c
  ldr r2, =_sbss
 8000cc8:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000ccc:	20006a88 	.word	0x20006a88

08000cd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_Init+0x40>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d14 <HAL_Init+0x40>)
 8000cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ce2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <HAL_Init+0x40>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8000d14 <HAL_Init+0x40>)
 8000cea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf0:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <HAL_Init+0x40>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a07      	ldr	r2, [pc, #28]	@ (8000d14 <HAL_Init+0x40>)
 8000cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cfc:	2003      	movs	r0, #3
 8000cfe:	f000 f8fc 	bl	8000efa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d02:	200f      	movs	r0, #15
 8000d04:	f7ff fec6 	bl	8000a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d08:	f7ff fe28 	bl	800095c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40023c00 	.word	0x40023c00

08000d18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <HAL_IncTick+0x20>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	461a      	mov	r2, r3
 8000d22:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <HAL_IncTick+0x24>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4413      	add	r3, r2
 8000d28:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <HAL_IncTick+0x24>)
 8000d2a:	6013      	str	r3, [r2, #0]
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	20000008 	.word	0x20000008
 8000d3c:	2000032c 	.word	0x2000032c

08000d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  return uwTick;
 8000d44:	4b03      	ldr	r3, [pc, #12]	@ (8000d54 <HAL_GetTick+0x14>)
 8000d46:	681b      	ldr	r3, [r3, #0]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	2000032c 	.word	0x2000032c

08000d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d60:	f7ff ffee 	bl	8000d40 <HAL_GetTick>
 8000d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000d70:	d005      	beq.n	8000d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d72:	4b0a      	ldr	r3, [pc, #40]	@ (8000d9c <HAL_Delay+0x44>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	461a      	mov	r2, r3
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d7e:	bf00      	nop
 8000d80:	f7ff ffde 	bl	8000d40 <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d8f7      	bhi.n	8000d80 <HAL_Delay+0x28>
  {
  }
}
 8000d90:	bf00      	nop
 8000d92:	bf00      	nop
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000008 	.word	0x20000008

08000da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db0:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <__NVIC_SetPriorityGrouping+0x44>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db6:	68ba      	ldr	r2, [r7, #8]
 8000db8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dd2:	4a04      	ldr	r2, [pc, #16]	@ (8000de4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	60d3      	str	r3, [r2, #12]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dec:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <__NVIC_GetPriorityGrouping+0x18>)
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	0a1b      	lsrs	r3, r3, #8
 8000df2:	f003 0307 	and.w	r3, r3, #7
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	db0b      	blt.n	8000e2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	f003 021f 	and.w	r2, r3, #31
 8000e1c:	4907      	ldr	r1, [pc, #28]	@ (8000e3c <__NVIC_EnableIRQ+0x38>)
 8000e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e22:	095b      	lsrs	r3, r3, #5
 8000e24:	2001      	movs	r0, #1
 8000e26:	fa00 f202 	lsl.w	r2, r0, r2
 8000e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	e000e100 	.word	0xe000e100

08000e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	db0a      	blt.n	8000e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	490c      	ldr	r1, [pc, #48]	@ (8000e8c <__NVIC_SetPriority+0x4c>)
 8000e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5e:	0112      	lsls	r2, r2, #4
 8000e60:	b2d2      	uxtb	r2, r2
 8000e62:	440b      	add	r3, r1
 8000e64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e68:	e00a      	b.n	8000e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4908      	ldr	r1, [pc, #32]	@ (8000e90 <__NVIC_SetPriority+0x50>)
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	f003 030f 	and.w	r3, r3, #15
 8000e76:	3b04      	subs	r3, #4
 8000e78:	0112      	lsls	r2, r2, #4
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	440b      	add	r3, r1
 8000e7e:	761a      	strb	r2, [r3, #24]
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000e100 	.word	0xe000e100
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	@ 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	f1c3 0307 	rsb	r3, r3, #7
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	bf28      	it	cs
 8000eb2:	2304      	movcs	r3, #4
 8000eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3304      	adds	r3, #4
 8000eba:	2b06      	cmp	r3, #6
 8000ebc:	d902      	bls.n	8000ec4 <NVIC_EncodePriority+0x30>
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3b03      	subs	r3, #3
 8000ec2:	e000      	b.n	8000ec6 <NVIC_EncodePriority+0x32>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	43da      	mvns	r2, r3
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	401a      	ands	r2, r3
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000edc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee6:	43d9      	mvns	r1, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eec:	4313      	orrs	r3, r2
         );
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3724      	adds	r7, #36	@ 0x24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f7ff ff4c 	bl	8000da0 <__NVIC_SetPriorityGrouping>
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
 8000f1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f22:	f7ff ff61 	bl	8000de8 <__NVIC_GetPriorityGrouping>
 8000f26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	68b9      	ldr	r1, [r7, #8]
 8000f2c:	6978      	ldr	r0, [r7, #20]
 8000f2e:	f7ff ffb1 	bl	8000e94 <NVIC_EncodePriority>
 8000f32:	4602      	mov	r2, r0
 8000f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ff80 	bl	8000e40 <__NVIC_SetPriority>
}
 8000f40:	bf00      	nop
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff ff54 	bl	8000e04 <__NVIC_EnableIRQ>
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b089      	sub	sp, #36	@ 0x24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
 8000f7e:	e159      	b.n	8001234 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f80:	2201      	movs	r2, #1
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	4013      	ands	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	f040 8148 	bne.w	800122e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d005      	beq.n	8000fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d130      	bne.n	8001018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	68da      	ldr	r2, [r3, #12]
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fec:	2201      	movs	r2, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	f003 0201 	and.w	r2, r3, #1
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	2b03      	cmp	r3, #3
 8001022:	d017      	beq.n	8001054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	2203      	movs	r2, #3
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	689a      	ldr	r2, [r3, #8]
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0303 	and.w	r3, r3, #3
 800105c:	2b02      	cmp	r3, #2
 800105e:	d123      	bne.n	80010a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	08da      	lsrs	r2, r3, #3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3208      	adds	r2, #8
 8001068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800106c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	f003 0307 	and.w	r3, r3, #7
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	220f      	movs	r2, #15
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	691a      	ldr	r2, [r3, #16]
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	08da      	lsrs	r2, r3, #3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3208      	adds	r2, #8
 80010a2:	69b9      	ldr	r1, [r7, #24]
 80010a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	2203      	movs	r2, #3
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0203 	and.w	r2, r3, #3
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	f000 80a2 	beq.w	800122e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	4b57      	ldr	r3, [pc, #348]	@ (800124c <HAL_GPIO_Init+0x2e8>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f2:	4a56      	ldr	r2, [pc, #344]	@ (800124c <HAL_GPIO_Init+0x2e8>)
 80010f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010fa:	4b54      	ldr	r3, [pc, #336]	@ (800124c <HAL_GPIO_Init+0x2e8>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001106:	4a52      	ldr	r2, [pc, #328]	@ (8001250 <HAL_GPIO_Init+0x2ec>)
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	089b      	lsrs	r3, r3, #2
 800110c:	3302      	adds	r3, #2
 800110e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f003 0303 	and.w	r3, r3, #3
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	220f      	movs	r2, #15
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43db      	mvns	r3, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4013      	ands	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a49      	ldr	r2, [pc, #292]	@ (8001254 <HAL_GPIO_Init+0x2f0>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d019      	beq.n	8001166 <HAL_GPIO_Init+0x202>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a48      	ldr	r2, [pc, #288]	@ (8001258 <HAL_GPIO_Init+0x2f4>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d013      	beq.n	8001162 <HAL_GPIO_Init+0x1fe>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a47      	ldr	r2, [pc, #284]	@ (800125c <HAL_GPIO_Init+0x2f8>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d00d      	beq.n	800115e <HAL_GPIO_Init+0x1fa>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a46      	ldr	r2, [pc, #280]	@ (8001260 <HAL_GPIO_Init+0x2fc>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d007      	beq.n	800115a <HAL_GPIO_Init+0x1f6>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a45      	ldr	r2, [pc, #276]	@ (8001264 <HAL_GPIO_Init+0x300>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d101      	bne.n	8001156 <HAL_GPIO_Init+0x1f2>
 8001152:	2304      	movs	r3, #4
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x204>
 8001156:	2307      	movs	r3, #7
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x204>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x204>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x204>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x204>
 8001166:	2300      	movs	r3, #0
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001178:	4935      	ldr	r1, [pc, #212]	@ (8001250 <HAL_GPIO_Init+0x2ec>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001186:	4b38      	ldr	r3, [pc, #224]	@ (8001268 <HAL_GPIO_Init+0x304>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011aa:	4a2f      	ldr	r2, [pc, #188]	@ (8001268 <HAL_GPIO_Init+0x304>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001268 <HAL_GPIO_Init+0x304>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d4:	4a24      	ldr	r2, [pc, #144]	@ (8001268 <HAL_GPIO_Init+0x304>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011da:	4b23      	ldr	r3, [pc, #140]	@ (8001268 <HAL_GPIO_Init+0x304>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001268 <HAL_GPIO_Init+0x304>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001204:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <HAL_GPIO_Init+0x304>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001228:	4a0f      	ldr	r2, [pc, #60]	@ (8001268 <HAL_GPIO_Init+0x304>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3301      	adds	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	f67f aea2 	bls.w	8000f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3724      	adds	r7, #36	@ 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40013800 	.word	0x40013800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020400 	.word	0x40020400
 800125c:	40020800 	.word	0x40020800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	40021000 	.word	0x40021000
 8001268:	40013c00 	.word	0x40013c00

0800126c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	807b      	strh	r3, [r7, #2]
 8001278:	4613      	mov	r3, r2
 800127a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800127c:	787b      	ldrb	r3, [r7, #1]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001282:	887a      	ldrh	r2, [r7, #2]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001288:	e003      	b.n	8001292 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800128a:	887b      	ldrh	r3, [r7, #2]
 800128c:	041a      	lsls	r2, r3, #16
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	619a      	str	r2, [r3, #24]
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b086      	sub	sp, #24
 80012a2:	af02      	add	r7, sp, #8
 80012a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d101      	bne.n	80012b0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e101      	b.n	80014b4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f009 fa22 	bl	800a714 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2203      	movs	r2, #3
 80012d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012de:	d102      	bne.n	80012e6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f003 f84b 	bl	8004386 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6818      	ldr	r0, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	7c1a      	ldrb	r2, [r3, #16]
 80012f8:	f88d 2000 	strb.w	r2, [sp]
 80012fc:	3304      	adds	r3, #4
 80012fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001300:	f002 ff2a 	bl	8004158 <USB_CoreInit>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d005      	beq.n	8001316 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2202      	movs	r2, #2
 800130e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e0ce      	b.n	80014b4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f003 f843 	bl	80043a8 <USB_SetCurrentMode>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2202      	movs	r2, #2
 800132c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e0bf      	b.n	80014b4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001334:	2300      	movs	r3, #0
 8001336:	73fb      	strb	r3, [r7, #15]
 8001338:	e04a      	b.n	80013d0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800133a:	7bfa      	ldrb	r2, [r7, #15]
 800133c:	6879      	ldr	r1, [r7, #4]
 800133e:	4613      	mov	r3, r2
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	4413      	add	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	3315      	adds	r3, #21
 800134a:	2201      	movs	r2, #1
 800134c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800134e:	7bfa      	ldrb	r2, [r7, #15]
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	4613      	mov	r3, r2
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	3314      	adds	r3, #20
 800135e:	7bfa      	ldrb	r2, [r7, #15]
 8001360:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001362:	7bfa      	ldrb	r2, [r7, #15]
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	b298      	uxth	r0, r3
 8001368:	6879      	ldr	r1, [r7, #4]
 800136a:	4613      	mov	r3, r2
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	4413      	add	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	332e      	adds	r3, #46	@ 0x2e
 8001376:	4602      	mov	r2, r0
 8001378:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800137a:	7bfa      	ldrb	r2, [r7, #15]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4613      	mov	r3, r2
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	4413      	add	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	440b      	add	r3, r1
 8001388:	3318      	adds	r3, #24
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800138e:	7bfa      	ldrb	r2, [r7, #15]
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	4613      	mov	r3, r2
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	4413      	add	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	440b      	add	r3, r1
 800139c:	331c      	adds	r3, #28
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80013a2:	7bfa      	ldrb	r2, [r7, #15]
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	440b      	add	r3, r1
 80013b0:	3320      	adds	r3, #32
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80013b6:	7bfa      	ldrb	r2, [r7, #15]
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	4613      	mov	r3, r2
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4413      	add	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	440b      	add	r3, r1
 80013c4:	3324      	adds	r3, #36	@ 0x24
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	3301      	adds	r3, #1
 80013ce:	73fb      	strb	r3, [r7, #15]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	791b      	ldrb	r3, [r3, #4]
 80013d4:	7bfa      	ldrb	r2, [r7, #15]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d3af      	bcc.n	800133a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013da:	2300      	movs	r3, #0
 80013dc:	73fb      	strb	r3, [r7, #15]
 80013de:	e044      	b.n	800146a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013e0:	7bfa      	ldrb	r2, [r7, #15]
 80013e2:	6879      	ldr	r1, [r7, #4]
 80013e4:	4613      	mov	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	440b      	add	r3, r1
 80013ee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013f6:	7bfa      	ldrb	r2, [r7, #15]
 80013f8:	6879      	ldr	r1, [r7, #4]
 80013fa:	4613      	mov	r3, r2
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	440b      	add	r3, r1
 8001404:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001408:	7bfa      	ldrb	r2, [r7, #15]
 800140a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800140c:	7bfa      	ldrb	r2, [r7, #15]
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	4613      	mov	r3, r2
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	4413      	add	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	440b      	add	r3, r1
 800141a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001422:	7bfa      	ldrb	r2, [r7, #15]
 8001424:	6879      	ldr	r1, [r7, #4]
 8001426:	4613      	mov	r3, r2
 8001428:	00db      	lsls	r3, r3, #3
 800142a:	4413      	add	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	440b      	add	r3, r1
 8001430:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001438:	7bfa      	ldrb	r2, [r7, #15]
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	4613      	mov	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4413      	add	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	440b      	add	r3, r1
 8001446:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800144e:	7bfa      	ldrb	r2, [r7, #15]
 8001450:	6879      	ldr	r1, [r7, #4]
 8001452:	4613      	mov	r3, r2
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	440b      	add	r3, r1
 800145c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001464:	7bfb      	ldrb	r3, [r7, #15]
 8001466:	3301      	adds	r3, #1
 8001468:	73fb      	strb	r3, [r7, #15]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	791b      	ldrb	r3, [r3, #4]
 800146e:	7bfa      	ldrb	r2, [r7, #15]
 8001470:	429a      	cmp	r2, r3
 8001472:	d3b5      	bcc.n	80013e0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6818      	ldr	r0, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7c1a      	ldrb	r2, [r3, #16]
 800147c:	f88d 2000 	strb.w	r2, [sp]
 8001480:	3304      	adds	r3, #4
 8001482:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001484:	f002 ffdc 	bl	8004440 <USB_DevInit>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d005      	beq.n	800149a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2202      	movs	r2, #2
 8001492:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00c      	b.n	80014b4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f004 f826 	bl	80054fe <USB_DevDisconnect>

  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d101      	bne.n	80014d8 <HAL_PCD_Start+0x1c>
 80014d4:	2302      	movs	r3, #2
 80014d6:	e022      	b.n	800151e <HAL_PCD_Start+0x62>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d009      	beq.n	8001500 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d105      	bne.n	8001500 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4618      	mov	r0, r3
 8001506:	f002 ff2d 	bl	8004364 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f003 ffd4 	bl	80054bc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001526:	b590      	push	{r4, r7, lr}
 8001528:	b08d      	sub	sp, #52	@ 0x34
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001534:	6a3b      	ldr	r3, [r7, #32]
 8001536:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f004 f892 	bl	8005666 <USB_GetMode>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	f040 848c 	bne.w	8001e62 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f003 fff6 	bl	8005540 <USB_ReadInterrupts>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 8482 	beq.w	8001e60 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f003 ffe3 	bl	8005540 <USB_ReadInterrupts>
 800157a:	4603      	mov	r3, r0
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b02      	cmp	r3, #2
 8001582:	d107      	bne.n	8001594 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	695a      	ldr	r2, [r3, #20]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f002 0202 	and.w	r2, r2, #2
 8001592:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f003 ffd1 	bl	8005540 <USB_ReadInterrupts>
 800159e:	4603      	mov	r3, r0
 80015a0:	f003 0310 	and.w	r3, r3, #16
 80015a4:	2b10      	cmp	r3, #16
 80015a6:	d161      	bne.n	800166c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	699a      	ldr	r2, [r3, #24]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f022 0210 	bic.w	r2, r2, #16
 80015b6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80015b8:	6a3b      	ldr	r3, [r7, #32]
 80015ba:	6a1b      	ldr	r3, [r3, #32]
 80015bc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	f003 020f 	and.w	r2, r3, #15
 80015c4:	4613      	mov	r3, r2
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	4413      	add	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	4413      	add	r3, r2
 80015d4:	3304      	adds	r3, #4
 80015d6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80015de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80015e2:	d124      	bne.n	800162e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d035      	beq.n	800165c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	091b      	lsrs	r3, r3, #4
 80015f8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015fe:	b29b      	uxth	r3, r3
 8001600:	461a      	mov	r2, r3
 8001602:	6a38      	ldr	r0, [r7, #32]
 8001604:	f003 fe08 	bl	8005218 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	68da      	ldr	r2, [r3, #12]
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001614:	441a      	add	r2, r3
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	695a      	ldr	r2, [r3, #20]
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	091b      	lsrs	r3, r3, #4
 8001622:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001626:	441a      	add	r2, r3
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	615a      	str	r2, [r3, #20]
 800162c:	e016      	b.n	800165c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001634:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001638:	d110      	bne.n	800165c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001640:	2208      	movs	r2, #8
 8001642:	4619      	mov	r1, r3
 8001644:	6a38      	ldr	r0, [r7, #32]
 8001646:	f003 fde7 	bl	8005218 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	695a      	ldr	r2, [r3, #20]
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001656:	441a      	add	r2, r3
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	699a      	ldr	r2, [r3, #24]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f042 0210 	orr.w	r2, r2, #16
 800166a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f003 ff65 	bl	8005540 <USB_ReadInterrupts>
 8001676:	4603      	mov	r3, r0
 8001678:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800167c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001680:	f040 80a7 	bne.w	80017d2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f003 ff6a 	bl	8005566 <USB_ReadDevAllOutEpInterrupt>
 8001692:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001694:	e099      	b.n	80017ca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	2b00      	cmp	r3, #0
 800169e:	f000 808e 	beq.w	80017be <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	4611      	mov	r1, r2
 80016ac:	4618      	mov	r0, r3
 80016ae:	f003 ff8e 	bl	80055ce <USB_ReadDevOutEPInterrupt>
 80016b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00c      	beq.n	80016d8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	015a      	lsls	r2, r3, #5
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	4413      	add	r3, r2
 80016c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016ca:	461a      	mov	r2, r3
 80016cc:	2301      	movs	r3, #1
 80016ce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80016d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 fea4 	bl	8002420 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00c      	beq.n	80016fc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80016e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e4:	015a      	lsls	r2, r3, #5
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	4413      	add	r3, r2
 80016ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016ee:	461a      	mov	r2, r3
 80016f0:	2308      	movs	r3, #8
 80016f2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80016f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 ff7a 	bl	80025f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	2b00      	cmp	r3, #0
 8001704:	d008      	beq.n	8001718 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001708:	015a      	lsls	r2, r3, #5
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	4413      	add	r3, r2
 800170e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001712:	461a      	mov	r2, r3
 8001714:	2310      	movs	r3, #16
 8001716:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d030      	beq.n	8001784 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001722:	6a3b      	ldr	r3, [r7, #32]
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800172a:	2b80      	cmp	r3, #128	@ 0x80
 800172c:	d109      	bne.n	8001742 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	69fa      	ldr	r2, [r7, #28]
 8001738:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800173c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001740:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001744:	4613      	mov	r3, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	4413      	add	r3, r2
 8001754:	3304      	adds	r3, #4
 8001756:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	78db      	ldrb	r3, [r3, #3]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d108      	bne.n	8001772 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	2200      	movs	r2, #0
 8001764:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4619      	mov	r1, r3
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f009 f8e5 	bl	800a93c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001774:	015a      	lsls	r2, r3, #5
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	4413      	add	r3, r2
 800177a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800177e:	461a      	mov	r2, r3
 8001780:	2302      	movs	r3, #2
 8001782:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	f003 0320 	and.w	r3, r3, #32
 800178a:	2b00      	cmp	r3, #0
 800178c:	d008      	beq.n	80017a0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001790:	015a      	lsls	r2, r3, #5
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	4413      	add	r3, r2
 8001796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800179a:	461a      	mov	r2, r3
 800179c:	2320      	movs	r3, #32
 800179e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d009      	beq.n	80017be <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80017aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ac:	015a      	lsls	r2, r3, #5
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	4413      	add	r3, r2
 80017b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80017b6:	461a      	mov	r2, r3
 80017b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	3301      	adds	r3, #1
 80017c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80017c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80017ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	f47f af62 	bne.w	8001696 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 feb2 	bl	8005540 <USB_ReadInterrupts>
 80017dc:	4603      	mov	r3, r0
 80017de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017e6:	f040 80db 	bne.w	80019a0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 fed3 	bl	800559a <USB_ReadDevAllInEpInterrupt>
 80017f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80017fa:	e0cd      	b.n	8001998 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80017fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 80c2 	beq.w	800198c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f003 fef9 	bl	800560a <USB_ReadDevInEPInterrupt>
 8001818:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d057      	beq.n	80018d4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001826:	f003 030f 	and.w	r3, r3, #15
 800182a:	2201      	movs	r2, #1
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001838:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	43db      	mvns	r3, r3
 800183e:	69f9      	ldr	r1, [r7, #28]
 8001840:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001844:	4013      	ands	r3, r2
 8001846:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184a:	015a      	lsls	r2, r3, #5
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	4413      	add	r3, r2
 8001850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001854:	461a      	mov	r2, r3
 8001856:	2301      	movs	r3, #1
 8001858:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	799b      	ldrb	r3, [r3, #6]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d132      	bne.n	80018c8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001866:	4613      	mov	r3, r2
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	4413      	add	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	440b      	add	r3, r1
 8001870:	3320      	adds	r3, #32
 8001872:	6819      	ldr	r1, [r3, #0]
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001878:	4613      	mov	r3, r2
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	4413      	add	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4403      	add	r3, r0
 8001882:	331c      	adds	r3, #28
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4419      	add	r1, r3
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800188c:	4613      	mov	r3, r2
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4413      	add	r3, r2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4403      	add	r3, r0
 8001896:	3320      	adds	r3, #32
 8001898:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	2b00      	cmp	r3, #0
 800189e:	d113      	bne.n	80018c8 <HAL_PCD_IRQHandler+0x3a2>
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a4:	4613      	mov	r3, r2
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	4413      	add	r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	440b      	add	r3, r1
 80018ae:	3324      	adds	r3, #36	@ 0x24
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d108      	bne.n	80018c8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80018c0:	461a      	mov	r2, r3
 80018c2:	2101      	movs	r1, #1
 80018c4:	f003 ff00 	bl	80056c8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80018c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	4619      	mov	r1, r3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f008 ffaf 	bl	800a832 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d008      	beq.n	80018f0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80018de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e0:	015a      	lsls	r2, r3, #5
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	4413      	add	r3, r2
 80018e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018ea:	461a      	mov	r2, r3
 80018ec:	2308      	movs	r3, #8
 80018ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d008      	beq.n	800190c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80018fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fc:	015a      	lsls	r2, r3, #5
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	4413      	add	r3, r2
 8001902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001906:	461a      	mov	r2, r3
 8001908:	2310      	movs	r3, #16
 800190a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001912:	2b00      	cmp	r3, #0
 8001914:	d008      	beq.n	8001928 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001918:	015a      	lsls	r2, r3, #5
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	4413      	add	r3, r2
 800191e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001922:	461a      	mov	r2, r3
 8001924:	2340      	movs	r3, #64	@ 0x40
 8001926:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d023      	beq.n	800197a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001932:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001934:	6a38      	ldr	r0, [r7, #32]
 8001936:	f002 fee7 	bl	8004708 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800193a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800193c:	4613      	mov	r3, r2
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4413      	add	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	3310      	adds	r3, #16
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	3304      	adds	r3, #4
 800194c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	78db      	ldrb	r3, [r3, #3]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d108      	bne.n	8001968 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	2200      	movs	r2, #0
 800195a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800195c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195e:	b2db      	uxtb	r3, r3
 8001960:	4619      	mov	r1, r3
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f008 fffc 	bl	800a960 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196a:	015a      	lsls	r2, r3, #5
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	4413      	add	r3, r2
 8001970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001974:	461a      	mov	r2, r3
 8001976:	2302      	movs	r3, #2
 8001978:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001984:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 fcbd 	bl	8002306 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	3301      	adds	r3, #1
 8001990:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001994:	085b      	lsrs	r3, r3, #1
 8001996:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800199a:	2b00      	cmp	r3, #0
 800199c:	f47f af2e 	bne.w	80017fc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f003 fdcb 	bl	8005540 <USB_ReadInterrupts>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80019b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80019b4:	d122      	bne.n	80019fc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	69fa      	ldr	r2, [r7, #28]
 80019c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019c4:	f023 0301 	bic.w	r3, r3, #1
 80019c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d108      	bne.n	80019e6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80019dc:	2100      	movs	r1, #0
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 fea4 	bl	800272c <HAL_PCDEx_LPM_Callback>
 80019e4:	e002      	b.n	80019ec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f008 ff9a 	bl	800a920 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	695a      	ldr	r2, [r3, #20]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80019fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f003 fd9d 	bl	8005540 <USB_ReadInterrupts>
 8001a06:	4603      	mov	r3, r0
 8001a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a10:	d112      	bne.n	8001a38 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d102      	bne.n	8001a28 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f008 ff56 	bl	800a8d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	695a      	ldr	r2, [r3, #20]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001a36:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f003 fd7f 	bl	8005540 <USB_ReadInterrupts>
 8001a42:	4603      	mov	r3, r0
 8001a44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a4c:	f040 80b7 	bne.w	8001bbe <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	69fa      	ldr	r2, [r7, #28]
 8001a5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a5e:	f023 0301 	bic.w	r3, r3, #1
 8001a62:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2110      	movs	r1, #16
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 fe4c 	bl	8004708 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a74:	e046      	b.n	8001b04 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a78:	015a      	lsls	r2, r3, #5
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a82:	461a      	mov	r2, r3
 8001a84:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001a88:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a8c:	015a      	lsls	r2, r3, #5
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	4413      	add	r3, r2
 8001a92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a9a:	0151      	lsls	r1, r2, #5
 8001a9c:	69fa      	ldr	r2, [r7, #28]
 8001a9e:	440a      	add	r2, r1
 8001aa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001aa4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001aa8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aac:	015a      	lsls	r2, r3, #5
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001abc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac0:	015a      	lsls	r2, r3, #5
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ace:	0151      	lsls	r1, r2, #5
 8001ad0:	69fa      	ldr	r2, [r7, #28]
 8001ad2:	440a      	add	r2, r1
 8001ad4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001ad8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001adc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae0:	015a      	lsls	r2, r3, #5
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aee:	0151      	lsls	r1, r2, #5
 8001af0:	69fa      	ldr	r2, [r7, #28]
 8001af2:	440a      	add	r2, r1
 8001af4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001af8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001afc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b00:	3301      	adds	r3, #1
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	791b      	ldrb	r3, [r3, #4]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d3b2      	bcc.n	8001a76 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	69fa      	ldr	r2, [r7, #28]
 8001b1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b1e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001b22:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7bdb      	ldrb	r3, [r3, #15]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d016      	beq.n	8001b5a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b36:	69fa      	ldr	r2, [r7, #28]
 8001b38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b3c:	f043 030b 	orr.w	r3, r3, #11
 8001b40:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4c:	69fa      	ldr	r2, [r7, #28]
 8001b4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b52:	f043 030b 	orr.w	r3, r3, #11
 8001b56:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b58:	e015      	b.n	8001b86 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	69fa      	ldr	r2, [r7, #28]
 8001b64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b6c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001b70:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	69fa      	ldr	r2, [r7, #28]
 8001b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b80:	f043 030b 	orr.w	r3, r3, #11
 8001b84:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	69fa      	ldr	r2, [r7, #28]
 8001b90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b94:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001b98:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6818      	ldr	r0, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f003 fd8d 	bl	80056c8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	695a      	ldr	r2, [r3, #20]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001bbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f003 fcbc 	bl	8005540 <USB_ReadInterrupts>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bd2:	d123      	bne.n	8001c1c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f003 fd52 	bl	8005682 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f002 fe09 	bl	80047fa <USB_GetDevSpeed>
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681c      	ldr	r4, [r3, #0]
 8001bf4:	f001 fa0a 	bl	800300c <HAL_RCC_GetHCLKFreq>
 8001bf8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001bfe:	461a      	mov	r2, r3
 8001c00:	4620      	mov	r0, r4
 8001c02:	f002 fb0d 	bl	8004220 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f008 fe3b 	bl	800a882 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	695a      	ldr	r2, [r3, #20]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001c1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f003 fc8d 	bl	8005540 <USB_ReadInterrupts>
 8001c26:	4603      	mov	r3, r0
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d10a      	bne.n	8001c46 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f008 fe18 	bl	800a866 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	695a      	ldr	r2, [r3, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f002 0208 	and.w	r2, r2, #8
 8001c44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f003 fc78 	bl	8005540 <USB_ReadInterrupts>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c56:	2b80      	cmp	r3, #128	@ 0x80
 8001c58:	d123      	bne.n	8001ca2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c62:	6a3b      	ldr	r3, [r7, #32]
 8001c64:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c66:	2301      	movs	r3, #1
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c6a:	e014      	b.n	8001c96 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c70:	4613      	mov	r3, r2
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d105      	bne.n	8001c90 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	4619      	mov	r1, r3
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 fb0a 	bl	80022a4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c92:	3301      	adds	r3, #1
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	791b      	ldrb	r3, [r3, #4]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d3e4      	bcc.n	8001c6c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f003 fc4a 	bl	8005540 <USB_ReadInterrupts>
 8001cac:	4603      	mov	r3, r0
 8001cae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001cb6:	d13c      	bne.n	8001d32 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cb8:	2301      	movs	r3, #1
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cbc:	e02b      	b.n	8001d16 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc0:	015a      	lsls	r2, r3, #5
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001cce:	6879      	ldr	r1, [r7, #4]
 8001cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	4413      	add	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	3318      	adds	r3, #24
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d115      	bne.n	8001d10 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001ce4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	da12      	bge.n	8001d10 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cee:	4613      	mov	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4413      	add	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	440b      	add	r3, r1
 8001cf8:	3317      	adds	r3, #23
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	4619      	mov	r1, r3
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 faca 	bl	80022a4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d12:	3301      	adds	r3, #1
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	791b      	ldrb	r3, [r3, #4]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d3cd      	bcc.n	8001cbe <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	695a      	ldr	r2, [r3, #20]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001d30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f003 fc02 	bl	8005540 <USB_ReadInterrupts>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001d46:	d156      	bne.n	8001df6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d48:	2301      	movs	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d4c:	e045      	b.n	8001dda <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	015a      	lsls	r2, r3, #5
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	4413      	add	r3, r2
 8001d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d62:	4613      	mov	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	4413      	add	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d12e      	bne.n	8001dd4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d76:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	da2b      	bge.n	8001dd4 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	0c1a      	lsrs	r2, r3, #16
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001d86:	4053      	eors	r3, r2
 8001d88:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d121      	bne.n	8001dd4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d94:	4613      	mov	r3, r2
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	4413      	add	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001da6:	6a3b      	ldr	r3, [r7, #32]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001dae:	6a3b      	ldr	r3, [r7, #32]
 8001db0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d10a      	bne.n	8001dd4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	69fa      	ldr	r2, [r7, #28]
 8001dc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001dcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dd0:	6053      	str	r3, [r2, #4]
            break;
 8001dd2:	e008      	b.n	8001de6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	791b      	ldrb	r3, [r3, #4]
 8001dde:	461a      	mov	r2, r3
 8001de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d3b3      	bcc.n	8001d4e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	695a      	ldr	r2, [r3, #20]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001df4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f003 fba0 	bl	8005540 <USB_ReadInterrupts>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001e06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e0a:	d10a      	bne.n	8001e22 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f008 fdb9 	bl	800a984 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	695a      	ldr	r2, [r3, #20]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001e20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f003 fb8a 	bl	8005540 <USB_ReadInterrupts>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	d115      	bne.n	8001e62 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f008 fda9 	bl	800a9a0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6859      	ldr	r1, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	e000      	b.n	8001e62 <HAL_PCD_IRQHandler+0x93c>
      return;
 8001e60:	bf00      	nop
    }
  }
}
 8001e62:	3734      	adds	r7, #52	@ 0x34
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd90      	pop	{r4, r7, pc}

08001e68 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_PCD_SetAddress+0x1a>
 8001e7e:	2302      	movs	r3, #2
 8001e80:	e012      	b.n	8001ea8 <HAL_PCD_SetAddress+0x40>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	78fa      	ldrb	r2, [r7, #3]
 8001e8e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	78fa      	ldrb	r2, [r7, #3]
 8001e96:	4611      	mov	r1, r2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f003 fae9 	bl	8005470 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	4608      	mov	r0, r1
 8001eba:	4611      	mov	r1, r2
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	70fb      	strb	r3, [r7, #3]
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	803b      	strh	r3, [r7, #0]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ece:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	da0f      	bge.n	8001ef6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ed6:	78fb      	ldrb	r3, [r7, #3]
 8001ed8:	f003 020f 	and.w	r2, r3, #15
 8001edc:	4613      	mov	r3, r2
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	3310      	adds	r3, #16
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	3304      	adds	r3, #4
 8001eec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	705a      	strb	r2, [r3, #1]
 8001ef4:	e00f      	b.n	8001f16 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ef6:	78fb      	ldrb	r3, [r7, #3]
 8001ef8:	f003 020f 	and.w	r2, r3, #15
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4413      	add	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2200      	movs	r2, #0
 8001f14:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f16:	78fb      	ldrb	r3, [r7, #3]
 8001f18:	f003 030f 	and.w	r3, r3, #15
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f22:	883b      	ldrh	r3, [r7, #0]
 8001f24:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	78ba      	ldrb	r2, [r7, #2]
 8001f30:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	785b      	ldrb	r3, [r3, #1]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d004      	beq.n	8001f44 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f44:	78bb      	ldrb	r3, [r7, #2]
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d102      	bne.n	8001f50 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_PCD_EP_Open+0xae>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e00e      	b.n	8001f7c <HAL_PCD_EP_Open+0xcc>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	68f9      	ldr	r1, [r7, #12]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f002 fc69 	bl	8004844 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001f7a:	7afb      	ldrb	r3, [r7, #11]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	da0f      	bge.n	8001fb8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	f003 020f 	and.w	r2, r3, #15
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	3310      	adds	r3, #16
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	4413      	add	r3, r2
 8001fac:	3304      	adds	r3, #4
 8001fae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	705a      	strb	r2, [r3, #1]
 8001fb6:	e00f      	b.n	8001fd8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	f003 020f 	and.w	r2, r3, #15
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	4413      	add	r3, r2
 8001fce:	3304      	adds	r3, #4
 8001fd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fd8:	78fb      	ldrb	r3, [r7, #3]
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_PCD_EP_Close+0x6e>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e00e      	b.n	8002010 <HAL_PCD_EP_Close+0x8c>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68f9      	ldr	r1, [r7, #12]
 8002000:	4618      	mov	r0, r3
 8002002:	f002 fca7 	bl	8004954 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	607a      	str	r2, [r7, #4]
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	460b      	mov	r3, r1
 8002026:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002028:	7afb      	ldrb	r3, [r7, #11]
 800202a:	f003 020f 	and.w	r2, r3, #15
 800202e:	4613      	mov	r3, r2
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	4413      	add	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	4413      	add	r3, r2
 800203e:	3304      	adds	r3, #4
 8002040:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	2200      	movs	r2, #0
 8002052:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	2200      	movs	r2, #0
 8002058:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800205a:	7afb      	ldrb	r3, [r7, #11]
 800205c:	f003 030f 	and.w	r3, r3, #15
 8002060:	b2da      	uxtb	r2, r3
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	799b      	ldrb	r3, [r3, #6]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d102      	bne.n	8002074 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	799b      	ldrb	r3, [r3, #6]
 800207c:	461a      	mov	r2, r3
 800207e:	6979      	ldr	r1, [r7, #20]
 8002080:	f002 fd44 	bl	8004b0c <USB_EPStartXfer>

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800209a:	78fb      	ldrb	r3, [r7, #3]
 800209c:	f003 020f 	and.w	r2, r3, #15
 80020a0:	6879      	ldr	r1, [r7, #4]
 80020a2:	4613      	mov	r3, r2
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	4413      	add	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	440b      	add	r3, r1
 80020ac:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80020b0:	681b      	ldr	r3, [r3, #0]
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	603b      	str	r3, [r7, #0]
 80020ca:	460b      	mov	r3, r1
 80020cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020ce:	7afb      	ldrb	r3, [r7, #11]
 80020d0:	f003 020f 	and.w	r2, r3, #15
 80020d4:	4613      	mov	r3, r2
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	4413      	add	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	3310      	adds	r3, #16
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	4413      	add	r3, r2
 80020e2:	3304      	adds	r3, #4
 80020e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	2200      	movs	r2, #0
 80020f6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	2201      	movs	r2, #1
 80020fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020fe:	7afb      	ldrb	r3, [r7, #11]
 8002100:	f003 030f 	and.w	r3, r3, #15
 8002104:	b2da      	uxtb	r2, r3
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	799b      	ldrb	r3, [r3, #6]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d102      	bne.n	8002118 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6818      	ldr	r0, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	799b      	ldrb	r3, [r3, #6]
 8002120:	461a      	mov	r2, r3
 8002122:	6979      	ldr	r1, [r7, #20]
 8002124:	f002 fcf2 	bl	8004b0c <USB_EPStartXfer>

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b084      	sub	sp, #16
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	460b      	mov	r3, r1
 800213c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800213e:	78fb      	ldrb	r3, [r7, #3]
 8002140:	f003 030f 	and.w	r3, r3, #15
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	7912      	ldrb	r2, [r2, #4]
 8002148:	4293      	cmp	r3, r2
 800214a:	d901      	bls.n	8002150 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e04f      	b.n	80021f0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002150:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002154:	2b00      	cmp	r3, #0
 8002156:	da0f      	bge.n	8002178 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	f003 020f 	and.w	r2, r3, #15
 800215e:	4613      	mov	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	4413      	add	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	3310      	adds	r3, #16
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	4413      	add	r3, r2
 800216c:	3304      	adds	r3, #4
 800216e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2201      	movs	r2, #1
 8002174:	705a      	strb	r2, [r3, #1]
 8002176:	e00d      	b.n	8002194 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002178:	78fa      	ldrb	r2, [r7, #3]
 800217a:	4613      	mov	r3, r2
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	4413      	add	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	3304      	adds	r3, #4
 800218c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2200      	movs	r2, #0
 8002192:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2201      	movs	r2, #1
 8002198:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800219a:	78fb      	ldrb	r3, [r7, #3]
 800219c:	f003 030f 	and.w	r3, r3, #15
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d101      	bne.n	80021b4 <HAL_PCD_EP_SetStall+0x82>
 80021b0:	2302      	movs	r3, #2
 80021b2:	e01d      	b.n	80021f0 <HAL_PCD_EP_SetStall+0xbe>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68f9      	ldr	r1, [r7, #12]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f003 f880 	bl	80052c8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021c8:	78fb      	ldrb	r3, [r7, #3]
 80021ca:	f003 030f 	and.w	r3, r3, #15
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d109      	bne.n	80021e6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	7999      	ldrb	r1, [r3, #6]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80021e0:	461a      	mov	r2, r3
 80021e2:	f003 fa71 	bl	80056c8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002204:	78fb      	ldrb	r3, [r7, #3]
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	7912      	ldrb	r2, [r2, #4]
 800220e:	4293      	cmp	r3, r2
 8002210:	d901      	bls.n	8002216 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e042      	b.n	800229c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002216:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800221a:	2b00      	cmp	r3, #0
 800221c:	da0f      	bge.n	800223e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800221e:	78fb      	ldrb	r3, [r7, #3]
 8002220:	f003 020f 	and.w	r2, r3, #15
 8002224:	4613      	mov	r3, r2
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	4413      	add	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	3310      	adds	r3, #16
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	3304      	adds	r3, #4
 8002234:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2201      	movs	r2, #1
 800223a:	705a      	strb	r2, [r3, #1]
 800223c:	e00f      	b.n	800225e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	f003 020f 	and.w	r2, r3, #15
 8002244:	4613      	mov	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	4413      	add	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	4413      	add	r3, r2
 8002254:	3304      	adds	r3, #4
 8002256:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2200      	movs	r2, #0
 800225c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002264:	78fb      	ldrb	r3, [r7, #3]
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	b2da      	uxtb	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002276:	2b01      	cmp	r3, #1
 8002278:	d101      	bne.n	800227e <HAL_PCD_EP_ClrStall+0x86>
 800227a:	2302      	movs	r3, #2
 800227c:	e00e      	b.n	800229c <HAL_PCD_EP_ClrStall+0xa4>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68f9      	ldr	r1, [r7, #12]
 800228c:	4618      	mov	r0, r3
 800228e:	f003 f889 	bl	80053a4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	460b      	mov	r3, r1
 80022ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80022b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	da0c      	bge.n	80022d2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	f003 020f 	and.w	r2, r3, #15
 80022be:	4613      	mov	r3, r2
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4413      	add	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	3310      	adds	r3, #16
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	4413      	add	r3, r2
 80022cc:	3304      	adds	r3, #4
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	e00c      	b.n	80022ec <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022d2:	78fb      	ldrb	r3, [r7, #3]
 80022d4:	f003 020f 	and.w	r2, r3, #15
 80022d8:	4613      	mov	r3, r2
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	4413      	add	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	4413      	add	r3, r2
 80022e8:	3304      	adds	r3, #4
 80022ea:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68f9      	ldr	r1, [r7, #12]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f002 fea8 	bl	8005048 <USB_EPStopXfer>
 80022f8:	4603      	mov	r3, r0
 80022fa:	72fb      	strb	r3, [r7, #11]

  return ret;
 80022fc:	7afb      	ldrb	r3, [r7, #11]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b08a      	sub	sp, #40	@ 0x28
 800230a:	af02      	add	r7, sp, #8
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	4613      	mov	r3, r2
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	4413      	add	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	3310      	adds	r3, #16
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	3304      	adds	r3, #4
 800232c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	695a      	ldr	r2, [r3, #20]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	429a      	cmp	r2, r3
 8002338:	d901      	bls.n	800233e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e06b      	b.n	8002416 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	691a      	ldr	r2, [r3, #16]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	69fa      	ldr	r2, [r7, #28]
 8002350:	429a      	cmp	r2, r3
 8002352:	d902      	bls.n	800235a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3303      	adds	r3, #3
 800235e:	089b      	lsrs	r3, r3, #2
 8002360:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002362:	e02a      	b.n	80023ba <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	69fa      	ldr	r2, [r7, #28]
 8002376:	429a      	cmp	r2, r3
 8002378:	d902      	bls.n	8002380 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	3303      	adds	r3, #3
 8002384:	089b      	lsrs	r3, r3, #2
 8002386:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	68d9      	ldr	r1, [r3, #12]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	b2da      	uxtb	r2, r3
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	4603      	mov	r3, r0
 800239c:	6978      	ldr	r0, [r7, #20]
 800239e:	f002 fefd 	bl	800519c <USB_WritePacket>

    ep->xfer_buff  += len;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	441a      	add	r2, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	695a      	ldr	r2, [r3, #20]
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	441a      	add	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	015a      	lsls	r2, r3, #5
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4413      	add	r3, r2
 80023c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d809      	bhi.n	80023e4 <PCD_WriteEmptyTxFifo+0xde>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	695a      	ldr	r2, [r3, #20]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80023d8:	429a      	cmp	r2, r3
 80023da:	d203      	bcs.n	80023e4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1bf      	bne.n	8002364 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d811      	bhi.n	8002414 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	2201      	movs	r2, #1
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	43db      	mvns	r3, r3
 800240a:	6939      	ldr	r1, [r7, #16]
 800240c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002410:	4013      	ands	r3, r2
 8002412:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3720      	adds	r7, #32
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b088      	sub	sp, #32
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	333c      	adds	r3, #60	@ 0x3c
 8002438:	3304      	adds	r3, #4
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	015a      	lsls	r2, r3, #5
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	4413      	add	r3, r2
 8002446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	799b      	ldrb	r3, [r3, #6]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d17b      	bne.n	800254e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b00      	cmp	r3, #0
 800245e:	d015      	beq.n	800248c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	4a61      	ldr	r2, [pc, #388]	@ (80025e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002464:	4293      	cmp	r3, r2
 8002466:	f240 80b9 	bls.w	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 80b3 	beq.w	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	015a      	lsls	r2, r3, #5
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	4413      	add	r3, r2
 800247e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002482:	461a      	mov	r2, r3
 8002484:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002488:	6093      	str	r3, [r2, #8]
 800248a:	e0a7      	b.n	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	f003 0320 	and.w	r3, r3, #32
 8002492:	2b00      	cmp	r3, #0
 8002494:	d009      	beq.n	80024aa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	015a      	lsls	r2, r3, #5
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	4413      	add	r3, r2
 800249e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024a2:	461a      	mov	r2, r3
 80024a4:	2320      	movs	r3, #32
 80024a6:	6093      	str	r3, [r2, #8]
 80024a8:	e098      	b.n	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f040 8093 	bne.w	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	4a4b      	ldr	r2, [pc, #300]	@ (80025e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d90f      	bls.n	80024de <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00a      	beq.n	80024de <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	015a      	lsls	r2, r3, #5
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	4413      	add	r3, r2
 80024d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024d4:	461a      	mov	r2, r3
 80024d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024da:	6093      	str	r3, [r2, #8]
 80024dc:	e07e      	b.n	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	4613      	mov	r3, r2
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	3304      	adds	r3, #4
 80024f2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6a1a      	ldr	r2, [r3, #32]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	0159      	lsls	r1, r3, #5
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	440b      	add	r3, r1
 8002500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800250a:	1ad2      	subs	r2, r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d114      	bne.n	8002540 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d109      	bne.n	8002532 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002528:	461a      	mov	r2, r3
 800252a:	2101      	movs	r1, #1
 800252c:	f003 f8cc 	bl	80056c8 <USB_EP0_OutStart>
 8002530:	e006      	b.n	8002540 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	441a      	add	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	4619      	mov	r1, r3
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f008 f958 	bl	800a7fc <HAL_PCD_DataOutStageCallback>
 800254c:	e046      	b.n	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	4a26      	ldr	r2, [pc, #152]	@ (80025ec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d124      	bne.n	80025a0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00a      	beq.n	8002576 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	4413      	add	r3, r2
 8002568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800256c:	461a      	mov	r2, r3
 800256e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002572:	6093      	str	r3, [r2, #8]
 8002574:	e032      	b.n	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	f003 0320 	and.w	r3, r3, #32
 800257c:	2b00      	cmp	r3, #0
 800257e:	d008      	beq.n	8002592 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	015a      	lsls	r2, r3, #5
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	4413      	add	r3, r2
 8002588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800258c:	461a      	mov	r2, r3
 800258e:	2320      	movs	r3, #32
 8002590:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	b2db      	uxtb	r3, r3
 8002596:	4619      	mov	r1, r3
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f008 f92f 	bl	800a7fc <HAL_PCD_DataOutStageCallback>
 800259e:	e01d      	b.n	80025dc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d114      	bne.n	80025d0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	4613      	mov	r3, r2
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4413      	add	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	440b      	add	r3, r1
 80025b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d108      	bne.n	80025d0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025c8:	461a      	mov	r2, r3
 80025ca:	2100      	movs	r1, #0
 80025cc:	f003 f87c 	bl	80056c8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	4619      	mov	r1, r3
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f008 f910 	bl	800a7fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3720      	adds	r7, #32
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	4f54300a 	.word	0x4f54300a
 80025ec:	4f54310a 	.word	0x4f54310a

080025f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	333c      	adds	r3, #60	@ 0x3c
 8002608:	3304      	adds	r3, #4
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	015a      	lsls	r2, r3, #5
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	4413      	add	r3, r2
 8002616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4a15      	ldr	r2, [pc, #84]	@ (8002678 <PCD_EP_OutSetupPacket_int+0x88>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d90e      	bls.n	8002644 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800262c:	2b00      	cmp	r3, #0
 800262e:	d009      	beq.n	8002644 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	015a      	lsls	r2, r3, #5
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	4413      	add	r3, r2
 8002638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800263c:	461a      	mov	r2, r3
 800263e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002642:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f008 f8c7 	bl	800a7d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <PCD_EP_OutSetupPacket_int+0x88>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d90c      	bls.n	800266c <PCD_EP_OutSetupPacket_int+0x7c>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	799b      	ldrb	r3, [r3, #6]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d108      	bne.n	800266c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6818      	ldr	r0, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002664:	461a      	mov	r2, r3
 8002666:	2101      	movs	r1, #1
 8002668:	f003 f82e 	bl	80056c8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	4f54300a 	.word	0x4f54300a

0800267c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
 8002688:	4613      	mov	r3, r2
 800268a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002692:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002694:	78fb      	ldrb	r3, [r7, #3]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800269a:	883b      	ldrh	r3, [r7, #0]
 800269c:	0419      	lsls	r1, r3, #16
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80026a8:	e028      	b.n	80026fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b0:	0c1b      	lsrs	r3, r3, #16
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	4413      	add	r3, r2
 80026b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
 80026bc:	e00d      	b.n	80026da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	3340      	adds	r3, #64	@ 0x40
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	0c1b      	lsrs	r3, r3, #16
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	4413      	add	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
 80026d6:	3301      	adds	r3, #1
 80026d8:	73fb      	strb	r3, [r7, #15]
 80026da:	7bfa      	ldrb	r2, [r7, #15]
 80026dc:	78fb      	ldrb	r3, [r7, #3]
 80026de:	3b01      	subs	r3, #1
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d3ec      	bcc.n	80026be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80026e4:	883b      	ldrh	r3, [r7, #0]
 80026e6:	0418      	lsls	r0, r3, #16
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6819      	ldr	r1, [r3, #0]
 80026ec:	78fb      	ldrb	r3, [r7, #3]
 80026ee:	3b01      	subs	r3, #1
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	4302      	orrs	r2, r0
 80026f4:	3340      	adds	r3, #64	@ 0x40
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3714      	adds	r7, #20
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	460b      	mov	r3, r1
 8002714:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	887a      	ldrh	r2, [r7, #2]
 800271c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	460b      	mov	r3, r1
 8002736:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e267      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d075      	beq.n	800284e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002762:	4b88      	ldr	r3, [pc, #544]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b04      	cmp	r3, #4
 800276c:	d00c      	beq.n	8002788 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800276e:	4b85      	ldr	r3, [pc, #532]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002776:	2b08      	cmp	r3, #8
 8002778:	d112      	bne.n	80027a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800277a:	4b82      	ldr	r3, [pc, #520]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002782:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002786:	d10b      	bne.n	80027a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002788:	4b7e      	ldr	r3, [pc, #504]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d05b      	beq.n	800284c <HAL_RCC_OscConfig+0x108>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d157      	bne.n	800284c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e242      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027a8:	d106      	bne.n	80027b8 <HAL_RCC_OscConfig+0x74>
 80027aa:	4b76      	ldr	r3, [pc, #472]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a75      	ldr	r2, [pc, #468]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	e01d      	b.n	80027f4 <HAL_RCC_OscConfig+0xb0>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027c0:	d10c      	bne.n	80027dc <HAL_RCC_OscConfig+0x98>
 80027c2:	4b70      	ldr	r3, [pc, #448]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a6f      	ldr	r2, [pc, #444]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a6c      	ldr	r2, [pc, #432]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	e00b      	b.n	80027f4 <HAL_RCC_OscConfig+0xb0>
 80027dc:	4b69      	ldr	r3, [pc, #420]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a68      	ldr	r2, [pc, #416]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	4b66      	ldr	r3, [pc, #408]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a65      	ldr	r2, [pc, #404]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80027ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d013      	beq.n	8002824 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fc:	f7fe faa0 	bl	8000d40 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002804:	f7fe fa9c 	bl	8000d40 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b64      	cmp	r3, #100	@ 0x64
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e207      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b5b      	ldr	r3, [pc, #364]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0xc0>
 8002822:	e014      	b.n	800284e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002824:	f7fe fa8c 	bl	8000d40 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800282c:	f7fe fa88 	bl	8000d40 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b64      	cmp	r3, #100	@ 0x64
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e1f3      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283e:	4b51      	ldr	r3, [pc, #324]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0xe8>
 800284a:	e000      	b.n	800284e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d063      	beq.n	8002922 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800285a:	4b4a      	ldr	r3, [pc, #296]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 030c 	and.w	r3, r3, #12
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00b      	beq.n	800287e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002866:	4b47      	ldr	r3, [pc, #284]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800286e:	2b08      	cmp	r3, #8
 8002870:	d11c      	bne.n	80028ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002872:	4b44      	ldr	r3, [pc, #272]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d116      	bne.n	80028ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800287e:	4b41      	ldr	r3, [pc, #260]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d005      	beq.n	8002896 <HAL_RCC_OscConfig+0x152>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d001      	beq.n	8002896 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e1c7      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002896:	4b3b      	ldr	r3, [pc, #236]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	4937      	ldr	r1, [pc, #220]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028aa:	e03a      	b.n	8002922 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d020      	beq.n	80028f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028b4:	4b34      	ldr	r3, [pc, #208]	@ (8002988 <HAL_RCC_OscConfig+0x244>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ba:	f7fe fa41 	bl	8000d40 <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c2:	f7fe fa3d 	bl	8000d40 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e1a8      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0f0      	beq.n	80028c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e0:	4b28      	ldr	r3, [pc, #160]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	4925      	ldr	r1, [pc, #148]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	600b      	str	r3, [r1, #0]
 80028f4:	e015      	b.n	8002922 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028f6:	4b24      	ldr	r3, [pc, #144]	@ (8002988 <HAL_RCC_OscConfig+0x244>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fc:	f7fe fa20 	bl	8000d40 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002904:	f7fe fa1c 	bl	8000d40 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e187      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002916:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f0      	bne.n	8002904 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b00      	cmp	r3, #0
 800292c:	d036      	beq.n	800299c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d016      	beq.n	8002964 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002936:	4b15      	ldr	r3, [pc, #84]	@ (800298c <HAL_RCC_OscConfig+0x248>)
 8002938:	2201      	movs	r2, #1
 800293a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293c:	f7fe fa00 	bl	8000d40 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002944:	f7fe f9fc 	bl	8000d40 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b02      	cmp	r3, #2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e167      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002956:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <HAL_RCC_OscConfig+0x240>)
 8002958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f0      	beq.n	8002944 <HAL_RCC_OscConfig+0x200>
 8002962:	e01b      	b.n	800299c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002964:	4b09      	ldr	r3, [pc, #36]	@ (800298c <HAL_RCC_OscConfig+0x248>)
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296a:	f7fe f9e9 	bl	8000d40 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002970:	e00e      	b.n	8002990 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002972:	f7fe f9e5 	bl	8000d40 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d907      	bls.n	8002990 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e150      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
 8002984:	40023800 	.word	0x40023800
 8002988:	42470000 	.word	0x42470000
 800298c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002990:	4b88      	ldr	r3, [pc, #544]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002992:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1ea      	bne.n	8002972 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 8097 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029aa:	2300      	movs	r3, #0
 80029ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ae:	4b81      	ldr	r3, [pc, #516]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10f      	bne.n	80029da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	4b7d      	ldr	r3, [pc, #500]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	4a7c      	ldr	r2, [pc, #496]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 80029c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ca:	4b7a      	ldr	r3, [pc, #488]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029d6:	2301      	movs	r3, #1
 80029d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029da:	4b77      	ldr	r3, [pc, #476]	@ (8002bb8 <HAL_RCC_OscConfig+0x474>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d118      	bne.n	8002a18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029e6:	4b74      	ldr	r3, [pc, #464]	@ (8002bb8 <HAL_RCC_OscConfig+0x474>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a73      	ldr	r2, [pc, #460]	@ (8002bb8 <HAL_RCC_OscConfig+0x474>)
 80029ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029f2:	f7fe f9a5 	bl	8000d40 <HAL_GetTick>
 80029f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f8:	e008      	b.n	8002a0c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029fa:	f7fe f9a1 	bl	8000d40 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e10c      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a0c:	4b6a      	ldr	r3, [pc, #424]	@ (8002bb8 <HAL_RCC_OscConfig+0x474>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0f0      	beq.n	80029fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d106      	bne.n	8002a2e <HAL_RCC_OscConfig+0x2ea>
 8002a20:	4b64      	ldr	r3, [pc, #400]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a24:	4a63      	ldr	r2, [pc, #396]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a26:	f043 0301 	orr.w	r3, r3, #1
 8002a2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a2c:	e01c      	b.n	8002a68 <HAL_RCC_OscConfig+0x324>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	2b05      	cmp	r3, #5
 8002a34:	d10c      	bne.n	8002a50 <HAL_RCC_OscConfig+0x30c>
 8002a36:	4b5f      	ldr	r3, [pc, #380]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3a:	4a5e      	ldr	r2, [pc, #376]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a3c:	f043 0304 	orr.w	r3, r3, #4
 8002a40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a42:	4b5c      	ldr	r3, [pc, #368]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a46:	4a5b      	ldr	r2, [pc, #364]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a4e:	e00b      	b.n	8002a68 <HAL_RCC_OscConfig+0x324>
 8002a50:	4b58      	ldr	r3, [pc, #352]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a54:	4a57      	ldr	r2, [pc, #348]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a56:	f023 0301 	bic.w	r3, r3, #1
 8002a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a5c:	4b55      	ldr	r3, [pc, #340]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a60:	4a54      	ldr	r2, [pc, #336]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a62:	f023 0304 	bic.w	r3, r3, #4
 8002a66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d015      	beq.n	8002a9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a70:	f7fe f966 	bl	8000d40 <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a78:	f7fe f962 	bl	8000d40 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e0cb      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a8e:	4b49      	ldr	r3, [pc, #292]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0ee      	beq.n	8002a78 <HAL_RCC_OscConfig+0x334>
 8002a9a:	e014      	b.n	8002ac6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a9c:	f7fe f950 	bl	8000d40 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aa2:	e00a      	b.n	8002aba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa4:	f7fe f94c 	bl	8000d40 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e0b5      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aba:	4b3e      	ldr	r3, [pc, #248]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1ee      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ac6:	7dfb      	ldrb	r3, [r7, #23]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d105      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002acc:	4b39      	ldr	r3, [pc, #228]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	4a38      	ldr	r2, [pc, #224]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002ad2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ad6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f000 80a1 	beq.w	8002c24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ae2:	4b34      	ldr	r3, [pc, #208]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	2b08      	cmp	r3, #8
 8002aec:	d05c      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d141      	bne.n	8002b7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af6:	4b31      	ldr	r3, [pc, #196]	@ (8002bbc <HAL_RCC_OscConfig+0x478>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afc:	f7fe f920 	bl	8000d40 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b04:	f7fe f91c 	bl	8000d40 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e087      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b16:	4b27      	ldr	r3, [pc, #156]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1f0      	bne.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69da      	ldr	r2, [r3, #28]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b30:	019b      	lsls	r3, r3, #6
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b38:	085b      	lsrs	r3, r3, #1
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	041b      	lsls	r3, r3, #16
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b44:	061b      	lsls	r3, r3, #24
 8002b46:	491b      	ldr	r1, [pc, #108]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <HAL_RCC_OscConfig+0x478>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b52:	f7fe f8f5 	bl	8000d40 <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5a:	f7fe f8f1 	bl	8000d40 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e05c      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b6c:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0f0      	beq.n	8002b5a <HAL_RCC_OscConfig+0x416>
 8002b78:	e054      	b.n	8002c24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <HAL_RCC_OscConfig+0x478>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b80:	f7fe f8de 	bl	8000d40 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b88:	f7fe f8da 	bl	8000d40 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e045      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <HAL_RCC_OscConfig+0x470>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0x444>
 8002ba6:	e03d      	b.n	8002c24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d107      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e038      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40007000 	.word	0x40007000
 8002bbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <HAL_RCC_OscConfig+0x4ec>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d028      	beq.n	8002c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d121      	bne.n	8002c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d11a      	bne.n	8002c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bf6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d111      	bne.n	8002c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c06:	085b      	lsrs	r3, r3, #1
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d107      	bne.n	8002c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d001      	beq.n	8002c24 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e000      	b.n	8002c26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40023800 	.word	0x40023800

08002c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e0cc      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c48:	4b68      	ldr	r3, [pc, #416]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d90c      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c56:	4b65      	ldr	r3, [pc, #404]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	b2d2      	uxtb	r2, r2
 8002c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b63      	ldr	r3, [pc, #396]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0b8      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d020      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d005      	beq.n	8002c94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c88:	4b59      	ldr	r3, [pc, #356]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	4a58      	ldr	r2, [pc, #352]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0308 	and.w	r3, r3, #8
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca0:	4b53      	ldr	r3, [pc, #332]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	4a52      	ldr	r2, [pc, #328]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002caa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cac:	4b50      	ldr	r3, [pc, #320]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	494d      	ldr	r1, [pc, #308]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d044      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d107      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd2:	4b47      	ldr	r3, [pc, #284]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d119      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e07f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d003      	beq.n	8002cf2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d107      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d109      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e06f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d02:	4b3b      	ldr	r3, [pc, #236]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e067      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d12:	4b37      	ldr	r3, [pc, #220]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f023 0203 	bic.w	r2, r3, #3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	4934      	ldr	r1, [pc, #208]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d24:	f7fe f80c 	bl	8000d40 <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d2c:	f7fe f808 	bl	8000d40 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e04f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d42:	4b2b      	ldr	r3, [pc, #172]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 020c 	and.w	r2, r3, #12
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d1eb      	bne.n	8002d2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d54:	4b25      	ldr	r3, [pc, #148]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d20c      	bcs.n	8002d7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d62:	4b22      	ldr	r3, [pc, #136]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6a:	4b20      	ldr	r3, [pc, #128]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	683a      	ldr	r2, [r7, #0]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d001      	beq.n	8002d7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e032      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0304 	and.w	r3, r3, #4
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d008      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d88:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	4916      	ldr	r1, [pc, #88]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002da6:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	490e      	ldr	r1, [pc, #56]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dba:	f000 f821 	bl	8002e00 <HAL_RCC_GetSysClockFreq>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	091b      	lsrs	r3, r3, #4
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	490a      	ldr	r1, [pc, #40]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c0>)
 8002dcc:	5ccb      	ldrb	r3, [r1, r3]
 8002dce:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd2:	4a09      	ldr	r2, [pc, #36]	@ (8002df8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dd6:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_RCC_ClockConfig+0x1c8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fd fe5a 	bl	8000a94 <HAL_InitTick>

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40023c00 	.word	0x40023c00
 8002df0:	40023800 	.word	0x40023800
 8002df4:	0800bff0 	.word	0x0800bff0
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	20000004 	.word	0x20000004

08002e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e04:	b094      	sub	sp, #80	@ 0x50
 8002e06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e18:	4b79      	ldr	r3, [pc, #484]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 030c 	and.w	r3, r3, #12
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d00d      	beq.n	8002e40 <HAL_RCC_GetSysClockFreq+0x40>
 8002e24:	2b08      	cmp	r3, #8
 8002e26:	f200 80e1 	bhi.w	8002fec <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_RCC_GetSysClockFreq+0x34>
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d003      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x3a>
 8002e32:	e0db      	b.n	8002fec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e34:	4b73      	ldr	r3, [pc, #460]	@ (8003004 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e38:	e0db      	b.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e3a:	4b73      	ldr	r3, [pc, #460]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e3e:	e0d8      	b.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e40:	4b6f      	ldr	r3, [pc, #444]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d063      	beq.n	8002f1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e56:	4b6a      	ldr	r3, [pc, #424]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	099b      	lsrs	r3, r3, #6
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e68:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e72:	4622      	mov	r2, r4
 8002e74:	462b      	mov	r3, r5
 8002e76:	f04f 0000 	mov.w	r0, #0
 8002e7a:	f04f 0100 	mov.w	r1, #0
 8002e7e:	0159      	lsls	r1, r3, #5
 8002e80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e84:	0150      	lsls	r0, r2, #5
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4621      	mov	r1, r4
 8002e8c:	1a51      	subs	r1, r2, r1
 8002e8e:	6139      	str	r1, [r7, #16]
 8002e90:	4629      	mov	r1, r5
 8002e92:	eb63 0301 	sbc.w	r3, r3, r1
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	f04f 0300 	mov.w	r3, #0
 8002ea0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ea4:	4659      	mov	r1, fp
 8002ea6:	018b      	lsls	r3, r1, #6
 8002ea8:	4651      	mov	r1, sl
 8002eaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eae:	4651      	mov	r1, sl
 8002eb0:	018a      	lsls	r2, r1, #6
 8002eb2:	4651      	mov	r1, sl
 8002eb4:	ebb2 0801 	subs.w	r8, r2, r1
 8002eb8:	4659      	mov	r1, fp
 8002eba:	eb63 0901 	sbc.w	r9, r3, r1
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	f04f 0300 	mov.w	r3, #0
 8002ec6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002eca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ece:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ed2:	4690      	mov	r8, r2
 8002ed4:	4699      	mov	r9, r3
 8002ed6:	4623      	mov	r3, r4
 8002ed8:	eb18 0303 	adds.w	r3, r8, r3
 8002edc:	60bb      	str	r3, [r7, #8]
 8002ede:	462b      	mov	r3, r5
 8002ee0:	eb49 0303 	adc.w	r3, r9, r3
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	024b      	lsls	r3, r1, #9
 8002ef6:	4621      	mov	r1, r4
 8002ef8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002efc:	4621      	mov	r1, r4
 8002efe:	024a      	lsls	r2, r1, #9
 8002f00:	4610      	mov	r0, r2
 8002f02:	4619      	mov	r1, r3
 8002f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f06:	2200      	movs	r2, #0
 8002f08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f10:	f007 ffcc 	bl	800aeac <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4613      	mov	r3, r2
 8002f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f1c:	e058      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f1e:	4b38      	ldr	r3, [pc, #224]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	099b      	lsrs	r3, r3, #6
 8002f24:	2200      	movs	r2, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	4611      	mov	r1, r2
 8002f2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f2e:	623b      	str	r3, [r7, #32]
 8002f30:	2300      	movs	r3, #0
 8002f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f38:	4642      	mov	r2, r8
 8002f3a:	464b      	mov	r3, r9
 8002f3c:	f04f 0000 	mov.w	r0, #0
 8002f40:	f04f 0100 	mov.w	r1, #0
 8002f44:	0159      	lsls	r1, r3, #5
 8002f46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f4a:	0150      	lsls	r0, r2, #5
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	4641      	mov	r1, r8
 8002f52:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f56:	4649      	mov	r1, r9
 8002f58:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	f04f 0300 	mov.w	r3, #0
 8002f64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f70:	ebb2 040a 	subs.w	r4, r2, sl
 8002f74:	eb63 050b 	sbc.w	r5, r3, fp
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	f04f 0300 	mov.w	r3, #0
 8002f80:	00eb      	lsls	r3, r5, #3
 8002f82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f86:	00e2      	lsls	r2, r4, #3
 8002f88:	4614      	mov	r4, r2
 8002f8a:	461d      	mov	r5, r3
 8002f8c:	4643      	mov	r3, r8
 8002f8e:	18e3      	adds	r3, r4, r3
 8002f90:	603b      	str	r3, [r7, #0]
 8002f92:	464b      	mov	r3, r9
 8002f94:	eb45 0303 	adc.w	r3, r5, r3
 8002f98:	607b      	str	r3, [r7, #4]
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fa6:	4629      	mov	r1, r5
 8002fa8:	028b      	lsls	r3, r1, #10
 8002faa:	4621      	mov	r1, r4
 8002fac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fb0:	4621      	mov	r1, r4
 8002fb2:	028a      	lsls	r2, r1, #10
 8002fb4:	4610      	mov	r0, r2
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fba:	2200      	movs	r2, #0
 8002fbc:	61bb      	str	r3, [r7, #24]
 8002fbe:	61fa      	str	r2, [r7, #28]
 8002fc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fc4:	f007 ff72 	bl	800aeac <__aeabi_uldivmod>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4613      	mov	r3, r2
 8002fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	0c1b      	lsrs	r3, r3, #16
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	3301      	adds	r3, #1
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002fe0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fea:	e002      	b.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fec:	4b05      	ldr	r3, [pc, #20]	@ (8003004 <HAL_RCC_GetSysClockFreq+0x204>)
 8002fee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ff0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3750      	adds	r7, #80	@ 0x50
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800
 8003004:	00f42400 	.word	0x00f42400
 8003008:	007a1200 	.word	0x007a1200

0800300c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003010:	4b03      	ldr	r3, [pc, #12]	@ (8003020 <HAL_RCC_GetHCLKFreq+0x14>)
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	4618      	mov	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	20000000 	.word	0x20000000

08003024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003028:	f7ff fff0 	bl	800300c <HAL_RCC_GetHCLKFreq>
 800302c:	4602      	mov	r2, r0
 800302e:	4b05      	ldr	r3, [pc, #20]	@ (8003044 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	0a9b      	lsrs	r3, r3, #10
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	4903      	ldr	r1, [pc, #12]	@ (8003048 <HAL_RCC_GetPCLK1Freq+0x24>)
 800303a:	5ccb      	ldrb	r3, [r1, r3]
 800303c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003040:	4618      	mov	r0, r3
 8003042:	bd80      	pop	{r7, pc}
 8003044:	40023800 	.word	0x40023800
 8003048:	0800c000 	.word	0x0800c000

0800304c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003050:	f7ff ffdc 	bl	800300c <HAL_RCC_GetHCLKFreq>
 8003054:	4602      	mov	r2, r0
 8003056:	4b05      	ldr	r3, [pc, #20]	@ (800306c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	0b5b      	lsrs	r3, r3, #13
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	4903      	ldr	r1, [pc, #12]	@ (8003070 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003062:	5ccb      	ldrb	r3, [r1, r3]
 8003064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003068:	4618      	mov	r0, r3
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40023800 	.word	0x40023800
 8003070:	0800c000 	.word	0x0800c000

08003074 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	220f      	movs	r2, #15
 8003082:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003084:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f003 0203 	and.w	r2, r3, #3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003090:	4b0f      	ldr	r3, [pc, #60]	@ (80030d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800309c:	4b0c      	ldr	r3, [pc, #48]	@ (80030d0 <HAL_RCC_GetClockConfig+0x5c>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030a8:	4b09      	ldr	r3, [pc, #36]	@ (80030d0 <HAL_RCC_GetClockConfig+0x5c>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	08db      	lsrs	r3, r3, #3
 80030ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030b6:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <HAL_RCC_GetClockConfig+0x60>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0207 	and.w	r2, r3, #7
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	601a      	str	r2, [r3, #0]
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40023800 	.word	0x40023800
 80030d4:	40023c00 	.word	0x40023c00

080030d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e041      	b.n	800316e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d106      	bne.n	8003104 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7fd fc58 	bl	80009b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2202      	movs	r2, #2
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3304      	adds	r3, #4
 8003114:	4619      	mov	r1, r3
 8003116:	4610      	mov	r0, r2
 8003118:	f000 fa70 	bl	80035fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b01      	cmp	r3, #1
 800318a:	d001      	beq.n	8003190 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e044      	b.n	800321a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0201 	orr.w	r2, r2, #1
 80031a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003228 <HAL_TIM_Base_Start_IT+0xb0>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d018      	beq.n	80031e4 <HAL_TIM_Base_Start_IT+0x6c>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031ba:	d013      	beq.n	80031e4 <HAL_TIM_Base_Start_IT+0x6c>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a1a      	ldr	r2, [pc, #104]	@ (800322c <HAL_TIM_Base_Start_IT+0xb4>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d00e      	beq.n	80031e4 <HAL_TIM_Base_Start_IT+0x6c>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a19      	ldr	r2, [pc, #100]	@ (8003230 <HAL_TIM_Base_Start_IT+0xb8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d009      	beq.n	80031e4 <HAL_TIM_Base_Start_IT+0x6c>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a17      	ldr	r2, [pc, #92]	@ (8003234 <HAL_TIM_Base_Start_IT+0xbc>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d004      	beq.n	80031e4 <HAL_TIM_Base_Start_IT+0x6c>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a16      	ldr	r2, [pc, #88]	@ (8003238 <HAL_TIM_Base_Start_IT+0xc0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d111      	bne.n	8003208 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b06      	cmp	r3, #6
 80031f4:	d010      	beq.n	8003218 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f042 0201 	orr.w	r2, r2, #1
 8003204:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003206:	e007      	b.n	8003218 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0201 	orr.w	r2, r2, #1
 8003216:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40010000 	.word	0x40010000
 800322c:	40000400 	.word	0x40000400
 8003230:	40000800 	.word	0x40000800
 8003234:	40000c00 	.word	0x40000c00
 8003238:	40014000 	.word	0x40014000

0800323c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d020      	beq.n	80032a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d01b      	beq.n	80032a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f06f 0202 	mvn.w	r2, #2
 8003270:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	f003 0303 	and.w	r3, r3, #3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f999 	bl	80035be <HAL_TIM_IC_CaptureCallback>
 800328c:	e005      	b.n	800329a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f98b 	bl	80035aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 f99c 	bl	80035d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d020      	beq.n	80032ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d01b      	beq.n	80032ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f06f 0204 	mvn.w	r2, #4
 80032bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2202      	movs	r2, #2
 80032c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f973 	bl	80035be <HAL_TIM_IC_CaptureCallback>
 80032d8:	e005      	b.n	80032e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f965 	bl	80035aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 f976 	bl	80035d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d020      	beq.n	8003338 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d01b      	beq.n	8003338 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0208 	mvn.w	r2, #8
 8003308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2204      	movs	r2, #4
 800330e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f94d 	bl	80035be <HAL_TIM_IC_CaptureCallback>
 8003324:	e005      	b.n	8003332 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f93f 	bl	80035aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f950 	bl	80035d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f003 0310 	and.w	r3, r3, #16
 800333e:	2b00      	cmp	r3, #0
 8003340:	d020      	beq.n	8003384 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f003 0310 	and.w	r3, r3, #16
 8003348:	2b00      	cmp	r3, #0
 800334a:	d01b      	beq.n	8003384 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f06f 0210 	mvn.w	r2, #16
 8003354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2208      	movs	r2, #8
 800335a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f927 	bl	80035be <HAL_TIM_IC_CaptureCallback>
 8003370:	e005      	b.n	800337e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f919 	bl	80035aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f92a 	bl	80035d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00c      	beq.n	80033a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d007      	beq.n	80033a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f06f 0201 	mvn.w	r2, #1
 80033a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7fd f97c 	bl	80006a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00c      	beq.n	80033cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d007      	beq.n	80033cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80033c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fab0 	bl	800392c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00c      	beq.n	80033f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d007      	beq.n	80033f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f8fb 	bl	80035e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f003 0320 	and.w	r3, r3, #32
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00c      	beq.n	8003414 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f003 0320 	and.w	r3, r3, #32
 8003400:	2b00      	cmp	r3, #0
 8003402:	d007      	beq.n	8003414 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0220 	mvn.w	r2, #32
 800340c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 fa82 	bl	8003918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003414:	bf00      	nop
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <HAL_TIM_ConfigClockSource+0x1c>
 8003434:	2302      	movs	r3, #2
 8003436:	e0b4      	b.n	80035a2 <HAL_TIM_ConfigClockSource+0x186>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800345e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003470:	d03e      	beq.n	80034f0 <HAL_TIM_ConfigClockSource+0xd4>
 8003472:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003476:	f200 8087 	bhi.w	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 800347a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800347e:	f000 8086 	beq.w	800358e <HAL_TIM_ConfigClockSource+0x172>
 8003482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003486:	d87f      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 8003488:	2b70      	cmp	r3, #112	@ 0x70
 800348a:	d01a      	beq.n	80034c2 <HAL_TIM_ConfigClockSource+0xa6>
 800348c:	2b70      	cmp	r3, #112	@ 0x70
 800348e:	d87b      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 8003490:	2b60      	cmp	r3, #96	@ 0x60
 8003492:	d050      	beq.n	8003536 <HAL_TIM_ConfigClockSource+0x11a>
 8003494:	2b60      	cmp	r3, #96	@ 0x60
 8003496:	d877      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 8003498:	2b50      	cmp	r3, #80	@ 0x50
 800349a:	d03c      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0xfa>
 800349c:	2b50      	cmp	r3, #80	@ 0x50
 800349e:	d873      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 80034a0:	2b40      	cmp	r3, #64	@ 0x40
 80034a2:	d058      	beq.n	8003556 <HAL_TIM_ConfigClockSource+0x13a>
 80034a4:	2b40      	cmp	r3, #64	@ 0x40
 80034a6:	d86f      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 80034a8:	2b30      	cmp	r3, #48	@ 0x30
 80034aa:	d064      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x15a>
 80034ac:	2b30      	cmp	r3, #48	@ 0x30
 80034ae:	d86b      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 80034b0:	2b20      	cmp	r3, #32
 80034b2:	d060      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x15a>
 80034b4:	2b20      	cmp	r3, #32
 80034b6:	d867      	bhi.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d05c      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x15a>
 80034bc:	2b10      	cmp	r3, #16
 80034be:	d05a      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x15a>
 80034c0:	e062      	b.n	8003588 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034d2:	f000 f993 	bl	80037fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80034e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	609a      	str	r2, [r3, #8]
      break;
 80034ee:	e04f      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003500:	f000 f97c 	bl	80037fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689a      	ldr	r2, [r3, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003512:	609a      	str	r2, [r3, #8]
      break;
 8003514:	e03c      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003522:	461a      	mov	r2, r3
 8003524:	f000 f8f0 	bl	8003708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2150      	movs	r1, #80	@ 0x50
 800352e:	4618      	mov	r0, r3
 8003530:	f000 f949 	bl	80037c6 <TIM_ITRx_SetConfig>
      break;
 8003534:	e02c      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003542:	461a      	mov	r2, r3
 8003544:	f000 f90f 	bl	8003766 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2160      	movs	r1, #96	@ 0x60
 800354e:	4618      	mov	r0, r3
 8003550:	f000 f939 	bl	80037c6 <TIM_ITRx_SetConfig>
      break;
 8003554:	e01c      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003562:	461a      	mov	r2, r3
 8003564:	f000 f8d0 	bl	8003708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2140      	movs	r1, #64	@ 0x40
 800356e:	4618      	mov	r0, r3
 8003570:	f000 f929 	bl	80037c6 <TIM_ITRx_SetConfig>
      break;
 8003574:	e00c      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4619      	mov	r1, r3
 8003580:	4610      	mov	r0, r2
 8003582:	f000 f920 	bl	80037c6 <TIM_ITRx_SetConfig>
      break;
 8003586:	e003      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	73fb      	strb	r3, [r7, #15]
      break;
 800358c:	e000      	b.n	8003590 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800358e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b083      	sub	sp, #12
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b083      	sub	sp, #12
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035da:	bf00      	nop
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a37      	ldr	r2, [pc, #220]	@ (80036ec <TIM_Base_SetConfig+0xf0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d00f      	beq.n	8003634 <TIM_Base_SetConfig+0x38>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800361a:	d00b      	beq.n	8003634 <TIM_Base_SetConfig+0x38>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a34      	ldr	r2, [pc, #208]	@ (80036f0 <TIM_Base_SetConfig+0xf4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d007      	beq.n	8003634 <TIM_Base_SetConfig+0x38>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a33      	ldr	r2, [pc, #204]	@ (80036f4 <TIM_Base_SetConfig+0xf8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d003      	beq.n	8003634 <TIM_Base_SetConfig+0x38>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a32      	ldr	r2, [pc, #200]	@ (80036f8 <TIM_Base_SetConfig+0xfc>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d108      	bne.n	8003646 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800363a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a28      	ldr	r2, [pc, #160]	@ (80036ec <TIM_Base_SetConfig+0xf0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d01b      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003654:	d017      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a25      	ldr	r2, [pc, #148]	@ (80036f0 <TIM_Base_SetConfig+0xf4>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d013      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a24      	ldr	r2, [pc, #144]	@ (80036f4 <TIM_Base_SetConfig+0xf8>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d00f      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a23      	ldr	r2, [pc, #140]	@ (80036f8 <TIM_Base_SetConfig+0xfc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d00b      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a22      	ldr	r2, [pc, #136]	@ (80036fc <TIM_Base_SetConfig+0x100>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d007      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a21      	ldr	r2, [pc, #132]	@ (8003700 <TIM_Base_SetConfig+0x104>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d003      	beq.n	8003686 <TIM_Base_SetConfig+0x8a>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a20      	ldr	r2, [pc, #128]	@ (8003704 <TIM_Base_SetConfig+0x108>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d108      	bne.n	8003698 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800368c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	4313      	orrs	r3, r2
 8003696:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a0c      	ldr	r2, [pc, #48]	@ (80036ec <TIM_Base_SetConfig+0xf0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d103      	bne.n	80036c6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f043 0204 	orr.w	r2, r3, #4
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	601a      	str	r2, [r3, #0]
}
 80036de:	bf00      	nop
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40010000 	.word	0x40010000
 80036f0:	40000400 	.word	0x40000400
 80036f4:	40000800 	.word	0x40000800
 80036f8:	40000c00 	.word	0x40000c00
 80036fc:	40014000 	.word	0x40014000
 8003700:	40014400 	.word	0x40014400
 8003704:	40014800 	.word	0x40014800

08003708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003708:	b480      	push	{r7}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	f023 0201 	bic.w	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	011b      	lsls	r3, r3, #4
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	4313      	orrs	r3, r2
 800373c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	f023 030a 	bic.w	r3, r3, #10
 8003744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4313      	orrs	r3, r2
 800374c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	621a      	str	r2, [r3, #32]
}
 800375a:	bf00      	nop
 800375c:	371c      	adds	r7, #28
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003766:	b480      	push	{r7}
 8003768:	b087      	sub	sp, #28
 800376a:	af00      	add	r7, sp, #0
 800376c:	60f8      	str	r0, [r7, #12]
 800376e:	60b9      	str	r1, [r7, #8]
 8003770:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f023 0210 	bic.w	r2, r3, #16
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003790:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	031b      	lsls	r3, r3, #12
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80037a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	621a      	str	r2, [r3, #32]
}
 80037ba:	bf00      	nop
 80037bc:	371c      	adds	r7, #28
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b085      	sub	sp, #20
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
 80037ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f043 0307 	orr.w	r3, r3, #7
 80037e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	609a      	str	r2, [r3, #8]
}
 80037f0:	bf00      	nop
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b087      	sub	sp, #28
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
 8003808:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003816:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	021a      	lsls	r2, r3, #8
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	431a      	orrs	r2, r3
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	4313      	orrs	r3, r2
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4313      	orrs	r3, r2
 8003828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	609a      	str	r2, [r3, #8]
}
 8003830:	bf00      	nop
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003850:	2302      	movs	r3, #2
 8003852:	e050      	b.n	80038f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	4313      	orrs	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a1c      	ldr	r2, [pc, #112]	@ (8003904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d018      	beq.n	80038ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a0:	d013      	beq.n	80038ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a18      	ldr	r2, [pc, #96]	@ (8003908 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00e      	beq.n	80038ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a16      	ldr	r2, [pc, #88]	@ (800390c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d009      	beq.n	80038ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a15      	ldr	r2, [pc, #84]	@ (8003910 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d004      	beq.n	80038ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a13      	ldr	r2, [pc, #76]	@ (8003914 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d10c      	bne.n	80038e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	4313      	orrs	r3, r2
 80038da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40010000 	.word	0x40010000
 8003908:	40000400 	.word	0x40000400
 800390c:	40000800 	.word	0x40000800
 8003910:	40000c00 	.word	0x40000c00
 8003914:	40014000 	.word	0x40014000

08003918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e042      	b.n	80039d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d106      	bne.n	800396c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7fd f84c 	bl	8000a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2224      	movs	r2, #36	@ 0x24
 8003970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68da      	ldr	r2, [r3, #12]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003982:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 f973 	bl	8003c70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003998:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695a      	ldr	r2, [r3, #20]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08a      	sub	sp, #40	@ 0x28
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	603b      	str	r3, [r7, #0]
 80039ec:	4613      	mov	r3, r2
 80039ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b20      	cmp	r3, #32
 80039fe:	d175      	bne.n	8003aec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d002      	beq.n	8003a0c <HAL_UART_Transmit+0x2c>
 8003a06:	88fb      	ldrh	r3, [r7, #6]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e06e      	b.n	8003aee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2221      	movs	r2, #33	@ 0x21
 8003a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a1e:	f7fd f98f 	bl	8000d40 <HAL_GetTick>
 8003a22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	88fa      	ldrh	r2, [r7, #6]
 8003a28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	88fa      	ldrh	r2, [r7, #6]
 8003a2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a38:	d108      	bne.n	8003a4c <HAL_UART_Transmit+0x6c>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d104      	bne.n	8003a4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	e003      	b.n	8003a54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a50:	2300      	movs	r3, #0
 8003a52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a54:	e02e      	b.n	8003ab4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	2180      	movs	r1, #128	@ 0x80
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f848 	bl	8003af6 <UART_WaitOnFlagUntilTimeout>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e03a      	b.n	8003aee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10b      	bne.n	8003a96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	881b      	ldrh	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	3302      	adds	r3, #2
 8003a92:	61bb      	str	r3, [r7, #24]
 8003a94:	e007      	b.n	8003aa6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	781a      	ldrb	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1cb      	bne.n	8003a56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	2140      	movs	r1, #64	@ 0x40
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f814 	bl	8003af6 <UART_WaitOnFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d005      	beq.n	8003ae0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e006      	b.n	8003aee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	e000      	b.n	8003aee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003aec:	2302      	movs	r3, #2
  }
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3720      	adds	r7, #32
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b086      	sub	sp, #24
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	60f8      	str	r0, [r7, #12]
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	603b      	str	r3, [r7, #0]
 8003b02:	4613      	mov	r3, r2
 8003b04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b06:	e03b      	b.n	8003b80 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b08:	6a3b      	ldr	r3, [r7, #32]
 8003b0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b0e:	d037      	beq.n	8003b80 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b10:	f7fd f916 	bl	8000d40 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	6a3a      	ldr	r2, [r7, #32]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d302      	bcc.n	8003b26 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e03a      	b.n	8003ba0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d023      	beq.n	8003b80 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b80      	cmp	r3, #128	@ 0x80
 8003b3c:	d020      	beq.n	8003b80 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	2b40      	cmp	r3, #64	@ 0x40
 8003b42:	d01d      	beq.n	8003b80 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d116      	bne.n	8003b80 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f81d 	bl	8003ba8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2208      	movs	r2, #8
 8003b72:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e00f      	b.n	8003ba0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	bf0c      	ite	eq
 8003b90:	2301      	moveq	r3, #1
 8003b92:	2300      	movne	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	461a      	mov	r2, r3
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d0b4      	beq.n	8003b08 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b095      	sub	sp, #84	@ 0x54
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	330c      	adds	r3, #12
 8003bb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bba:	e853 3f00 	ldrex	r3, [r3]
 8003bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	330c      	adds	r3, #12
 8003bce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bd0:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bd8:	e841 2300 	strex	r3, r2, [r1]
 8003bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e5      	bne.n	8003bb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3314      	adds	r3, #20
 8003bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bec:	6a3b      	ldr	r3, [r7, #32]
 8003bee:	e853 3f00 	ldrex	r3, [r3]
 8003bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f023 0301 	bic.w	r3, r3, #1
 8003bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	3314      	adds	r3, #20
 8003c02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c0c:	e841 2300 	strex	r3, r2, [r1]
 8003c10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1e5      	bne.n	8003be4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d119      	bne.n	8003c54 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	330c      	adds	r3, #12
 8003c26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	e853 3f00 	ldrex	r3, [r3]
 8003c2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	f023 0310 	bic.w	r3, r3, #16
 8003c36:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	330c      	adds	r3, #12
 8003c3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c40:	61ba      	str	r2, [r7, #24]
 8003c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c44:	6979      	ldr	r1, [r7, #20]
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	e841 2300 	strex	r3, r2, [r1]
 8003c4c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1e5      	bne.n	8003c20 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2220      	movs	r2, #32
 8003c58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c62:	bf00      	nop
 8003c64:	3754      	adds	r7, #84	@ 0x54
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
	...

08003c70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c74:	b0c0      	sub	sp, #256	@ 0x100
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8c:	68d9      	ldr	r1, [r3, #12]
 8003c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	ea40 0301 	orr.w	r3, r0, r1
 8003c98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003cc8:	f021 010c 	bic.w	r1, r1, #12
 8003ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cea:	6999      	ldr	r1, [r3, #24]
 8003cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	ea40 0301 	orr.w	r3, r0, r1
 8003cf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	4b8f      	ldr	r3, [pc, #572]	@ (8003f3c <UART_SetConfig+0x2cc>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d005      	beq.n	8003d10 <UART_SetConfig+0xa0>
 8003d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	4b8d      	ldr	r3, [pc, #564]	@ (8003f40 <UART_SetConfig+0x2d0>)
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d104      	bne.n	8003d1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d10:	f7ff f99c 	bl	800304c <HAL_RCC_GetPCLK2Freq>
 8003d14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d18:	e003      	b.n	8003d22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d1a:	f7ff f983 	bl	8003024 <HAL_RCC_GetPCLK1Freq>
 8003d1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d2c:	f040 810c 	bne.w	8003f48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d34:	2200      	movs	r2, #0
 8003d36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003d3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d42:	4622      	mov	r2, r4
 8003d44:	462b      	mov	r3, r5
 8003d46:	1891      	adds	r1, r2, r2
 8003d48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d4a:	415b      	adcs	r3, r3
 8003d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d52:	4621      	mov	r1, r4
 8003d54:	eb12 0801 	adds.w	r8, r2, r1
 8003d58:	4629      	mov	r1, r5
 8003d5a:	eb43 0901 	adc.w	r9, r3, r1
 8003d5e:	f04f 0200 	mov.w	r2, #0
 8003d62:	f04f 0300 	mov.w	r3, #0
 8003d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d72:	4690      	mov	r8, r2
 8003d74:	4699      	mov	r9, r3
 8003d76:	4623      	mov	r3, r4
 8003d78:	eb18 0303 	adds.w	r3, r8, r3
 8003d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d80:	462b      	mov	r3, r5
 8003d82:	eb49 0303 	adc.w	r3, r9, r3
 8003d86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d9e:	460b      	mov	r3, r1
 8003da0:	18db      	adds	r3, r3, r3
 8003da2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003da4:	4613      	mov	r3, r2
 8003da6:	eb42 0303 	adc.w	r3, r2, r3
 8003daa:	657b      	str	r3, [r7, #84]	@ 0x54
 8003dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003db0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003db4:	f007 f87a 	bl	800aeac <__aeabi_uldivmod>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4b61      	ldr	r3, [pc, #388]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	011c      	lsls	r4, r3, #4
 8003dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003dd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003dd8:	4642      	mov	r2, r8
 8003dda:	464b      	mov	r3, r9
 8003ddc:	1891      	adds	r1, r2, r2
 8003dde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003de0:	415b      	adcs	r3, r3
 8003de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003de8:	4641      	mov	r1, r8
 8003dea:	eb12 0a01 	adds.w	sl, r2, r1
 8003dee:	4649      	mov	r1, r9
 8003df0:	eb43 0b01 	adc.w	fp, r3, r1
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e08:	4692      	mov	sl, r2
 8003e0a:	469b      	mov	fp, r3
 8003e0c:	4643      	mov	r3, r8
 8003e0e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e16:	464b      	mov	r3, r9
 8003e18:	eb4b 0303 	adc.w	r3, fp, r3
 8003e1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003e30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e34:	460b      	mov	r3, r1
 8003e36:	18db      	adds	r3, r3, r3
 8003e38:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	eb42 0303 	adc.w	r3, r2, r3
 8003e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e4a:	f007 f82f 	bl	800aeac <__aeabi_uldivmod>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4611      	mov	r1, r2
 8003e54:	4b3b      	ldr	r3, [pc, #236]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003e56:	fba3 2301 	umull	r2, r3, r3, r1
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	2264      	movs	r2, #100	@ 0x64
 8003e5e:	fb02 f303 	mul.w	r3, r2, r3
 8003e62:	1acb      	subs	r3, r1, r3
 8003e64:	00db      	lsls	r3, r3, #3
 8003e66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003e6a:	4b36      	ldr	r3, [pc, #216]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003e6c:	fba3 2302 	umull	r2, r3, r3, r2
 8003e70:	095b      	lsrs	r3, r3, #5
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e78:	441c      	add	r4, r3
 8003e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e8c:	4642      	mov	r2, r8
 8003e8e:	464b      	mov	r3, r9
 8003e90:	1891      	adds	r1, r2, r2
 8003e92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e94:	415b      	adcs	r3, r3
 8003e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e9c:	4641      	mov	r1, r8
 8003e9e:	1851      	adds	r1, r2, r1
 8003ea0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ea2:	4649      	mov	r1, r9
 8003ea4:	414b      	adcs	r3, r1
 8003ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	f04f 0300 	mov.w	r3, #0
 8003eb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003eb4:	4659      	mov	r1, fp
 8003eb6:	00cb      	lsls	r3, r1, #3
 8003eb8:	4651      	mov	r1, sl
 8003eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ebe:	4651      	mov	r1, sl
 8003ec0:	00ca      	lsls	r2, r1, #3
 8003ec2:	4610      	mov	r0, r2
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	4642      	mov	r2, r8
 8003eca:	189b      	adds	r3, r3, r2
 8003ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ed0:	464b      	mov	r3, r9
 8003ed2:	460a      	mov	r2, r1
 8003ed4:	eb42 0303 	adc.w	r3, r2, r3
 8003ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ee8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003eec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	18db      	adds	r3, r3, r3
 8003ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	eb42 0303 	adc.w	r3, r2, r3
 8003efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f06:	f006 ffd1 	bl	800aeac <__aeabi_uldivmod>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003f10:	fba3 1302 	umull	r1, r3, r3, r2
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	2164      	movs	r1, #100	@ 0x64
 8003f18:	fb01 f303 	mul.w	r3, r1, r3
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	3332      	adds	r3, #50	@ 0x32
 8003f22:	4a08      	ldr	r2, [pc, #32]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003f24:	fba2 2303 	umull	r2, r3, r2, r3
 8003f28:	095b      	lsrs	r3, r3, #5
 8003f2a:	f003 0207 	and.w	r2, r3, #7
 8003f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4422      	add	r2, r4
 8003f36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f38:	e106      	b.n	8004148 <UART_SetConfig+0x4d8>
 8003f3a:	bf00      	nop
 8003f3c:	40011000 	.word	0x40011000
 8003f40:	40011400 	.word	0x40011400
 8003f44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f5a:	4642      	mov	r2, r8
 8003f5c:	464b      	mov	r3, r9
 8003f5e:	1891      	adds	r1, r2, r2
 8003f60:	6239      	str	r1, [r7, #32]
 8003f62:	415b      	adcs	r3, r3
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f6a:	4641      	mov	r1, r8
 8003f6c:	1854      	adds	r4, r2, r1
 8003f6e:	4649      	mov	r1, r9
 8003f70:	eb43 0501 	adc.w	r5, r3, r1
 8003f74:	f04f 0200 	mov.w	r2, #0
 8003f78:	f04f 0300 	mov.w	r3, #0
 8003f7c:	00eb      	lsls	r3, r5, #3
 8003f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f82:	00e2      	lsls	r2, r4, #3
 8003f84:	4614      	mov	r4, r2
 8003f86:	461d      	mov	r5, r3
 8003f88:	4643      	mov	r3, r8
 8003f8a:	18e3      	adds	r3, r4, r3
 8003f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f90:	464b      	mov	r3, r9
 8003f92:	eb45 0303 	adc.w	r3, r5, r3
 8003f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	008b      	lsls	r3, r1, #2
 8003fba:	4621      	mov	r1, r4
 8003fbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	008a      	lsls	r2, r1, #2
 8003fc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003fc8:	f006 ff70 	bl	800aeac <__aeabi_uldivmod>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4b60      	ldr	r3, [pc, #384]	@ (8004154 <UART_SetConfig+0x4e4>)
 8003fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	011c      	lsls	r4, r3, #4
 8003fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003fe4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003fe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003fec:	4642      	mov	r2, r8
 8003fee:	464b      	mov	r3, r9
 8003ff0:	1891      	adds	r1, r2, r2
 8003ff2:	61b9      	str	r1, [r7, #24]
 8003ff4:	415b      	adcs	r3, r3
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ffc:	4641      	mov	r1, r8
 8003ffe:	1851      	adds	r1, r2, r1
 8004000:	6139      	str	r1, [r7, #16]
 8004002:	4649      	mov	r1, r9
 8004004:	414b      	adcs	r3, r1
 8004006:	617b      	str	r3, [r7, #20]
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004014:	4659      	mov	r1, fp
 8004016:	00cb      	lsls	r3, r1, #3
 8004018:	4651      	mov	r1, sl
 800401a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800401e:	4651      	mov	r1, sl
 8004020:	00ca      	lsls	r2, r1, #3
 8004022:	4610      	mov	r0, r2
 8004024:	4619      	mov	r1, r3
 8004026:	4603      	mov	r3, r0
 8004028:	4642      	mov	r2, r8
 800402a:	189b      	adds	r3, r3, r2
 800402c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004030:	464b      	mov	r3, r9
 8004032:	460a      	mov	r2, r1
 8004034:	eb42 0303 	adc.w	r3, r2, r3
 8004038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800403c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004046:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004054:	4649      	mov	r1, r9
 8004056:	008b      	lsls	r3, r1, #2
 8004058:	4641      	mov	r1, r8
 800405a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800405e:	4641      	mov	r1, r8
 8004060:	008a      	lsls	r2, r1, #2
 8004062:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004066:	f006 ff21 	bl	800aeac <__aeabi_uldivmod>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4611      	mov	r1, r2
 8004070:	4b38      	ldr	r3, [pc, #224]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004072:	fba3 2301 	umull	r2, r3, r3, r1
 8004076:	095b      	lsrs	r3, r3, #5
 8004078:	2264      	movs	r2, #100	@ 0x64
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	1acb      	subs	r3, r1, r3
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	3332      	adds	r3, #50	@ 0x32
 8004084:	4a33      	ldr	r2, [pc, #204]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004086:	fba2 2303 	umull	r2, r3, r2, r3
 800408a:	095b      	lsrs	r3, r3, #5
 800408c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004090:	441c      	add	r4, r3
 8004092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004096:	2200      	movs	r2, #0
 8004098:	673b      	str	r3, [r7, #112]	@ 0x70
 800409a:	677a      	str	r2, [r7, #116]	@ 0x74
 800409c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80040a0:	4642      	mov	r2, r8
 80040a2:	464b      	mov	r3, r9
 80040a4:	1891      	adds	r1, r2, r2
 80040a6:	60b9      	str	r1, [r7, #8]
 80040a8:	415b      	adcs	r3, r3
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040b0:	4641      	mov	r1, r8
 80040b2:	1851      	adds	r1, r2, r1
 80040b4:	6039      	str	r1, [r7, #0]
 80040b6:	4649      	mov	r1, r9
 80040b8:	414b      	adcs	r3, r1
 80040ba:	607b      	str	r3, [r7, #4]
 80040bc:	f04f 0200 	mov.w	r2, #0
 80040c0:	f04f 0300 	mov.w	r3, #0
 80040c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040c8:	4659      	mov	r1, fp
 80040ca:	00cb      	lsls	r3, r1, #3
 80040cc:	4651      	mov	r1, sl
 80040ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040d2:	4651      	mov	r1, sl
 80040d4:	00ca      	lsls	r2, r1, #3
 80040d6:	4610      	mov	r0, r2
 80040d8:	4619      	mov	r1, r3
 80040da:	4603      	mov	r3, r0
 80040dc:	4642      	mov	r2, r8
 80040de:	189b      	adds	r3, r3, r2
 80040e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040e2:	464b      	mov	r3, r9
 80040e4:	460a      	mov	r2, r1
 80040e6:	eb42 0303 	adc.w	r3, r2, r3
 80040ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80040f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004104:	4649      	mov	r1, r9
 8004106:	008b      	lsls	r3, r1, #2
 8004108:	4641      	mov	r1, r8
 800410a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800410e:	4641      	mov	r1, r8
 8004110:	008a      	lsls	r2, r1, #2
 8004112:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004116:	f006 fec9 	bl	800aeac <__aeabi_uldivmod>
 800411a:	4602      	mov	r2, r0
 800411c:	460b      	mov	r3, r1
 800411e:	4b0d      	ldr	r3, [pc, #52]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004120:	fba3 1302 	umull	r1, r3, r3, r2
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	2164      	movs	r1, #100	@ 0x64
 8004128:	fb01 f303 	mul.w	r3, r1, r3
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	3332      	adds	r3, #50	@ 0x32
 8004132:	4a08      	ldr	r2, [pc, #32]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	f003 020f 	and.w	r2, r3, #15
 800413e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4422      	add	r2, r4
 8004146:	609a      	str	r2, [r3, #8]
}
 8004148:	bf00      	nop
 800414a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800414e:	46bd      	mov	sp, r7
 8004150:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004154:	51eb851f 	.word	0x51eb851f

08004158 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004158:	b084      	sub	sp, #16
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	f107 001c 	add.w	r0, r7, #28
 8004166:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800416a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800416e:	2b01      	cmp	r3, #1
 8004170:	d123      	bne.n	80041ba <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004176:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004186:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800419a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d105      	bne.n	80041ae <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f001 fae8 	bl	8005784 <USB_CoreReset>
 80041b4:	4603      	mov	r3, r0
 80041b6:	73fb      	strb	r3, [r7, #15]
 80041b8:	e01b      	b.n	80041f2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f001 fadc 	bl	8005784 <USB_CoreReset>
 80041cc:	4603      	mov	r3, r0
 80041ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80041d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d106      	bne.n	80041e6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80041e4:	e005      	b.n	80041f2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80041f2:	7fbb      	ldrb	r3, [r7, #30]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d10b      	bne.n	8004210 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f043 0206 	orr.w	r2, r3, #6
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f043 0220 	orr.w	r2, r3, #32
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004210:	7bfb      	ldrb	r3, [r7, #15]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800421c:	b004      	add	sp, #16
 800421e:	4770      	bx	lr

08004220 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	4613      	mov	r3, r2
 800422c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	2b02      	cmp	r3, #2
 8004232:	d165      	bne.n	8004300 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4a41      	ldr	r2, [pc, #260]	@ (800433c <USB_SetTurnaroundTime+0x11c>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d906      	bls.n	800424a <USB_SetTurnaroundTime+0x2a>
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	4a40      	ldr	r2, [pc, #256]	@ (8004340 <USB_SetTurnaroundTime+0x120>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d202      	bcs.n	800424a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004244:	230f      	movs	r3, #15
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	e062      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	4a3c      	ldr	r2, [pc, #240]	@ (8004340 <USB_SetTurnaroundTime+0x120>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d306      	bcc.n	8004260 <USB_SetTurnaroundTime+0x40>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	4a3b      	ldr	r2, [pc, #236]	@ (8004344 <USB_SetTurnaroundTime+0x124>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d202      	bcs.n	8004260 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800425a:	230e      	movs	r3, #14
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	e057      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	4a38      	ldr	r2, [pc, #224]	@ (8004344 <USB_SetTurnaroundTime+0x124>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d306      	bcc.n	8004276 <USB_SetTurnaroundTime+0x56>
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	4a37      	ldr	r2, [pc, #220]	@ (8004348 <USB_SetTurnaroundTime+0x128>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d202      	bcs.n	8004276 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004270:	230d      	movs	r3, #13
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	e04c      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	4a33      	ldr	r2, [pc, #204]	@ (8004348 <USB_SetTurnaroundTime+0x128>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d306      	bcc.n	800428c <USB_SetTurnaroundTime+0x6c>
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	4a32      	ldr	r2, [pc, #200]	@ (800434c <USB_SetTurnaroundTime+0x12c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d802      	bhi.n	800428c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004286:	230c      	movs	r3, #12
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	e041      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4a2f      	ldr	r2, [pc, #188]	@ (800434c <USB_SetTurnaroundTime+0x12c>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d906      	bls.n	80042a2 <USB_SetTurnaroundTime+0x82>
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	4a2e      	ldr	r2, [pc, #184]	@ (8004350 <USB_SetTurnaroundTime+0x130>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d802      	bhi.n	80042a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800429c:	230b      	movs	r3, #11
 800429e:	617b      	str	r3, [r7, #20]
 80042a0:	e036      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004350 <USB_SetTurnaroundTime+0x130>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d906      	bls.n	80042b8 <USB_SetTurnaroundTime+0x98>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	4a29      	ldr	r2, [pc, #164]	@ (8004354 <USB_SetTurnaroundTime+0x134>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d802      	bhi.n	80042b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80042b2:	230a      	movs	r3, #10
 80042b4:	617b      	str	r3, [r7, #20]
 80042b6:	e02b      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	4a26      	ldr	r2, [pc, #152]	@ (8004354 <USB_SetTurnaroundTime+0x134>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d906      	bls.n	80042ce <USB_SetTurnaroundTime+0xae>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4a25      	ldr	r2, [pc, #148]	@ (8004358 <USB_SetTurnaroundTime+0x138>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d202      	bcs.n	80042ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80042c8:	2309      	movs	r3, #9
 80042ca:	617b      	str	r3, [r7, #20]
 80042cc:	e020      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	4a21      	ldr	r2, [pc, #132]	@ (8004358 <USB_SetTurnaroundTime+0x138>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d306      	bcc.n	80042e4 <USB_SetTurnaroundTime+0xc4>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	4a20      	ldr	r2, [pc, #128]	@ (800435c <USB_SetTurnaroundTime+0x13c>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d802      	bhi.n	80042e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80042de:	2308      	movs	r3, #8
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	e015      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	4a1d      	ldr	r2, [pc, #116]	@ (800435c <USB_SetTurnaroundTime+0x13c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d906      	bls.n	80042fa <USB_SetTurnaroundTime+0xda>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004360 <USB_SetTurnaroundTime+0x140>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d202      	bcs.n	80042fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80042f4:	2307      	movs	r3, #7
 80042f6:	617b      	str	r3, [r7, #20]
 80042f8:	e00a      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80042fa:	2306      	movs	r3, #6
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	e007      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d102      	bne.n	800430c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004306:	2309      	movs	r3, #9
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	e001      	b.n	8004310 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800430c:	2309      	movs	r3, #9
 800430e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	68da      	ldr	r2, [r3, #12]
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	029b      	lsls	r3, r3, #10
 8004324:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004328:	431a      	orrs	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	371c      	adds	r7, #28
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	00d8acbf 	.word	0x00d8acbf
 8004340:	00e4e1c0 	.word	0x00e4e1c0
 8004344:	00f42400 	.word	0x00f42400
 8004348:	01067380 	.word	0x01067380
 800434c:	011a499f 	.word	0x011a499f
 8004350:	01312cff 	.word	0x01312cff
 8004354:	014ca43f 	.word	0x014ca43f
 8004358:	016e3600 	.word	0x016e3600
 800435c:	01a6ab1f 	.word	0x01a6ab1f
 8004360:	01e84800 	.word	0x01e84800

08004364 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f043 0201 	orr.w	r2, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f023 0201 	bic.w	r2, r3, #1
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	460b      	mov	r3, r1
 80043b2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d115      	bne.n	80043f6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80043d6:	200a      	movs	r0, #10
 80043d8:	f7fc fcbe 	bl	8000d58 <HAL_Delay>
      ms += 10U;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	330a      	adds	r3, #10
 80043e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f001 f93f 	bl	8005666 <USB_GetMode>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d01e      	beq.n	800442c <USB_SetCurrentMode+0x84>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80043f2:	d9f0      	bls.n	80043d6 <USB_SetCurrentMode+0x2e>
 80043f4:	e01a      	b.n	800442c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80043f6:	78fb      	ldrb	r3, [r7, #3]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d115      	bne.n	8004428 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004408:	200a      	movs	r0, #10
 800440a:	f7fc fca5 	bl	8000d58 <HAL_Delay>
      ms += 10U;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	330a      	adds	r3, #10
 8004412:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f001 f926 	bl	8005666 <USB_GetMode>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d005      	beq.n	800442c <USB_SetCurrentMode+0x84>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2bc7      	cmp	r3, #199	@ 0xc7
 8004424:	d9f0      	bls.n	8004408 <USB_SetCurrentMode+0x60>
 8004426:	e001      	b.n	800442c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e005      	b.n	8004438 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2bc8      	cmp	r3, #200	@ 0xc8
 8004430:	d101      	bne.n	8004436 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e000      	b.n	8004438 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004440:	b084      	sub	sp, #16
 8004442:	b580      	push	{r7, lr}
 8004444:	b086      	sub	sp, #24
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
 800444a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800444e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800445a:	2300      	movs	r3, #0
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	e009      	b.n	8004474 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	3340      	adds	r3, #64	@ 0x40
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	2200      	movs	r2, #0
 800446c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	3301      	adds	r3, #1
 8004472:	613b      	str	r3, [r7, #16]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	2b0e      	cmp	r3, #14
 8004478:	d9f2      	bls.n	8004460 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800447a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800447e:	2b00      	cmp	r3, #0
 8004480:	d11c      	bne.n	80044bc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004490:	f043 0302 	orr.w	r3, r3, #2
 8004494:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80044ba:	e00b      	b.n	80044d4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044cc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80044da:	461a      	mov	r2, r3
 80044dc:	2300      	movs	r3, #0
 80044de:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d10d      	bne.n	8004504 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80044e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d104      	bne.n	80044fa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80044f0:	2100      	movs	r1, #0
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f968 	bl	80047c8 <USB_SetDevSpeed>
 80044f8:	e008      	b.n	800450c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80044fa:	2101      	movs	r1, #1
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f963 	bl	80047c8 <USB_SetDevSpeed>
 8004502:	e003      	b.n	800450c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004504:	2103      	movs	r1, #3
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f95e 	bl	80047c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800450c:	2110      	movs	r1, #16
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f8fa 	bl	8004708 <USB_FlushTxFifo>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f924 	bl	800476c <USB_FlushRxFifo>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004534:	461a      	mov	r2, r3
 8004536:	2300      	movs	r3, #0
 8004538:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004540:	461a      	mov	r2, r3
 8004542:	2300      	movs	r3, #0
 8004544:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800454c:	461a      	mov	r2, r3
 800454e:	2300      	movs	r3, #0
 8004550:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004552:	2300      	movs	r3, #0
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	e043      	b.n	80045e0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800456a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800456e:	d118      	bne.n	80045a2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10a      	bne.n	800458c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	015a      	lsls	r2, r3, #5
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4413      	add	r3, r2
 800457e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004582:	461a      	mov	r2, r3
 8004584:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	e013      	b.n	80045b4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	015a      	lsls	r2, r3, #5
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4413      	add	r3, r2
 8004594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004598:	461a      	mov	r2, r3
 800459a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800459e:	6013      	str	r3, [r2, #0]
 80045a0:	e008      	b.n	80045b4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	015a      	lsls	r2, r3, #5
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	4413      	add	r3, r2
 80045aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045ae:	461a      	mov	r2, r3
 80045b0:	2300      	movs	r3, #0
 80045b2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c0:	461a      	mov	r2, r3
 80045c2:	2300      	movs	r3, #0
 80045c4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	015a      	lsls	r2, r3, #5
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	4413      	add	r3, r2
 80045ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045d2:	461a      	mov	r2, r3
 80045d4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80045d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	3301      	adds	r3, #1
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80045e4:	461a      	mov	r2, r3
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d3b5      	bcc.n	8004558 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	e043      	b.n	800467a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	015a      	lsls	r2, r3, #5
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	4413      	add	r3, r2
 80045fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004604:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004608:	d118      	bne.n	800463c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10a      	bne.n	8004626 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	015a      	lsls	r2, r3, #5
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4413      	add	r3, r2
 8004618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800461c:	461a      	mov	r2, r3
 800461e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004622:	6013      	str	r3, [r2, #0]
 8004624:	e013      	b.n	800464e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	015a      	lsls	r2, r3, #5
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4413      	add	r3, r2
 800462e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004632:	461a      	mov	r2, r3
 8004634:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	e008      	b.n	800464e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	015a      	lsls	r2, r3, #5
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4413      	add	r3, r2
 8004644:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004648:	461a      	mov	r2, r3
 800464a:	2300      	movs	r3, #0
 800464c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	015a      	lsls	r2, r3, #5
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4413      	add	r3, r2
 8004656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800465a:	461a      	mov	r2, r3
 800465c:	2300      	movs	r3, #0
 800465e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	015a      	lsls	r2, r3, #5
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4413      	add	r3, r2
 8004668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800466c:	461a      	mov	r2, r3
 800466e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004672:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	3301      	adds	r3, #1
 8004678:	613b      	str	r3, [r7, #16]
 800467a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800467e:	461a      	mov	r2, r3
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4293      	cmp	r3, r2
 8004684:	d3b5      	bcc.n	80045f2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004698:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80046a6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80046a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d105      	bne.n	80046bc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	f043 0210 	orr.w	r2, r3, #16
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	699a      	ldr	r2, [r3, #24]
 80046c0:	4b10      	ldr	r3, [pc, #64]	@ (8004704 <USB_DevInit+0x2c4>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80046c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	f043 0208 	orr.w	r2, r3, #8
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80046dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d107      	bne.n	80046f4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046ec:	f043 0304 	orr.w	r3, r3, #4
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80046f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004700:	b004      	add	sp, #16
 8004702:	4770      	bx	lr
 8004704:	803c3800 	.word	0x803c3800

08004708 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	3301      	adds	r3, #1
 800471a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004722:	d901      	bls.n	8004728 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e01b      	b.n	8004760 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	daf2      	bge.n	8004716 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	019b      	lsls	r3, r3, #6
 8004738:	f043 0220 	orr.w	r2, r3, #32
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	3301      	adds	r3, #1
 8004744:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800474c:	d901      	bls.n	8004752 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e006      	b.n	8004760 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b20      	cmp	r3, #32
 800475c:	d0f0      	beq.n	8004740 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	3301      	adds	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004784:	d901      	bls.n	800478a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e018      	b.n	80047bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	2b00      	cmp	r3, #0
 8004790:	daf2      	bge.n	8004778 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2210      	movs	r2, #16
 800479a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	3301      	adds	r3, #1
 80047a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80047a8:	d901      	bls.n	80047ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e006      	b.n	80047bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	f003 0310 	and.w	r3, r3, #16
 80047b6:	2b10      	cmp	r3, #16
 80047b8:	d0f0      	beq.n	800479c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3714      	adds	r7, #20
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	460b      	mov	r3, r1
 80047d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	68f9      	ldr	r1, [r7, #12]
 80047e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047e8:	4313      	orrs	r3, r2
 80047ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3714      	adds	r7, #20
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b087      	sub	sp, #28
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f003 0306 	and.w	r3, r3, #6
 8004812:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d102      	bne.n	8004820 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800481a:	2300      	movs	r3, #0
 800481c:	75fb      	strb	r3, [r7, #23]
 800481e:	e00a      	b.n	8004836 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b02      	cmp	r3, #2
 8004824:	d002      	beq.n	800482c <USB_GetDevSpeed+0x32>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2b06      	cmp	r3, #6
 800482a:	d102      	bne.n	8004832 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800482c:	2302      	movs	r3, #2
 800482e:	75fb      	strb	r3, [r7, #23]
 8004830:	e001      	b.n	8004836 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004832:	230f      	movs	r3, #15
 8004834:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004836:	7dfb      	ldrb	r3, [r7, #23]
}
 8004838:	4618      	mov	r0, r3
 800483a:	371c      	adds	r7, #28
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	785b      	ldrb	r3, [r3, #1]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d13a      	bne.n	80048d6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004866:	69da      	ldr	r2, [r3, #28]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	2101      	movs	r1, #1
 8004872:	fa01 f303 	lsl.w	r3, r1, r3
 8004876:	b29b      	uxth	r3, r3
 8004878:	68f9      	ldr	r1, [r7, #12]
 800487a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800487e:	4313      	orrs	r3, r2
 8004880:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	015a      	lsls	r2, r3, #5
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4413      	add	r3, r2
 800488a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d155      	bne.n	8004944 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	015a      	lsls	r2, r3, #5
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4413      	add	r3, r2
 80048a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	791b      	ldrb	r3, [r3, #4]
 80048b2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80048b4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	059b      	lsls	r3, r3, #22
 80048ba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80048bc:	4313      	orrs	r3, r2
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	0151      	lsls	r1, r2, #5
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	440a      	add	r2, r1
 80048c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	e036      	b.n	8004944 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048dc:	69da      	ldr	r2, [r3, #28]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	f003 030f 	and.w	r3, r3, #15
 80048e6:	2101      	movs	r1, #1
 80048e8:	fa01 f303 	lsl.w	r3, r1, r3
 80048ec:	041b      	lsls	r3, r3, #16
 80048ee:	68f9      	ldr	r1, [r7, #12]
 80048f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d11a      	bne.n	8004944 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	015a      	lsls	r2, r3, #5
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	4413      	add	r3, r2
 8004916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	791b      	ldrb	r3, [r3, #4]
 8004928:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800492a:	430b      	orrs	r3, r1
 800492c:	4313      	orrs	r3, r2
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	0151      	lsls	r1, r2, #5
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	440a      	add	r2, r1
 8004936:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800493a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004942:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	785b      	ldrb	r3, [r3, #1]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d161      	bne.n	8004a34 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	015a      	lsls	r2, r3, #5
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	4413      	add	r3, r2
 8004978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004982:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004986:	d11f      	bne.n	80049c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	4413      	add	r3, r2
 8004990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	0151      	lsls	r1, r2, #5
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	440a      	add	r2, r1
 800499e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80049a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	0151      	lsls	r1, r2, #5
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	440a      	add	r2, r1
 80049be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80049c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	f003 030f 	and.w	r3, r3, #15
 80049d8:	2101      	movs	r1, #1
 80049da:	fa01 f303 	lsl.w	r3, r1, r3
 80049de:	b29b      	uxth	r3, r3
 80049e0:	43db      	mvns	r3, r3
 80049e2:	68f9      	ldr	r1, [r7, #12]
 80049e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049e8:	4013      	ands	r3, r2
 80049ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f2:	69da      	ldr	r2, [r3, #28]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	f003 030f 	and.w	r3, r3, #15
 80049fc:	2101      	movs	r1, #1
 80049fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	43db      	mvns	r3, r3
 8004a06:	68f9      	ldr	r1, [r7, #12]
 8004a08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	015a      	lsls	r2, r3, #5
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	0159      	lsls	r1, r3, #5
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	440b      	add	r3, r1
 8004a26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	4b35      	ldr	r3, [pc, #212]	@ (8004b04 <USB_DeactivateEndpoint+0x1b0>)
 8004a2e:	4013      	ands	r3, r2
 8004a30:	600b      	str	r3, [r1, #0]
 8004a32:	e060      	b.n	8004af6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a4a:	d11f      	bne.n	8004a8c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	0151      	lsls	r1, r2, #5
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	440a      	add	r2, r1
 8004a62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a66:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004a6a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	0151      	lsls	r1, r2, #5
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	440a      	add	r2, r1
 8004a82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a8a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa2:	041b      	lsls	r3, r3, #16
 8004aa4:	43db      	mvns	r3, r3
 8004aa6:	68f9      	ldr	r1, [r7, #12]
 8004aa8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004aac:	4013      	ands	r3, r2
 8004aae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ab6:	69da      	ldr	r2, [r3, #28]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac6:	041b      	lsls	r3, r3, #16
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	68f9      	ldr	r1, [r7, #12]
 8004acc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	0159      	lsls	r1, r3, #5
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	440b      	add	r3, r1
 8004aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aee:	4619      	mov	r1, r3
 8004af0:	4b05      	ldr	r3, [pc, #20]	@ (8004b08 <USB_DeactivateEndpoint+0x1b4>)
 8004af2:	4013      	ands	r3, r2
 8004af4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	ec337800 	.word	0xec337800
 8004b08:	eff37800 	.word	0xeff37800

08004b0c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08a      	sub	sp, #40	@ 0x28
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	4613      	mov	r3, r2
 8004b18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	785b      	ldrb	r3, [r3, #1]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	f040 817f 	bne.w	8004e2c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d132      	bne.n	8004b9c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	0151      	lsls	r1, r2, #5
 8004b48:	69fa      	ldr	r2, [r7, #28]
 8004b4a:	440a      	add	r2, r1
 8004b4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b50:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004b54:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004b58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	015a      	lsls	r2, r3, #5
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	0151      	lsls	r1, r2, #5
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	440a      	add	r2, r1
 8004b70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	015a      	lsls	r2, r3, #5
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	4413      	add	r3, r2
 8004b82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	69ba      	ldr	r2, [r7, #24]
 8004b8a:	0151      	lsls	r1, r2, #5
 8004b8c:	69fa      	ldr	r2, [r7, #28]
 8004b8e:	440a      	add	r2, r1
 8004b90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b94:	0cdb      	lsrs	r3, r3, #19
 8004b96:	04db      	lsls	r3, r3, #19
 8004b98:	6113      	str	r3, [r2, #16]
 8004b9a:	e097      	b.n	8004ccc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	0151      	lsls	r1, r2, #5
 8004bae:	69fa      	ldr	r2, [r7, #28]
 8004bb0:	440a      	add	r2, r1
 8004bb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bb6:	0cdb      	lsrs	r3, r3, #19
 8004bb8:	04db      	lsls	r3, r3, #19
 8004bba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	015a      	lsls	r2, r3, #5
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	69ba      	ldr	r2, [r7, #24]
 8004bcc:	0151      	lsls	r1, r2, #5
 8004bce:	69fa      	ldr	r2, [r7, #28]
 8004bd0:	440a      	add	r2, r1
 8004bd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bd6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004bda:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004bde:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d11a      	bne.n	8004c1c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	691a      	ldr	r2, [r3, #16]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d903      	bls.n	8004bfa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	689a      	ldr	r2, [r3, #8]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	015a      	lsls	r2, r3, #5
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	4413      	add	r3, r2
 8004c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	0151      	lsls	r1, r2, #5
 8004c0c:	69fa      	ldr	r2, [r7, #28]
 8004c0e:	440a      	add	r2, r1
 8004c10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c18:	6113      	str	r3, [r2, #16]
 8004c1a:	e044      	b.n	8004ca6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	4413      	add	r3, r2
 8004c26:	1e5a      	subs	r2, r3, #1
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c30:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	015a      	lsls	r2, r3, #5
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	4413      	add	r3, r2
 8004c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c3e:	691a      	ldr	r2, [r3, #16]
 8004c40:	8afb      	ldrh	r3, [r7, #22]
 8004c42:	04d9      	lsls	r1, r3, #19
 8004c44:	4ba4      	ldr	r3, [pc, #656]	@ (8004ed8 <USB_EPStartXfer+0x3cc>)
 8004c46:	400b      	ands	r3, r1
 8004c48:	69b9      	ldr	r1, [r7, #24]
 8004c4a:	0148      	lsls	r0, r1, #5
 8004c4c:	69f9      	ldr	r1, [r7, #28]
 8004c4e:	4401      	add	r1, r0
 8004c50:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004c54:	4313      	orrs	r3, r2
 8004c56:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	791b      	ldrb	r3, [r3, #4]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d122      	bne.n	8004ca6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	015a      	lsls	r2, r3, #5
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	4413      	add	r3, r2
 8004c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	0151      	lsls	r1, r2, #5
 8004c72:	69fa      	ldr	r2, [r7, #28]
 8004c74:	440a      	add	r2, r1
 8004c76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c7a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004c7e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	015a      	lsls	r2, r3, #5
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	4413      	add	r3, r2
 8004c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c8c:	691a      	ldr	r2, [r3, #16]
 8004c8e:	8afb      	ldrh	r3, [r7, #22]
 8004c90:	075b      	lsls	r3, r3, #29
 8004c92:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004c96:	69b9      	ldr	r1, [r7, #24]
 8004c98:	0148      	lsls	r0, r1, #5
 8004c9a:	69f9      	ldr	r1, [r7, #28]
 8004c9c:	4401      	add	r1, r0
 8004c9e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	015a      	lsls	r2, r3, #5
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cb2:	691a      	ldr	r2, [r3, #16]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cbc:	69b9      	ldr	r1, [r7, #24]
 8004cbe:	0148      	lsls	r0, r1, #5
 8004cc0:	69f9      	ldr	r1, [r7, #28]
 8004cc2:	4401      	add	r1, r0
 8004cc4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d14b      	bne.n	8004d6a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	015a      	lsls	r2, r3, #5
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	791b      	ldrb	r3, [r3, #4]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d128      	bne.n	8004d48 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d110      	bne.n	8004d28 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	015a      	lsls	r2, r3, #5
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	0151      	lsls	r1, r2, #5
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	440a      	add	r2, r1
 8004d1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	e00f      	b.n	8004d48 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	015a      	lsls	r2, r3, #5
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	4413      	add	r3, r2
 8004d30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	0151      	lsls	r1, r2, #5
 8004d3a:	69fa      	ldr	r2, [r7, #28]
 8004d3c:	440a      	add	r2, r1
 8004d3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d46:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	015a      	lsls	r2, r3, #5
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	4413      	add	r3, r2
 8004d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	0151      	lsls	r1, r2, #5
 8004d5a:	69fa      	ldr	r2, [r7, #28]
 8004d5c:	440a      	add	r2, r1
 8004d5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d62:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004d66:	6013      	str	r3, [r2, #0]
 8004d68:	e166      	b.n	8005038 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	015a      	lsls	r2, r3, #5
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	4413      	add	r3, r2
 8004d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	0151      	lsls	r1, r2, #5
 8004d7c:	69fa      	ldr	r2, [r7, #28]
 8004d7e:	440a      	add	r2, r1
 8004d80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d84:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004d88:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	791b      	ldrb	r3, [r3, #4]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d015      	beq.n	8004dbe <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 814e 	beq.w	8005038 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004da2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	f003 030f 	and.w	r3, r3, #15
 8004dac:	2101      	movs	r1, #1
 8004dae:	fa01 f303 	lsl.w	r3, r1, r3
 8004db2:	69f9      	ldr	r1, [r7, #28]
 8004db4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004db8:	4313      	orrs	r3, r2
 8004dba:	634b      	str	r3, [r1, #52]	@ 0x34
 8004dbc:	e13c      	b.n	8005038 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d110      	bne.n	8004df0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	015a      	lsls	r2, r3, #5
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	69ba      	ldr	r2, [r7, #24]
 8004dde:	0151      	lsls	r1, r2, #5
 8004de0:	69fa      	ldr	r2, [r7, #28]
 8004de2:	440a      	add	r2, r1
 8004de4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004de8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	e00f      	b.n	8004e10 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	0151      	lsls	r1, r2, #5
 8004e02:	69fa      	ldr	r2, [r7, #28]
 8004e04:	440a      	add	r2, r1
 8004e06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e0e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	68d9      	ldr	r1, [r3, #12]
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	781a      	ldrb	r2, [r3, #0]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	b298      	uxth	r0, r3
 8004e1e:	79fb      	ldrb	r3, [r7, #7]
 8004e20:	9300      	str	r3, [sp, #0]
 8004e22:	4603      	mov	r3, r0
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f000 f9b9 	bl	800519c <USB_WritePacket>
 8004e2a:	e105      	b.n	8005038 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	0151      	lsls	r1, r2, #5
 8004e3e:	69fa      	ldr	r2, [r7, #28]
 8004e40:	440a      	add	r2, r1
 8004e42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e46:	0cdb      	lsrs	r3, r3, #19
 8004e48:	04db      	lsls	r3, r3, #19
 8004e4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	015a      	lsls	r2, r3, #5
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	4413      	add	r3, r2
 8004e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	0151      	lsls	r1, r2, #5
 8004e5e:	69fa      	ldr	r2, [r7, #28]
 8004e60:	440a      	add	r2, r1
 8004e62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e66:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004e6a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004e6e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d132      	bne.n	8004edc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	689a      	ldr	r2, [r3, #8]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	015a      	lsls	r2, r3, #5
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	4413      	add	r3, r2
 8004e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	6a1b      	ldr	r3, [r3, #32]
 8004ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ea4:	69b9      	ldr	r1, [r7, #24]
 8004ea6:	0148      	lsls	r0, r1, #5
 8004ea8:	69f9      	ldr	r1, [r7, #28]
 8004eaa:	4401      	add	r1, r0
 8004eac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	015a      	lsls	r2, r3, #5
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	0151      	lsls	r1, r2, #5
 8004ec6:	69fa      	ldr	r2, [r7, #28]
 8004ec8:	440a      	add	r2, r1
 8004eca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ece:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ed2:	6113      	str	r3, [r2, #16]
 8004ed4:	e062      	b.n	8004f9c <USB_EPStartXfer+0x490>
 8004ed6:	bf00      	nop
 8004ed8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d123      	bne.n	8004f2c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ef0:	691a      	ldr	r2, [r3, #16]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004efa:	69b9      	ldr	r1, [r7, #24]
 8004efc:	0148      	lsls	r0, r1, #5
 8004efe:	69f9      	ldr	r1, [r7, #28]
 8004f00:	4401      	add	r1, r0
 8004f02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f06:	4313      	orrs	r3, r2
 8004f08:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	0151      	lsls	r1, r2, #5
 8004f1c:	69fa      	ldr	r2, [r7, #28]
 8004f1e:	440a      	add	r2, r1
 8004f20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f28:	6113      	str	r3, [r2, #16]
 8004f2a:	e037      	b.n	8004f9c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	4413      	add	r3, r2
 8004f36:	1e5a      	subs	r2, r3, #1
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f40:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	8afa      	ldrh	r2, [r7, #22]
 8004f48:	fb03 f202 	mul.w	r2, r3, r2
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	015a      	lsls	r2, r3, #5
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	4413      	add	r3, r2
 8004f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f5c:	691a      	ldr	r2, [r3, #16]
 8004f5e:	8afb      	ldrh	r3, [r7, #22]
 8004f60:	04d9      	lsls	r1, r3, #19
 8004f62:	4b38      	ldr	r3, [pc, #224]	@ (8005044 <USB_EPStartXfer+0x538>)
 8004f64:	400b      	ands	r3, r1
 8004f66:	69b9      	ldr	r1, [r7, #24]
 8004f68:	0148      	lsls	r0, r1, #5
 8004f6a:	69f9      	ldr	r1, [r7, #28]
 8004f6c:	4401      	add	r1, r0
 8004f6e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f72:	4313      	orrs	r3, r2
 8004f74:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	015a      	lsls	r2, r3, #5
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f82:	691a      	ldr	r2, [r3, #16]
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f8c:	69b9      	ldr	r1, [r7, #24]
 8004f8e:	0148      	lsls	r0, r1, #5
 8004f90:	69f9      	ldr	r1, [r7, #28]
 8004f92:	4401      	add	r1, r0
 8004f94:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004f9c:	79fb      	ldrb	r3, [r7, #7]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d10d      	bne.n	8004fbe <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d009      	beq.n	8004fbe <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	68d9      	ldr	r1, [r3, #12]
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	015a      	lsls	r2, r3, #5
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fba:	460a      	mov	r2, r1
 8004fbc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	791b      	ldrb	r3, [r3, #4]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d128      	bne.n	8005018 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d110      	bne.n	8004ff8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	0151      	lsls	r1, r2, #5
 8004fe8:	69fa      	ldr	r2, [r7, #28]
 8004fea:	440a      	add	r2, r1
 8004fec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ff0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004ff4:	6013      	str	r3, [r2, #0]
 8004ff6:	e00f      	b.n	8005018 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	0151      	lsls	r1, r2, #5
 800500a:	69fa      	ldr	r2, [r7, #28]
 800500c:	440a      	add	r2, r1
 800500e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005016:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	015a      	lsls	r2, r3, #5
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	4413      	add	r3, r2
 8005020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	0151      	lsls	r1, r2, #5
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	440a      	add	r2, r1
 800502e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005032:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005036:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3720      	adds	r7, #32
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	1ff80000 	.word	0x1ff80000

08005048 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	785b      	ldrb	r3, [r3, #1]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d14a      	bne.n	80050fc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	015a      	lsls	r2, r3, #5
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	4413      	add	r3, r2
 8005070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800507a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800507e:	f040 8086 	bne.w	800518e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	015a      	lsls	r2, r3, #5
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	4413      	add	r3, r2
 800508c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	7812      	ldrb	r2, [r2, #0]
 8005096:	0151      	lsls	r1, r2, #5
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	440a      	add	r2, r1
 800509c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80050a4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	015a      	lsls	r2, r3, #5
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	4413      	add	r3, r2
 80050b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	7812      	ldrb	r2, [r2, #0]
 80050ba:	0151      	lsls	r1, r2, #5
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	440a      	add	r2, r1
 80050c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80050c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3301      	adds	r3, #1
 80050ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d902      	bls.n	80050e0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	75fb      	strb	r3, [r7, #23]
          break;
 80050de:	e056      	b.n	800518e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050f8:	d0e7      	beq.n	80050ca <USB_EPStopXfer+0x82>
 80050fa:	e048      	b.n	800518e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	015a      	lsls	r2, r3, #5
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4413      	add	r3, r2
 8005106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005110:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005114:	d13b      	bne.n	800518e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	015a      	lsls	r2, r3, #5
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	4413      	add	r3, r2
 8005120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	7812      	ldrb	r2, [r2, #0]
 800512a:	0151      	lsls	r1, r2, #5
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	440a      	add	r2, r1
 8005130:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005134:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005138:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	015a      	lsls	r2, r3, #5
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	4413      	add	r3, r2
 8005144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	7812      	ldrb	r2, [r2, #0]
 800514e:	0151      	lsls	r1, r2, #5
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	440a      	add	r2, r1
 8005154:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005158:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800515c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	3301      	adds	r3, #1
 8005162:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f242 7210 	movw	r2, #10000	@ 0x2710
 800516a:	4293      	cmp	r3, r2
 800516c:	d902      	bls.n	8005174 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	75fb      	strb	r3, [r7, #23]
          break;
 8005172:	e00c      	b.n	800518e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	015a      	lsls	r2, r3, #5
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	4413      	add	r3, r2
 800517e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005188:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800518c:	d0e7      	beq.n	800515e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800518e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005190:	4618      	mov	r0, r3
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800519c:	b480      	push	{r7}
 800519e:	b089      	sub	sp, #36	@ 0x24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	4611      	mov	r1, r2
 80051a8:	461a      	mov	r2, r3
 80051aa:	460b      	mov	r3, r1
 80051ac:	71fb      	strb	r3, [r7, #7]
 80051ae:	4613      	mov	r3, r2
 80051b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80051ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d123      	bne.n	800520a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80051c2:	88bb      	ldrh	r3, [r7, #4]
 80051c4:	3303      	adds	r3, #3
 80051c6:	089b      	lsrs	r3, r3, #2
 80051c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80051ca:	2300      	movs	r3, #0
 80051cc:	61bb      	str	r3, [r7, #24]
 80051ce:	e018      	b.n	8005202 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80051d0:	79fb      	ldrb	r3, [r7, #7]
 80051d2:	031a      	lsls	r2, r3, #12
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	4413      	add	r3, r2
 80051d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051dc:	461a      	mov	r2, r3
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	3301      	adds	r3, #1
 80051e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	3301      	adds	r3, #1
 80051ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	3301      	adds	r3, #1
 80051f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	3301      	adds	r3, #1
 80051fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	3301      	adds	r3, #1
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	429a      	cmp	r2, r3
 8005208:	d3e2      	bcc.n	80051d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3724      	adds	r7, #36	@ 0x24
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005218:	b480      	push	{r7}
 800521a:	b08b      	sub	sp, #44	@ 0x2c
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	4613      	mov	r3, r2
 8005224:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800522e:	88fb      	ldrh	r3, [r7, #6]
 8005230:	089b      	lsrs	r3, r3, #2
 8005232:	b29b      	uxth	r3, r3
 8005234:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005236:	88fb      	ldrh	r3, [r7, #6]
 8005238:	f003 0303 	and.w	r3, r3, #3
 800523c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800523e:	2300      	movs	r3, #0
 8005240:	623b      	str	r3, [r7, #32]
 8005242:	e014      	b.n	800526e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	3301      	adds	r3, #1
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005258:	3301      	adds	r3, #1
 800525a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800525c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525e:	3301      	adds	r3, #1
 8005260:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005264:	3301      	adds	r3, #1
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	3301      	adds	r3, #1
 800526c:	623b      	str	r3, [r7, #32]
 800526e:	6a3a      	ldr	r2, [r7, #32]
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	429a      	cmp	r2, r3
 8005274:	d3e6      	bcc.n	8005244 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005276:	8bfb      	ldrh	r3, [r7, #30]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d01e      	beq.n	80052ba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005286:	461a      	mov	r2, r3
 8005288:	f107 0310 	add.w	r3, r7, #16
 800528c:	6812      	ldr	r2, [r2, #0]
 800528e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	6a3b      	ldr	r3, [r7, #32]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	00db      	lsls	r3, r3, #3
 8005298:	fa22 f303 	lsr.w	r3, r2, r3
 800529c:	b2da      	uxtb	r2, r3
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	701a      	strb	r2, [r3, #0]
      i++;
 80052a2:	6a3b      	ldr	r3, [r7, #32]
 80052a4:	3301      	adds	r3, #1
 80052a6:	623b      	str	r3, [r7, #32]
      pDest++;
 80052a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052aa:	3301      	adds	r3, #1
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80052ae:	8bfb      	ldrh	r3, [r7, #30]
 80052b0:	3b01      	subs	r3, #1
 80052b2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80052b4:	8bfb      	ldrh	r3, [r7, #30]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1ea      	bne.n	8005290 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80052bc:	4618      	mov	r0, r3
 80052be:	372c      	adds	r7, #44	@ 0x2c
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	785b      	ldrb	r3, [r3, #1]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d12c      	bne.n	800533e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	db12      	blt.n	800531c <USB_EPSetStall+0x54>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00f      	beq.n	800531c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4413      	add	r3, r2
 8005304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	0151      	lsls	r1, r2, #5
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	440a      	add	r2, r1
 8005312:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005316:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800531a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	015a      	lsls	r2, r3, #5
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	4413      	add	r3, r2
 8005324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	0151      	lsls	r1, r2, #5
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	440a      	add	r2, r1
 8005332:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005336:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800533a:	6013      	str	r3, [r2, #0]
 800533c:	e02b      	b.n	8005396 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	db12      	blt.n	8005376 <USB_EPSetStall+0xae>
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00f      	beq.n	8005376 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	015a      	lsls	r2, r3, #5
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4413      	add	r3, r2
 800535e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68ba      	ldr	r2, [r7, #8]
 8005366:	0151      	lsls	r1, r2, #5
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	440a      	add	r2, r1
 800536c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005370:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005374:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	015a      	lsls	r2, r3, #5
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	4413      	add	r3, r2
 800537e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	0151      	lsls	r1, r2, #5
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	440a      	add	r2, r1
 800538c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005390:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005394:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	785b      	ldrb	r3, [r3, #1]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d128      	bne.n	8005412 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	015a      	lsls	r2, r3, #5
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4413      	add	r3, r2
 80053c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	0151      	lsls	r1, r2, #5
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	440a      	add	r2, r1
 80053d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053de:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	791b      	ldrb	r3, [r3, #4]
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d003      	beq.n	80053f0 <USB_EPClearStall+0x4c>
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	791b      	ldrb	r3, [r3, #4]
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d138      	bne.n	8005462 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	0151      	lsls	r1, r2, #5
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	440a      	add	r2, r1
 8005406:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800540a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800540e:	6013      	str	r3, [r2, #0]
 8005410:	e027      	b.n	8005462 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	0151      	lsls	r1, r2, #5
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	440a      	add	r2, r1
 8005428:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800542c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005430:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	791b      	ldrb	r3, [r3, #4]
 8005436:	2b03      	cmp	r3, #3
 8005438:	d003      	beq.n	8005442 <USB_EPClearStall+0x9e>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	791b      	ldrb	r3, [r3, #4]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d10f      	bne.n	8005462 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	015a      	lsls	r2, r3, #5
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4413      	add	r3, r2
 800544a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	0151      	lsls	r1, r2, #5
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	440a      	add	r2, r1
 8005458:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800545c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005460:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	460b      	mov	r3, r1
 800547a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800548e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005492:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	78fb      	ldrb	r3, [r7, #3]
 800549e:	011b      	lsls	r3, r3, #4
 80054a0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80054a4:	68f9      	ldr	r1, [r7, #12]
 80054a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054aa:	4313      	orrs	r3, r2
 80054ac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80054d6:	f023 0303 	bic.w	r3, r3, #3
 80054da:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054ea:	f023 0302 	bic.w	r3, r3, #2
 80054ee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80054fe:	b480      	push	{r7}
 8005500:	b085      	sub	sp, #20
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005518:	f023 0303 	bic.w	r3, r3, #3
 800551c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800552c:	f043 0302 	orr.w	r3, r3, #2
 8005530:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3714      	adds	r7, #20
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4013      	ands	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005558:	68fb      	ldr	r3, [r7, #12]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3714      	adds	r7, #20
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005566:	b480      	push	{r7}
 8005568:	b085      	sub	sp, #20
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	4013      	ands	r3, r2
 8005588:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	0c1b      	lsrs	r3, r3, #16
}
 800558e:	4618      	mov	r0, r3
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800559a:	b480      	push	{r7}
 800559c:	b085      	sub	sp, #20
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055b6:	69db      	ldr	r3, [r3, #28]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4013      	ands	r3, r2
 80055bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	b29b      	uxth	r3, r3
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr

080055ce <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b085      	sub	sp, #20
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
 80055d6:	460b      	mov	r3, r1
 80055d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80055de:	78fb      	ldrb	r3, [r7, #3]
 80055e0:	015a      	lsls	r2, r3, #5
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	4413      	add	r3, r2
 80055e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	4013      	ands	r3, r2
 80055fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80055fc:	68bb      	ldr	r3, [r7, #8]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3714      	adds	r7, #20
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	460b      	mov	r3, r1
 8005614:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800562a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800562c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800562e:	78fb      	ldrb	r3, [r7, #3]
 8005630:	f003 030f 	and.w	r3, r3, #15
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	fa22 f303 	lsr.w	r3, r2, r3
 800563a:	01db      	lsls	r3, r3, #7
 800563c:	b2db      	uxtb	r3, r3
 800563e:	693a      	ldr	r2, [r7, #16]
 8005640:	4313      	orrs	r3, r2
 8005642:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005644:	78fb      	ldrb	r3, [r7, #3]
 8005646:	015a      	lsls	r2, r3, #5
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	4413      	add	r3, r2
 800564c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	4013      	ands	r3, r2
 8005656:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005658:	68bb      	ldr	r3, [r7, #8]
}
 800565a:	4618      	mov	r0, r3
 800565c:	371c      	adds	r7, #28
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	f003 0301 	and.w	r3, r3, #1
}
 8005676:	4618      	mov	r0, r3
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005682:	b480      	push	{r7}
 8005684:	b085      	sub	sp, #20
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800569c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80056a0:	f023 0307 	bic.w	r3, r3, #7
 80056a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	460b      	mov	r3, r1
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	333c      	adds	r3, #60	@ 0x3c
 80056de:	3304      	adds	r3, #4
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	4a26      	ldr	r2, [pc, #152]	@ (8005780 <USB_EP0_OutStart+0xb8>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d90a      	bls.n	8005702 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056fc:	d101      	bne.n	8005702 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	e037      	b.n	8005772 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005708:	461a      	mov	r2, r3
 800570a:	2300      	movs	r3, #0
 800570c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800571c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005720:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005730:	f043 0318 	orr.w	r3, r3, #24
 8005734:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005744:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005748:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800574a:	7afb      	ldrb	r3, [r7, #11]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d10f      	bne.n	8005770 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005756:	461a      	mov	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800576a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800576e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	371c      	adds	r7, #28
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	4f54300a 	.word	0x4f54300a

08005784 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3301      	adds	r3, #1
 8005794:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800579c:	d901      	bls.n	80057a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e022      	b.n	80057e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	daf2      	bge.n	8005790 <USB_CoreReset+0xc>

  count = 10U;
 80057aa:	230a      	movs	r3, #10
 80057ac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80057ae:	e002      	b.n	80057b6 <USB_CoreReset+0x32>
  {
    count--;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3b01      	subs	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1f9      	bne.n	80057b0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	f043 0201 	orr.w	r2, r3, #1
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	3301      	adds	r3, #1
 80057cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057d4:	d901      	bls.n	80057da <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e006      	b.n	80057e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d0f0      	beq.n	80057c8 <USB_CoreReset+0x44>

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3714      	adds	r7, #20
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	460b      	mov	r3, r1
 80057fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005800:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005804:	f005 fa64 	bl	800acd0 <USBD_static_malloc>
 8005808:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d109      	bne.n	8005824 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	32b0      	adds	r2, #176	@ 0xb0
 800581a:	2100      	movs	r1, #0
 800581c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005820:	2302      	movs	r3, #2
 8005822:	e0d4      	b.n	80059ce <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005824:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005828:	2100      	movs	r1, #0
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f005 fabb 	bl	800ada6 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	32b0      	adds	r2, #176	@ 0xb0
 800583a:	68f9      	ldr	r1, [r7, #12]
 800583c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	32b0      	adds	r2, #176	@ 0xb0
 800584a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	7c1b      	ldrb	r3, [r3, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d138      	bne.n	80058ce <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800585c:	4b5e      	ldr	r3, [pc, #376]	@ (80059d8 <USBD_CDC_Init+0x1e4>)
 800585e:	7819      	ldrb	r1, [r3, #0]
 8005860:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005864:	2202      	movs	r2, #2
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f005 f90f 	bl	800aa8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800586c:	4b5a      	ldr	r3, [pc, #360]	@ (80059d8 <USBD_CDC_Init+0x1e4>)
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	f003 020f 	and.w	r2, r3, #15
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	4613      	mov	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	4413      	add	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	3323      	adds	r3, #35	@ 0x23
 8005882:	2201      	movs	r2, #1
 8005884:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005886:	4b55      	ldr	r3, [pc, #340]	@ (80059dc <USBD_CDC_Init+0x1e8>)
 8005888:	7819      	ldrb	r1, [r3, #0]
 800588a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800588e:	2202      	movs	r2, #2
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f005 f8fa 	bl	800aa8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005896:	4b51      	ldr	r3, [pc, #324]	@ (80059dc <USBD_CDC_Init+0x1e8>)
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	f003 020f 	and.w	r2, r3, #15
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	4613      	mov	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	440b      	add	r3, r1
 80058aa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80058ae:	2201      	movs	r2, #1
 80058b0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80058b2:	4b4b      	ldr	r3, [pc, #300]	@ (80059e0 <USBD_CDC_Init+0x1ec>)
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	f003 020f 	and.w	r2, r3, #15
 80058ba:	6879      	ldr	r1, [r7, #4]
 80058bc:	4613      	mov	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	4413      	add	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	440b      	add	r3, r1
 80058c6:	331c      	adds	r3, #28
 80058c8:	2210      	movs	r2, #16
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	e035      	b.n	800593a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80058ce:	4b42      	ldr	r3, [pc, #264]	@ (80059d8 <USBD_CDC_Init+0x1e4>)
 80058d0:	7819      	ldrb	r1, [r3, #0]
 80058d2:	2340      	movs	r3, #64	@ 0x40
 80058d4:	2202      	movs	r2, #2
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f005 f8d7 	bl	800aa8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80058dc:	4b3e      	ldr	r3, [pc, #248]	@ (80059d8 <USBD_CDC_Init+0x1e4>)
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	f003 020f 	and.w	r2, r3, #15
 80058e4:	6879      	ldr	r1, [r7, #4]
 80058e6:	4613      	mov	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4413      	add	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	440b      	add	r3, r1
 80058f0:	3323      	adds	r3, #35	@ 0x23
 80058f2:	2201      	movs	r2, #1
 80058f4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80058f6:	4b39      	ldr	r3, [pc, #228]	@ (80059dc <USBD_CDC_Init+0x1e8>)
 80058f8:	7819      	ldrb	r1, [r3, #0]
 80058fa:	2340      	movs	r3, #64	@ 0x40
 80058fc:	2202      	movs	r2, #2
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f005 f8c3 	bl	800aa8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005904:	4b35      	ldr	r3, [pc, #212]	@ (80059dc <USBD_CDC_Init+0x1e8>)
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	f003 020f 	and.w	r2, r3, #15
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	4613      	mov	r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	440b      	add	r3, r1
 8005918:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800591c:	2201      	movs	r2, #1
 800591e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005920:	4b2f      	ldr	r3, [pc, #188]	@ (80059e0 <USBD_CDC_Init+0x1ec>)
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	f003 020f 	and.w	r2, r3, #15
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	331c      	adds	r3, #28
 8005936:	2210      	movs	r2, #16
 8005938:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800593a:	4b29      	ldr	r3, [pc, #164]	@ (80059e0 <USBD_CDC_Init+0x1ec>)
 800593c:	7819      	ldrb	r1, [r3, #0]
 800593e:	2308      	movs	r3, #8
 8005940:	2203      	movs	r2, #3
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f005 f8a1 	bl	800aa8a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005948:	4b25      	ldr	r3, [pc, #148]	@ (80059e0 <USBD_CDC_Init+0x1ec>)
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	f003 020f 	and.w	r2, r3, #15
 8005950:	6879      	ldr	r1, [r7, #4]
 8005952:	4613      	mov	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	440b      	add	r3, r1
 800595c:	3323      	adds	r3, #35	@ 0x23
 800595e:	2201      	movs	r2, #1
 8005960:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	33b0      	adds	r3, #176	@ 0xb0
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005998:	2302      	movs	r3, #2
 800599a:	e018      	b.n	80059ce <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	7c1b      	ldrb	r3, [r3, #16]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10a      	bne.n	80059ba <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80059a4:	4b0d      	ldr	r3, [pc, #52]	@ (80059dc <USBD_CDC_Init+0x1e8>)
 80059a6:	7819      	ldrb	r1, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80059ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f005 f958 	bl	800ac68 <USBD_LL_PrepareReceive>
 80059b8:	e008      	b.n	80059cc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80059ba:	4b08      	ldr	r3, [pc, #32]	@ (80059dc <USBD_CDC_Init+0x1e8>)
 80059bc:	7819      	ldrb	r1, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80059c4:	2340      	movs	r3, #64	@ 0x40
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f005 f94e 	bl	800ac68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	20000093 	.word	0x20000093
 80059dc:	20000094 	.word	0x20000094
 80059e0:	20000095 	.word	0x20000095

080059e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	460b      	mov	r3, r1
 80059ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80059f0:	4b3a      	ldr	r3, [pc, #232]	@ (8005adc <USBD_CDC_DeInit+0xf8>)
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	4619      	mov	r1, r3
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f005 f86d 	bl	800aad6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80059fc:	4b37      	ldr	r3, [pc, #220]	@ (8005adc <USBD_CDC_DeInit+0xf8>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	f003 020f 	and.w	r2, r3, #15
 8005a04:	6879      	ldr	r1, [r7, #4]
 8005a06:	4613      	mov	r3, r2
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	4413      	add	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	440b      	add	r3, r1
 8005a10:	3323      	adds	r3, #35	@ 0x23
 8005a12:	2200      	movs	r2, #0
 8005a14:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005a16:	4b32      	ldr	r3, [pc, #200]	@ (8005ae0 <USBD_CDC_DeInit+0xfc>)
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f005 f85a 	bl	800aad6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005a22:	4b2f      	ldr	r3, [pc, #188]	@ (8005ae0 <USBD_CDC_DeInit+0xfc>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	f003 020f 	and.w	r2, r3, #15
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005a3e:	4b29      	ldr	r3, [pc, #164]	@ (8005ae4 <USBD_CDC_DeInit+0x100>)
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f005 f846 	bl	800aad6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005a4a:	4b26      	ldr	r3, [pc, #152]	@ (8005ae4 <USBD_CDC_DeInit+0x100>)
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	f003 020f 	and.w	r2, r3, #15
 8005a52:	6879      	ldr	r1, [r7, #4]
 8005a54:	4613      	mov	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4413      	add	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	440b      	add	r3, r1
 8005a5e:	3323      	adds	r3, #35	@ 0x23
 8005a60:	2200      	movs	r2, #0
 8005a62:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005a64:	4b1f      	ldr	r3, [pc, #124]	@ (8005ae4 <USBD_CDC_DeInit+0x100>)
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	f003 020f 	and.w	r2, r3, #15
 8005a6c:	6879      	ldr	r1, [r7, #4]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	331c      	adds	r3, #28
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	32b0      	adds	r2, #176	@ 0xb0
 8005a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01f      	beq.n	8005ad0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	33b0      	adds	r3, #176	@ 0xb0
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	32b0      	adds	r2, #176	@ 0xb0
 8005aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f005 f91a 	bl	800acec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	32b0      	adds	r2, #176	@ 0xb0
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	20000093 	.word	0x20000093
 8005ae0:	20000094 	.word	0x20000094
 8005ae4:	20000095 	.word	0x20000095

08005ae8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	32b0      	adds	r2, #176	@ 0xb0
 8005afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b00:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005b06:	2300      	movs	r3, #0
 8005b08:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e0bf      	b.n	8005c98 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d050      	beq.n	8005bc6 <USBD_CDC_Setup+0xde>
 8005b24:	2b20      	cmp	r3, #32
 8005b26:	f040 80af 	bne.w	8005c88 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	88db      	ldrh	r3, [r3, #6]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d03a      	beq.n	8005ba8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	b25b      	sxtb	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	da1b      	bge.n	8005b74 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	33b0      	adds	r3, #176	@ 0xb0
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	4413      	add	r3, r2
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005b52:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	88d2      	ldrh	r2, [r2, #6]
 8005b58:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	88db      	ldrh	r3, [r3, #6]
 8005b5e:	2b07      	cmp	r3, #7
 8005b60:	bf28      	it	cs
 8005b62:	2307      	movcs	r3, #7
 8005b64:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	89fa      	ldrh	r2, [r7, #14]
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f001 fd69 	bl	8007644 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005b72:	e090      	b.n	8005c96 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	785a      	ldrb	r2, [r3, #1]
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	88db      	ldrh	r3, [r3, #6]
 8005b82:	2b3f      	cmp	r3, #63	@ 0x3f
 8005b84:	d803      	bhi.n	8005b8e <USBD_CDC_Setup+0xa6>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	88db      	ldrh	r3, [r3, #6]
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	e000      	b.n	8005b90 <USBD_CDC_Setup+0xa8>
 8005b8e:	2240      	movs	r2, #64	@ 0x40
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005b96:	6939      	ldr	r1, [r7, #16]
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f001 fd7e 	bl	80076a2 <USBD_CtlPrepareRx>
      break;
 8005ba6:	e076      	b.n	8005c96 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	33b0      	adds	r3, #176	@ 0xb0
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	7850      	ldrb	r0, [r2, #1]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	6839      	ldr	r1, [r7, #0]
 8005bc2:	4798      	blx	r3
      break;
 8005bc4:	e067      	b.n	8005c96 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	785b      	ldrb	r3, [r3, #1]
 8005bca:	2b0b      	cmp	r3, #11
 8005bcc:	d851      	bhi.n	8005c72 <USBD_CDC_Setup+0x18a>
 8005bce:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd4 <USBD_CDC_Setup+0xec>)
 8005bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd4:	08005c05 	.word	0x08005c05
 8005bd8:	08005c81 	.word	0x08005c81
 8005bdc:	08005c73 	.word	0x08005c73
 8005be0:	08005c73 	.word	0x08005c73
 8005be4:	08005c73 	.word	0x08005c73
 8005be8:	08005c73 	.word	0x08005c73
 8005bec:	08005c73 	.word	0x08005c73
 8005bf0:	08005c73 	.word	0x08005c73
 8005bf4:	08005c73 	.word	0x08005c73
 8005bf8:	08005c73 	.word	0x08005c73
 8005bfc:	08005c2f 	.word	0x08005c2f
 8005c00:	08005c59 	.word	0x08005c59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d107      	bne.n	8005c20 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005c10:	f107 030a 	add.w	r3, r7, #10
 8005c14:	2202      	movs	r2, #2
 8005c16:	4619      	mov	r1, r3
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f001 fd13 	bl	8007644 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c1e:	e032      	b.n	8005c86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005c20:	6839      	ldr	r1, [r7, #0]
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f001 fc91 	bl	800754a <USBD_CtlError>
            ret = USBD_FAIL;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	75fb      	strb	r3, [r7, #23]
          break;
 8005c2c:	e02b      	b.n	8005c86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b03      	cmp	r3, #3
 8005c38:	d107      	bne.n	8005c4a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005c3a:	f107 030d 	add.w	r3, r7, #13
 8005c3e:	2201      	movs	r2, #1
 8005c40:	4619      	mov	r1, r3
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f001 fcfe 	bl	8007644 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c48:	e01d      	b.n	8005c86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005c4a:	6839      	ldr	r1, [r7, #0]
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f001 fc7c 	bl	800754a <USBD_CtlError>
            ret = USBD_FAIL;
 8005c52:	2303      	movs	r3, #3
 8005c54:	75fb      	strb	r3, [r7, #23]
          break;
 8005c56:	e016      	b.n	8005c86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b03      	cmp	r3, #3
 8005c62:	d00f      	beq.n	8005c84 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f001 fc6f 	bl	800754a <USBD_CtlError>
            ret = USBD_FAIL;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005c70:	e008      	b.n	8005c84 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005c72:	6839      	ldr	r1, [r7, #0]
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f001 fc68 	bl	800754a <USBD_CtlError>
          ret = USBD_FAIL;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	75fb      	strb	r3, [r7, #23]
          break;
 8005c7e:	e002      	b.n	8005c86 <USBD_CDC_Setup+0x19e>
          break;
 8005c80:	bf00      	nop
 8005c82:	e008      	b.n	8005c96 <USBD_CDC_Setup+0x1ae>
          break;
 8005c84:	bf00      	nop
      }
      break;
 8005c86:	e006      	b.n	8005c96 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005c88:	6839      	ldr	r1, [r7, #0]
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f001 fc5d 	bl	800754a <USBD_CtlError>
      ret = USBD_FAIL;
 8005c90:	2303      	movs	r3, #3
 8005c92:	75fb      	strb	r3, [r7, #23]
      break;
 8005c94:	bf00      	nop
  }

  return (uint8_t)ret;
 8005c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3718      	adds	r7, #24
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	460b      	mov	r3, r1
 8005caa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005cb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	32b0      	adds	r2, #176	@ 0xb0
 8005cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e065      	b.n	8005d96 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	32b0      	adds	r2, #176	@ 0xb0
 8005cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cd8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005cda:	78fb      	ldrb	r3, [r7, #3]
 8005cdc:	f003 020f 	and.w	r2, r3, #15
 8005ce0:	6879      	ldr	r1, [r7, #4]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	4413      	add	r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	440b      	add	r3, r1
 8005cec:	3314      	adds	r3, #20
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d02f      	beq.n	8005d54 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005cf4:	78fb      	ldrb	r3, [r7, #3]
 8005cf6:	f003 020f 	and.w	r2, r3, #15
 8005cfa:	6879      	ldr	r1, [r7, #4]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4413      	add	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	440b      	add	r3, r1
 8005d06:	3314      	adds	r3, #20
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	78fb      	ldrb	r3, [r7, #3]
 8005d0c:	f003 010f 	and.w	r1, r3, #15
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	460b      	mov	r3, r1
 8005d14:	00db      	lsls	r3, r3, #3
 8005d16:	440b      	add	r3, r1
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	4403      	add	r3, r0
 8005d1c:	331c      	adds	r3, #28
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	fbb2 f1f3 	udiv	r1, r2, r3
 8005d24:	fb01 f303 	mul.w	r3, r1, r3
 8005d28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d112      	bne.n	8005d54 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	f003 020f 	and.w	r2, r3, #15
 8005d34:	6879      	ldr	r1, [r7, #4]
 8005d36:	4613      	mov	r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	440b      	add	r3, r1
 8005d40:	3314      	adds	r3, #20
 8005d42:	2200      	movs	r2, #0
 8005d44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005d46:	78f9      	ldrb	r1, [r7, #3]
 8005d48:	2300      	movs	r3, #0
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f004 ff6a 	bl	800ac26 <USBD_LL_Transmit>
 8005d52:	e01f      	b.n	8005d94 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	33b0      	adds	r3, #176	@ 0xb0
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	4413      	add	r3, r2
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d010      	beq.n	8005d94 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	33b0      	adds	r3, #176	@ 0xb0
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005d90:	78fa      	ldrb	r2, [r7, #3]
 8005d92:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b084      	sub	sp, #16
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	460b      	mov	r3, r1
 8005da8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	32b0      	adds	r2, #176	@ 0xb0
 8005db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005db8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	32b0      	adds	r2, #176	@ 0xb0
 8005dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e01a      	b.n	8005e06 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005dd0:	78fb      	ldrb	r3, [r7, #3]
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f004 ff68 	bl	800acaa <USBD_LL_GetRxDataSize>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	33b0      	adds	r3, #176	@ 0xb0
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	4413      	add	r3, r2
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005e00:	4611      	mov	r1, r2
 8005e02:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b084      	sub	sp, #16
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	32b0      	adds	r2, #176	@ 0xb0
 8005e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005e2c:	2303      	movs	r3, #3
 8005e2e:	e024      	b.n	8005e7a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	33b0      	adds	r3, #176	@ 0xb0
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4413      	add	r3, r2
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d019      	beq.n	8005e78 <USBD_CDC_EP0_RxReady+0x6a>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005e4a:	2bff      	cmp	r3, #255	@ 0xff
 8005e4c:	d014      	beq.n	8005e78 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	33b0      	adds	r3, #176	@ 0xb0
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4413      	add	r3, r2
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005e66:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005e6e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	22ff      	movs	r2, #255	@ 0xff
 8005e74:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
	...

08005e84 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005e8c:	2182      	movs	r1, #130	@ 0x82
 8005e8e:	4818      	ldr	r0, [pc, #96]	@ (8005ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005e90:	f000 fd22 	bl	80068d8 <USBD_GetEpDesc>
 8005e94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005e96:	2101      	movs	r1, #1
 8005e98:	4815      	ldr	r0, [pc, #84]	@ (8005ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005e9a:	f000 fd1d 	bl	80068d8 <USBD_GetEpDesc>
 8005e9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005ea0:	2181      	movs	r1, #129	@ 0x81
 8005ea2:	4813      	ldr	r0, [pc, #76]	@ (8005ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ea4:	f000 fd18 	bl	80068d8 <USBD_GetEpDesc>
 8005ea8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2210      	movs	r2, #16
 8005eb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d006      	beq.n	8005eca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ec4:	711a      	strb	r2, [r3, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d006      	beq.n	8005ede <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ed8:	711a      	strb	r2, [r3, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2243      	movs	r2, #67	@ 0x43
 8005ee2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ee4:	4b02      	ldr	r3, [pc, #8]	@ (8005ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3718      	adds	r7, #24
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	20000050 	.word	0x20000050

08005ef4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005efc:	2182      	movs	r1, #130	@ 0x82
 8005efe:	4818      	ldr	r0, [pc, #96]	@ (8005f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005f00:	f000 fcea 	bl	80068d8 <USBD_GetEpDesc>
 8005f04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005f06:	2101      	movs	r1, #1
 8005f08:	4815      	ldr	r0, [pc, #84]	@ (8005f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005f0a:	f000 fce5 	bl	80068d8 <USBD_GetEpDesc>
 8005f0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005f10:	2181      	movs	r1, #129	@ 0x81
 8005f12:	4813      	ldr	r0, [pc, #76]	@ (8005f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005f14:	f000 fce0 	bl	80068d8 <USBD_GetEpDesc>
 8005f18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d002      	beq.n	8005f26 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	2210      	movs	r2, #16
 8005f24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d006      	beq.n	8005f3a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	711a      	strb	r2, [r3, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f042 0202 	orr.w	r2, r2, #2
 8005f38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d006      	beq.n	8005f4e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	711a      	strb	r2, [r3, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f042 0202 	orr.w	r2, r2, #2
 8005f4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2243      	movs	r2, #67	@ 0x43
 8005f52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005f54:	4b02      	ldr	r3, [pc, #8]	@ (8005f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3718      	adds	r7, #24
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20000050 	.word	0x20000050

08005f64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005f6c:	2182      	movs	r1, #130	@ 0x82
 8005f6e:	4818      	ldr	r0, [pc, #96]	@ (8005fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005f70:	f000 fcb2 	bl	80068d8 <USBD_GetEpDesc>
 8005f74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005f76:	2101      	movs	r1, #1
 8005f78:	4815      	ldr	r0, [pc, #84]	@ (8005fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005f7a:	f000 fcad 	bl	80068d8 <USBD_GetEpDesc>
 8005f7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005f80:	2181      	movs	r1, #129	@ 0x81
 8005f82:	4813      	ldr	r0, [pc, #76]	@ (8005fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005f84:	f000 fca8 	bl	80068d8 <USBD_GetEpDesc>
 8005f88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d002      	beq.n	8005f96 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	2210      	movs	r2, #16
 8005f94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d006      	beq.n	8005faa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fa4:	711a      	strb	r2, [r3, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d006      	beq.n	8005fbe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fb8:	711a      	strb	r2, [r3, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2243      	movs	r2, #67	@ 0x43
 8005fc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005fc4:	4b02      	ldr	r3, [pc, #8]	@ (8005fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20000050 	.word	0x20000050

08005fd4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	220a      	movs	r2, #10
 8005fe0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005fe2:	4b03      	ldr	r3, [pc, #12]	@ (8005ff0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	2000000c 	.word	0x2000000c

08005ff4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006004:	2303      	movs	r3, #3
 8006006:	e009      	b.n	800601c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	33b0      	adds	r3, #176	@ 0xb0
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	32b0      	adds	r2, #176	@ 0xb0
 800603e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006042:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800604a:	2303      	movs	r3, #3
 800604c:	e008      	b.n	8006060 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	68ba      	ldr	r2, [r7, #8]
 8006052:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	32b0      	adds	r2, #176	@ 0xb0
 8006080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006084:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800608c:	2303      	movs	r3, #3
 800608e:	e004      	b.n	800609a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	683a      	ldr	r2, [r7, #0]
 8006094:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
	...

080060a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	32b0      	adds	r2, #176	@ 0xb0
 80060ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060be:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	32b0      	adds	r2, #176	@ 0xb0
 80060ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e018      	b.n	8006108 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	7c1b      	ldrb	r3, [r3, #16]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d10a      	bne.n	80060f4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80060de:	4b0c      	ldr	r3, [pc, #48]	@ (8006110 <USBD_CDC_ReceivePacket+0x68>)
 80060e0:	7819      	ldrb	r1, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80060e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f004 fdbb 	bl	800ac68 <USBD_LL_PrepareReceive>
 80060f2:	e008      	b.n	8006106 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80060f4:	4b06      	ldr	r3, [pc, #24]	@ (8006110 <USBD_CDC_ReceivePacket+0x68>)
 80060f6:	7819      	ldrb	r1, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80060fe:	2340      	movs	r3, #64	@ 0x40
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f004 fdb1 	bl	800ac68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	20000094 	.word	0x20000094

08006114 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	4613      	mov	r3, r2
 8006120:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006128:	2303      	movs	r3, #3
 800612a:	e01f      	b.n	800616c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	79fa      	ldrb	r2, [r7, #7]
 800615e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f004 fc2b 	bl	800a9bc <USBD_LL_Init>
 8006166:	4603      	mov	r3, r0
 8006168:	75fb      	strb	r3, [r7, #23]

  return ret;
 800616a:	7dfb      	ldrb	r3, [r7, #23]
}
 800616c:	4618      	mov	r0, r3
 800616e:	3718      	adds	r7, #24
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800617e:	2300      	movs	r3, #0
 8006180:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006188:	2303      	movs	r3, #3
 800618a:	e025      	b.n	80061d8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	32ae      	adds	r2, #174	@ 0xae
 800619e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00f      	beq.n	80061c8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	32ae      	adds	r2, #174	@ 0xae
 80061b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b8:	f107 020e 	add.w	r2, r7, #14
 80061bc:	4610      	mov	r0, r2
 80061be:	4798      	blx	r3
 80061c0:	4602      	mov	r2, r0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80061ce:	1c5a      	adds	r2, r3, #1
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f004 fc33 	bl	800aa54 <USBD_LL_Start>
 80061ee:	4603      	mov	r3, r0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3708      	adds	r7, #8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006200:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006202:	4618      	mov	r0, r3
 8006204:	370c      	adds	r7, #12
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b084      	sub	sp, #16
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
 8006216:	460b      	mov	r3, r1
 8006218:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800621a:	2300      	movs	r3, #0
 800621c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	78fa      	ldrb	r2, [r7, #3]
 8006232:	4611      	mov	r1, r2
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	4798      	blx	r3
 8006238:	4603      	mov	r3, r0
 800623a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800623c:	7bfb      	ldrb	r3, [r7, #15]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b084      	sub	sp, #16
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
 800624e:	460b      	mov	r3, r1
 8006250:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006252:	2300      	movs	r3, #0
 8006254:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	4611      	mov	r1, r2
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	4798      	blx	r3
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d001      	beq.n	8006270 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800626c:	2303      	movs	r3, #3
 800626e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006270:	7bfb      	ldrb	r3, [r7, #15]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b084      	sub	sp, #16
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
 8006282:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800628a:	6839      	ldr	r1, [r7, #0]
 800628c:	4618      	mov	r0, r3
 800628e:	f001 f922 	bl	80074d6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80062a0:	461a      	mov	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80062ae:	f003 031f 	and.w	r3, r3, #31
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d01a      	beq.n	80062ec <USBD_LL_SetupStage+0x72>
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d822      	bhi.n	8006300 <USBD_LL_SetupStage+0x86>
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <USBD_LL_SetupStage+0x4a>
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d00a      	beq.n	80062d8 <USBD_LL_SetupStage+0x5e>
 80062c2:	e01d      	b.n	8006300 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80062ca:	4619      	mov	r1, r3
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fb77 	bl	80069c0 <USBD_StdDevReq>
 80062d2:	4603      	mov	r3, r0
 80062d4:	73fb      	strb	r3, [r7, #15]
      break;
 80062d6:	e020      	b.n	800631a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80062de:	4619      	mov	r1, r3
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 fbdf 	bl	8006aa4 <USBD_StdItfReq>
 80062e6:	4603      	mov	r3, r0
 80062e8:	73fb      	strb	r3, [r7, #15]
      break;
 80062ea:	e016      	b.n	800631a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80062f2:	4619      	mov	r1, r3
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 fc41 	bl	8006b7c <USBD_StdEPReq>
 80062fa:	4603      	mov	r3, r0
 80062fc:	73fb      	strb	r3, [r7, #15]
      break;
 80062fe:	e00c      	b.n	800631a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006306:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800630a:	b2db      	uxtb	r3, r3
 800630c:	4619      	mov	r1, r3
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f004 fc00 	bl	800ab14 <USBD_LL_StallEP>
 8006314:	4603      	mov	r3, r0
 8006316:	73fb      	strb	r3, [r7, #15]
      break;
 8006318:	bf00      	nop
  }

  return ret;
 800631a:	7bfb      	ldrb	r3, [r7, #15]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	460b      	mov	r3, r1
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006332:	2300      	movs	r3, #0
 8006334:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006336:	7afb      	ldrb	r3, [r7, #11]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d177      	bne.n	800642c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006342:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800634a:	2b03      	cmp	r3, #3
 800634c:	f040 80a1 	bne.w	8006492 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	8992      	ldrh	r2, [r2, #12]
 8006358:	4293      	cmp	r3, r2
 800635a:	d91c      	bls.n	8006396 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	693a      	ldr	r2, [r7, #16]
 8006362:	8992      	ldrh	r2, [r2, #12]
 8006364:	1a9a      	subs	r2, r3, r2
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	8992      	ldrh	r2, [r2, #12]
 8006372:	441a      	add	r2, r3
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	6919      	ldr	r1, [r3, #16]
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	899b      	ldrh	r3, [r3, #12]
 8006380:	461a      	mov	r2, r3
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	4293      	cmp	r3, r2
 8006388:	bf38      	it	cc
 800638a:	4613      	movcc	r3, r2
 800638c:	461a      	mov	r2, r3
 800638e:	68f8      	ldr	r0, [r7, #12]
 8006390:	f001 f9a8 	bl	80076e4 <USBD_CtlContinueRx>
 8006394:	e07d      	b.n	8006492 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800639c:	f003 031f 	and.w	r3, r3, #31
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d014      	beq.n	80063ce <USBD_LL_DataOutStage+0xaa>
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d81d      	bhi.n	80063e4 <USBD_LL_DataOutStage+0xc0>
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <USBD_LL_DataOutStage+0x8e>
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d003      	beq.n	80063b8 <USBD_LL_DataOutStage+0x94>
 80063b0:	e018      	b.n	80063e4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	75bb      	strb	r3, [r7, #22]
            break;
 80063b6:	e018      	b.n	80063ea <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	4619      	mov	r1, r3
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f000 fa6e 	bl	80068a4 <USBD_CoreFindIF>
 80063c8:	4603      	mov	r3, r0
 80063ca:	75bb      	strb	r3, [r7, #22]
            break;
 80063cc:	e00d      	b.n	80063ea <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	4619      	mov	r1, r3
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 fa70 	bl	80068be <USBD_CoreFindEP>
 80063de:	4603      	mov	r3, r0
 80063e0:	75bb      	strb	r3, [r7, #22]
            break;
 80063e2:	e002      	b.n	80063ea <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80063e4:	2300      	movs	r3, #0
 80063e6:	75bb      	strb	r3, [r7, #22]
            break;
 80063e8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80063ea:	7dbb      	ldrb	r3, [r7, #22]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d119      	bne.n	8006424 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b03      	cmp	r3, #3
 80063fa:	d113      	bne.n	8006424 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80063fc:	7dba      	ldrb	r2, [r7, #22]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	32ae      	adds	r2, #174	@ 0xae
 8006402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d00b      	beq.n	8006424 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800640c:	7dba      	ldrb	r2, [r7, #22]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006414:	7dba      	ldrb	r2, [r7, #22]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	32ae      	adds	r2, #174	@ 0xae
 800641a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f001 f96e 	bl	8007706 <USBD_CtlSendStatus>
 800642a:	e032      	b.n	8006492 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800642c:	7afb      	ldrb	r3, [r7, #11]
 800642e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006432:	b2db      	uxtb	r3, r3
 8006434:	4619      	mov	r1, r3
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 fa41 	bl	80068be <USBD_CoreFindEP>
 800643c:	4603      	mov	r3, r0
 800643e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006440:	7dbb      	ldrb	r3, [r7, #22]
 8006442:	2bff      	cmp	r3, #255	@ 0xff
 8006444:	d025      	beq.n	8006492 <USBD_LL_DataOutStage+0x16e>
 8006446:	7dbb      	ldrb	r3, [r7, #22]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d122      	bne.n	8006492 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b03      	cmp	r3, #3
 8006456:	d117      	bne.n	8006488 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006458:	7dba      	ldrb	r2, [r7, #22]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	32ae      	adds	r2, #174	@ 0xae
 800645e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00f      	beq.n	8006488 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006468:	7dba      	ldrb	r2, [r7, #22]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006470:	7dba      	ldrb	r2, [r7, #22]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	32ae      	adds	r2, #174	@ 0xae
 8006476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	7afa      	ldrb	r2, [r7, #11]
 800647e:	4611      	mov	r1, r2
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	4798      	blx	r3
 8006484:	4603      	mov	r3, r0
 8006486:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006488:	7dfb      	ldrb	r3, [r7, #23]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800648e:	7dfb      	ldrb	r3, [r7, #23]
 8006490:	e000      	b.n	8006494 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b086      	sub	sp, #24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	460b      	mov	r3, r1
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80064aa:	7afb      	ldrb	r3, [r7, #11]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d178      	bne.n	80065a2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	3314      	adds	r3, #20
 80064b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d163      	bne.n	8006588 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	8992      	ldrh	r2, [r2, #12]
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d91c      	bls.n	8006506 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	8992      	ldrh	r2, [r2, #12]
 80064d4:	1a9a      	subs	r2, r3, r2
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	8992      	ldrh	r2, [r2, #12]
 80064e2:	441a      	add	r2, r3
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	6919      	ldr	r1, [r3, #16]
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	461a      	mov	r2, r3
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f001 f8c4 	bl	8007680 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80064f8:	2300      	movs	r3, #0
 80064fa:	2200      	movs	r2, #0
 80064fc:	2100      	movs	r1, #0
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f004 fbb2 	bl	800ac68 <USBD_LL_PrepareReceive>
 8006504:	e040      	b.n	8006588 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	899b      	ldrh	r3, [r3, #12]
 800650a:	461a      	mov	r2, r3
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	429a      	cmp	r2, r3
 8006512:	d11c      	bne.n	800654e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800651c:	4293      	cmp	r3, r2
 800651e:	d316      	bcc.n	800654e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800652a:	429a      	cmp	r2, r3
 800652c:	d20f      	bcs.n	800654e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800652e:	2200      	movs	r2, #0
 8006530:	2100      	movs	r1, #0
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f001 f8a4 	bl	8007680 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006540:	2300      	movs	r3, #0
 8006542:	2200      	movs	r2, #0
 8006544:	2100      	movs	r1, #0
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f004 fb8e 	bl	800ac68 <USBD_LL_PrepareReceive>
 800654c:	e01c      	b.n	8006588 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b03      	cmp	r3, #3
 8006558:	d10f      	bne.n	800657a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d009      	beq.n	800657a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800657a:	2180      	movs	r1, #128	@ 0x80
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f004 fac9 	bl	800ab14 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006582:	68f8      	ldr	r0, [r7, #12]
 8006584:	f001 f8d2 	bl	800772c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d03a      	beq.n	8006608 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7ff fe30 	bl	80061f8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80065a0:	e032      	b.n	8006608 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80065a2:	7afb      	ldrb	r3, [r7, #11]
 80065a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	4619      	mov	r1, r3
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f986 	bl	80068be <USBD_CoreFindEP>
 80065b2:	4603      	mov	r3, r0
 80065b4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80065b6:	7dfb      	ldrb	r3, [r7, #23]
 80065b8:	2bff      	cmp	r3, #255	@ 0xff
 80065ba:	d025      	beq.n	8006608 <USBD_LL_DataInStage+0x16c>
 80065bc:	7dfb      	ldrb	r3, [r7, #23]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d122      	bne.n	8006608 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b03      	cmp	r3, #3
 80065cc:	d11c      	bne.n	8006608 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80065ce:	7dfa      	ldrb	r2, [r7, #23]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	32ae      	adds	r2, #174	@ 0xae
 80065d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d014      	beq.n	8006608 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80065de:	7dfa      	ldrb	r2, [r7, #23]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80065e6:	7dfa      	ldrb	r2, [r7, #23]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	32ae      	adds	r2, #174	@ 0xae
 80065ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	7afa      	ldrb	r2, [r7, #11]
 80065f4:	4611      	mov	r1, r2
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	4798      	blx	r3
 80065fa:	4603      	mov	r3, r0
 80065fc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80065fe:	7dbb      	ldrb	r3, [r7, #22]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d001      	beq.n	8006608 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006604:	7dbb      	ldrb	r3, [r7, #22]
 8006606:	e000      	b.n	800660a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3718      	adds	r7, #24
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b084      	sub	sp, #16
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800661a:	2300      	movs	r3, #0
 800661c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800664a:	2b00      	cmp	r3, #0
 800664c:	d014      	beq.n	8006678 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00e      	beq.n	8006678 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6852      	ldr	r2, [r2, #4]
 8006666:	b2d2      	uxtb	r2, r2
 8006668:	4611      	mov	r1, r2
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	4798      	blx	r3
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006674:	2303      	movs	r3, #3
 8006676:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006678:	2340      	movs	r3, #64	@ 0x40
 800667a:	2200      	movs	r2, #0
 800667c:	2100      	movs	r1, #0
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f004 fa03 	bl	800aa8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2240      	movs	r2, #64	@ 0x40
 8006690:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006694:	2340      	movs	r3, #64	@ 0x40
 8006696:	2200      	movs	r2, #0
 8006698:	2180      	movs	r1, #128	@ 0x80
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f004 f9f5 	bl	800aa8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2240      	movs	r2, #64	@ 0x40
 80066ac:	841a      	strh	r2, [r3, #32]

  return ret;
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	460b      	mov	r3, r1
 80066c2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	78fa      	ldrb	r2, [r7, #3]
 80066c8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b04      	cmp	r3, #4
 80066ea:	d006      	beq.n	80066fa <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2204      	movs	r2, #4
 80066fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006702:	2300      	movs	r3, #0
}
 8006704:	4618      	mov	r0, r3
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b04      	cmp	r3, #4
 8006722:	d106      	bne.n	8006732 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800672a:	b2da      	uxtb	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b03      	cmp	r3, #3
 8006752:	d110      	bne.n	8006776 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00b      	beq.n	8006776 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d005      	beq.n	8006776 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006770:	69db      	ldr	r3, [r3, #28]
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3708      	adds	r7, #8
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	32ae      	adds	r2, #174	@ 0xae
 8006796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800679e:	2303      	movs	r3, #3
 80067a0:	e01c      	b.n	80067dc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d115      	bne.n	80067da <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	32ae      	adds	r2, #174	@ 0xae
 80067b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00b      	beq.n	80067da <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	32ae      	adds	r2, #174	@ 0xae
 80067cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	78fa      	ldrb	r2, [r7, #3]
 80067d4:	4611      	mov	r1, r2
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3708      	adds	r7, #8
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	32ae      	adds	r2, #174	@ 0xae
 80067fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d101      	bne.n	8006806 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006802:	2303      	movs	r3, #3
 8006804:	e01c      	b.n	8006840 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b03      	cmp	r3, #3
 8006810:	d115      	bne.n	800683e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	32ae      	adds	r2, #174	@ 0xae
 800681c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00b      	beq.n	800683e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	32ae      	adds	r2, #174	@ 0xae
 8006830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006836:	78fa      	ldrb	r2, [r7, #3]
 8006838:	4611      	mov	r1, r2
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b084      	sub	sp, #16
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006866:	2300      	movs	r3, #0
 8006868:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00e      	beq.n	800689a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6852      	ldr	r2, [r2, #4]
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	4611      	mov	r1, r2
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	4798      	blx	r3
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006896:	2303      	movs	r3, #3
 8006898:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800689a:	7bfb      	ldrb	r3, [r7, #15]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	460b      	mov	r3, r1
 80068ae:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80068b0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
 80068c6:	460b      	mov	r3, r1
 80068c8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80068ca:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80068ec:	2300      	movs	r3, #0
 80068ee:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	885b      	ldrh	r3, [r3, #2]
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	7812      	ldrb	r2, [r2, #0]
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d91f      	bls.n	800693e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006904:	e013      	b.n	800692e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006906:	f107 030a 	add.w	r3, r7, #10
 800690a:	4619      	mov	r1, r3
 800690c:	6978      	ldr	r0, [r7, #20]
 800690e:	f000 f81b 	bl	8006948 <USBD_GetNextDesc>
 8006912:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	785b      	ldrb	r3, [r3, #1]
 8006918:	2b05      	cmp	r3, #5
 800691a:	d108      	bne.n	800692e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	789b      	ldrb	r3, [r3, #2]
 8006924:	78fa      	ldrb	r2, [r7, #3]
 8006926:	429a      	cmp	r2, r3
 8006928:	d008      	beq.n	800693c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800692a:	2300      	movs	r3, #0
 800692c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	885b      	ldrh	r3, [r3, #2]
 8006932:	b29a      	uxth	r2, r3
 8006934:	897b      	ldrh	r3, [r7, #10]
 8006936:	429a      	cmp	r2, r3
 8006938:	d8e5      	bhi.n	8006906 <USBD_GetEpDesc+0x2e>
 800693a:	e000      	b.n	800693e <USBD_GetEpDesc+0x66>
          break;
 800693c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800693e:	693b      	ldr	r3, [r7, #16]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3718      	adds	r7, #24
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	881b      	ldrh	r3, [r3, #0]
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	7812      	ldrb	r2, [r2, #0]
 800695e:	4413      	add	r3, r2
 8006960:	b29a      	uxth	r2, r3
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	461a      	mov	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4413      	add	r3, r2
 8006970:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006972:	68fb      	ldr	r3, [r7, #12]
}
 8006974:	4618      	mov	r0, r3
 8006976:	3714      	adds	r7, #20
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	3301      	adds	r3, #1
 8006996:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800699e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80069a2:	021b      	lsls	r3, r3, #8
 80069a4:	b21a      	sxth	r2, r3
 80069a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	b21b      	sxth	r3, r3
 80069ae:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80069b0:	89fb      	ldrh	r3, [r7, #14]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
	...

080069c0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069d6:	2b40      	cmp	r3, #64	@ 0x40
 80069d8:	d005      	beq.n	80069e6 <USBD_StdDevReq+0x26>
 80069da:	2b40      	cmp	r3, #64	@ 0x40
 80069dc:	d857      	bhi.n	8006a8e <USBD_StdDevReq+0xce>
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00f      	beq.n	8006a02 <USBD_StdDevReq+0x42>
 80069e2:	2b20      	cmp	r3, #32
 80069e4:	d153      	bne.n	8006a8e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	32ae      	adds	r2, #174	@ 0xae
 80069f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	6839      	ldr	r1, [r7, #0]
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	4798      	blx	r3
 80069fc:	4603      	mov	r3, r0
 80069fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006a00:	e04a      	b.n	8006a98 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	785b      	ldrb	r3, [r3, #1]
 8006a06:	2b09      	cmp	r3, #9
 8006a08:	d83b      	bhi.n	8006a82 <USBD_StdDevReq+0xc2>
 8006a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a10 <USBD_StdDevReq+0x50>)
 8006a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a10:	08006a65 	.word	0x08006a65
 8006a14:	08006a79 	.word	0x08006a79
 8006a18:	08006a83 	.word	0x08006a83
 8006a1c:	08006a6f 	.word	0x08006a6f
 8006a20:	08006a83 	.word	0x08006a83
 8006a24:	08006a43 	.word	0x08006a43
 8006a28:	08006a39 	.word	0x08006a39
 8006a2c:	08006a83 	.word	0x08006a83
 8006a30:	08006a5b 	.word	0x08006a5b
 8006a34:	08006a4d 	.word	0x08006a4d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006a38:	6839      	ldr	r1, [r7, #0]
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fa3e 	bl	8006ebc <USBD_GetDescriptor>
          break;
 8006a40:	e024      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006a42:	6839      	ldr	r1, [r7, #0]
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fba3 	bl	8007190 <USBD_SetAddress>
          break;
 8006a4a:	e01f      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006a4c:	6839      	ldr	r1, [r7, #0]
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 fbe2 	bl	8007218 <USBD_SetConfig>
 8006a54:	4603      	mov	r3, r0
 8006a56:	73fb      	strb	r3, [r7, #15]
          break;
 8006a58:	e018      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006a5a:	6839      	ldr	r1, [r7, #0]
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 fc85 	bl	800736c <USBD_GetConfig>
          break;
 8006a62:	e013      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006a64:	6839      	ldr	r1, [r7, #0]
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 fcb6 	bl	80073d8 <USBD_GetStatus>
          break;
 8006a6c:	e00e      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f000 fce5 	bl	8007440 <USBD_SetFeature>
          break;
 8006a76:	e009      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006a78:	6839      	ldr	r1, [r7, #0]
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 fd09 	bl	8007492 <USBD_ClrFeature>
          break;
 8006a80:	e004      	b.n	8006a8c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006a82:	6839      	ldr	r1, [r7, #0]
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 fd60 	bl	800754a <USBD_CtlError>
          break;
 8006a8a:	bf00      	nop
      }
      break;
 8006a8c:	e004      	b.n	8006a98 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006a8e:	6839      	ldr	r1, [r7, #0]
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 fd5a 	bl	800754a <USBD_CtlError>
      break;
 8006a96:	bf00      	nop
  }

  return ret;
 8006a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop

08006aa4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006aba:	2b40      	cmp	r3, #64	@ 0x40
 8006abc:	d005      	beq.n	8006aca <USBD_StdItfReq+0x26>
 8006abe:	2b40      	cmp	r3, #64	@ 0x40
 8006ac0:	d852      	bhi.n	8006b68 <USBD_StdItfReq+0xc4>
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <USBD_StdItfReq+0x26>
 8006ac6:	2b20      	cmp	r3, #32
 8006ac8:	d14e      	bne.n	8006b68 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d840      	bhi.n	8006b5a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	889b      	ldrh	r3, [r3, #4]
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d836      	bhi.n	8006b50 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	889b      	ldrh	r3, [r3, #4]
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	4619      	mov	r1, r3
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7ff feda 	bl	80068a4 <USBD_CoreFindIF>
 8006af0:	4603      	mov	r3, r0
 8006af2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006af4:	7bbb      	ldrb	r3, [r7, #14]
 8006af6:	2bff      	cmp	r3, #255	@ 0xff
 8006af8:	d01d      	beq.n	8006b36 <USBD_StdItfReq+0x92>
 8006afa:	7bbb      	ldrb	r3, [r7, #14]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d11a      	bne.n	8006b36 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006b00:	7bba      	ldrb	r2, [r7, #14]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	32ae      	adds	r2, #174	@ 0xae
 8006b06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00f      	beq.n	8006b30 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006b10:	7bba      	ldrb	r2, [r7, #14]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006b18:	7bba      	ldrb	r2, [r7, #14]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	32ae      	adds	r2, #174	@ 0xae
 8006b1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	4798      	blx	r3
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006b2e:	e004      	b.n	8006b3a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006b30:	2303      	movs	r3, #3
 8006b32:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006b34:	e001      	b.n	8006b3a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006b36:	2303      	movs	r3, #3
 8006b38:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	88db      	ldrh	r3, [r3, #6]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d110      	bne.n	8006b64 <USBD_StdItfReq+0xc0>
 8006b42:	7bfb      	ldrb	r3, [r7, #15]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10d      	bne.n	8006b64 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fddc 	bl	8007706 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006b4e:	e009      	b.n	8006b64 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006b50:	6839      	ldr	r1, [r7, #0]
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 fcf9 	bl	800754a <USBD_CtlError>
          break;
 8006b58:	e004      	b.n	8006b64 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006b5a:	6839      	ldr	r1, [r7, #0]
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 fcf4 	bl	800754a <USBD_CtlError>
          break;
 8006b62:	e000      	b.n	8006b66 <USBD_StdItfReq+0xc2>
          break;
 8006b64:	bf00      	nop
      }
      break;
 8006b66:	e004      	b.n	8006b72 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fced 	bl	800754a <USBD_CtlError>
      break;
 8006b70:	bf00      	nop
  }

  return ret;
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006b86:	2300      	movs	r3, #0
 8006b88:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	889b      	ldrh	r3, [r3, #4]
 8006b8e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b98:	2b40      	cmp	r3, #64	@ 0x40
 8006b9a:	d007      	beq.n	8006bac <USBD_StdEPReq+0x30>
 8006b9c:	2b40      	cmp	r3, #64	@ 0x40
 8006b9e:	f200 8181 	bhi.w	8006ea4 <USBD_StdEPReq+0x328>
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d02a      	beq.n	8006bfc <USBD_StdEPReq+0x80>
 8006ba6:	2b20      	cmp	r3, #32
 8006ba8:	f040 817c 	bne.w	8006ea4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006bac:	7bbb      	ldrb	r3, [r7, #14]
 8006bae:	4619      	mov	r1, r3
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7ff fe84 	bl	80068be <USBD_CoreFindEP>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006bba:	7b7b      	ldrb	r3, [r7, #13]
 8006bbc:	2bff      	cmp	r3, #255	@ 0xff
 8006bbe:	f000 8176 	beq.w	8006eae <USBD_StdEPReq+0x332>
 8006bc2:	7b7b      	ldrb	r3, [r7, #13]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f040 8172 	bne.w	8006eae <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006bca:	7b7a      	ldrb	r2, [r7, #13]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006bd2:	7b7a      	ldrb	r2, [r7, #13]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	32ae      	adds	r2, #174	@ 0xae
 8006bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 8165 	beq.w	8006eae <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006be4:	7b7a      	ldrb	r2, [r7, #13]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	32ae      	adds	r2, #174	@ 0xae
 8006bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	6839      	ldr	r1, [r7, #0]
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	4798      	blx	r3
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006bfa:	e158      	b.n	8006eae <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	785b      	ldrb	r3, [r3, #1]
 8006c00:	2b03      	cmp	r3, #3
 8006c02:	d008      	beq.n	8006c16 <USBD_StdEPReq+0x9a>
 8006c04:	2b03      	cmp	r3, #3
 8006c06:	f300 8147 	bgt.w	8006e98 <USBD_StdEPReq+0x31c>
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 809b 	beq.w	8006d46 <USBD_StdEPReq+0x1ca>
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d03c      	beq.n	8006c8e <USBD_StdEPReq+0x112>
 8006c14:	e140      	b.n	8006e98 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d002      	beq.n	8006c28 <USBD_StdEPReq+0xac>
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d016      	beq.n	8006c54 <USBD_StdEPReq+0xd8>
 8006c26:	e02c      	b.n	8006c82 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c28:	7bbb      	ldrb	r3, [r7, #14]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00d      	beq.n	8006c4a <USBD_StdEPReq+0xce>
 8006c2e:	7bbb      	ldrb	r3, [r7, #14]
 8006c30:	2b80      	cmp	r3, #128	@ 0x80
 8006c32:	d00a      	beq.n	8006c4a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c34:	7bbb      	ldrb	r3, [r7, #14]
 8006c36:	4619      	mov	r1, r3
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f003 ff6b 	bl	800ab14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c3e:	2180      	movs	r1, #128	@ 0x80
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f003 ff67 	bl	800ab14 <USBD_LL_StallEP>
 8006c46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c48:	e020      	b.n	8006c8c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006c4a:	6839      	ldr	r1, [r7, #0]
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fc7c 	bl	800754a <USBD_CtlError>
              break;
 8006c52:	e01b      	b.n	8006c8c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	885b      	ldrh	r3, [r3, #2]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d10e      	bne.n	8006c7a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006c5c:	7bbb      	ldrb	r3, [r7, #14]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00b      	beq.n	8006c7a <USBD_StdEPReq+0xfe>
 8006c62:	7bbb      	ldrb	r3, [r7, #14]
 8006c64:	2b80      	cmp	r3, #128	@ 0x80
 8006c66:	d008      	beq.n	8006c7a <USBD_StdEPReq+0xfe>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	88db      	ldrh	r3, [r3, #6]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d104      	bne.n	8006c7a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c70:	7bbb      	ldrb	r3, [r7, #14]
 8006c72:	4619      	mov	r1, r3
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f003 ff4d 	bl	800ab14 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 fd43 	bl	8007706 <USBD_CtlSendStatus>

              break;
 8006c80:	e004      	b.n	8006c8c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006c82:	6839      	ldr	r1, [r7, #0]
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fc60 	bl	800754a <USBD_CtlError>
              break;
 8006c8a:	bf00      	nop
          }
          break;
 8006c8c:	e109      	b.n	8006ea2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d002      	beq.n	8006ca0 <USBD_StdEPReq+0x124>
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d016      	beq.n	8006ccc <USBD_StdEPReq+0x150>
 8006c9e:	e04b      	b.n	8006d38 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ca0:	7bbb      	ldrb	r3, [r7, #14]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00d      	beq.n	8006cc2 <USBD_StdEPReq+0x146>
 8006ca6:	7bbb      	ldrb	r3, [r7, #14]
 8006ca8:	2b80      	cmp	r3, #128	@ 0x80
 8006caa:	d00a      	beq.n	8006cc2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006cac:	7bbb      	ldrb	r3, [r7, #14]
 8006cae:	4619      	mov	r1, r3
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f003 ff2f 	bl	800ab14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006cb6:	2180      	movs	r1, #128	@ 0x80
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f003 ff2b 	bl	800ab14 <USBD_LL_StallEP>
 8006cbe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006cc0:	e040      	b.n	8006d44 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006cc2:	6839      	ldr	r1, [r7, #0]
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fc40 	bl	800754a <USBD_CtlError>
              break;
 8006cca:	e03b      	b.n	8006d44 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	885b      	ldrh	r3, [r3, #2]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d136      	bne.n	8006d42 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006cd4:	7bbb      	ldrb	r3, [r7, #14]
 8006cd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d004      	beq.n	8006ce8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006cde:	7bbb      	ldrb	r3, [r7, #14]
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f003 ff35 	bl	800ab52 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 fd0c 	bl	8007706 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006cee:	7bbb      	ldrb	r3, [r7, #14]
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7ff fde3 	bl	80068be <USBD_CoreFindEP>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006cfc:	7b7b      	ldrb	r3, [r7, #13]
 8006cfe:	2bff      	cmp	r3, #255	@ 0xff
 8006d00:	d01f      	beq.n	8006d42 <USBD_StdEPReq+0x1c6>
 8006d02:	7b7b      	ldrb	r3, [r7, #13]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d11c      	bne.n	8006d42 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006d08:	7b7a      	ldrb	r2, [r7, #13]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006d10:	7b7a      	ldrb	r2, [r7, #13]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	32ae      	adds	r2, #174	@ 0xae
 8006d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d010      	beq.n	8006d42 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006d20:	7b7a      	ldrb	r2, [r7, #13]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	32ae      	adds	r2, #174	@ 0xae
 8006d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	6839      	ldr	r1, [r7, #0]
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	4798      	blx	r3
 8006d32:	4603      	mov	r3, r0
 8006d34:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006d36:	e004      	b.n	8006d42 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006d38:	6839      	ldr	r1, [r7, #0]
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fc05 	bl	800754a <USBD_CtlError>
              break;
 8006d40:	e000      	b.n	8006d44 <USBD_StdEPReq+0x1c8>
              break;
 8006d42:	bf00      	nop
          }
          break;
 8006d44:	e0ad      	b.n	8006ea2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d002      	beq.n	8006d58 <USBD_StdEPReq+0x1dc>
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d033      	beq.n	8006dbe <USBD_StdEPReq+0x242>
 8006d56:	e099      	b.n	8006e8c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d58:	7bbb      	ldrb	r3, [r7, #14]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d007      	beq.n	8006d6e <USBD_StdEPReq+0x1f2>
 8006d5e:	7bbb      	ldrb	r3, [r7, #14]
 8006d60:	2b80      	cmp	r3, #128	@ 0x80
 8006d62:	d004      	beq.n	8006d6e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006d64:	6839      	ldr	r1, [r7, #0]
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 fbef 	bl	800754a <USBD_CtlError>
                break;
 8006d6c:	e093      	b.n	8006e96 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	da0b      	bge.n	8006d8e <USBD_StdEPReq+0x212>
 8006d76:	7bbb      	ldrb	r3, [r7, #14]
 8006d78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	3310      	adds	r3, #16
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	4413      	add	r3, r2
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	e00b      	b.n	8006da6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d8e:	7bbb      	ldrb	r3, [r7, #14]
 8006d90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d94:	4613      	mov	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	4413      	add	r3, r2
 8006da4:	3304      	adds	r3, #4
 8006da6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	2200      	movs	r2, #0
 8006dac:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	330e      	adds	r3, #14
 8006db2:	2202      	movs	r2, #2
 8006db4:	4619      	mov	r1, r3
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fc44 	bl	8007644 <USBD_CtlSendData>
              break;
 8006dbc:	e06b      	b.n	8006e96 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006dbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	da11      	bge.n	8006dea <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006dc6:	7bbb      	ldrb	r3, [r7, #14]
 8006dc8:	f003 020f 	and.w	r2, r3, #15
 8006dcc:	6879      	ldr	r1, [r7, #4]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	4413      	add	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	440b      	add	r3, r1
 8006dd8:	3323      	adds	r3, #35	@ 0x23
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d117      	bne.n	8006e10 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006de0:	6839      	ldr	r1, [r7, #0]
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fbb1 	bl	800754a <USBD_CtlError>
                  break;
 8006de8:	e055      	b.n	8006e96 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006dea:	7bbb      	ldrb	r3, [r7, #14]
 8006dec:	f003 020f 	and.w	r2, r3, #15
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	4613      	mov	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	440b      	add	r3, r1
 8006dfc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d104      	bne.n	8006e10 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006e06:	6839      	ldr	r1, [r7, #0]
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fb9e 	bl	800754a <USBD_CtlError>
                  break;
 8006e0e:	e042      	b.n	8006e96 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	da0b      	bge.n	8006e30 <USBD_StdEPReq+0x2b4>
 8006e18:	7bbb      	ldrb	r3, [r7, #14]
 8006e1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006e1e:	4613      	mov	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	3310      	adds	r3, #16
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	3304      	adds	r3, #4
 8006e2e:	e00b      	b.n	8006e48 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e30:	7bbb      	ldrb	r3, [r7, #14]
 8006e32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e36:	4613      	mov	r3, r2
 8006e38:	009b      	lsls	r3, r3, #2
 8006e3a:	4413      	add	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	4413      	add	r3, r2
 8006e46:	3304      	adds	r3, #4
 8006e48:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006e4a:	7bbb      	ldrb	r3, [r7, #14]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d002      	beq.n	8006e56 <USBD_StdEPReq+0x2da>
 8006e50:	7bbb      	ldrb	r3, [r7, #14]
 8006e52:	2b80      	cmp	r3, #128	@ 0x80
 8006e54:	d103      	bne.n	8006e5e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	739a      	strb	r2, [r3, #14]
 8006e5c:	e00e      	b.n	8006e7c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006e5e:	7bbb      	ldrb	r3, [r7, #14]
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f003 fe94 	bl	800ab90 <USBD_LL_IsStallEP>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	2201      	movs	r2, #1
 8006e72:	739a      	strb	r2, [r3, #14]
 8006e74:	e002      	b.n	8006e7c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	330e      	adds	r3, #14
 8006e80:	2202      	movs	r2, #2
 8006e82:	4619      	mov	r1, r3
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 fbdd 	bl	8007644 <USBD_CtlSendData>
              break;
 8006e8a:	e004      	b.n	8006e96 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006e8c:	6839      	ldr	r1, [r7, #0]
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 fb5b 	bl	800754a <USBD_CtlError>
              break;
 8006e94:	bf00      	nop
          }
          break;
 8006e96:	e004      	b.n	8006ea2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fb55 	bl	800754a <USBD_CtlError>
          break;
 8006ea0:	bf00      	nop
      }
      break;
 8006ea2:	e005      	b.n	8006eb0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006ea4:	6839      	ldr	r1, [r7, #0]
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 fb4f 	bl	800754a <USBD_CtlError>
      break;
 8006eac:	e000      	b.n	8006eb0 <USBD_StdEPReq+0x334>
      break;
 8006eae:	bf00      	nop
  }

  return ret;
 8006eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
	...

08006ebc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	885b      	ldrh	r3, [r3, #2]
 8006ed6:	0a1b      	lsrs	r3, r3, #8
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	3b01      	subs	r3, #1
 8006edc:	2b06      	cmp	r3, #6
 8006ede:	f200 8128 	bhi.w	8007132 <USBD_GetDescriptor+0x276>
 8006ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee8 <USBD_GetDescriptor+0x2c>)
 8006ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee8:	08006f05 	.word	0x08006f05
 8006eec:	08006f1d 	.word	0x08006f1d
 8006ef0:	08006f5d 	.word	0x08006f5d
 8006ef4:	08007133 	.word	0x08007133
 8006ef8:	08007133 	.word	0x08007133
 8006efc:	080070d3 	.word	0x080070d3
 8006f00:	080070ff 	.word	0x080070ff
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	7c12      	ldrb	r2, [r2, #16]
 8006f10:	f107 0108 	add.w	r1, r7, #8
 8006f14:	4610      	mov	r0, r2
 8006f16:	4798      	blx	r3
 8006f18:	60f8      	str	r0, [r7, #12]
      break;
 8006f1a:	e112      	b.n	8007142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	7c1b      	ldrb	r3, [r3, #16]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10d      	bne.n	8006f40 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2c:	f107 0208 	add.w	r2, r7, #8
 8006f30:	4610      	mov	r0, r2
 8006f32:	4798      	blx	r3
 8006f34:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006f3e:	e100      	b.n	8007142 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f48:	f107 0208 	add.w	r2, r7, #8
 8006f4c:	4610      	mov	r0, r2
 8006f4e:	4798      	blx	r3
 8006f50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3301      	adds	r3, #1
 8006f56:	2202      	movs	r2, #2
 8006f58:	701a      	strb	r2, [r3, #0]
      break;
 8006f5a:	e0f2      	b.n	8007142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	885b      	ldrh	r3, [r3, #2]
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b05      	cmp	r3, #5
 8006f64:	f200 80ac 	bhi.w	80070c0 <USBD_GetDescriptor+0x204>
 8006f68:	a201      	add	r2, pc, #4	@ (adr r2, 8006f70 <USBD_GetDescriptor+0xb4>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006f89 	.word	0x08006f89
 8006f74:	08006fbd 	.word	0x08006fbd
 8006f78:	08006ff1 	.word	0x08006ff1
 8006f7c:	08007025 	.word	0x08007025
 8006f80:	08007059 	.word	0x08007059
 8006f84:	0800708d 	.word	0x0800708d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00b      	beq.n	8006fac <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	7c12      	ldrb	r2, [r2, #16]
 8006fa0:	f107 0108 	add.w	r1, r7, #8
 8006fa4:	4610      	mov	r0, r2
 8006fa6:	4798      	blx	r3
 8006fa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006faa:	e091      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fac:	6839      	ldr	r1, [r7, #0]
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 facb 	bl	800754a <USBD_CtlError>
            err++;
 8006fb4:	7afb      	ldrb	r3, [r7, #11]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	72fb      	strb	r3, [r7, #11]
          break;
 8006fba:	e089      	b.n	80070d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00b      	beq.n	8006fe0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	7c12      	ldrb	r2, [r2, #16]
 8006fd4:	f107 0108 	add.w	r1, r7, #8
 8006fd8:	4610      	mov	r0, r2
 8006fda:	4798      	blx	r3
 8006fdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fde:	e077      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fe0:	6839      	ldr	r1, [r7, #0]
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 fab1 	bl	800754a <USBD_CtlError>
            err++;
 8006fe8:	7afb      	ldrb	r3, [r7, #11]
 8006fea:	3301      	adds	r3, #1
 8006fec:	72fb      	strb	r3, [r7, #11]
          break;
 8006fee:	e06f      	b.n	80070d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00b      	beq.n	8007014 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	7c12      	ldrb	r2, [r2, #16]
 8007008:	f107 0108 	add.w	r1, r7, #8
 800700c:	4610      	mov	r0, r2
 800700e:	4798      	blx	r3
 8007010:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007012:	e05d      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007014:	6839      	ldr	r1, [r7, #0]
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fa97 	bl	800754a <USBD_CtlError>
            err++;
 800701c:	7afb      	ldrb	r3, [r7, #11]
 800701e:	3301      	adds	r3, #1
 8007020:	72fb      	strb	r3, [r7, #11]
          break;
 8007022:	e055      	b.n	80070d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00b      	beq.n	8007048 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	7c12      	ldrb	r2, [r2, #16]
 800703c:	f107 0108 	add.w	r1, r7, #8
 8007040:	4610      	mov	r0, r2
 8007042:	4798      	blx	r3
 8007044:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007046:	e043      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 fa7d 	bl	800754a <USBD_CtlError>
            err++;
 8007050:	7afb      	ldrb	r3, [r7, #11]
 8007052:	3301      	adds	r3, #1
 8007054:	72fb      	strb	r3, [r7, #11]
          break;
 8007056:	e03b      	b.n	80070d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00b      	beq.n	800707c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	7c12      	ldrb	r2, [r2, #16]
 8007070:	f107 0108 	add.w	r1, r7, #8
 8007074:	4610      	mov	r0, r2
 8007076:	4798      	blx	r3
 8007078:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800707a:	e029      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800707c:	6839      	ldr	r1, [r7, #0]
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fa63 	bl	800754a <USBD_CtlError>
            err++;
 8007084:	7afb      	ldrb	r3, [r7, #11]
 8007086:	3301      	adds	r3, #1
 8007088:	72fb      	strb	r3, [r7, #11]
          break;
 800708a:	e021      	b.n	80070d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00b      	beq.n	80070b0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	7c12      	ldrb	r2, [r2, #16]
 80070a4:	f107 0108 	add.w	r1, r7, #8
 80070a8:	4610      	mov	r0, r2
 80070aa:	4798      	blx	r3
 80070ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070ae:	e00f      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070b0:	6839      	ldr	r1, [r7, #0]
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 fa49 	bl	800754a <USBD_CtlError>
            err++;
 80070b8:	7afb      	ldrb	r3, [r7, #11]
 80070ba:	3301      	adds	r3, #1
 80070bc:	72fb      	strb	r3, [r7, #11]
          break;
 80070be:	e007      	b.n	80070d0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80070c0:	6839      	ldr	r1, [r7, #0]
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 fa41 	bl	800754a <USBD_CtlError>
          err++;
 80070c8:	7afb      	ldrb	r3, [r7, #11]
 80070ca:	3301      	adds	r3, #1
 80070cc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80070ce:	bf00      	nop
      }
      break;
 80070d0:	e037      	b.n	8007142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	7c1b      	ldrb	r3, [r3, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d109      	bne.n	80070ee <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070e2:	f107 0208 	add.w	r2, r7, #8
 80070e6:	4610      	mov	r0, r2
 80070e8:	4798      	blx	r3
 80070ea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80070ec:	e029      	b.n	8007142 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80070ee:	6839      	ldr	r1, [r7, #0]
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 fa2a 	bl	800754a <USBD_CtlError>
        err++;
 80070f6:	7afb      	ldrb	r3, [r7, #11]
 80070f8:	3301      	adds	r3, #1
 80070fa:	72fb      	strb	r3, [r7, #11]
      break;
 80070fc:	e021      	b.n	8007142 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	7c1b      	ldrb	r3, [r3, #16]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10d      	bne.n	8007122 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800710c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800710e:	f107 0208 	add.w	r2, r7, #8
 8007112:	4610      	mov	r0, r2
 8007114:	4798      	blx	r3
 8007116:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	3301      	adds	r3, #1
 800711c:	2207      	movs	r2, #7
 800711e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007120:	e00f      	b.n	8007142 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007122:	6839      	ldr	r1, [r7, #0]
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 fa10 	bl	800754a <USBD_CtlError>
        err++;
 800712a:	7afb      	ldrb	r3, [r7, #11]
 800712c:	3301      	adds	r3, #1
 800712e:	72fb      	strb	r3, [r7, #11]
      break;
 8007130:	e007      	b.n	8007142 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fa08 	bl	800754a <USBD_CtlError>
      err++;
 800713a:	7afb      	ldrb	r3, [r7, #11]
 800713c:	3301      	adds	r3, #1
 800713e:	72fb      	strb	r3, [r7, #11]
      break;
 8007140:	bf00      	nop
  }

  if (err != 0U)
 8007142:	7afb      	ldrb	r3, [r7, #11]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d11e      	bne.n	8007186 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	88db      	ldrh	r3, [r3, #6]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d016      	beq.n	800717e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007150:	893b      	ldrh	r3, [r7, #8]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00e      	beq.n	8007174 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	88da      	ldrh	r2, [r3, #6]
 800715a:	893b      	ldrh	r3, [r7, #8]
 800715c:	4293      	cmp	r3, r2
 800715e:	bf28      	it	cs
 8007160:	4613      	movcs	r3, r2
 8007162:	b29b      	uxth	r3, r3
 8007164:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007166:	893b      	ldrh	r3, [r7, #8]
 8007168:	461a      	mov	r2, r3
 800716a:	68f9      	ldr	r1, [r7, #12]
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fa69 	bl	8007644 <USBD_CtlSendData>
 8007172:	e009      	b.n	8007188 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007174:	6839      	ldr	r1, [r7, #0]
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f9e7 	bl	800754a <USBD_CtlError>
 800717c:	e004      	b.n	8007188 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 fac1 	bl	8007706 <USBD_CtlSendStatus>
 8007184:	e000      	b.n	8007188 <USBD_GetDescriptor+0x2cc>
    return;
 8007186:	bf00      	nop
  }
}
 8007188:	3710      	adds	r7, #16
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop

08007190 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	889b      	ldrh	r3, [r3, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d131      	bne.n	8007206 <USBD_SetAddress+0x76>
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	88db      	ldrh	r3, [r3, #6]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d12d      	bne.n	8007206 <USBD_SetAddress+0x76>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	885b      	ldrh	r3, [r3, #2]
 80071ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80071b0:	d829      	bhi.n	8007206 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	885b      	ldrh	r3, [r3, #2]
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071bc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	2b03      	cmp	r3, #3
 80071c8:	d104      	bne.n	80071d4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80071ca:	6839      	ldr	r1, [r7, #0]
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 f9bc 	bl	800754a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071d2:	e01d      	b.n	8007210 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	7bfa      	ldrb	r2, [r7, #15]
 80071d8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
 80071de:	4619      	mov	r1, r3
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f003 fd01 	bl	800abe8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 fa8d 	bl	8007706 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80071ec:	7bfb      	ldrb	r3, [r7, #15]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d004      	beq.n	80071fc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071fa:	e009      	b.n	8007210 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007204:	e004      	b.n	8007210 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007206:	6839      	ldr	r1, [r7, #0]
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f99e 	bl	800754a <USBD_CtlError>
  }
}
 800720e:	bf00      	nop
 8007210:	bf00      	nop
 8007212:	3710      	adds	r7, #16
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}

08007218 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007222:	2300      	movs	r3, #0
 8007224:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	885b      	ldrh	r3, [r3, #2]
 800722a:	b2da      	uxtb	r2, r3
 800722c:	4b4e      	ldr	r3, [pc, #312]	@ (8007368 <USBD_SetConfig+0x150>)
 800722e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007230:	4b4d      	ldr	r3, [pc, #308]	@ (8007368 <USBD_SetConfig+0x150>)
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d905      	bls.n	8007244 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007238:	6839      	ldr	r1, [r7, #0]
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f985 	bl	800754a <USBD_CtlError>
    return USBD_FAIL;
 8007240:	2303      	movs	r3, #3
 8007242:	e08c      	b.n	800735e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b02      	cmp	r3, #2
 800724e:	d002      	beq.n	8007256 <USBD_SetConfig+0x3e>
 8007250:	2b03      	cmp	r3, #3
 8007252:	d029      	beq.n	80072a8 <USBD_SetConfig+0x90>
 8007254:	e075      	b.n	8007342 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007256:	4b44      	ldr	r3, [pc, #272]	@ (8007368 <USBD_SetConfig+0x150>)
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d020      	beq.n	80072a0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800725e:	4b42      	ldr	r3, [pc, #264]	@ (8007368 <USBD_SetConfig+0x150>)
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	461a      	mov	r2, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007268:	4b3f      	ldr	r3, [pc, #252]	@ (8007368 <USBD_SetConfig+0x150>)
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	4619      	mov	r1, r3
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f7fe ffcd 	bl	800620e <USBD_SetClassConfig>
 8007274:	4603      	mov	r3, r0
 8007276:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007278:	7bfb      	ldrb	r3, [r7, #15]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d008      	beq.n	8007290 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800727e:	6839      	ldr	r1, [r7, #0]
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f962 	bl	800754a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2202      	movs	r2, #2
 800728a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800728e:	e065      	b.n	800735c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 fa38 	bl	8007706 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2203      	movs	r2, #3
 800729a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800729e:	e05d      	b.n	800735c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 fa30 	bl	8007706 <USBD_CtlSendStatus>
      break;
 80072a6:	e059      	b.n	800735c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80072a8:	4b2f      	ldr	r3, [pc, #188]	@ (8007368 <USBD_SetConfig+0x150>)
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d112      	bne.n	80072d6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80072b8:	4b2b      	ldr	r3, [pc, #172]	@ (8007368 <USBD_SetConfig+0x150>)
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	461a      	mov	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80072c2:	4b29      	ldr	r3, [pc, #164]	@ (8007368 <USBD_SetConfig+0x150>)
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	4619      	mov	r1, r3
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f7fe ffbc 	bl	8006246 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa19 	bl	8007706 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80072d4:	e042      	b.n	800735c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80072d6:	4b24      	ldr	r3, [pc, #144]	@ (8007368 <USBD_SetConfig+0x150>)
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	461a      	mov	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d02a      	beq.n	800733a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	4619      	mov	r1, r3
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7fe ffaa 	bl	8006246 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80072f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007368 <USBD_SetConfig+0x150>)
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80072fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007368 <USBD_SetConfig+0x150>)
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	4619      	mov	r1, r3
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f7fe ff83 	bl	800620e <USBD_SetClassConfig>
 8007308:	4603      	mov	r3, r0
 800730a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800730c:	7bfb      	ldrb	r3, [r7, #15]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00f      	beq.n	8007332 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007312:	6839      	ldr	r1, [r7, #0]
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f918 	bl	800754a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	b2db      	uxtb	r3, r3
 8007320:	4619      	mov	r1, r3
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fe ff8f 	bl	8006246 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007330:	e014      	b.n	800735c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f9e7 	bl	8007706 <USBD_CtlSendStatus>
      break;
 8007338:	e010      	b.n	800735c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 f9e3 	bl	8007706 <USBD_CtlSendStatus>
      break;
 8007340:	e00c      	b.n	800735c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007342:	6839      	ldr	r1, [r7, #0]
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f900 	bl	800754a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800734a:	4b07      	ldr	r3, [pc, #28]	@ (8007368 <USBD_SetConfig+0x150>)
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	4619      	mov	r1, r3
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7fe ff78 	bl	8006246 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007356:	2303      	movs	r3, #3
 8007358:	73fb      	strb	r3, [r7, #15]
      break;
 800735a:	bf00      	nop
  }

  return ret;
 800735c:	7bfb      	ldrb	r3, [r7, #15]
}
 800735e:	4618      	mov	r0, r3
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	20000330 	.word	0x20000330

0800736c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	88db      	ldrh	r3, [r3, #6]
 800737a:	2b01      	cmp	r3, #1
 800737c:	d004      	beq.n	8007388 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800737e:	6839      	ldr	r1, [r7, #0]
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 f8e2 	bl	800754a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007386:	e023      	b.n	80073d0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800738e:	b2db      	uxtb	r3, r3
 8007390:	2b02      	cmp	r3, #2
 8007392:	dc02      	bgt.n	800739a <USBD_GetConfig+0x2e>
 8007394:	2b00      	cmp	r3, #0
 8007396:	dc03      	bgt.n	80073a0 <USBD_GetConfig+0x34>
 8007398:	e015      	b.n	80073c6 <USBD_GetConfig+0x5a>
 800739a:	2b03      	cmp	r3, #3
 800739c:	d00b      	beq.n	80073b6 <USBD_GetConfig+0x4a>
 800739e:	e012      	b.n	80073c6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	3308      	adds	r3, #8
 80073aa:	2201      	movs	r2, #1
 80073ac:	4619      	mov	r1, r3
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f948 	bl	8007644 <USBD_CtlSendData>
        break;
 80073b4:	e00c      	b.n	80073d0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	3304      	adds	r3, #4
 80073ba:	2201      	movs	r2, #1
 80073bc:	4619      	mov	r1, r3
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f940 	bl	8007644 <USBD_CtlSendData>
        break;
 80073c4:	e004      	b.n	80073d0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80073c6:	6839      	ldr	r1, [r7, #0]
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 f8be 	bl	800754a <USBD_CtlError>
        break;
 80073ce:	bf00      	nop
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	3b01      	subs	r3, #1
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d81e      	bhi.n	800742e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	88db      	ldrh	r3, [r3, #6]
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d004      	beq.n	8007402 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f8a5 	bl	800754a <USBD_CtlError>
        break;
 8007400:	e01a      	b.n	8007438 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800740e:	2b00      	cmp	r3, #0
 8007410:	d005      	beq.n	800741e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	f043 0202 	orr.w	r2, r3, #2
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	330c      	adds	r3, #12
 8007422:	2202      	movs	r2, #2
 8007424:	4619      	mov	r1, r3
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f90c 	bl	8007644 <USBD_CtlSendData>
      break;
 800742c:	e004      	b.n	8007438 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800742e:	6839      	ldr	r1, [r7, #0]
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 f88a 	bl	800754a <USBD_CtlError>
      break;
 8007436:	bf00      	nop
  }
}
 8007438:	bf00      	nop
 800743a:	3708      	adds	r7, #8
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	885b      	ldrh	r3, [r3, #2]
 800744e:	2b01      	cmp	r3, #1
 8007450:	d107      	bne.n	8007462 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f953 	bl	8007706 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007460:	e013      	b.n	800748a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	885b      	ldrh	r3, [r3, #2]
 8007466:	2b02      	cmp	r3, #2
 8007468:	d10b      	bne.n	8007482 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	889b      	ldrh	r3, [r3, #4]
 800746e:	0a1b      	lsrs	r3, r3, #8
 8007470:	b29b      	uxth	r3, r3
 8007472:	b2da      	uxtb	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f943 	bl	8007706 <USBD_CtlSendStatus>
}
 8007480:	e003      	b.n	800748a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007482:	6839      	ldr	r1, [r7, #0]
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f860 	bl	800754a <USBD_CtlError>
}
 800748a:	bf00      	nop
 800748c:	3708      	adds	r7, #8
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007492:	b580      	push	{r7, lr}
 8007494:	b082      	sub	sp, #8
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
 800749a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	3b01      	subs	r3, #1
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d80b      	bhi.n	80074c2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	885b      	ldrh	r3, [r3, #2]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d10c      	bne.n	80074cc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 f923 	bl	8007706 <USBD_CtlSendStatus>
      }
      break;
 80074c0:	e004      	b.n	80074cc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80074c2:	6839      	ldr	r1, [r7, #0]
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f840 	bl	800754a <USBD_CtlError>
      break;
 80074ca:	e000      	b.n	80074ce <USBD_ClrFeature+0x3c>
      break;
 80074cc:	bf00      	nop
  }
}
 80074ce:	bf00      	nop
 80074d0:	3708      	adds	r7, #8
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b084      	sub	sp, #16
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
 80074de:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	781a      	ldrb	r2, [r3, #0]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	3301      	adds	r3, #1
 80074f0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	781a      	ldrb	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	3301      	adds	r3, #1
 80074fe:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007500:	68f8      	ldr	r0, [r7, #12]
 8007502:	f7ff fa3d 	bl	8006980 <SWAPBYTE>
 8007506:	4603      	mov	r3, r0
 8007508:	461a      	mov	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	3301      	adds	r3, #1
 8007512:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	3301      	adds	r3, #1
 8007518:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f7ff fa30 	bl	8006980 <SWAPBYTE>
 8007520:	4603      	mov	r3, r0
 8007522:	461a      	mov	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	3301      	adds	r3, #1
 800752c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	3301      	adds	r3, #1
 8007532:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f7ff fa23 	bl	8006980 <SWAPBYTE>
 800753a:	4603      	mov	r3, r0
 800753c:	461a      	mov	r2, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	80da      	strh	r2, [r3, #6]
}
 8007542:	bf00      	nop
 8007544:	3710      	adds	r7, #16
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b082      	sub	sp, #8
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
 8007552:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007554:	2180      	movs	r1, #128	@ 0x80
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f003 fadc 	bl	800ab14 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800755c:	2100      	movs	r1, #0
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f003 fad8 	bl	800ab14 <USBD_LL_StallEP>
}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007578:	2300      	movs	r3, #0
 800757a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d042      	beq.n	8007608 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007586:	6938      	ldr	r0, [r7, #16]
 8007588:	f000 f842 	bl	8007610 <USBD_GetLen>
 800758c:	4603      	mov	r3, r0
 800758e:	3301      	adds	r3, #1
 8007590:	005b      	lsls	r3, r3, #1
 8007592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007596:	d808      	bhi.n	80075aa <USBD_GetString+0x3e>
 8007598:	6938      	ldr	r0, [r7, #16]
 800759a:	f000 f839 	bl	8007610 <USBD_GetLen>
 800759e:	4603      	mov	r3, r0
 80075a0:	3301      	adds	r3, #1
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	e001      	b.n	80075ae <USBD_GetString+0x42>
 80075aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80075b2:	7dfb      	ldrb	r3, [r7, #23]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	4413      	add	r3, r2
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	7812      	ldrb	r2, [r2, #0]
 80075bc:	701a      	strb	r2, [r3, #0]
  idx++;
 80075be:	7dfb      	ldrb	r3, [r7, #23]
 80075c0:	3301      	adds	r3, #1
 80075c2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80075c4:	7dfb      	ldrb	r3, [r7, #23]
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	4413      	add	r3, r2
 80075ca:	2203      	movs	r2, #3
 80075cc:	701a      	strb	r2, [r3, #0]
  idx++;
 80075ce:	7dfb      	ldrb	r3, [r7, #23]
 80075d0:	3301      	adds	r3, #1
 80075d2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80075d4:	e013      	b.n	80075fe <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80075d6:	7dfb      	ldrb	r3, [r7, #23]
 80075d8:	68ba      	ldr	r2, [r7, #8]
 80075da:	4413      	add	r3, r2
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	7812      	ldrb	r2, [r2, #0]
 80075e0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	3301      	adds	r3, #1
 80075e6:	613b      	str	r3, [r7, #16]
    idx++;
 80075e8:	7dfb      	ldrb	r3, [r7, #23]
 80075ea:	3301      	adds	r3, #1
 80075ec:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80075ee:	7dfb      	ldrb	r3, [r7, #23]
 80075f0:	68ba      	ldr	r2, [r7, #8]
 80075f2:	4413      	add	r3, r2
 80075f4:	2200      	movs	r2, #0
 80075f6:	701a      	strb	r2, [r3, #0]
    idx++;
 80075f8:	7dfb      	ldrb	r3, [r7, #23]
 80075fa:	3301      	adds	r3, #1
 80075fc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1e7      	bne.n	80075d6 <USBD_GetString+0x6a>
 8007606:	e000      	b.n	800760a <USBD_GetString+0x9e>
    return;
 8007608:	bf00      	nop
  }
}
 800760a:	3718      	adds	r7, #24
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007610:	b480      	push	{r7}
 8007612:	b085      	sub	sp, #20
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007618:	2300      	movs	r3, #0
 800761a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007620:	e005      	b.n	800762e <USBD_GetLen+0x1e>
  {
    len++;
 8007622:	7bfb      	ldrb	r3, [r7, #15]
 8007624:	3301      	adds	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	3301      	adds	r3, #1
 800762c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1f5      	bne.n	8007622 <USBD_GetLen+0x12>
  }

  return len;
 8007636:	7bfb      	ldrb	r3, [r7, #15]
}
 8007638:	4618      	mov	r0, r3
 800763a:	3714      	adds	r7, #20
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2202      	movs	r2, #2
 8007654:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	2100      	movs	r1, #0
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f003 fad8 	bl	800ac26 <USBD_LL_Transmit>

  return USBD_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	2100      	movs	r1, #0
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f003 fac7 	bl	800ac26 <USBD_LL_Transmit>

  return USBD_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b084      	sub	sp, #16
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	60f8      	str	r0, [r7, #12]
 80076aa:	60b9      	str	r1, [r7, #8]
 80076ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2203      	movs	r2, #3
 80076b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	68ba      	ldr	r2, [r7, #8]
 80076c2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	68ba      	ldr	r2, [r7, #8]
 80076d2:	2100      	movs	r1, #0
 80076d4:	68f8      	ldr	r0, [r7, #12]
 80076d6:	f003 fac7 	bl	800ac68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	2100      	movs	r1, #0
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f003 fab6 	bl	800ac68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b082      	sub	sp, #8
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2204      	movs	r2, #4
 8007712:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007716:	2300      	movs	r3, #0
 8007718:	2200      	movs	r2, #0
 800771a:	2100      	movs	r1, #0
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f003 fa82 	bl	800ac26 <USBD_LL_Transmit>

  return USBD_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3708      	adds	r7, #8
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2205      	movs	r2, #5
 8007738:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800773c:	2300      	movs	r3, #0
 800773e:	2200      	movs	r2, #0
 8007740:	2100      	movs	r1, #0
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f003 fa90 	bl	800ac68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3708      	adds	r7, #8
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <__NVIC_SetPriority>:
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	4603      	mov	r3, r0
 800775c:	6039      	str	r1, [r7, #0]
 800775e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007764:	2b00      	cmp	r3, #0
 8007766:	db0a      	blt.n	800777e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	b2da      	uxtb	r2, r3
 800776c:	490c      	ldr	r1, [pc, #48]	@ (80077a0 <__NVIC_SetPriority+0x4c>)
 800776e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007772:	0112      	lsls	r2, r2, #4
 8007774:	b2d2      	uxtb	r2, r2
 8007776:	440b      	add	r3, r1
 8007778:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800777c:	e00a      	b.n	8007794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	b2da      	uxtb	r2, r3
 8007782:	4908      	ldr	r1, [pc, #32]	@ (80077a4 <__NVIC_SetPriority+0x50>)
 8007784:	79fb      	ldrb	r3, [r7, #7]
 8007786:	f003 030f 	and.w	r3, r3, #15
 800778a:	3b04      	subs	r3, #4
 800778c:	0112      	lsls	r2, r2, #4
 800778e:	b2d2      	uxtb	r2, r2
 8007790:	440b      	add	r3, r1
 8007792:	761a      	strb	r2, [r3, #24]
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr
 80077a0:	e000e100 	.word	0xe000e100
 80077a4:	e000ed00 	.word	0xe000ed00

080077a8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80077a8:	b580      	push	{r7, lr}
 80077aa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80077ac:	4b05      	ldr	r3, [pc, #20]	@ (80077c4 <SysTick_Handler+0x1c>)
 80077ae:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80077b0:	f001 fd46 	bl	8009240 <xTaskGetSchedulerState>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d001      	beq.n	80077be <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80077ba:	f002 fb3d 	bl	8009e38 <xPortSysTickHandler>
  }
}
 80077be:	bf00      	nop
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	e000e010 	.word	0xe000e010

080077c8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80077c8:	b580      	push	{r7, lr}
 80077ca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80077cc:	2100      	movs	r1, #0
 80077ce:	f06f 0004 	mvn.w	r0, #4
 80077d2:	f7ff ffbf 	bl	8007754 <__NVIC_SetPriority>
#endif
}
 80077d6:	bf00      	nop
 80077d8:	bd80      	pop	{r7, pc}
	...

080077dc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077e2:	f3ef 8305 	mrs	r3, IPSR
 80077e6:	603b      	str	r3, [r7, #0]
  return(result);
 80077e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80077ee:	f06f 0305 	mvn.w	r3, #5
 80077f2:	607b      	str	r3, [r7, #4]
 80077f4:	e00c      	b.n	8007810 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80077f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007820 <osKernelInitialize+0x44>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d105      	bne.n	800780a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80077fe:	4b08      	ldr	r3, [pc, #32]	@ (8007820 <osKernelInitialize+0x44>)
 8007800:	2201      	movs	r2, #1
 8007802:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007804:	2300      	movs	r3, #0
 8007806:	607b      	str	r3, [r7, #4]
 8007808:	e002      	b.n	8007810 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800780a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800780e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007810:	687b      	ldr	r3, [r7, #4]
}
 8007812:	4618      	mov	r0, r3
 8007814:	370c      	adds	r7, #12
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	20000334 	.word	0x20000334

08007824 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007824:	b580      	push	{r7, lr}
 8007826:	b082      	sub	sp, #8
 8007828:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800782a:	f3ef 8305 	mrs	r3, IPSR
 800782e:	603b      	str	r3, [r7, #0]
  return(result);
 8007830:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007836:	f06f 0305 	mvn.w	r3, #5
 800783a:	607b      	str	r3, [r7, #4]
 800783c:	e010      	b.n	8007860 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800783e:	4b0b      	ldr	r3, [pc, #44]	@ (800786c <osKernelStart+0x48>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d109      	bne.n	800785a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007846:	f7ff ffbf 	bl	80077c8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800784a:	4b08      	ldr	r3, [pc, #32]	@ (800786c <osKernelStart+0x48>)
 800784c:	2202      	movs	r2, #2
 800784e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007850:	f001 f892 	bl	8008978 <vTaskStartScheduler>
      stat = osOK;
 8007854:	2300      	movs	r3, #0
 8007856:	607b      	str	r3, [r7, #4]
 8007858:	e002      	b.n	8007860 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800785a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800785e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007860:	687b      	ldr	r3, [r7, #4]
}
 8007862:	4618      	mov	r0, r3
 8007864:	3708      	adds	r7, #8
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	20000334 	.word	0x20000334

08007870 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007870:	b580      	push	{r7, lr}
 8007872:	b08e      	sub	sp, #56	@ 0x38
 8007874:	af04      	add	r7, sp, #16
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800787c:	2300      	movs	r3, #0
 800787e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007880:	f3ef 8305 	mrs	r3, IPSR
 8007884:	617b      	str	r3, [r7, #20]
  return(result);
 8007886:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007888:	2b00      	cmp	r3, #0
 800788a:	d17e      	bne.n	800798a <osThreadNew+0x11a>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d07b      	beq.n	800798a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007892:	2380      	movs	r3, #128	@ 0x80
 8007894:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007896:	2318      	movs	r3, #24
 8007898:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800789a:	2300      	movs	r3, #0
 800789c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800789e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80078a2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d045      	beq.n	8007936 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d002      	beq.n	80078b8 <osThreadNew+0x48>
        name = attr->name;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d002      	beq.n	80078c6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	699b      	ldr	r3, [r3, #24]
 80078c4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d008      	beq.n	80078de <osThreadNew+0x6e>
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	2b38      	cmp	r3, #56	@ 0x38
 80078d0:	d805      	bhi.n	80078de <osThreadNew+0x6e>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d001      	beq.n	80078e2 <osThreadNew+0x72>
        return (NULL);
 80078de:	2300      	movs	r3, #0
 80078e0:	e054      	b.n	800798c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	695b      	ldr	r3, [r3, #20]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d003      	beq.n	80078f2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	089b      	lsrs	r3, r3, #2
 80078f0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00e      	beq.n	8007918 <osThreadNew+0xa8>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	2ba7      	cmp	r3, #167	@ 0xa7
 8007900:	d90a      	bls.n	8007918 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007906:	2b00      	cmp	r3, #0
 8007908:	d006      	beq.n	8007918 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d002      	beq.n	8007918 <osThreadNew+0xa8>
        mem = 1;
 8007912:	2301      	movs	r3, #1
 8007914:	61bb      	str	r3, [r7, #24]
 8007916:	e010      	b.n	800793a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10c      	bne.n	800793a <osThreadNew+0xca>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d108      	bne.n	800793a <osThreadNew+0xca>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d104      	bne.n	800793a <osThreadNew+0xca>
          mem = 0;
 8007930:	2300      	movs	r3, #0
 8007932:	61bb      	str	r3, [r7, #24]
 8007934:	e001      	b.n	800793a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007936:	2300      	movs	r3, #0
 8007938:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d110      	bne.n	8007962 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007948:	9202      	str	r2, [sp, #8]
 800794a:	9301      	str	r3, [sp, #4]
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	6a3a      	ldr	r2, [r7, #32]
 8007954:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f000 fe1a 	bl	8008590 <xTaskCreateStatic>
 800795c:	4603      	mov	r3, r0
 800795e:	613b      	str	r3, [r7, #16]
 8007960:	e013      	b.n	800798a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d110      	bne.n	800798a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	b29a      	uxth	r2, r3
 800796c:	f107 0310 	add.w	r3, r7, #16
 8007970:	9301      	str	r3, [sp, #4]
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 fe68 	bl	8008650 <xTaskCreate>
 8007980:	4603      	mov	r3, r0
 8007982:	2b01      	cmp	r3, #1
 8007984:	d001      	beq.n	800798a <osThreadNew+0x11a>
            hTask = NULL;
 8007986:	2300      	movs	r3, #0
 8007988:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800798a:	693b      	ldr	r3, [r7, #16]
}
 800798c:	4618      	mov	r0, r3
 800798e:	3728      	adds	r7, #40	@ 0x28
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800799c:	f3ef 8305 	mrs	r3, IPSR
 80079a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80079a2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d003      	beq.n	80079b0 <osDelay+0x1c>
    stat = osErrorISR;
 80079a8:	f06f 0305 	mvn.w	r3, #5
 80079ac:	60fb      	str	r3, [r7, #12]
 80079ae:	e007      	b.n	80079c0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80079b0:	2300      	movs	r3, #0
 80079b2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d002      	beq.n	80079c0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 ffa6 	bl	800890c <vTaskDelay>
    }
  }

  return (stat);
 80079c0:	68fb      	ldr	r3, [r7, #12]
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
	...

080079cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	4a07      	ldr	r2, [pc, #28]	@ (80079f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80079dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	4a06      	ldr	r2, [pc, #24]	@ (80079fc <vApplicationGetIdleTaskMemory+0x30>)
 80079e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2280      	movs	r2, #128	@ 0x80
 80079e8:	601a      	str	r2, [r3, #0]
}
 80079ea:	bf00      	nop
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	20000338 	.word	0x20000338
 80079fc:	200003e0 	.word	0x200003e0

08007a00 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007a00:	b480      	push	{r7}
 8007a02:	b085      	sub	sp, #20
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	4a07      	ldr	r2, [pc, #28]	@ (8007a2c <vApplicationGetTimerTaskMemory+0x2c>)
 8007a10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	4a06      	ldr	r2, [pc, #24]	@ (8007a30 <vApplicationGetTimerTaskMemory+0x30>)
 8007a16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a1e:	601a      	str	r2, [r3, #0]
}
 8007a20:	bf00      	nop
 8007a22:	3714      	adds	r7, #20
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	200005e0 	.word	0x200005e0
 8007a30:	20000688 	.word	0x20000688

08007a34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f103 0208 	add.w	r2, r3, #8
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007a4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f103 0208 	add.w	r2, r3, #8
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f103 0208 	add.w	r2, r3, #8
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a82:	bf00      	nop
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b085      	sub	sp, #20
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	689a      	ldr	r2, [r3, #8]
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	1c5a      	adds	r2, r3, #1
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	601a      	str	r2, [r3, #0]
}
 8007aca:	bf00      	nop
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr

08007ad6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b085      	sub	sp, #20
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
 8007ade:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007aec:	d103      	bne.n	8007af6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	60fb      	str	r3, [r7, #12]
 8007af4:	e00c      	b.n	8007b10 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	3308      	adds	r3, #8
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	e002      	b.n	8007b04 <vListInsert+0x2e>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	68ba      	ldr	r2, [r7, #8]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d2f6      	bcs.n	8007afe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	683a      	ldr	r2, [r7, #0]
 8007b1e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	683a      	ldr	r2, [r7, #0]
 8007b2a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	601a      	str	r2, [r3, #0]
}
 8007b3c:	bf00      	nop
 8007b3e:	3714      	adds	r7, #20
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b085      	sub	sp, #20
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	691b      	ldr	r3, [r3, #16]
 8007b54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	6892      	ldr	r2, [r2, #8]
 8007b5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6852      	ldr	r2, [r2, #4]
 8007b68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d103      	bne.n	8007b7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	689a      	ldr	r2, [r3, #8]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	1e5a      	subs	r2, r3, #1
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3714      	adds	r7, #20
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10b      	bne.n	8007bc8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007bc2:	bf00      	nop
 8007bc4:	bf00      	nop
 8007bc6:	e7fd      	b.n	8007bc4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007bc8:	f002 f8a6 	bl	8009d18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bd4:	68f9      	ldr	r1, [r7, #12]
 8007bd6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007bd8:	fb01 f303 	mul.w	r3, r1, r3
 8007bdc:	441a      	add	r2, r3
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	68f9      	ldr	r1, [r7, #12]
 8007bfc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007bfe:	fb01 f303 	mul.w	r3, r1, r3
 8007c02:	441a      	add	r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	22ff      	movs	r2, #255	@ 0xff
 8007c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	22ff      	movs	r2, #255	@ 0xff
 8007c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d114      	bne.n	8007c48 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d01a      	beq.n	8007c5c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	3310      	adds	r3, #16
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f001 f942 	bl	8008eb4 <xTaskRemoveFromEventList>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d012      	beq.n	8007c5c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007c36:	4b0d      	ldr	r3, [pc, #52]	@ (8007c6c <xQueueGenericReset+0xd0>)
 8007c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c3c:	601a      	str	r2, [r3, #0]
 8007c3e:	f3bf 8f4f 	dsb	sy
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	e009      	b.n	8007c5c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3310      	adds	r3, #16
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7ff fef1 	bl	8007a34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	3324      	adds	r3, #36	@ 0x24
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7ff feec 	bl	8007a34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007c5c:	f002 f88e 	bl	8009d7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007c60:	2301      	movs	r3, #1
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3710      	adds	r7, #16
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	e000ed04 	.word	0xe000ed04

08007c70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b08e      	sub	sp, #56	@ 0x38
 8007c74:	af02      	add	r7, sp, #8
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10b      	bne.n	8007c9c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c88:	f383 8811 	msr	BASEPRI, r3
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f3bf 8f4f 	dsb	sy
 8007c94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c96:	bf00      	nop
 8007c98:	bf00      	nop
 8007c9a:	e7fd      	b.n	8007c98 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10b      	bne.n	8007cba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca6:	f383 8811 	msr	BASEPRI, r3
 8007caa:	f3bf 8f6f 	isb	sy
 8007cae:	f3bf 8f4f 	dsb	sy
 8007cb2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007cb4:	bf00      	nop
 8007cb6:	bf00      	nop
 8007cb8:	e7fd      	b.n	8007cb6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d002      	beq.n	8007cc6 <xQueueGenericCreateStatic+0x56>
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d001      	beq.n	8007cca <xQueueGenericCreateStatic+0x5a>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <xQueueGenericCreateStatic+0x5c>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10b      	bne.n	8007ce8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	623b      	str	r3, [r7, #32]
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	e7fd      	b.n	8007ce4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d102      	bne.n	8007cf4 <xQueueGenericCreateStatic+0x84>
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <xQueueGenericCreateStatic+0x88>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e000      	b.n	8007cfa <xQueueGenericCreateStatic+0x8a>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10b      	bne.n	8007d16 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	61fb      	str	r3, [r7, #28]
}
 8007d10:	bf00      	nop
 8007d12:	bf00      	nop
 8007d14:	e7fd      	b.n	8007d12 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007d16:	2350      	movs	r3, #80	@ 0x50
 8007d18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	2b50      	cmp	r3, #80	@ 0x50
 8007d1e:	d00b      	beq.n	8007d38 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d24:	f383 8811 	msr	BASEPRI, r3
 8007d28:	f3bf 8f6f 	isb	sy
 8007d2c:	f3bf 8f4f 	dsb	sy
 8007d30:	61bb      	str	r3, [r7, #24]
}
 8007d32:	bf00      	nop
 8007d34:	bf00      	nop
 8007d36:	e7fd      	b.n	8007d34 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007d38:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00d      	beq.n	8007d60 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007d4c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	4613      	mov	r3, r2
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	68b9      	ldr	r1, [r7, #8]
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f000 f805 	bl	8007d6a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3730      	adds	r7, #48	@ 0x30
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	60f8      	str	r0, [r7, #12]
 8007d72:	60b9      	str	r1, [r7, #8]
 8007d74:	607a      	str	r2, [r7, #4]
 8007d76:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d103      	bne.n	8007d86 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	69ba      	ldr	r2, [r7, #24]
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	e002      	b.n	8007d8c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007d98:	2101      	movs	r1, #1
 8007d9a:	69b8      	ldr	r0, [r7, #24]
 8007d9c:	f7ff fefe 	bl	8007b9c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	78fa      	ldrb	r2, [r7, #3]
 8007da4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007da8:	bf00      	nop
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b08e      	sub	sp, #56	@ 0x38
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
 8007dbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10b      	bne.n	8007de4 <xQueueGenericSend+0x34>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007dde:	bf00      	nop
 8007de0:	bf00      	nop
 8007de2:	e7fd      	b.n	8007de0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d103      	bne.n	8007df2 <xQueueGenericSend+0x42>
 8007dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <xQueueGenericSend+0x46>
 8007df2:	2301      	movs	r3, #1
 8007df4:	e000      	b.n	8007df8 <xQueueGenericSend+0x48>
 8007df6:	2300      	movs	r3, #0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d10b      	bne.n	8007e14 <xQueueGenericSend+0x64>
	__asm volatile
 8007dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e00:	f383 8811 	msr	BASEPRI, r3
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e0e:	bf00      	nop
 8007e10:	bf00      	nop
 8007e12:	e7fd      	b.n	8007e10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d103      	bne.n	8007e22 <xQueueGenericSend+0x72>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d101      	bne.n	8007e26 <xQueueGenericSend+0x76>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e000      	b.n	8007e28 <xQueueGenericSend+0x78>
 8007e26:	2300      	movs	r3, #0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10b      	bne.n	8007e44 <xQueueGenericSend+0x94>
	__asm volatile
 8007e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e30:	f383 8811 	msr	BASEPRI, r3
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	f3bf 8f4f 	dsb	sy
 8007e3c:	623b      	str	r3, [r7, #32]
}
 8007e3e:	bf00      	nop
 8007e40:	bf00      	nop
 8007e42:	e7fd      	b.n	8007e40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e44:	f001 f9fc 	bl	8009240 <xTaskGetSchedulerState>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d102      	bne.n	8007e54 <xQueueGenericSend+0xa4>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <xQueueGenericSend+0xa8>
 8007e54:	2301      	movs	r3, #1
 8007e56:	e000      	b.n	8007e5a <xQueueGenericSend+0xaa>
 8007e58:	2300      	movs	r3, #0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10b      	bne.n	8007e76 <xQueueGenericSend+0xc6>
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	61fb      	str	r3, [r7, #28]
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	e7fd      	b.n	8007e72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e76:	f001 ff4f 	bl	8009d18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d302      	bcc.n	8007e8c <xQueueGenericSend+0xdc>
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d129      	bne.n	8007ee0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e8c:	683a      	ldr	r2, [r7, #0]
 8007e8e:	68b9      	ldr	r1, [r7, #8]
 8007e90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e92:	f000 fa0f 	bl	80082b4 <prvCopyDataToQueue>
 8007e96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d010      	beq.n	8007ec2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea2:	3324      	adds	r3, #36	@ 0x24
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f001 f805 	bl	8008eb4 <xTaskRemoveFromEventList>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d013      	beq.n	8007ed8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007eb0:	4b3f      	ldr	r3, [pc, #252]	@ (8007fb0 <xQueueGenericSend+0x200>)
 8007eb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	e00a      	b.n	8007ed8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d007      	beq.n	8007ed8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ec8:	4b39      	ldr	r3, [pc, #228]	@ (8007fb0 <xQueueGenericSend+0x200>)
 8007eca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ece:	601a      	str	r2, [r3, #0]
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ed8:	f001 ff50 	bl	8009d7c <vPortExitCritical>
				return pdPASS;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e063      	b.n	8007fa8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ee6:	f001 ff49 	bl	8009d7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007eea:	2300      	movs	r3, #0
 8007eec:	e05c      	b.n	8007fa8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d106      	bne.n	8007f02 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ef4:	f107 0314 	add.w	r3, r7, #20
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f001 f83f 	bl	8008f7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007efe:	2301      	movs	r3, #1
 8007f00:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f02:	f001 ff3b 	bl	8009d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f06:	f000 fda7 	bl	8008a58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f0a:	f001 ff05 	bl	8009d18 <vPortEnterCritical>
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f14:	b25b      	sxtb	r3, r3
 8007f16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f1a:	d103      	bne.n	8007f24 <xQueueGenericSend+0x174>
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f2a:	b25b      	sxtb	r3, r3
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f30:	d103      	bne.n	8007f3a <xQueueGenericSend+0x18a>
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f3a:	f001 ff1f 	bl	8009d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f3e:	1d3a      	adds	r2, r7, #4
 8007f40:	f107 0314 	add.w	r3, r7, #20
 8007f44:	4611      	mov	r1, r2
 8007f46:	4618      	mov	r0, r3
 8007f48:	f001 f82e 	bl	8008fa8 <xTaskCheckForTimeOut>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d124      	bne.n	8007f9c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007f52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f54:	f000 faa6 	bl	80084a4 <prvIsQueueFull>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d018      	beq.n	8007f90 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	3310      	adds	r3, #16
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	4611      	mov	r1, r2
 8007f66:	4618      	mov	r0, r3
 8007f68:	f000 ff52 	bl	8008e10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007f6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f6e:	f000 fa31 	bl	80083d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007f72:	f000 fd7f 	bl	8008a74 <xTaskResumeAll>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f47f af7c 	bne.w	8007e76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fb0 <xQueueGenericSend+0x200>)
 8007f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f84:	601a      	str	r2, [r3, #0]
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	e772      	b.n	8007e76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f92:	f000 fa1f 	bl	80083d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f96:	f000 fd6d 	bl	8008a74 <xTaskResumeAll>
 8007f9a:	e76c      	b.n	8007e76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007f9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f9e:	f000 fa19 	bl	80083d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fa2:	f000 fd67 	bl	8008a74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007fa6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3738      	adds	r7, #56	@ 0x38
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	e000ed04 	.word	0xe000ed04

08007fb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b090      	sub	sp, #64	@ 0x40
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
 8007fc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10b      	bne.n	8007fe4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d103      	bne.n	8007ff2 <xQueueGenericSendFromISR+0x3e>
 8007fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <xQueueGenericSendFromISR+0x42>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e000      	b.n	8007ff8 <xQueueGenericSendFromISR+0x44>
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10b      	bne.n	8008014 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008000:	f383 8811 	msr	BASEPRI, r3
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800800e:	bf00      	nop
 8008010:	bf00      	nop
 8008012:	e7fd      	b.n	8008010 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	2b02      	cmp	r3, #2
 8008018:	d103      	bne.n	8008022 <xQueueGenericSendFromISR+0x6e>
 800801a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800801c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800801e:	2b01      	cmp	r3, #1
 8008020:	d101      	bne.n	8008026 <xQueueGenericSendFromISR+0x72>
 8008022:	2301      	movs	r3, #1
 8008024:	e000      	b.n	8008028 <xQueueGenericSendFromISR+0x74>
 8008026:	2300      	movs	r3, #0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10b      	bne.n	8008044 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	623b      	str	r3, [r7, #32]
}
 800803e:	bf00      	nop
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008044:	f001 ff48 	bl	8009ed8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008048:	f3ef 8211 	mrs	r2, BASEPRI
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	61fa      	str	r2, [r7, #28]
 800805e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008060:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008062:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008066:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800806c:	429a      	cmp	r2, r3
 800806e:	d302      	bcc.n	8008076 <xQueueGenericSendFromISR+0xc2>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	2b02      	cmp	r3, #2
 8008074:	d12f      	bne.n	80080d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800807c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008084:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	68b9      	ldr	r1, [r7, #8]
 800808a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800808c:	f000 f912 	bl	80082b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008090:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008094:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008098:	d112      	bne.n	80080c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800809a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d016      	beq.n	80080d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a4:	3324      	adds	r3, #36	@ 0x24
 80080a6:	4618      	mov	r0, r3
 80080a8:	f000 ff04 	bl	8008eb4 <xTaskRemoveFromEventList>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00e      	beq.n	80080d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00b      	beq.n	80080d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	e007      	b.n	80080d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80080c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80080c4:	3301      	adds	r3, #1
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	b25a      	sxtb	r2, r3
 80080ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80080d0:	2301      	movs	r3, #1
 80080d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80080d4:	e001      	b.n	80080da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80080d6:	2300      	movs	r3, #0
 80080d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80080e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3740      	adds	r7, #64	@ 0x40
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b08c      	sub	sp, #48	@ 0x30
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80080fc:	2300      	movs	r3, #0
 80080fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10b      	bne.n	8008122 <xQueueReceive+0x32>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	623b      	str	r3, [r7, #32]
}
 800811c:	bf00      	nop
 800811e:	bf00      	nop
 8008120:	e7fd      	b.n	800811e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d103      	bne.n	8008130 <xQueueReceive+0x40>
 8008128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812c:	2b00      	cmp	r3, #0
 800812e:	d101      	bne.n	8008134 <xQueueReceive+0x44>
 8008130:	2301      	movs	r3, #1
 8008132:	e000      	b.n	8008136 <xQueueReceive+0x46>
 8008134:	2300      	movs	r3, #0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d10b      	bne.n	8008152 <xQueueReceive+0x62>
	__asm volatile
 800813a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813e:	f383 8811 	msr	BASEPRI, r3
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	f3bf 8f4f 	dsb	sy
 800814a:	61fb      	str	r3, [r7, #28]
}
 800814c:	bf00      	nop
 800814e:	bf00      	nop
 8008150:	e7fd      	b.n	800814e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008152:	f001 f875 	bl	8009240 <xTaskGetSchedulerState>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d102      	bne.n	8008162 <xQueueReceive+0x72>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <xQueueReceive+0x76>
 8008162:	2301      	movs	r3, #1
 8008164:	e000      	b.n	8008168 <xQueueReceive+0x78>
 8008166:	2300      	movs	r3, #0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10b      	bne.n	8008184 <xQueueReceive+0x94>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	61bb      	str	r3, [r7, #24]
}
 800817e:	bf00      	nop
 8008180:	bf00      	nop
 8008182:	e7fd      	b.n	8008180 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008184:	f001 fdc8 	bl	8009d18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800818e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01f      	beq.n	80081d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008194:	68b9      	ldr	r1, [r7, #8]
 8008196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008198:	f000 f8f6 	bl	8008388 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819e:	1e5a      	subs	r2, r3, #1
 80081a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00f      	beq.n	80081cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ae:	3310      	adds	r3, #16
 80081b0:	4618      	mov	r0, r3
 80081b2:	f000 fe7f 	bl	8008eb4 <xTaskRemoveFromEventList>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d007      	beq.n	80081cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80081bc:	4b3c      	ldr	r3, [pc, #240]	@ (80082b0 <xQueueReceive+0x1c0>)
 80081be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081cc:	f001 fdd6 	bl	8009d7c <vPortExitCritical>
				return pdPASS;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e069      	b.n	80082a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d103      	bne.n	80081e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081da:	f001 fdcf 	bl	8009d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081de:	2300      	movs	r3, #0
 80081e0:	e062      	b.n	80082a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d106      	bne.n	80081f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081e8:	f107 0310 	add.w	r3, r7, #16
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fec5 	bl	8008f7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081f2:	2301      	movs	r3, #1
 80081f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081f6:	f001 fdc1 	bl	8009d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081fa:	f000 fc2d 	bl	8008a58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081fe:	f001 fd8b 	bl	8009d18 <vPortEnterCritical>
 8008202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008208:	b25b      	sxtb	r3, r3
 800820a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800820e:	d103      	bne.n	8008218 <xQueueReceive+0x128>
 8008210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008212:	2200      	movs	r2, #0
 8008214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800821a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800821e:	b25b      	sxtb	r3, r3
 8008220:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008224:	d103      	bne.n	800822e <xQueueReceive+0x13e>
 8008226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800822e:	f001 fda5 	bl	8009d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008232:	1d3a      	adds	r2, r7, #4
 8008234:	f107 0310 	add.w	r3, r7, #16
 8008238:	4611      	mov	r1, r2
 800823a:	4618      	mov	r0, r3
 800823c:	f000 feb4 	bl	8008fa8 <xTaskCheckForTimeOut>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d123      	bne.n	800828e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008248:	f000 f916 	bl	8008478 <prvIsQueueEmpty>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d017      	beq.n	8008282 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008254:	3324      	adds	r3, #36	@ 0x24
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	4611      	mov	r1, r2
 800825a:	4618      	mov	r0, r3
 800825c:	f000 fdd8 	bl	8008e10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008260:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008262:	f000 f8b7 	bl	80083d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008266:	f000 fc05 	bl	8008a74 <xTaskResumeAll>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d189      	bne.n	8008184 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008270:	4b0f      	ldr	r3, [pc, #60]	@ (80082b0 <xQueueReceive+0x1c0>)
 8008272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008276:	601a      	str	r2, [r3, #0]
 8008278:	f3bf 8f4f 	dsb	sy
 800827c:	f3bf 8f6f 	isb	sy
 8008280:	e780      	b.n	8008184 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008284:	f000 f8a6 	bl	80083d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008288:	f000 fbf4 	bl	8008a74 <xTaskResumeAll>
 800828c:	e77a      	b.n	8008184 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800828e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008290:	f000 f8a0 	bl	80083d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008294:	f000 fbee 	bl	8008a74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800829a:	f000 f8ed 	bl	8008478 <prvIsQueueEmpty>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f43f af6f 	beq.w	8008184 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80082a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3730      	adds	r7, #48	@ 0x30
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	e000ed04 	.word	0xe000ed04

080082b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80082c0:	2300      	movs	r3, #0
 80082c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d10d      	bne.n	80082ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d14d      	bne.n	8008376 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	4618      	mov	r0, r3
 80082e0:	f000 ffcc 	bl	800927c <xTaskPriorityDisinherit>
 80082e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	609a      	str	r2, [r3, #8]
 80082ec:	e043      	b.n	8008376 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d119      	bne.n	8008328 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6858      	ldr	r0, [r3, #4]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082fc:	461a      	mov	r2, r3
 80082fe:	68b9      	ldr	r1, [r7, #8]
 8008300:	f002 fdcd 	bl	800ae9e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	685a      	ldr	r2, [r3, #4]
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800830c:	441a      	add	r2, r3
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	429a      	cmp	r2, r3
 800831c:	d32b      	bcc.n	8008376 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	605a      	str	r2, [r3, #4]
 8008326:	e026      	b.n	8008376 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	68d8      	ldr	r0, [r3, #12]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008330:	461a      	mov	r2, r3
 8008332:	68b9      	ldr	r1, [r7, #8]
 8008334:	f002 fdb3 	bl	800ae9e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	68da      	ldr	r2, [r3, #12]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008340:	425b      	negs	r3, r3
 8008342:	441a      	add	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	68da      	ldr	r2, [r3, #12]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	429a      	cmp	r2, r3
 8008352:	d207      	bcs.n	8008364 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835c:	425b      	negs	r3, r3
 800835e:	441a      	add	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b02      	cmp	r3, #2
 8008368:	d105      	bne.n	8008376 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d002      	beq.n	8008376 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	3b01      	subs	r3, #1
 8008374:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	1c5a      	adds	r2, r3, #1
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800837e:	697b      	ldr	r3, [r7, #20]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3718      	adds	r7, #24
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008396:	2b00      	cmp	r3, #0
 8008398:	d018      	beq.n	80083cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68da      	ldr	r2, [r3, #12]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a2:	441a      	add	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	68da      	ldr	r2, [r3, #12]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d303      	bcc.n	80083bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	68d9      	ldr	r1, [r3, #12]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c4:	461a      	mov	r2, r3
 80083c6:	6838      	ldr	r0, [r7, #0]
 80083c8:	f002 fd69 	bl	800ae9e <memcpy>
	}
}
 80083cc:	bf00      	nop
 80083ce:	3708      	adds	r7, #8
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083dc:	f001 fc9c 	bl	8009d18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083e8:	e011      	b.n	800840e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d012      	beq.n	8008418 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3324      	adds	r3, #36	@ 0x24
 80083f6:	4618      	mov	r0, r3
 80083f8:	f000 fd5c 	bl	8008eb4 <xTaskRemoveFromEventList>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008402:	f000 fe35 	bl	8009070 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008406:	7bfb      	ldrb	r3, [r7, #15]
 8008408:	3b01      	subs	r3, #1
 800840a:	b2db      	uxtb	r3, r3
 800840c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800840e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008412:	2b00      	cmp	r3, #0
 8008414:	dce9      	bgt.n	80083ea <prvUnlockQueue+0x16>
 8008416:	e000      	b.n	800841a <prvUnlockQueue+0x46>
					break;
 8008418:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	22ff      	movs	r2, #255	@ 0xff
 800841e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008422:	f001 fcab 	bl	8009d7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008426:	f001 fc77 	bl	8009d18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008430:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008432:	e011      	b.n	8008458 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d012      	beq.n	8008462 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	3310      	adds	r3, #16
 8008440:	4618      	mov	r0, r3
 8008442:	f000 fd37 	bl	8008eb4 <xTaskRemoveFromEventList>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d001      	beq.n	8008450 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800844c:	f000 fe10 	bl	8009070 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008450:	7bbb      	ldrb	r3, [r7, #14]
 8008452:	3b01      	subs	r3, #1
 8008454:	b2db      	uxtb	r3, r3
 8008456:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008458:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800845c:	2b00      	cmp	r3, #0
 800845e:	dce9      	bgt.n	8008434 <prvUnlockQueue+0x60>
 8008460:	e000      	b.n	8008464 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008462:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	22ff      	movs	r2, #255	@ 0xff
 8008468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800846c:	f001 fc86 	bl	8009d7c <vPortExitCritical>
}
 8008470:	bf00      	nop
 8008472:	3710      	adds	r7, #16
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008480:	f001 fc4a 	bl	8009d18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008488:	2b00      	cmp	r3, #0
 800848a:	d102      	bne.n	8008492 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800848c:	2301      	movs	r3, #1
 800848e:	60fb      	str	r3, [r7, #12]
 8008490:	e001      	b.n	8008496 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008492:	2300      	movs	r3, #0
 8008494:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008496:	f001 fc71 	bl	8009d7c <vPortExitCritical>

	return xReturn;
 800849a:	68fb      	ldr	r3, [r7, #12]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084ac:	f001 fc34 	bl	8009d18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d102      	bne.n	80084c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80084bc:	2301      	movs	r3, #1
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e001      	b.n	80084c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80084c2:	2300      	movs	r3, #0
 80084c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084c6:	f001 fc59 	bl	8009d7c <vPortExitCritical>

	return xReturn;
 80084ca:	68fb      	ldr	r3, [r7, #12]
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3710      	adds	r7, #16
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084de:	2300      	movs	r3, #0
 80084e0:	60fb      	str	r3, [r7, #12]
 80084e2:	e014      	b.n	800850e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80084e4:	4a0f      	ldr	r2, [pc, #60]	@ (8008524 <vQueueAddToRegistry+0x50>)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10b      	bne.n	8008508 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80084f0:	490c      	ldr	r1, [pc, #48]	@ (8008524 <vQueueAddToRegistry+0x50>)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	683a      	ldr	r2, [r7, #0]
 80084f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80084fa:	4a0a      	ldr	r2, [pc, #40]	@ (8008524 <vQueueAddToRegistry+0x50>)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	00db      	lsls	r3, r3, #3
 8008500:	4413      	add	r3, r2
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008506:	e006      	b.n	8008516 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	3301      	adds	r3, #1
 800850c:	60fb      	str	r3, [r7, #12]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2b07      	cmp	r3, #7
 8008512:	d9e7      	bls.n	80084e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008514:	bf00      	nop
 8008516:	bf00      	nop
 8008518:	3714      	adds	r7, #20
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr
 8008522:	bf00      	nop
 8008524:	20000a88 	.word	0x20000a88

08008528 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008528:	b580      	push	{r7, lr}
 800852a:	b086      	sub	sp, #24
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008538:	f001 fbee 	bl	8009d18 <vPortEnterCritical>
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008542:	b25b      	sxtb	r3, r3
 8008544:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008548:	d103      	bne.n	8008552 <vQueueWaitForMessageRestricted+0x2a>
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	2200      	movs	r2, #0
 800854e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008558:	b25b      	sxtb	r3, r3
 800855a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800855e:	d103      	bne.n	8008568 <vQueueWaitForMessageRestricted+0x40>
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008568:	f001 fc08 	bl	8009d7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008570:	2b00      	cmp	r3, #0
 8008572:	d106      	bne.n	8008582 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	3324      	adds	r3, #36	@ 0x24
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	68b9      	ldr	r1, [r7, #8]
 800857c:	4618      	mov	r0, r3
 800857e:	f000 fc6d 	bl	8008e5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008582:	6978      	ldr	r0, [r7, #20]
 8008584:	f7ff ff26 	bl	80083d4 <prvUnlockQueue>
	}
 8008588:	bf00      	nop
 800858a:	3718      	adds	r7, #24
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008590:	b580      	push	{r7, lr}
 8008592:	b08e      	sub	sp, #56	@ 0x38
 8008594:	af04      	add	r7, sp, #16
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
 800859c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800859e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10b      	bne.n	80085bc <xTaskCreateStatic+0x2c>
	__asm volatile
 80085a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	623b      	str	r3, [r7, #32]
}
 80085b6:	bf00      	nop
 80085b8:	bf00      	nop
 80085ba:	e7fd      	b.n	80085b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80085bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d10b      	bne.n	80085da <xTaskCreateStatic+0x4a>
	__asm volatile
 80085c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	61fb      	str	r3, [r7, #28]
}
 80085d4:	bf00      	nop
 80085d6:	bf00      	nop
 80085d8:	e7fd      	b.n	80085d6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80085da:	23a8      	movs	r3, #168	@ 0xa8
 80085dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	2ba8      	cmp	r3, #168	@ 0xa8
 80085e2:	d00b      	beq.n	80085fc <xTaskCreateStatic+0x6c>
	__asm volatile
 80085e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e8:	f383 8811 	msr	BASEPRI, r3
 80085ec:	f3bf 8f6f 	isb	sy
 80085f0:	f3bf 8f4f 	dsb	sy
 80085f4:	61bb      	str	r3, [r7, #24]
}
 80085f6:	bf00      	nop
 80085f8:	bf00      	nop
 80085fa:	e7fd      	b.n	80085f8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80085fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80085fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008600:	2b00      	cmp	r3, #0
 8008602:	d01e      	beq.n	8008642 <xTaskCreateStatic+0xb2>
 8008604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008606:	2b00      	cmp	r3, #0
 8008608:	d01b      	beq.n	8008642 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800860a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800860c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008612:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	2202      	movs	r2, #2
 8008618:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800861c:	2300      	movs	r3, #0
 800861e:	9303      	str	r3, [sp, #12]
 8008620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008622:	9302      	str	r3, [sp, #8]
 8008624:	f107 0314 	add.w	r3, r7, #20
 8008628:	9301      	str	r3, [sp, #4]
 800862a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	68b9      	ldr	r1, [r7, #8]
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 f851 	bl	80086dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800863a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800863c:	f000 f8f6 	bl	800882c <prvAddNewTaskToReadyList>
 8008640:	e001      	b.n	8008646 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008642:	2300      	movs	r3, #0
 8008644:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008646:	697b      	ldr	r3, [r7, #20]
	}
 8008648:	4618      	mov	r0, r3
 800864a:	3728      	adds	r7, #40	@ 0x28
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008650:	b580      	push	{r7, lr}
 8008652:	b08c      	sub	sp, #48	@ 0x30
 8008654:	af04      	add	r7, sp, #16
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	603b      	str	r3, [r7, #0]
 800865c:	4613      	mov	r3, r2
 800865e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008660:	88fb      	ldrh	r3, [r7, #6]
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4618      	mov	r0, r3
 8008666:	f001 fc79 	bl	8009f5c <pvPortMalloc>
 800866a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00e      	beq.n	8008690 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008672:	20a8      	movs	r0, #168	@ 0xa8
 8008674:	f001 fc72 	bl	8009f5c <pvPortMalloc>
 8008678:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d003      	beq.n	8008688 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	631a      	str	r2, [r3, #48]	@ 0x30
 8008686:	e005      	b.n	8008694 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008688:	6978      	ldr	r0, [r7, #20]
 800868a:	f001 fd35 	bl	800a0f8 <vPortFree>
 800868e:	e001      	b.n	8008694 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008690:	2300      	movs	r3, #0
 8008692:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d017      	beq.n	80086ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086a2:	88fa      	ldrh	r2, [r7, #6]
 80086a4:	2300      	movs	r3, #0
 80086a6:	9303      	str	r3, [sp, #12]
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	9302      	str	r3, [sp, #8]
 80086ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ae:	9301      	str	r3, [sp, #4]
 80086b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	68b9      	ldr	r1, [r7, #8]
 80086b8:	68f8      	ldr	r0, [r7, #12]
 80086ba:	f000 f80f 	bl	80086dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086be:	69f8      	ldr	r0, [r7, #28]
 80086c0:	f000 f8b4 	bl	800882c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086c4:	2301      	movs	r3, #1
 80086c6:	61bb      	str	r3, [r7, #24]
 80086c8:	e002      	b.n	80086d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80086ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086d0:	69bb      	ldr	r3, [r7, #24]
	}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3720      	adds	r7, #32
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
	...

080086dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b088      	sub	sp, #32
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
 80086e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	461a      	mov	r2, r3
 80086f4:	21a5      	movs	r1, #165	@ 0xa5
 80086f6:	f002 fb56 	bl	800ada6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008704:	3b01      	subs	r3, #1
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	4413      	add	r3, r2
 800870a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	f023 0307 	bic.w	r3, r3, #7
 8008712:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	f003 0307 	and.w	r3, r3, #7
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00b      	beq.n	8008736 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800871e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008722:	f383 8811 	msr	BASEPRI, r3
 8008726:	f3bf 8f6f 	isb	sy
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	617b      	str	r3, [r7, #20]
}
 8008730:	bf00      	nop
 8008732:	bf00      	nop
 8008734:	e7fd      	b.n	8008732 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d01f      	beq.n	800877c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800873c:	2300      	movs	r3, #0
 800873e:	61fb      	str	r3, [r7, #28]
 8008740:	e012      	b.n	8008768 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	4413      	add	r3, r2
 8008748:	7819      	ldrb	r1, [r3, #0]
 800874a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	4413      	add	r3, r2
 8008750:	3334      	adds	r3, #52	@ 0x34
 8008752:	460a      	mov	r2, r1
 8008754:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008756:	68ba      	ldr	r2, [r7, #8]
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	4413      	add	r3, r2
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d006      	beq.n	8008770 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	3301      	adds	r3, #1
 8008766:	61fb      	str	r3, [r7, #28]
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	2b0f      	cmp	r3, #15
 800876c:	d9e9      	bls.n	8008742 <prvInitialiseNewTask+0x66>
 800876e:	e000      	b.n	8008772 <prvInitialiseNewTask+0x96>
			{
				break;
 8008770:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008774:	2200      	movs	r2, #0
 8008776:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800877a:	e003      	b.n	8008784 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800877c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877e:	2200      	movs	r2, #0
 8008780:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008786:	2b37      	cmp	r3, #55	@ 0x37
 8008788:	d901      	bls.n	800878e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800878a:	2337      	movs	r3, #55	@ 0x37
 800878c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800878e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008792:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008798:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800879a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879c:	2200      	movs	r2, #0
 800879e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a2:	3304      	adds	r3, #4
 80087a4:	4618      	mov	r0, r3
 80087a6:	f7ff f965 	bl	8007a74 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	3318      	adds	r3, #24
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7ff f960 	bl	8007a74 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087bc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087cc:	2200      	movs	r2, #0
 80087ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80087da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087dc:	3354      	adds	r3, #84	@ 0x54
 80087de:	224c      	movs	r2, #76	@ 0x4c
 80087e0:	2100      	movs	r1, #0
 80087e2:	4618      	mov	r0, r3
 80087e4:	f002 fadf 	bl	800ada6 <memset>
 80087e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ea:	4a0d      	ldr	r2, [pc, #52]	@ (8008820 <prvInitialiseNewTask+0x144>)
 80087ec:	659a      	str	r2, [r3, #88]	@ 0x58
 80087ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f0:	4a0c      	ldr	r2, [pc, #48]	@ (8008824 <prvInitialiseNewTask+0x148>)
 80087f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80087f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008828 <prvInitialiseNewTask+0x14c>)
 80087f8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	68f9      	ldr	r1, [r7, #12]
 80087fe:	69b8      	ldr	r0, [r7, #24]
 8008800:	f001 f95a 	bl	8009ab8 <pxPortInitialiseStack>
 8008804:	4602      	mov	r2, r0
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800880a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008814:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008816:	bf00      	nop
 8008818:	3720      	adds	r7, #32
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	20006940 	.word	0x20006940
 8008824:	200069a8 	.word	0x200069a8
 8008828:	20006a10 	.word	0x20006a10

0800882c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008834:	f001 fa70 	bl	8009d18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008838:	4b2d      	ldr	r3, [pc, #180]	@ (80088f0 <prvAddNewTaskToReadyList+0xc4>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3301      	adds	r3, #1
 800883e:	4a2c      	ldr	r2, [pc, #176]	@ (80088f0 <prvAddNewTaskToReadyList+0xc4>)
 8008840:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008842:	4b2c      	ldr	r3, [pc, #176]	@ (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d109      	bne.n	800885e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800884a:	4a2a      	ldr	r2, [pc, #168]	@ (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008850:	4b27      	ldr	r3, [pc, #156]	@ (80088f0 <prvAddNewTaskToReadyList+0xc4>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b01      	cmp	r3, #1
 8008856:	d110      	bne.n	800887a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008858:	f000 fc2e 	bl	80090b8 <prvInitialiseTaskLists>
 800885c:	e00d      	b.n	800887a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800885e:	4b26      	ldr	r3, [pc, #152]	@ (80088f8 <prvAddNewTaskToReadyList+0xcc>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d109      	bne.n	800887a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008866:	4b23      	ldr	r3, [pc, #140]	@ (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008870:	429a      	cmp	r2, r3
 8008872:	d802      	bhi.n	800887a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008874:	4a1f      	ldr	r2, [pc, #124]	@ (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800887a:	4b20      	ldr	r3, [pc, #128]	@ (80088fc <prvAddNewTaskToReadyList+0xd0>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3301      	adds	r3, #1
 8008880:	4a1e      	ldr	r2, [pc, #120]	@ (80088fc <prvAddNewTaskToReadyList+0xd0>)
 8008882:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008884:	4b1d      	ldr	r3, [pc, #116]	@ (80088fc <prvAddNewTaskToReadyList+0xd0>)
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008890:	4b1b      	ldr	r3, [pc, #108]	@ (8008900 <prvAddNewTaskToReadyList+0xd4>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	429a      	cmp	r2, r3
 8008896:	d903      	bls.n	80088a0 <prvAddNewTaskToReadyList+0x74>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800889c:	4a18      	ldr	r2, [pc, #96]	@ (8008900 <prvAddNewTaskToReadyList+0xd4>)
 800889e:	6013      	str	r3, [r2, #0]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a4:	4613      	mov	r3, r2
 80088a6:	009b      	lsls	r3, r3, #2
 80088a8:	4413      	add	r3, r2
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4a15      	ldr	r2, [pc, #84]	@ (8008904 <prvAddNewTaskToReadyList+0xd8>)
 80088ae:	441a      	add	r2, r3
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	3304      	adds	r3, #4
 80088b4:	4619      	mov	r1, r3
 80088b6:	4610      	mov	r0, r2
 80088b8:	f7ff f8e9 	bl	8007a8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088bc:	f001 fa5e 	bl	8009d7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088c0:	4b0d      	ldr	r3, [pc, #52]	@ (80088f8 <prvAddNewTaskToReadyList+0xcc>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00e      	beq.n	80088e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088c8:	4b0a      	ldr	r3, [pc, #40]	@ (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d207      	bcs.n	80088e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80088d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008908 <prvAddNewTaskToReadyList+0xdc>)
 80088d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088e6:	bf00      	nop
 80088e8:	3708      	adds	r7, #8
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	20000f9c 	.word	0x20000f9c
 80088f4:	20000ac8 	.word	0x20000ac8
 80088f8:	20000fa8 	.word	0x20000fa8
 80088fc:	20000fb8 	.word	0x20000fb8
 8008900:	20000fa4 	.word	0x20000fa4
 8008904:	20000acc 	.word	0x20000acc
 8008908:	e000ed04 	.word	0xe000ed04

0800890c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008914:	2300      	movs	r3, #0
 8008916:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d018      	beq.n	8008950 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800891e:	4b14      	ldr	r3, [pc, #80]	@ (8008970 <vTaskDelay+0x64>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00b      	beq.n	800893e <vTaskDelay+0x32>
	__asm volatile
 8008926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800892a:	f383 8811 	msr	BASEPRI, r3
 800892e:	f3bf 8f6f 	isb	sy
 8008932:	f3bf 8f4f 	dsb	sy
 8008936:	60bb      	str	r3, [r7, #8]
}
 8008938:	bf00      	nop
 800893a:	bf00      	nop
 800893c:	e7fd      	b.n	800893a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800893e:	f000 f88b 	bl	8008a58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008942:	2100      	movs	r1, #0
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fd09 	bl	800935c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800894a:	f000 f893 	bl	8008a74 <xTaskResumeAll>
 800894e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d107      	bne.n	8008966 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008956:	4b07      	ldr	r3, [pc, #28]	@ (8008974 <vTaskDelay+0x68>)
 8008958:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800895c:	601a      	str	r2, [r3, #0]
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008966:	bf00      	nop
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	20000fc4 	.word	0x20000fc4
 8008974:	e000ed04 	.word	0xe000ed04

08008978 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b08a      	sub	sp, #40	@ 0x28
 800897c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800897e:	2300      	movs	r3, #0
 8008980:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008982:	2300      	movs	r3, #0
 8008984:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008986:	463a      	mov	r2, r7
 8008988:	1d39      	adds	r1, r7, #4
 800898a:	f107 0308 	add.w	r3, r7, #8
 800898e:	4618      	mov	r0, r3
 8008990:	f7ff f81c 	bl	80079cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008994:	6839      	ldr	r1, [r7, #0]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	68ba      	ldr	r2, [r7, #8]
 800899a:	9202      	str	r2, [sp, #8]
 800899c:	9301      	str	r3, [sp, #4]
 800899e:	2300      	movs	r3, #0
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	2300      	movs	r3, #0
 80089a4:	460a      	mov	r2, r1
 80089a6:	4924      	ldr	r1, [pc, #144]	@ (8008a38 <vTaskStartScheduler+0xc0>)
 80089a8:	4824      	ldr	r0, [pc, #144]	@ (8008a3c <vTaskStartScheduler+0xc4>)
 80089aa:	f7ff fdf1 	bl	8008590 <xTaskCreateStatic>
 80089ae:	4603      	mov	r3, r0
 80089b0:	4a23      	ldr	r2, [pc, #140]	@ (8008a40 <vTaskStartScheduler+0xc8>)
 80089b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089b4:	4b22      	ldr	r3, [pc, #136]	@ (8008a40 <vTaskStartScheduler+0xc8>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d002      	beq.n	80089c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089bc:	2301      	movs	r3, #1
 80089be:	617b      	str	r3, [r7, #20]
 80089c0:	e001      	b.n	80089c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089c2:	2300      	movs	r3, #0
 80089c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d102      	bne.n	80089d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80089cc:	f000 fd1a 	bl	8009404 <xTimerCreateTimerTask>
 80089d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d11b      	bne.n	8008a10 <vTaskStartScheduler+0x98>
	__asm volatile
 80089d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089dc:	f383 8811 	msr	BASEPRI, r3
 80089e0:	f3bf 8f6f 	isb	sy
 80089e4:	f3bf 8f4f 	dsb	sy
 80089e8:	613b      	str	r3, [r7, #16]
}
 80089ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80089ec:	4b15      	ldr	r3, [pc, #84]	@ (8008a44 <vTaskStartScheduler+0xcc>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	3354      	adds	r3, #84	@ 0x54
 80089f2:	4a15      	ldr	r2, [pc, #84]	@ (8008a48 <vTaskStartScheduler+0xd0>)
 80089f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80089f6:	4b15      	ldr	r3, [pc, #84]	@ (8008a4c <vTaskStartScheduler+0xd4>)
 80089f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80089fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80089fe:	4b14      	ldr	r3, [pc, #80]	@ (8008a50 <vTaskStartScheduler+0xd8>)
 8008a00:	2201      	movs	r2, #1
 8008a02:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a04:	4b13      	ldr	r3, [pc, #76]	@ (8008a54 <vTaskStartScheduler+0xdc>)
 8008a06:	2200      	movs	r2, #0
 8008a08:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a0a:	f001 f8e1 	bl	8009bd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a0e:	e00f      	b.n	8008a30 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a16:	d10b      	bne.n	8008a30 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1c:	f383 8811 	msr	BASEPRI, r3
 8008a20:	f3bf 8f6f 	isb	sy
 8008a24:	f3bf 8f4f 	dsb	sy
 8008a28:	60fb      	str	r3, [r7, #12]
}
 8008a2a:	bf00      	nop
 8008a2c:	bf00      	nop
 8008a2e:	e7fd      	b.n	8008a2c <vTaskStartScheduler+0xb4>
}
 8008a30:	bf00      	nop
 8008a32:	3718      	adds	r7, #24
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	0800bf6c 	.word	0x0800bf6c
 8008a3c:	08009089 	.word	0x08009089
 8008a40:	20000fc0 	.word	0x20000fc0
 8008a44:	20000ac8 	.word	0x20000ac8
 8008a48:	20000100 	.word	0x20000100
 8008a4c:	20000fbc 	.word	0x20000fbc
 8008a50:	20000fa8 	.word	0x20000fa8
 8008a54:	20000fa0 	.word	0x20000fa0

08008a58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a5c:	4b04      	ldr	r3, [pc, #16]	@ (8008a70 <vTaskSuspendAll+0x18>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	3301      	adds	r3, #1
 8008a62:	4a03      	ldr	r2, [pc, #12]	@ (8008a70 <vTaskSuspendAll+0x18>)
 8008a64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a66:	bf00      	nop
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr
 8008a70:	20000fc4 	.word	0x20000fc4

08008a74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008a82:	4b42      	ldr	r3, [pc, #264]	@ (8008b8c <xTaskResumeAll+0x118>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d10b      	bne.n	8008aa2 <xTaskResumeAll+0x2e>
	__asm volatile
 8008a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8e:	f383 8811 	msr	BASEPRI, r3
 8008a92:	f3bf 8f6f 	isb	sy
 8008a96:	f3bf 8f4f 	dsb	sy
 8008a9a:	603b      	str	r3, [r7, #0]
}
 8008a9c:	bf00      	nop
 8008a9e:	bf00      	nop
 8008aa0:	e7fd      	b.n	8008a9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008aa2:	f001 f939 	bl	8009d18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008aa6:	4b39      	ldr	r3, [pc, #228]	@ (8008b8c <xTaskResumeAll+0x118>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	4a37      	ldr	r2, [pc, #220]	@ (8008b8c <xTaskResumeAll+0x118>)
 8008aae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ab0:	4b36      	ldr	r3, [pc, #216]	@ (8008b8c <xTaskResumeAll+0x118>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d162      	bne.n	8008b7e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ab8:	4b35      	ldr	r3, [pc, #212]	@ (8008b90 <xTaskResumeAll+0x11c>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d05e      	beq.n	8008b7e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ac0:	e02f      	b.n	8008b22 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ac2:	4b34      	ldr	r3, [pc, #208]	@ (8008b94 <xTaskResumeAll+0x120>)
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	3318      	adds	r3, #24
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7ff f83a 	bl	8007b48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	3304      	adds	r3, #4
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7ff f835 	bl	8007b48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8008b98 <xTaskResumeAll+0x124>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d903      	bls.n	8008af2 <xTaskResumeAll+0x7e>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aee:	4a2a      	ldr	r2, [pc, #168]	@ (8008b98 <xTaskResumeAll+0x124>)
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008af6:	4613      	mov	r3, r2
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	4413      	add	r3, r2
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4a27      	ldr	r2, [pc, #156]	@ (8008b9c <xTaskResumeAll+0x128>)
 8008b00:	441a      	add	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	3304      	adds	r3, #4
 8008b06:	4619      	mov	r1, r3
 8008b08:	4610      	mov	r0, r2
 8008b0a:	f7fe ffc0 	bl	8007a8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b12:	4b23      	ldr	r3, [pc, #140]	@ (8008ba0 <xTaskResumeAll+0x12c>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d302      	bcc.n	8008b22 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008b1c:	4b21      	ldr	r3, [pc, #132]	@ (8008ba4 <xTaskResumeAll+0x130>)
 8008b1e:	2201      	movs	r2, #1
 8008b20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b22:	4b1c      	ldr	r3, [pc, #112]	@ (8008b94 <xTaskResumeAll+0x120>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1cb      	bne.n	8008ac2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d001      	beq.n	8008b34 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b30:	f000 fb66 	bl	8009200 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b34:	4b1c      	ldr	r3, [pc, #112]	@ (8008ba8 <xTaskResumeAll+0x134>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d010      	beq.n	8008b62 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b40:	f000 f846 	bl	8008bd0 <xTaskIncrementTick>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d002      	beq.n	8008b50 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008b4a:	4b16      	ldr	r3, [pc, #88]	@ (8008ba4 <xTaskResumeAll+0x130>)
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	3b01      	subs	r3, #1
 8008b54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d1f1      	bne.n	8008b40 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008b5c:	4b12      	ldr	r3, [pc, #72]	@ (8008ba8 <xTaskResumeAll+0x134>)
 8008b5e:	2200      	movs	r2, #0
 8008b60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b62:	4b10      	ldr	r3, [pc, #64]	@ (8008ba4 <xTaskResumeAll+0x130>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d009      	beq.n	8008b7e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8008bac <xTaskResumeAll+0x138>)
 8008b70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b74:	601a      	str	r2, [r3, #0]
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b7e:	f001 f8fd 	bl	8009d7c <vPortExitCritical>

	return xAlreadyYielded;
 8008b82:	68bb      	ldr	r3, [r7, #8]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	20000fc4 	.word	0x20000fc4
 8008b90:	20000f9c 	.word	0x20000f9c
 8008b94:	20000f5c 	.word	0x20000f5c
 8008b98:	20000fa4 	.word	0x20000fa4
 8008b9c:	20000acc 	.word	0x20000acc
 8008ba0:	20000ac8 	.word	0x20000ac8
 8008ba4:	20000fb0 	.word	0x20000fb0
 8008ba8:	20000fac 	.word	0x20000fac
 8008bac:	e000ed04 	.word	0xe000ed04

08008bb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008bb6:	4b05      	ldr	r3, [pc, #20]	@ (8008bcc <xTaskGetTickCount+0x1c>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008bbc:	687b      	ldr	r3, [r7, #4]
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	370c      	adds	r7, #12
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	20000fa0 	.word	0x20000fa0

08008bd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b086      	sub	sp, #24
 8008bd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bda:	4b4f      	ldr	r3, [pc, #316]	@ (8008d18 <xTaskIncrementTick+0x148>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f040 8090 	bne.w	8008d04 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008be4:	4b4d      	ldr	r3, [pc, #308]	@ (8008d1c <xTaskIncrementTick+0x14c>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3301      	adds	r3, #1
 8008bea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008bec:	4a4b      	ldr	r2, [pc, #300]	@ (8008d1c <xTaskIncrementTick+0x14c>)
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d121      	bne.n	8008c3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008bf8:	4b49      	ldr	r3, [pc, #292]	@ (8008d20 <xTaskIncrementTick+0x150>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00b      	beq.n	8008c1a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	603b      	str	r3, [r7, #0]
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop
 8008c18:	e7fd      	b.n	8008c16 <xTaskIncrementTick+0x46>
 8008c1a:	4b41      	ldr	r3, [pc, #260]	@ (8008d20 <xTaskIncrementTick+0x150>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	60fb      	str	r3, [r7, #12]
 8008c20:	4b40      	ldr	r3, [pc, #256]	@ (8008d24 <xTaskIncrementTick+0x154>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a3e      	ldr	r2, [pc, #248]	@ (8008d20 <xTaskIncrementTick+0x150>)
 8008c26:	6013      	str	r3, [r2, #0]
 8008c28:	4a3e      	ldr	r2, [pc, #248]	@ (8008d24 <xTaskIncrementTick+0x154>)
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6013      	str	r3, [r2, #0]
 8008c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8008d28 <xTaskIncrementTick+0x158>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	3301      	adds	r3, #1
 8008c34:	4a3c      	ldr	r2, [pc, #240]	@ (8008d28 <xTaskIncrementTick+0x158>)
 8008c36:	6013      	str	r3, [r2, #0]
 8008c38:	f000 fae2 	bl	8009200 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c3c:	4b3b      	ldr	r3, [pc, #236]	@ (8008d2c <xTaskIncrementTick+0x15c>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d349      	bcc.n	8008cda <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c46:	4b36      	ldr	r3, [pc, #216]	@ (8008d20 <xTaskIncrementTick+0x150>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d104      	bne.n	8008c5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c50:	4b36      	ldr	r3, [pc, #216]	@ (8008d2c <xTaskIncrementTick+0x15c>)
 8008c52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c56:	601a      	str	r2, [r3, #0]
					break;
 8008c58:	e03f      	b.n	8008cda <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c5a:	4b31      	ldr	r3, [pc, #196]	@ (8008d20 <xTaskIncrementTick+0x150>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	68db      	ldr	r3, [r3, #12]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c6a:	693a      	ldr	r2, [r7, #16]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d203      	bcs.n	8008c7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008c72:	4a2e      	ldr	r2, [pc, #184]	@ (8008d2c <xTaskIncrementTick+0x15c>)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008c78:	e02f      	b.n	8008cda <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	3304      	adds	r3, #4
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7fe ff62 	bl	8007b48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d004      	beq.n	8008c96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	3318      	adds	r3, #24
 8008c90:	4618      	mov	r0, r3
 8008c92:	f7fe ff59 	bl	8007b48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c9a:	4b25      	ldr	r3, [pc, #148]	@ (8008d30 <xTaskIncrementTick+0x160>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d903      	bls.n	8008caa <xTaskIncrementTick+0xda>
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca6:	4a22      	ldr	r2, [pc, #136]	@ (8008d30 <xTaskIncrementTick+0x160>)
 8008ca8:	6013      	str	r3, [r2, #0]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cae:	4613      	mov	r3, r2
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	4413      	add	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4a1f      	ldr	r2, [pc, #124]	@ (8008d34 <xTaskIncrementTick+0x164>)
 8008cb8:	441a      	add	r2, r3
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	3304      	adds	r3, #4
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	4610      	mov	r0, r2
 8008cc2:	f7fe fee4 	bl	8007a8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cca:	4b1b      	ldr	r3, [pc, #108]	@ (8008d38 <xTaskIncrementTick+0x168>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d3b8      	bcc.n	8008c46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cd8:	e7b5      	b.n	8008c46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008cda:	4b17      	ldr	r3, [pc, #92]	@ (8008d38 <xTaskIncrementTick+0x168>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce0:	4914      	ldr	r1, [pc, #80]	@ (8008d34 <xTaskIncrementTick+0x164>)
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	440b      	add	r3, r1
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d901      	bls.n	8008cf6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008cf6:	4b11      	ldr	r3, [pc, #68]	@ (8008d3c <xTaskIncrementTick+0x16c>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d007      	beq.n	8008d0e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	617b      	str	r3, [r7, #20]
 8008d02:	e004      	b.n	8008d0e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d04:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <xTaskIncrementTick+0x170>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	4a0d      	ldr	r2, [pc, #52]	@ (8008d40 <xTaskIncrementTick+0x170>)
 8008d0c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d0e:	697b      	ldr	r3, [r7, #20]
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3718      	adds	r7, #24
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	20000fc4 	.word	0x20000fc4
 8008d1c:	20000fa0 	.word	0x20000fa0
 8008d20:	20000f54 	.word	0x20000f54
 8008d24:	20000f58 	.word	0x20000f58
 8008d28:	20000fb4 	.word	0x20000fb4
 8008d2c:	20000fbc 	.word	0x20000fbc
 8008d30:	20000fa4 	.word	0x20000fa4
 8008d34:	20000acc 	.word	0x20000acc
 8008d38:	20000ac8 	.word	0x20000ac8
 8008d3c:	20000fb0 	.word	0x20000fb0
 8008d40:	20000fac 	.word	0x20000fac

08008d44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d44:	b480      	push	{r7}
 8008d46:	b085      	sub	sp, #20
 8008d48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8008df8 <vTaskSwitchContext+0xb4>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d003      	beq.n	8008d5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d52:	4b2a      	ldr	r3, [pc, #168]	@ (8008dfc <vTaskSwitchContext+0xb8>)
 8008d54:	2201      	movs	r2, #1
 8008d56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d58:	e047      	b.n	8008dea <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008d5a:	4b28      	ldr	r3, [pc, #160]	@ (8008dfc <vTaskSwitchContext+0xb8>)
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d60:	4b27      	ldr	r3, [pc, #156]	@ (8008e00 <vTaskSwitchContext+0xbc>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	60fb      	str	r3, [r7, #12]
 8008d66:	e011      	b.n	8008d8c <vTaskSwitchContext+0x48>
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10b      	bne.n	8008d86 <vTaskSwitchContext+0x42>
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	607b      	str	r3, [r7, #4]
}
 8008d80:	bf00      	nop
 8008d82:	bf00      	nop
 8008d84:	e7fd      	b.n	8008d82 <vTaskSwitchContext+0x3e>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	3b01      	subs	r3, #1
 8008d8a:	60fb      	str	r3, [r7, #12]
 8008d8c:	491d      	ldr	r1, [pc, #116]	@ (8008e04 <vTaskSwitchContext+0xc0>)
 8008d8e:	68fa      	ldr	r2, [r7, #12]
 8008d90:	4613      	mov	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	440b      	add	r3, r1
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d0e3      	beq.n	8008d68 <vTaskSwitchContext+0x24>
 8008da0:	68fa      	ldr	r2, [r7, #12]
 8008da2:	4613      	mov	r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4413      	add	r3, r2
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4a16      	ldr	r2, [pc, #88]	@ (8008e04 <vTaskSwitchContext+0xc0>)
 8008dac:	4413      	add	r3, r2
 8008dae:	60bb      	str	r3, [r7, #8]
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	685a      	ldr	r2, [r3, #4]
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	605a      	str	r2, [r3, #4]
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	685a      	ldr	r2, [r3, #4]
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	3308      	adds	r3, #8
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d104      	bne.n	8008dd0 <vTaskSwitchContext+0x8c>
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	605a      	str	r2, [r3, #4]
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8008e08 <vTaskSwitchContext+0xc4>)
 8008dd8:	6013      	str	r3, [r2, #0]
 8008dda:	4a09      	ldr	r2, [pc, #36]	@ (8008e00 <vTaskSwitchContext+0xbc>)
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008de0:	4b09      	ldr	r3, [pc, #36]	@ (8008e08 <vTaskSwitchContext+0xc4>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	3354      	adds	r3, #84	@ 0x54
 8008de6:	4a09      	ldr	r2, [pc, #36]	@ (8008e0c <vTaskSwitchContext+0xc8>)
 8008de8:	6013      	str	r3, [r2, #0]
}
 8008dea:	bf00      	nop
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	20000fc4 	.word	0x20000fc4
 8008dfc:	20000fb0 	.word	0x20000fb0
 8008e00:	20000fa4 	.word	0x20000fa4
 8008e04:	20000acc 	.word	0x20000acc
 8008e08:	20000ac8 	.word	0x20000ac8
 8008e0c:	20000100 	.word	0x20000100

08008e10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10b      	bne.n	8008e38 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	60fb      	str	r3, [r7, #12]
}
 8008e32:	bf00      	nop
 8008e34:	bf00      	nop
 8008e36:	e7fd      	b.n	8008e34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e38:	4b07      	ldr	r3, [pc, #28]	@ (8008e58 <vTaskPlaceOnEventList+0x48>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	3318      	adds	r3, #24
 8008e3e:	4619      	mov	r1, r3
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f7fe fe48 	bl	8007ad6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e46:	2101      	movs	r1, #1
 8008e48:	6838      	ldr	r0, [r7, #0]
 8008e4a:	f000 fa87 	bl	800935c <prvAddCurrentTaskToDelayedList>
}
 8008e4e:	bf00      	nop
 8008e50:	3710      	adds	r7, #16
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	20000ac8 	.word	0x20000ac8

08008e5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b086      	sub	sp, #24
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	60b9      	str	r1, [r7, #8]
 8008e66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d10b      	bne.n	8008e86 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	617b      	str	r3, [r7, #20]
}
 8008e80:	bf00      	nop
 8008e82:	bf00      	nop
 8008e84:	e7fd      	b.n	8008e82 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e86:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3318      	adds	r3, #24
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f7fe fdfd 	bl	8007a8e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d002      	beq.n	8008ea0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008e9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e9e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ea0:	6879      	ldr	r1, [r7, #4]
 8008ea2:	68b8      	ldr	r0, [r7, #8]
 8008ea4:	f000 fa5a 	bl	800935c <prvAddCurrentTaskToDelayedList>
	}
 8008ea8:	bf00      	nop
 8008eaa:	3718      	adds	r7, #24
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	20000ac8 	.word	0x20000ac8

08008eb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b086      	sub	sp, #24
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10b      	bne.n	8008ee2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ece:	f383 8811 	msr	BASEPRI, r3
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	f3bf 8f4f 	dsb	sy
 8008eda:	60fb      	str	r3, [r7, #12]
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	e7fd      	b.n	8008ede <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	3318      	adds	r3, #24
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fe2e 	bl	8007b48 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008eec:	4b1d      	ldr	r3, [pc, #116]	@ (8008f64 <xTaskRemoveFromEventList+0xb0>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d11d      	bne.n	8008f30 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	3304      	adds	r3, #4
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7fe fe25 	bl	8007b48 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f02:	4b19      	ldr	r3, [pc, #100]	@ (8008f68 <xTaskRemoveFromEventList+0xb4>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d903      	bls.n	8008f12 <xTaskRemoveFromEventList+0x5e>
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0e:	4a16      	ldr	r2, [pc, #88]	@ (8008f68 <xTaskRemoveFromEventList+0xb4>)
 8008f10:	6013      	str	r3, [r2, #0]
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f16:	4613      	mov	r3, r2
 8008f18:	009b      	lsls	r3, r3, #2
 8008f1a:	4413      	add	r3, r2
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	4a13      	ldr	r2, [pc, #76]	@ (8008f6c <xTaskRemoveFromEventList+0xb8>)
 8008f20:	441a      	add	r2, r3
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	3304      	adds	r3, #4
 8008f26:	4619      	mov	r1, r3
 8008f28:	4610      	mov	r0, r2
 8008f2a:	f7fe fdb0 	bl	8007a8e <vListInsertEnd>
 8008f2e:	e005      	b.n	8008f3c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	3318      	adds	r3, #24
 8008f34:	4619      	mov	r1, r3
 8008f36:	480e      	ldr	r0, [pc, #56]	@ (8008f70 <xTaskRemoveFromEventList+0xbc>)
 8008f38:	f7fe fda9 	bl	8007a8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f40:	4b0c      	ldr	r3, [pc, #48]	@ (8008f74 <xTaskRemoveFromEventList+0xc0>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d905      	bls.n	8008f56 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8008f78 <xTaskRemoveFromEventList+0xc4>)
 8008f50:	2201      	movs	r2, #1
 8008f52:	601a      	str	r2, [r3, #0]
 8008f54:	e001      	b.n	8008f5a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008f56:	2300      	movs	r3, #0
 8008f58:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f5a:	697b      	ldr	r3, [r7, #20]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	20000fc4 	.word	0x20000fc4
 8008f68:	20000fa4 	.word	0x20000fa4
 8008f6c:	20000acc 	.word	0x20000acc
 8008f70:	20000f5c 	.word	0x20000f5c
 8008f74:	20000ac8 	.word	0x20000ac8
 8008f78:	20000fb0 	.word	0x20000fb0

08008f7c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b083      	sub	sp, #12
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f84:	4b06      	ldr	r3, [pc, #24]	@ (8008fa0 <vTaskInternalSetTimeOutState+0x24>)
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f8c:	4b05      	ldr	r3, [pc, #20]	@ (8008fa4 <vTaskInternalSetTimeOutState+0x28>)
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	605a      	str	r2, [r3, #4]
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr
 8008fa0:	20000fb4 	.word	0x20000fb4
 8008fa4:	20000fa0 	.word	0x20000fa0

08008fa8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b088      	sub	sp, #32
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d10b      	bne.n	8008fd0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fbc:	f383 8811 	msr	BASEPRI, r3
 8008fc0:	f3bf 8f6f 	isb	sy
 8008fc4:	f3bf 8f4f 	dsb	sy
 8008fc8:	613b      	str	r3, [r7, #16]
}
 8008fca:	bf00      	nop
 8008fcc:	bf00      	nop
 8008fce:	e7fd      	b.n	8008fcc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10b      	bne.n	8008fee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	60fb      	str	r3, [r7, #12]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008fee:	f000 fe93 	bl	8009d18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8009068 <xTaskCheckForTimeOut+0xc0>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	69ba      	ldr	r2, [r7, #24]
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800900a:	d102      	bne.n	8009012 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800900c:	2300      	movs	r3, #0
 800900e:	61fb      	str	r3, [r7, #28]
 8009010:	e023      	b.n	800905a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	4b15      	ldr	r3, [pc, #84]	@ (800906c <xTaskCheckForTimeOut+0xc4>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	429a      	cmp	r2, r3
 800901c:	d007      	beq.n	800902e <xTaskCheckForTimeOut+0x86>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	69ba      	ldr	r2, [r7, #24]
 8009024:	429a      	cmp	r2, r3
 8009026:	d302      	bcc.n	800902e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009028:	2301      	movs	r3, #1
 800902a:	61fb      	str	r3, [r7, #28]
 800902c:	e015      	b.n	800905a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	697a      	ldr	r2, [r7, #20]
 8009034:	429a      	cmp	r2, r3
 8009036:	d20b      	bcs.n	8009050 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	1ad2      	subs	r2, r2, r3
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f7ff ff99 	bl	8008f7c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800904a:	2300      	movs	r3, #0
 800904c:	61fb      	str	r3, [r7, #28]
 800904e:	e004      	b.n	800905a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	2200      	movs	r2, #0
 8009054:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009056:	2301      	movs	r3, #1
 8009058:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800905a:	f000 fe8f 	bl	8009d7c <vPortExitCritical>

	return xReturn;
 800905e:	69fb      	ldr	r3, [r7, #28]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3720      	adds	r7, #32
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	20000fa0 	.word	0x20000fa0
 800906c:	20000fb4 	.word	0x20000fb4

08009070 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009070:	b480      	push	{r7}
 8009072:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009074:	4b03      	ldr	r3, [pc, #12]	@ (8009084 <vTaskMissedYield+0x14>)
 8009076:	2201      	movs	r2, #1
 8009078:	601a      	str	r2, [r3, #0]
}
 800907a:	bf00      	nop
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr
 8009084:	20000fb0 	.word	0x20000fb0

08009088 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009090:	f000 f852 	bl	8009138 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009094:	4b06      	ldr	r3, [pc, #24]	@ (80090b0 <prvIdleTask+0x28>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2b01      	cmp	r3, #1
 800909a:	d9f9      	bls.n	8009090 <prvIdleTask+0x8>
			{
				taskYIELD();
 800909c:	4b05      	ldr	r3, [pc, #20]	@ (80090b4 <prvIdleTask+0x2c>)
 800909e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090a2:	601a      	str	r2, [r3, #0]
 80090a4:	f3bf 8f4f 	dsb	sy
 80090a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090ac:	e7f0      	b.n	8009090 <prvIdleTask+0x8>
 80090ae:	bf00      	nop
 80090b0:	20000acc 	.word	0x20000acc
 80090b4:	e000ed04 	.word	0xe000ed04

080090b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b082      	sub	sp, #8
 80090bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090be:	2300      	movs	r3, #0
 80090c0:	607b      	str	r3, [r7, #4]
 80090c2:	e00c      	b.n	80090de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	4613      	mov	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	4413      	add	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4a12      	ldr	r2, [pc, #72]	@ (8009118 <prvInitialiseTaskLists+0x60>)
 80090d0:	4413      	add	r3, r2
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fe fcae 	bl	8007a34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	3301      	adds	r3, #1
 80090dc:	607b      	str	r3, [r7, #4]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2b37      	cmp	r3, #55	@ 0x37
 80090e2:	d9ef      	bls.n	80090c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80090e4:	480d      	ldr	r0, [pc, #52]	@ (800911c <prvInitialiseTaskLists+0x64>)
 80090e6:	f7fe fca5 	bl	8007a34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80090ea:	480d      	ldr	r0, [pc, #52]	@ (8009120 <prvInitialiseTaskLists+0x68>)
 80090ec:	f7fe fca2 	bl	8007a34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80090f0:	480c      	ldr	r0, [pc, #48]	@ (8009124 <prvInitialiseTaskLists+0x6c>)
 80090f2:	f7fe fc9f 	bl	8007a34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80090f6:	480c      	ldr	r0, [pc, #48]	@ (8009128 <prvInitialiseTaskLists+0x70>)
 80090f8:	f7fe fc9c 	bl	8007a34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80090fc:	480b      	ldr	r0, [pc, #44]	@ (800912c <prvInitialiseTaskLists+0x74>)
 80090fe:	f7fe fc99 	bl	8007a34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009102:	4b0b      	ldr	r3, [pc, #44]	@ (8009130 <prvInitialiseTaskLists+0x78>)
 8009104:	4a05      	ldr	r2, [pc, #20]	@ (800911c <prvInitialiseTaskLists+0x64>)
 8009106:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009108:	4b0a      	ldr	r3, [pc, #40]	@ (8009134 <prvInitialiseTaskLists+0x7c>)
 800910a:	4a05      	ldr	r2, [pc, #20]	@ (8009120 <prvInitialiseTaskLists+0x68>)
 800910c:	601a      	str	r2, [r3, #0]
}
 800910e:	bf00      	nop
 8009110:	3708      	adds	r7, #8
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	20000acc 	.word	0x20000acc
 800911c:	20000f2c 	.word	0x20000f2c
 8009120:	20000f40 	.word	0x20000f40
 8009124:	20000f5c 	.word	0x20000f5c
 8009128:	20000f70 	.word	0x20000f70
 800912c:	20000f88 	.word	0x20000f88
 8009130:	20000f54 	.word	0x20000f54
 8009134:	20000f58 	.word	0x20000f58

08009138 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800913e:	e019      	b.n	8009174 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009140:	f000 fdea 	bl	8009d18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009144:	4b10      	ldr	r3, [pc, #64]	@ (8009188 <prvCheckTasksWaitingTermination+0x50>)
 8009146:	68db      	ldr	r3, [r3, #12]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	3304      	adds	r3, #4
 8009150:	4618      	mov	r0, r3
 8009152:	f7fe fcf9 	bl	8007b48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009156:	4b0d      	ldr	r3, [pc, #52]	@ (800918c <prvCheckTasksWaitingTermination+0x54>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	3b01      	subs	r3, #1
 800915c:	4a0b      	ldr	r2, [pc, #44]	@ (800918c <prvCheckTasksWaitingTermination+0x54>)
 800915e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009160:	4b0b      	ldr	r3, [pc, #44]	@ (8009190 <prvCheckTasksWaitingTermination+0x58>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	3b01      	subs	r3, #1
 8009166:	4a0a      	ldr	r2, [pc, #40]	@ (8009190 <prvCheckTasksWaitingTermination+0x58>)
 8009168:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800916a:	f000 fe07 	bl	8009d7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f810 	bl	8009194 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009174:	4b06      	ldr	r3, [pc, #24]	@ (8009190 <prvCheckTasksWaitingTermination+0x58>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d1e1      	bne.n	8009140 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800917c:	bf00      	nop
 800917e:	bf00      	nop
 8009180:	3708      	adds	r7, #8
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	20000f70 	.word	0x20000f70
 800918c:	20000f9c 	.word	0x20000f9c
 8009190:	20000f84 	.word	0x20000f84

08009194 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	3354      	adds	r3, #84	@ 0x54
 80091a0:	4618      	mov	r0, r3
 80091a2:	f002 fa2b 	bl	800b5fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d108      	bne.n	80091c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091b4:	4618      	mov	r0, r3
 80091b6:	f000 ff9f 	bl	800a0f8 <vPortFree>
				vPortFree( pxTCB );
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 ff9c 	bl	800a0f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091c0:	e019      	b.n	80091f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d103      	bne.n	80091d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 ff93 	bl	800a0f8 <vPortFree>
	}
 80091d2:	e010      	b.n	80091f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d00b      	beq.n	80091f6 <prvDeleteTCB+0x62>
	__asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	60fb      	str	r3, [r7, #12]
}
 80091f0:	bf00      	nop
 80091f2:	bf00      	nop
 80091f4:	e7fd      	b.n	80091f2 <prvDeleteTCB+0x5e>
	}
 80091f6:	bf00      	nop
 80091f8:	3710      	adds	r7, #16
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
	...

08009200 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009206:	4b0c      	ldr	r3, [pc, #48]	@ (8009238 <prvResetNextTaskUnblockTime+0x38>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d104      	bne.n	800921a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009210:	4b0a      	ldr	r3, [pc, #40]	@ (800923c <prvResetNextTaskUnblockTime+0x3c>)
 8009212:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009216:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009218:	e008      	b.n	800922c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800921a:	4b07      	ldr	r3, [pc, #28]	@ (8009238 <prvResetNextTaskUnblockTime+0x38>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	68db      	ldr	r3, [r3, #12]
 8009222:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	4a04      	ldr	r2, [pc, #16]	@ (800923c <prvResetNextTaskUnblockTime+0x3c>)
 800922a:	6013      	str	r3, [r2, #0]
}
 800922c:	bf00      	nop
 800922e:	370c      	adds	r7, #12
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr
 8009238:	20000f54 	.word	0x20000f54
 800923c:	20000fbc 	.word	0x20000fbc

08009240 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009246:	4b0b      	ldr	r3, [pc, #44]	@ (8009274 <xTaskGetSchedulerState+0x34>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d102      	bne.n	8009254 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800924e:	2301      	movs	r3, #1
 8009250:	607b      	str	r3, [r7, #4]
 8009252:	e008      	b.n	8009266 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009254:	4b08      	ldr	r3, [pc, #32]	@ (8009278 <xTaskGetSchedulerState+0x38>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d102      	bne.n	8009262 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800925c:	2302      	movs	r3, #2
 800925e:	607b      	str	r3, [r7, #4]
 8009260:	e001      	b.n	8009266 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009262:	2300      	movs	r3, #0
 8009264:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009266:	687b      	ldr	r3, [r7, #4]
	}
 8009268:	4618      	mov	r0, r3
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr
 8009274:	20000fa8 	.word	0x20000fa8
 8009278:	20000fc4 	.word	0x20000fc4

0800927c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800927c:	b580      	push	{r7, lr}
 800927e:	b086      	sub	sp, #24
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009288:	2300      	movs	r3, #0
 800928a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d058      	beq.n	8009344 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009292:	4b2f      	ldr	r3, [pc, #188]	@ (8009350 <xTaskPriorityDisinherit+0xd4>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	693a      	ldr	r2, [r7, #16]
 8009298:	429a      	cmp	r2, r3
 800929a:	d00b      	beq.n	80092b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800929c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a0:	f383 8811 	msr	BASEPRI, r3
 80092a4:	f3bf 8f6f 	isb	sy
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	60fb      	str	r3, [r7, #12]
}
 80092ae:	bf00      	nop
 80092b0:	bf00      	nop
 80092b2:	e7fd      	b.n	80092b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d10b      	bne.n	80092d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80092bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c0:	f383 8811 	msr	BASEPRI, r3
 80092c4:	f3bf 8f6f 	isb	sy
 80092c8:	f3bf 8f4f 	dsb	sy
 80092cc:	60bb      	str	r3, [r7, #8]
}
 80092ce:	bf00      	nop
 80092d0:	bf00      	nop
 80092d2:	e7fd      	b.n	80092d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092d8:	1e5a      	subs	r2, r3, #1
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d02c      	beq.n	8009344 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d128      	bne.n	8009344 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	3304      	adds	r3, #4
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7fe fc26 	bl	8007b48 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009308:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009314:	4b0f      	ldr	r3, [pc, #60]	@ (8009354 <xTaskPriorityDisinherit+0xd8>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	429a      	cmp	r2, r3
 800931a:	d903      	bls.n	8009324 <xTaskPriorityDisinherit+0xa8>
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	4a0c      	ldr	r2, [pc, #48]	@ (8009354 <xTaskPriorityDisinherit+0xd8>)
 8009322:	6013      	str	r3, [r2, #0]
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009328:	4613      	mov	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	4413      	add	r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	4a09      	ldr	r2, [pc, #36]	@ (8009358 <xTaskPriorityDisinherit+0xdc>)
 8009332:	441a      	add	r2, r3
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	3304      	adds	r3, #4
 8009338:	4619      	mov	r1, r3
 800933a:	4610      	mov	r0, r2
 800933c:	f7fe fba7 	bl	8007a8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009340:	2301      	movs	r3, #1
 8009342:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009344:	697b      	ldr	r3, [r7, #20]
	}
 8009346:	4618      	mov	r0, r3
 8009348:	3718      	adds	r7, #24
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	20000ac8 	.word	0x20000ac8
 8009354:	20000fa4 	.word	0x20000fa4
 8009358:	20000acc 	.word	0x20000acc

0800935c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009366:	4b21      	ldr	r3, [pc, #132]	@ (80093ec <prvAddCurrentTaskToDelayedList+0x90>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800936c:	4b20      	ldr	r3, [pc, #128]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	3304      	adds	r3, #4
 8009372:	4618      	mov	r0, r3
 8009374:	f7fe fbe8 	bl	8007b48 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800937e:	d10a      	bne.n	8009396 <prvAddCurrentTaskToDelayedList+0x3a>
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d007      	beq.n	8009396 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009386:	4b1a      	ldr	r3, [pc, #104]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3304      	adds	r3, #4
 800938c:	4619      	mov	r1, r3
 800938e:	4819      	ldr	r0, [pc, #100]	@ (80093f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009390:	f7fe fb7d 	bl	8007a8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009394:	e026      	b.n	80093e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009396:	68fa      	ldr	r2, [r7, #12]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	4413      	add	r3, r2
 800939c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800939e:	4b14      	ldr	r3, [pc, #80]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68ba      	ldr	r2, [r7, #8]
 80093a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80093a6:	68ba      	ldr	r2, [r7, #8]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d209      	bcs.n	80093c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093ae:	4b12      	ldr	r3, [pc, #72]	@ (80093f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	4b0f      	ldr	r3, [pc, #60]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	3304      	adds	r3, #4
 80093b8:	4619      	mov	r1, r3
 80093ba:	4610      	mov	r0, r2
 80093bc:	f7fe fb8b 	bl	8007ad6 <vListInsert>
}
 80093c0:	e010      	b.n	80093e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093c2:	4b0e      	ldr	r3, [pc, #56]	@ (80093fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	4b0a      	ldr	r3, [pc, #40]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3304      	adds	r3, #4
 80093cc:	4619      	mov	r1, r3
 80093ce:	4610      	mov	r0, r2
 80093d0:	f7fe fb81 	bl	8007ad6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80093d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009400 <prvAddCurrentTaskToDelayedList+0xa4>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	429a      	cmp	r2, r3
 80093dc:	d202      	bcs.n	80093e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80093de:	4a08      	ldr	r2, [pc, #32]	@ (8009400 <prvAddCurrentTaskToDelayedList+0xa4>)
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	6013      	str	r3, [r2, #0]
}
 80093e4:	bf00      	nop
 80093e6:	3710      	adds	r7, #16
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	20000fa0 	.word	0x20000fa0
 80093f0:	20000ac8 	.word	0x20000ac8
 80093f4:	20000f88 	.word	0x20000f88
 80093f8:	20000f58 	.word	0x20000f58
 80093fc:	20000f54 	.word	0x20000f54
 8009400:	20000fbc 	.word	0x20000fbc

08009404 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b08a      	sub	sp, #40	@ 0x28
 8009408:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800940a:	2300      	movs	r3, #0
 800940c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800940e:	f000 fb13 	bl	8009a38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009412:	4b1d      	ldr	r3, [pc, #116]	@ (8009488 <xTimerCreateTimerTask+0x84>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d021      	beq.n	800945e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800941a:	2300      	movs	r3, #0
 800941c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800941e:	2300      	movs	r3, #0
 8009420:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009422:	1d3a      	adds	r2, r7, #4
 8009424:	f107 0108 	add.w	r1, r7, #8
 8009428:	f107 030c 	add.w	r3, r7, #12
 800942c:	4618      	mov	r0, r3
 800942e:	f7fe fae7 	bl	8007a00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009432:	6879      	ldr	r1, [r7, #4]
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	68fa      	ldr	r2, [r7, #12]
 8009438:	9202      	str	r2, [sp, #8]
 800943a:	9301      	str	r3, [sp, #4]
 800943c:	2302      	movs	r3, #2
 800943e:	9300      	str	r3, [sp, #0]
 8009440:	2300      	movs	r3, #0
 8009442:	460a      	mov	r2, r1
 8009444:	4911      	ldr	r1, [pc, #68]	@ (800948c <xTimerCreateTimerTask+0x88>)
 8009446:	4812      	ldr	r0, [pc, #72]	@ (8009490 <xTimerCreateTimerTask+0x8c>)
 8009448:	f7ff f8a2 	bl	8008590 <xTaskCreateStatic>
 800944c:	4603      	mov	r3, r0
 800944e:	4a11      	ldr	r2, [pc, #68]	@ (8009494 <xTimerCreateTimerTask+0x90>)
 8009450:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009452:	4b10      	ldr	r3, [pc, #64]	@ (8009494 <xTimerCreateTimerTask+0x90>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d001      	beq.n	800945e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800945a:	2301      	movs	r3, #1
 800945c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10b      	bne.n	800947c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009468:	f383 8811 	msr	BASEPRI, r3
 800946c:	f3bf 8f6f 	isb	sy
 8009470:	f3bf 8f4f 	dsb	sy
 8009474:	613b      	str	r3, [r7, #16]
}
 8009476:	bf00      	nop
 8009478:	bf00      	nop
 800947a:	e7fd      	b.n	8009478 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800947c:	697b      	ldr	r3, [r7, #20]
}
 800947e:	4618      	mov	r0, r3
 8009480:	3718      	adds	r7, #24
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}
 8009486:	bf00      	nop
 8009488:	20000ff8 	.word	0x20000ff8
 800948c:	0800bf74 	.word	0x0800bf74
 8009490:	080095d1 	.word	0x080095d1
 8009494:	20000ffc 	.word	0x20000ffc

08009498 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b08a      	sub	sp, #40	@ 0x28
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	607a      	str	r2, [r7, #4]
 80094a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80094a6:	2300      	movs	r3, #0
 80094a8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d10b      	bne.n	80094c8 <xTimerGenericCommand+0x30>
	__asm volatile
 80094b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b4:	f383 8811 	msr	BASEPRI, r3
 80094b8:	f3bf 8f6f 	isb	sy
 80094bc:	f3bf 8f4f 	dsb	sy
 80094c0:	623b      	str	r3, [r7, #32]
}
 80094c2:	bf00      	nop
 80094c4:	bf00      	nop
 80094c6:	e7fd      	b.n	80094c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80094c8:	4b19      	ldr	r3, [pc, #100]	@ (8009530 <xTimerGenericCommand+0x98>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d02a      	beq.n	8009526 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	2b05      	cmp	r3, #5
 80094e0:	dc18      	bgt.n	8009514 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80094e2:	f7ff fead 	bl	8009240 <xTaskGetSchedulerState>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b02      	cmp	r3, #2
 80094ea:	d109      	bne.n	8009500 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80094ec:	4b10      	ldr	r3, [pc, #64]	@ (8009530 <xTimerGenericCommand+0x98>)
 80094ee:	6818      	ldr	r0, [r3, #0]
 80094f0:	f107 0110 	add.w	r1, r7, #16
 80094f4:	2300      	movs	r3, #0
 80094f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f8:	f7fe fc5a 	bl	8007db0 <xQueueGenericSend>
 80094fc:	6278      	str	r0, [r7, #36]	@ 0x24
 80094fe:	e012      	b.n	8009526 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009500:	4b0b      	ldr	r3, [pc, #44]	@ (8009530 <xTimerGenericCommand+0x98>)
 8009502:	6818      	ldr	r0, [r3, #0]
 8009504:	f107 0110 	add.w	r1, r7, #16
 8009508:	2300      	movs	r3, #0
 800950a:	2200      	movs	r2, #0
 800950c:	f7fe fc50 	bl	8007db0 <xQueueGenericSend>
 8009510:	6278      	str	r0, [r7, #36]	@ 0x24
 8009512:	e008      	b.n	8009526 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009514:	4b06      	ldr	r3, [pc, #24]	@ (8009530 <xTimerGenericCommand+0x98>)
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	f107 0110 	add.w	r1, r7, #16
 800951c:	2300      	movs	r3, #0
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	f7fe fd48 	bl	8007fb4 <xQueueGenericSendFromISR>
 8009524:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009528:	4618      	mov	r0, r3
 800952a:	3728      	adds	r7, #40	@ 0x28
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	20000ff8 	.word	0x20000ff8

08009534 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b088      	sub	sp, #32
 8009538:	af02      	add	r7, sp, #8
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800953e:	4b23      	ldr	r3, [pc, #140]	@ (80095cc <prvProcessExpiredTimer+0x98>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	68db      	ldr	r3, [r3, #12]
 8009546:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	3304      	adds	r3, #4
 800954c:	4618      	mov	r0, r3
 800954e:	f7fe fafb 	bl	8007b48 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009558:	f003 0304 	and.w	r3, r3, #4
 800955c:	2b00      	cmp	r3, #0
 800955e:	d023      	beq.n	80095a8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	699a      	ldr	r2, [r3, #24]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	18d1      	adds	r1, r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	6978      	ldr	r0, [r7, #20]
 800956e:	f000 f8d5 	bl	800971c <prvInsertTimerInActiveList>
 8009572:	4603      	mov	r3, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d020      	beq.n	80095ba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009578:	2300      	movs	r3, #0
 800957a:	9300      	str	r3, [sp, #0]
 800957c:	2300      	movs	r3, #0
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	2100      	movs	r1, #0
 8009582:	6978      	ldr	r0, [r7, #20]
 8009584:	f7ff ff88 	bl	8009498 <xTimerGenericCommand>
 8009588:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d114      	bne.n	80095ba <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009594:	f383 8811 	msr	BASEPRI, r3
 8009598:	f3bf 8f6f 	isb	sy
 800959c:	f3bf 8f4f 	dsb	sy
 80095a0:	60fb      	str	r3, [r7, #12]
}
 80095a2:	bf00      	nop
 80095a4:	bf00      	nop
 80095a6:	e7fd      	b.n	80095a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095ae:	f023 0301 	bic.w	r3, r3, #1
 80095b2:	b2da      	uxtb	r2, r3
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	6a1b      	ldr	r3, [r3, #32]
 80095be:	6978      	ldr	r0, [r7, #20]
 80095c0:	4798      	blx	r3
}
 80095c2:	bf00      	nop
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	20000ff0 	.word	0x20000ff0

080095d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80095d8:	f107 0308 	add.w	r3, r7, #8
 80095dc:	4618      	mov	r0, r3
 80095de:	f000 f859 	bl	8009694 <prvGetNextExpireTime>
 80095e2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	4619      	mov	r1, r3
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f000 f805 	bl	80095f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80095ee:	f000 f8d7 	bl	80097a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80095f2:	bf00      	nop
 80095f4:	e7f0      	b.n	80095d8 <prvTimerTask+0x8>
	...

080095f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009602:	f7ff fa29 	bl	8008a58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009606:	f107 0308 	add.w	r3, r7, #8
 800960a:	4618      	mov	r0, r3
 800960c:	f000 f866 	bl	80096dc <prvSampleTimeNow>
 8009610:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d130      	bne.n	800967a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d10a      	bne.n	8009634 <prvProcessTimerOrBlockTask+0x3c>
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	429a      	cmp	r2, r3
 8009624:	d806      	bhi.n	8009634 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009626:	f7ff fa25 	bl	8008a74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800962a:	68f9      	ldr	r1, [r7, #12]
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f7ff ff81 	bl	8009534 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009632:	e024      	b.n	800967e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d008      	beq.n	800964c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800963a:	4b13      	ldr	r3, [pc, #76]	@ (8009688 <prvProcessTimerOrBlockTask+0x90>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d101      	bne.n	8009648 <prvProcessTimerOrBlockTask+0x50>
 8009644:	2301      	movs	r3, #1
 8009646:	e000      	b.n	800964a <prvProcessTimerOrBlockTask+0x52>
 8009648:	2300      	movs	r3, #0
 800964a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800964c:	4b0f      	ldr	r3, [pc, #60]	@ (800968c <prvProcessTimerOrBlockTask+0x94>)
 800964e:	6818      	ldr	r0, [r3, #0]
 8009650:	687a      	ldr	r2, [r7, #4]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	1ad3      	subs	r3, r2, r3
 8009656:	683a      	ldr	r2, [r7, #0]
 8009658:	4619      	mov	r1, r3
 800965a:	f7fe ff65 	bl	8008528 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800965e:	f7ff fa09 	bl	8008a74 <xTaskResumeAll>
 8009662:	4603      	mov	r3, r0
 8009664:	2b00      	cmp	r3, #0
 8009666:	d10a      	bne.n	800967e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009668:	4b09      	ldr	r3, [pc, #36]	@ (8009690 <prvProcessTimerOrBlockTask+0x98>)
 800966a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	f3bf 8f6f 	isb	sy
}
 8009678:	e001      	b.n	800967e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800967a:	f7ff f9fb 	bl	8008a74 <xTaskResumeAll>
}
 800967e:	bf00      	nop
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20000ff4 	.word	0x20000ff4
 800968c:	20000ff8 	.word	0x20000ff8
 8009690:	e000ed04 	.word	0xe000ed04

08009694 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009694:	b480      	push	{r7}
 8009696:	b085      	sub	sp, #20
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800969c:	4b0e      	ldr	r3, [pc, #56]	@ (80096d8 <prvGetNextExpireTime+0x44>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d101      	bne.n	80096aa <prvGetNextExpireTime+0x16>
 80096a6:	2201      	movs	r2, #1
 80096a8:	e000      	b.n	80096ac <prvGetNextExpireTime+0x18>
 80096aa:	2200      	movs	r2, #0
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d105      	bne.n	80096c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096b8:	4b07      	ldr	r3, [pc, #28]	@ (80096d8 <prvGetNextExpireTime+0x44>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	60fb      	str	r3, [r7, #12]
 80096c2:	e001      	b.n	80096c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80096c4:	2300      	movs	r3, #0
 80096c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80096c8:	68fb      	ldr	r3, [r7, #12]
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3714      	adds	r7, #20
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	20000ff0 	.word	0x20000ff0

080096dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80096e4:	f7ff fa64 	bl	8008bb0 <xTaskGetTickCount>
 80096e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80096ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009718 <prvSampleTimeNow+0x3c>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68fa      	ldr	r2, [r7, #12]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d205      	bcs.n	8009700 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80096f4:	f000 f93a 	bl	800996c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2201      	movs	r2, #1
 80096fc:	601a      	str	r2, [r3, #0]
 80096fe:	e002      	b.n	8009706 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2200      	movs	r2, #0
 8009704:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009706:	4a04      	ldr	r2, [pc, #16]	@ (8009718 <prvSampleTimeNow+0x3c>)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800970c:	68fb      	ldr	r3, [r7, #12]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	20001000 	.word	0x20001000

0800971c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b086      	sub	sp, #24
 8009720:	af00      	add	r7, sp, #0
 8009722:	60f8      	str	r0, [r7, #12]
 8009724:	60b9      	str	r1, [r7, #8]
 8009726:	607a      	str	r2, [r7, #4]
 8009728:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800972a:	2300      	movs	r3, #0
 800972c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800973a:	68ba      	ldr	r2, [r7, #8]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	429a      	cmp	r2, r3
 8009740:	d812      	bhi.n	8009768 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009742:	687a      	ldr	r2, [r7, #4]
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	1ad2      	subs	r2, r2, r3
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	699b      	ldr	r3, [r3, #24]
 800974c:	429a      	cmp	r2, r3
 800974e:	d302      	bcc.n	8009756 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009750:	2301      	movs	r3, #1
 8009752:	617b      	str	r3, [r7, #20]
 8009754:	e01b      	b.n	800978e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009756:	4b10      	ldr	r3, [pc, #64]	@ (8009798 <prvInsertTimerInActiveList+0x7c>)
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	3304      	adds	r3, #4
 800975e:	4619      	mov	r1, r3
 8009760:	4610      	mov	r0, r2
 8009762:	f7fe f9b8 	bl	8007ad6 <vListInsert>
 8009766:	e012      	b.n	800978e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009768:	687a      	ldr	r2, [r7, #4]
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	429a      	cmp	r2, r3
 800976e:	d206      	bcs.n	800977e <prvInsertTimerInActiveList+0x62>
 8009770:	68ba      	ldr	r2, [r7, #8]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	429a      	cmp	r2, r3
 8009776:	d302      	bcc.n	800977e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009778:	2301      	movs	r3, #1
 800977a:	617b      	str	r3, [r7, #20]
 800977c:	e007      	b.n	800978e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800977e:	4b07      	ldr	r3, [pc, #28]	@ (800979c <prvInsertTimerInActiveList+0x80>)
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	3304      	adds	r3, #4
 8009786:	4619      	mov	r1, r3
 8009788:	4610      	mov	r0, r2
 800978a:	f7fe f9a4 	bl	8007ad6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800978e:	697b      	ldr	r3, [r7, #20]
}
 8009790:	4618      	mov	r0, r3
 8009792:	3718      	adds	r7, #24
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}
 8009798:	20000ff4 	.word	0x20000ff4
 800979c:	20000ff0 	.word	0x20000ff0

080097a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b08e      	sub	sp, #56	@ 0x38
 80097a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097a6:	e0ce      	b.n	8009946 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	da19      	bge.n	80097e2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80097ae:	1d3b      	adds	r3, r7, #4
 80097b0:	3304      	adds	r3, #4
 80097b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80097b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d10b      	bne.n	80097d2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80097ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097be:	f383 8811 	msr	BASEPRI, r3
 80097c2:	f3bf 8f6f 	isb	sy
 80097c6:	f3bf 8f4f 	dsb	sy
 80097ca:	61fb      	str	r3, [r7, #28]
}
 80097cc:	bf00      	nop
 80097ce:	bf00      	nop
 80097d0:	e7fd      	b.n	80097ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80097d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097d8:	6850      	ldr	r0, [r2, #4]
 80097da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097dc:	6892      	ldr	r2, [r2, #8]
 80097de:	4611      	mov	r1, r2
 80097e0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f2c0 80ae 	blt.w	8009946 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80097ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f0:	695b      	ldr	r3, [r3, #20]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d004      	beq.n	8009800 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f8:	3304      	adds	r3, #4
 80097fa:	4618      	mov	r0, r3
 80097fc:	f7fe f9a4 	bl	8007b48 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009800:	463b      	mov	r3, r7
 8009802:	4618      	mov	r0, r3
 8009804:	f7ff ff6a 	bl	80096dc <prvSampleTimeNow>
 8009808:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2b09      	cmp	r3, #9
 800980e:	f200 8097 	bhi.w	8009940 <prvProcessReceivedCommands+0x1a0>
 8009812:	a201      	add	r2, pc, #4	@ (adr r2, 8009818 <prvProcessReceivedCommands+0x78>)
 8009814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009818:	08009841 	.word	0x08009841
 800981c:	08009841 	.word	0x08009841
 8009820:	08009841 	.word	0x08009841
 8009824:	080098b7 	.word	0x080098b7
 8009828:	080098cb 	.word	0x080098cb
 800982c:	08009917 	.word	0x08009917
 8009830:	08009841 	.word	0x08009841
 8009834:	08009841 	.word	0x08009841
 8009838:	080098b7 	.word	0x080098b7
 800983c:	080098cb 	.word	0x080098cb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009842:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009846:	f043 0301 	orr.w	r3, r3, #1
 800984a:	b2da      	uxtb	r2, r3
 800984c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009852:	68ba      	ldr	r2, [r7, #8]
 8009854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	18d1      	adds	r1, r2, r3
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800985e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009860:	f7ff ff5c 	bl	800971c <prvInsertTimerInActiveList>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d06c      	beq.n	8009944 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800986a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986c:	6a1b      	ldr	r3, [r3, #32]
 800986e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009870:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009874:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009878:	f003 0304 	and.w	r3, r3, #4
 800987c:	2b00      	cmp	r3, #0
 800987e:	d061      	beq.n	8009944 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	441a      	add	r2, r3
 8009888:	2300      	movs	r3, #0
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	2300      	movs	r3, #0
 800988e:	2100      	movs	r1, #0
 8009890:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009892:	f7ff fe01 	bl	8009498 <xTimerGenericCommand>
 8009896:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009898:	6a3b      	ldr	r3, [r7, #32]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d152      	bne.n	8009944 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800989e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a2:	f383 8811 	msr	BASEPRI, r3
 80098a6:	f3bf 8f6f 	isb	sy
 80098aa:	f3bf 8f4f 	dsb	sy
 80098ae:	61bb      	str	r3, [r7, #24]
}
 80098b0:	bf00      	nop
 80098b2:	bf00      	nop
 80098b4:	e7fd      	b.n	80098b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80098b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098bc:	f023 0301 	bic.w	r3, r3, #1
 80098c0:	b2da      	uxtb	r2, r3
 80098c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80098c8:	e03d      	b.n	8009946 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098d0:	f043 0301 	orr.w	r3, r3, #1
 80098d4:	b2da      	uxtb	r2, r3
 80098d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80098dc:	68ba      	ldr	r2, [r7, #8]
 80098de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80098e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e4:	699b      	ldr	r3, [r3, #24]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10b      	bne.n	8009902 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80098ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ee:	f383 8811 	msr	BASEPRI, r3
 80098f2:	f3bf 8f6f 	isb	sy
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	617b      	str	r3, [r7, #20]
}
 80098fc:	bf00      	nop
 80098fe:	bf00      	nop
 8009900:	e7fd      	b.n	80098fe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009904:	699a      	ldr	r2, [r3, #24]
 8009906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009908:	18d1      	adds	r1, r2, r3
 800990a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800990e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009910:	f7ff ff04 	bl	800971c <prvInsertTimerInActiveList>
					break;
 8009914:	e017      	b.n	8009946 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009918:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800991c:	f003 0302 	and.w	r3, r3, #2
 8009920:	2b00      	cmp	r3, #0
 8009922:	d103      	bne.n	800992c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009924:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009926:	f000 fbe7 	bl	800a0f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800992a:	e00c      	b.n	8009946 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800992c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800992e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009932:	f023 0301 	bic.w	r3, r3, #1
 8009936:	b2da      	uxtb	r2, r3
 8009938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800993a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800993e:	e002      	b.n	8009946 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009940:	bf00      	nop
 8009942:	e000      	b.n	8009946 <prvProcessReceivedCommands+0x1a6>
					break;
 8009944:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009946:	4b08      	ldr	r3, [pc, #32]	@ (8009968 <prvProcessReceivedCommands+0x1c8>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	1d39      	adds	r1, r7, #4
 800994c:	2200      	movs	r2, #0
 800994e:	4618      	mov	r0, r3
 8009950:	f7fe fbce 	bl	80080f0 <xQueueReceive>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	f47f af26 	bne.w	80097a8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800995c:	bf00      	nop
 800995e:	bf00      	nop
 8009960:	3730      	adds	r7, #48	@ 0x30
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	20000ff8 	.word	0x20000ff8

0800996c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b088      	sub	sp, #32
 8009970:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009972:	e049      	b.n	8009a08 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009974:	4b2e      	ldr	r3, [pc, #184]	@ (8009a30 <prvSwitchTimerLists+0xc4>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800997e:	4b2c      	ldr	r3, [pc, #176]	@ (8009a30 <prvSwitchTimerLists+0xc4>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	3304      	adds	r3, #4
 800998c:	4618      	mov	r0, r3
 800998e:	f7fe f8db 	bl	8007b48 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	6a1b      	ldr	r3, [r3, #32]
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099a0:	f003 0304 	and.w	r3, r3, #4
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d02f      	beq.n	8009a08 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	693a      	ldr	r2, [r7, #16]
 80099ae:	4413      	add	r3, r2
 80099b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80099b2:	68ba      	ldr	r2, [r7, #8]
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d90e      	bls.n	80099d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	68ba      	ldr	r2, [r7, #8]
 80099be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	68fa      	ldr	r2, [r7, #12]
 80099c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099c6:	4b1a      	ldr	r3, [pc, #104]	@ (8009a30 <prvSwitchTimerLists+0xc4>)
 80099c8:	681a      	ldr	r2, [r3, #0]
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	3304      	adds	r3, #4
 80099ce:	4619      	mov	r1, r3
 80099d0:	4610      	mov	r0, r2
 80099d2:	f7fe f880 	bl	8007ad6 <vListInsert>
 80099d6:	e017      	b.n	8009a08 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80099d8:	2300      	movs	r3, #0
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	2300      	movs	r3, #0
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	2100      	movs	r1, #0
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f7ff fd58 	bl	8009498 <xTimerGenericCommand>
 80099e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d10b      	bne.n	8009a08 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80099f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	603b      	str	r3, [r7, #0]
}
 8009a02:	bf00      	nop
 8009a04:	bf00      	nop
 8009a06:	e7fd      	b.n	8009a04 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a08:	4b09      	ldr	r3, [pc, #36]	@ (8009a30 <prvSwitchTimerLists+0xc4>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1b0      	bne.n	8009974 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009a12:	4b07      	ldr	r3, [pc, #28]	@ (8009a30 <prvSwitchTimerLists+0xc4>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a18:	4b06      	ldr	r3, [pc, #24]	@ (8009a34 <prvSwitchTimerLists+0xc8>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a04      	ldr	r2, [pc, #16]	@ (8009a30 <prvSwitchTimerLists+0xc4>)
 8009a1e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009a20:	4a04      	ldr	r2, [pc, #16]	@ (8009a34 <prvSwitchTimerLists+0xc8>)
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	6013      	str	r3, [r2, #0]
}
 8009a26:	bf00      	nop
 8009a28:	3718      	adds	r7, #24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	20000ff0 	.word	0x20000ff0
 8009a34:	20000ff4 	.word	0x20000ff4

08009a38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009a3e:	f000 f96b 	bl	8009d18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009a42:	4b15      	ldr	r3, [pc, #84]	@ (8009a98 <prvCheckForValidListAndQueue+0x60>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d120      	bne.n	8009a8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009a4a:	4814      	ldr	r0, [pc, #80]	@ (8009a9c <prvCheckForValidListAndQueue+0x64>)
 8009a4c:	f7fd fff2 	bl	8007a34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009a50:	4813      	ldr	r0, [pc, #76]	@ (8009aa0 <prvCheckForValidListAndQueue+0x68>)
 8009a52:	f7fd ffef 	bl	8007a34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009a56:	4b13      	ldr	r3, [pc, #76]	@ (8009aa4 <prvCheckForValidListAndQueue+0x6c>)
 8009a58:	4a10      	ldr	r2, [pc, #64]	@ (8009a9c <prvCheckForValidListAndQueue+0x64>)
 8009a5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009a5c:	4b12      	ldr	r3, [pc, #72]	@ (8009aa8 <prvCheckForValidListAndQueue+0x70>)
 8009a5e:	4a10      	ldr	r2, [pc, #64]	@ (8009aa0 <prvCheckForValidListAndQueue+0x68>)
 8009a60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009a62:	2300      	movs	r3, #0
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	4b11      	ldr	r3, [pc, #68]	@ (8009aac <prvCheckForValidListAndQueue+0x74>)
 8009a68:	4a11      	ldr	r2, [pc, #68]	@ (8009ab0 <prvCheckForValidListAndQueue+0x78>)
 8009a6a:	2110      	movs	r1, #16
 8009a6c:	200a      	movs	r0, #10
 8009a6e:	f7fe f8ff 	bl	8007c70 <xQueueGenericCreateStatic>
 8009a72:	4603      	mov	r3, r0
 8009a74:	4a08      	ldr	r2, [pc, #32]	@ (8009a98 <prvCheckForValidListAndQueue+0x60>)
 8009a76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009a78:	4b07      	ldr	r3, [pc, #28]	@ (8009a98 <prvCheckForValidListAndQueue+0x60>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d005      	beq.n	8009a8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009a80:	4b05      	ldr	r3, [pc, #20]	@ (8009a98 <prvCheckForValidListAndQueue+0x60>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	490b      	ldr	r1, [pc, #44]	@ (8009ab4 <prvCheckForValidListAndQueue+0x7c>)
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fe fd24 	bl	80084d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a8c:	f000 f976 	bl	8009d7c <vPortExitCritical>
}
 8009a90:	bf00      	nop
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	20000ff8 	.word	0x20000ff8
 8009a9c:	20000fc8 	.word	0x20000fc8
 8009aa0:	20000fdc 	.word	0x20000fdc
 8009aa4:	20000ff0 	.word	0x20000ff0
 8009aa8:	20000ff4 	.word	0x20000ff4
 8009aac:	200010a4 	.word	0x200010a4
 8009ab0:	20001004 	.word	0x20001004
 8009ab4:	0800bf7c 	.word	0x0800bf7c

08009ab8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b085      	sub	sp, #20
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	60f8      	str	r0, [r7, #12]
 8009ac0:	60b9      	str	r1, [r7, #8]
 8009ac2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	3b04      	subs	r3, #4
 8009ac8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ad0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	3b04      	subs	r3, #4
 8009ad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	f023 0201 	bic.w	r2, r3, #1
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	3b04      	subs	r3, #4
 8009ae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8009b1c <pxPortInitialiseStack+0x64>)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	3b14      	subs	r3, #20
 8009af2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	3b04      	subs	r3, #4
 8009afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f06f 0202 	mvn.w	r2, #2
 8009b06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	3b20      	subs	r3, #32
 8009b0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3714      	adds	r7, #20
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	08009b21 	.word	0x08009b21

08009b20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b20:	b480      	push	{r7}
 8009b22:	b085      	sub	sp, #20
 8009b24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009b26:	2300      	movs	r3, #0
 8009b28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b2a:	4b13      	ldr	r3, [pc, #76]	@ (8009b78 <prvTaskExitError+0x58>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b32:	d00b      	beq.n	8009b4c <prvTaskExitError+0x2c>
	__asm volatile
 8009b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b38:	f383 8811 	msr	BASEPRI, r3
 8009b3c:	f3bf 8f6f 	isb	sy
 8009b40:	f3bf 8f4f 	dsb	sy
 8009b44:	60fb      	str	r3, [r7, #12]
}
 8009b46:	bf00      	nop
 8009b48:	bf00      	nop
 8009b4a:	e7fd      	b.n	8009b48 <prvTaskExitError+0x28>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b50:	f383 8811 	msr	BASEPRI, r3
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	60bb      	str	r3, [r7, #8]
}
 8009b5e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b60:	bf00      	nop
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d0fc      	beq.n	8009b62 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b68:	bf00      	nop
 8009b6a:	bf00      	nop
 8009b6c:	3714      	adds	r7, #20
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	20000098 	.word	0x20000098
 8009b7c:	00000000 	.word	0x00000000

08009b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009b80:	4b07      	ldr	r3, [pc, #28]	@ (8009ba0 <pxCurrentTCBConst2>)
 8009b82:	6819      	ldr	r1, [r3, #0]
 8009b84:	6808      	ldr	r0, [r1, #0]
 8009b86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b8a:	f380 8809 	msr	PSP, r0
 8009b8e:	f3bf 8f6f 	isb	sy
 8009b92:	f04f 0000 	mov.w	r0, #0
 8009b96:	f380 8811 	msr	BASEPRI, r0
 8009b9a:	4770      	bx	lr
 8009b9c:	f3af 8000 	nop.w

08009ba0 <pxCurrentTCBConst2>:
 8009ba0:	20000ac8 	.word	0x20000ac8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ba4:	bf00      	nop
 8009ba6:	bf00      	nop

08009ba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ba8:	4808      	ldr	r0, [pc, #32]	@ (8009bcc <prvPortStartFirstTask+0x24>)
 8009baa:	6800      	ldr	r0, [r0, #0]
 8009bac:	6800      	ldr	r0, [r0, #0]
 8009bae:	f380 8808 	msr	MSP, r0
 8009bb2:	f04f 0000 	mov.w	r0, #0
 8009bb6:	f380 8814 	msr	CONTROL, r0
 8009bba:	b662      	cpsie	i
 8009bbc:	b661      	cpsie	f
 8009bbe:	f3bf 8f4f 	dsb	sy
 8009bc2:	f3bf 8f6f 	isb	sy
 8009bc6:	df00      	svc	0
 8009bc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009bca:	bf00      	nop
 8009bcc:	e000ed08 	.word	0xe000ed08

08009bd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009bd6:	4b47      	ldr	r3, [pc, #284]	@ (8009cf4 <xPortStartScheduler+0x124>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a47      	ldr	r2, [pc, #284]	@ (8009cf8 <xPortStartScheduler+0x128>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d10b      	bne.n	8009bf8 <xPortStartScheduler+0x28>
	__asm volatile
 8009be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be4:	f383 8811 	msr	BASEPRI, r3
 8009be8:	f3bf 8f6f 	isb	sy
 8009bec:	f3bf 8f4f 	dsb	sy
 8009bf0:	60fb      	str	r3, [r7, #12]
}
 8009bf2:	bf00      	nop
 8009bf4:	bf00      	nop
 8009bf6:	e7fd      	b.n	8009bf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8009cf4 <xPortStartScheduler+0x124>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8009cfc <xPortStartScheduler+0x12c>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d10b      	bne.n	8009c1a <xPortStartScheduler+0x4a>
	__asm volatile
 8009c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c06:	f383 8811 	msr	BASEPRI, r3
 8009c0a:	f3bf 8f6f 	isb	sy
 8009c0e:	f3bf 8f4f 	dsb	sy
 8009c12:	613b      	str	r3, [r7, #16]
}
 8009c14:	bf00      	nop
 8009c16:	bf00      	nop
 8009c18:	e7fd      	b.n	8009c16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009c1a:	4b39      	ldr	r3, [pc, #228]	@ (8009d00 <xPortStartScheduler+0x130>)
 8009c1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	22ff      	movs	r2, #255	@ 0xff
 8009c2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009c34:	78fb      	ldrb	r3, [r7, #3]
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009c3c:	b2da      	uxtb	r2, r3
 8009c3e:	4b31      	ldr	r3, [pc, #196]	@ (8009d04 <xPortStartScheduler+0x134>)
 8009c40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c42:	4b31      	ldr	r3, [pc, #196]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c44:	2207      	movs	r2, #7
 8009c46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c48:	e009      	b.n	8009c5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	4a2d      	ldr	r2, [pc, #180]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	005b      	lsls	r3, r3, #1
 8009c5a:	b2db      	uxtb	r3, r3
 8009c5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c5e:	78fb      	ldrb	r3, [r7, #3]
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c66:	2b80      	cmp	r3, #128	@ 0x80
 8009c68:	d0ef      	beq.n	8009c4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c6a:	4b27      	ldr	r3, [pc, #156]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f1c3 0307 	rsb	r3, r3, #7
 8009c72:	2b04      	cmp	r3, #4
 8009c74:	d00b      	beq.n	8009c8e <xPortStartScheduler+0xbe>
	__asm volatile
 8009c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7a:	f383 8811 	msr	BASEPRI, r3
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	f3bf 8f4f 	dsb	sy
 8009c86:	60bb      	str	r3, [r7, #8]
}
 8009c88:	bf00      	nop
 8009c8a:	bf00      	nop
 8009c8c:	e7fd      	b.n	8009c8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	021b      	lsls	r3, r3, #8
 8009c94:	4a1c      	ldr	r2, [pc, #112]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009c98:	4b1b      	ldr	r3, [pc, #108]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009ca0:	4a19      	ldr	r2, [pc, #100]	@ (8009d08 <xPortStartScheduler+0x138>)
 8009ca2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	b2da      	uxtb	r2, r3
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009cac:	4b17      	ldr	r3, [pc, #92]	@ (8009d0c <xPortStartScheduler+0x13c>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a16      	ldr	r2, [pc, #88]	@ (8009d0c <xPortStartScheduler+0x13c>)
 8009cb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009cb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009cb8:	4b14      	ldr	r3, [pc, #80]	@ (8009d0c <xPortStartScheduler+0x13c>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a13      	ldr	r2, [pc, #76]	@ (8009d0c <xPortStartScheduler+0x13c>)
 8009cbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009cc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009cc4:	f000 f8da 	bl	8009e7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009cc8:	4b11      	ldr	r3, [pc, #68]	@ (8009d10 <xPortStartScheduler+0x140>)
 8009cca:	2200      	movs	r2, #0
 8009ccc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009cce:	f000 f8f9 	bl	8009ec4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009cd2:	4b10      	ldr	r3, [pc, #64]	@ (8009d14 <xPortStartScheduler+0x144>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8009d14 <xPortStartScheduler+0x144>)
 8009cd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009cdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009cde:	f7ff ff63 	bl	8009ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ce2:	f7ff f82f 	bl	8008d44 <vTaskSwitchContext>
	prvTaskExitError();
 8009ce6:	f7ff ff1b 	bl	8009b20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009cea:	2300      	movs	r3, #0
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3718      	adds	r7, #24
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}
 8009cf4:	e000ed00 	.word	0xe000ed00
 8009cf8:	410fc271 	.word	0x410fc271
 8009cfc:	410fc270 	.word	0x410fc270
 8009d00:	e000e400 	.word	0xe000e400
 8009d04:	200010f4 	.word	0x200010f4
 8009d08:	200010f8 	.word	0x200010f8
 8009d0c:	e000ed20 	.word	0xe000ed20
 8009d10:	20000098 	.word	0x20000098
 8009d14:	e000ef34 	.word	0xe000ef34

08009d18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d22:	f383 8811 	msr	BASEPRI, r3
 8009d26:	f3bf 8f6f 	isb	sy
 8009d2a:	f3bf 8f4f 	dsb	sy
 8009d2e:	607b      	str	r3, [r7, #4]
}
 8009d30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009d32:	4b10      	ldr	r3, [pc, #64]	@ (8009d74 <vPortEnterCritical+0x5c>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3301      	adds	r3, #1
 8009d38:	4a0e      	ldr	r2, [pc, #56]	@ (8009d74 <vPortEnterCritical+0x5c>)
 8009d3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8009d74 <vPortEnterCritical+0x5c>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d110      	bne.n	8009d66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d44:	4b0c      	ldr	r3, [pc, #48]	@ (8009d78 <vPortEnterCritical+0x60>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	b2db      	uxtb	r3, r3
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d00b      	beq.n	8009d66 <vPortEnterCritical+0x4e>
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	603b      	str	r3, [r7, #0]
}
 8009d60:	bf00      	nop
 8009d62:	bf00      	nop
 8009d64:	e7fd      	b.n	8009d62 <vPortEnterCritical+0x4a>
	}
}
 8009d66:	bf00      	nop
 8009d68:	370c      	adds	r7, #12
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	20000098 	.word	0x20000098
 8009d78:	e000ed04 	.word	0xe000ed04

08009d7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b083      	sub	sp, #12
 8009d80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009d82:	4b12      	ldr	r3, [pc, #72]	@ (8009dcc <vPortExitCritical+0x50>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d10b      	bne.n	8009da2 <vPortExitCritical+0x26>
	__asm volatile
 8009d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	607b      	str	r3, [r7, #4]
}
 8009d9c:	bf00      	nop
 8009d9e:	bf00      	nop
 8009da0:	e7fd      	b.n	8009d9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009da2:	4b0a      	ldr	r3, [pc, #40]	@ (8009dcc <vPortExitCritical+0x50>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	3b01      	subs	r3, #1
 8009da8:	4a08      	ldr	r2, [pc, #32]	@ (8009dcc <vPortExitCritical+0x50>)
 8009daa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009dac:	4b07      	ldr	r3, [pc, #28]	@ (8009dcc <vPortExitCritical+0x50>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d105      	bne.n	8009dc0 <vPortExitCritical+0x44>
 8009db4:	2300      	movs	r3, #0
 8009db6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	f383 8811 	msr	BASEPRI, r3
}
 8009dbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr
 8009dcc:	20000098 	.word	0x20000098

08009dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009dd0:	f3ef 8009 	mrs	r0, PSP
 8009dd4:	f3bf 8f6f 	isb	sy
 8009dd8:	4b15      	ldr	r3, [pc, #84]	@ (8009e30 <pxCurrentTCBConst>)
 8009dda:	681a      	ldr	r2, [r3, #0]
 8009ddc:	f01e 0f10 	tst.w	lr, #16
 8009de0:	bf08      	it	eq
 8009de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dea:	6010      	str	r0, [r2, #0]
 8009dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009df0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009df4:	f380 8811 	msr	BASEPRI, r0
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	f3bf 8f6f 	isb	sy
 8009e00:	f7fe ffa0 	bl	8008d44 <vTaskSwitchContext>
 8009e04:	f04f 0000 	mov.w	r0, #0
 8009e08:	f380 8811 	msr	BASEPRI, r0
 8009e0c:	bc09      	pop	{r0, r3}
 8009e0e:	6819      	ldr	r1, [r3, #0]
 8009e10:	6808      	ldr	r0, [r1, #0]
 8009e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e16:	f01e 0f10 	tst.w	lr, #16
 8009e1a:	bf08      	it	eq
 8009e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009e20:	f380 8809 	msr	PSP, r0
 8009e24:	f3bf 8f6f 	isb	sy
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	f3af 8000 	nop.w

08009e30 <pxCurrentTCBConst>:
 8009e30:	20000ac8 	.word	0x20000ac8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e34:	bf00      	nop
 8009e36:	bf00      	nop

08009e38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b082      	sub	sp, #8
 8009e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e42:	f383 8811 	msr	BASEPRI, r3
 8009e46:	f3bf 8f6f 	isb	sy
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	607b      	str	r3, [r7, #4]
}
 8009e50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e52:	f7fe febd 	bl	8008bd0 <xTaskIncrementTick>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d003      	beq.n	8009e64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e5c:	4b06      	ldr	r3, [pc, #24]	@ (8009e78 <xPortSysTickHandler+0x40>)
 8009e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e62:	601a      	str	r2, [r3, #0]
 8009e64:	2300      	movs	r3, #0
 8009e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	f383 8811 	msr	BASEPRI, r3
}
 8009e6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e70:	bf00      	nop
 8009e72:	3708      	adds	r7, #8
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	e000ed04 	.word	0xe000ed04

08009e7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009e80:	4b0b      	ldr	r3, [pc, #44]	@ (8009eb0 <vPortSetupTimerInterrupt+0x34>)
 8009e82:	2200      	movs	r2, #0
 8009e84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009e86:	4b0b      	ldr	r3, [pc, #44]	@ (8009eb4 <vPortSetupTimerInterrupt+0x38>)
 8009e88:	2200      	movs	r2, #0
 8009e8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8009eb8 <vPortSetupTimerInterrupt+0x3c>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a0a      	ldr	r2, [pc, #40]	@ (8009ebc <vPortSetupTimerInterrupt+0x40>)
 8009e92:	fba2 2303 	umull	r2, r3, r2, r3
 8009e96:	099b      	lsrs	r3, r3, #6
 8009e98:	4a09      	ldr	r2, [pc, #36]	@ (8009ec0 <vPortSetupTimerInterrupt+0x44>)
 8009e9a:	3b01      	subs	r3, #1
 8009e9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009e9e:	4b04      	ldr	r3, [pc, #16]	@ (8009eb0 <vPortSetupTimerInterrupt+0x34>)
 8009ea0:	2207      	movs	r2, #7
 8009ea2:	601a      	str	r2, [r3, #0]
}
 8009ea4:	bf00      	nop
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eac:	4770      	bx	lr
 8009eae:	bf00      	nop
 8009eb0:	e000e010 	.word	0xe000e010
 8009eb4:	e000e018 	.word	0xe000e018
 8009eb8:	20000000 	.word	0x20000000
 8009ebc:	10624dd3 	.word	0x10624dd3
 8009ec0:	e000e014 	.word	0xe000e014

08009ec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ec4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009ed4 <vPortEnableVFP+0x10>
 8009ec8:	6801      	ldr	r1, [r0, #0]
 8009eca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009ece:	6001      	str	r1, [r0, #0]
 8009ed0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009ed2:	bf00      	nop
 8009ed4:	e000ed88 	.word	0xe000ed88

08009ed8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009ed8:	b480      	push	{r7}
 8009eda:	b085      	sub	sp, #20
 8009edc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009ede:	f3ef 8305 	mrs	r3, IPSR
 8009ee2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2b0f      	cmp	r3, #15
 8009ee8:	d915      	bls.n	8009f16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009eea:	4a18      	ldr	r2, [pc, #96]	@ (8009f4c <vPortValidateInterruptPriority+0x74>)
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	4413      	add	r3, r2
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009ef4:	4b16      	ldr	r3, [pc, #88]	@ (8009f50 <vPortValidateInterruptPriority+0x78>)
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	7afa      	ldrb	r2, [r7, #11]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d20b      	bcs.n	8009f16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f02:	f383 8811 	msr	BASEPRI, r3
 8009f06:	f3bf 8f6f 	isb	sy
 8009f0a:	f3bf 8f4f 	dsb	sy
 8009f0e:	607b      	str	r3, [r7, #4]
}
 8009f10:	bf00      	nop
 8009f12:	bf00      	nop
 8009f14:	e7fd      	b.n	8009f12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009f16:	4b0f      	ldr	r3, [pc, #60]	@ (8009f54 <vPortValidateInterruptPriority+0x7c>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f58 <vPortValidateInterruptPriority+0x80>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d90b      	bls.n	8009f3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2a:	f383 8811 	msr	BASEPRI, r3
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	f3bf 8f4f 	dsb	sy
 8009f36:	603b      	str	r3, [r7, #0]
}
 8009f38:	bf00      	nop
 8009f3a:	bf00      	nop
 8009f3c:	e7fd      	b.n	8009f3a <vPortValidateInterruptPriority+0x62>
	}
 8009f3e:	bf00      	nop
 8009f40:	3714      	adds	r7, #20
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr
 8009f4a:	bf00      	nop
 8009f4c:	e000e3f0 	.word	0xe000e3f0
 8009f50:	200010f4 	.word	0x200010f4
 8009f54:	e000ed0c 	.word	0xe000ed0c
 8009f58:	200010f8 	.word	0x200010f8

08009f5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b08a      	sub	sp, #40	@ 0x28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f64:	2300      	movs	r3, #0
 8009f66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f68:	f7fe fd76 	bl	8008a58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f6c:	4b5c      	ldr	r3, [pc, #368]	@ (800a0e0 <pvPortMalloc+0x184>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d101      	bne.n	8009f78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f74:	f000 f924 	bl	800a1c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f78:	4b5a      	ldr	r3, [pc, #360]	@ (800a0e4 <pvPortMalloc+0x188>)
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4013      	ands	r3, r2
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f040 8095 	bne.w	800a0b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d01e      	beq.n	8009fca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009f8c:	2208      	movs	r2, #8
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	4413      	add	r3, r2
 8009f92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f003 0307 	and.w	r3, r3, #7
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d015      	beq.n	8009fca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f023 0307 	bic.w	r3, r3, #7
 8009fa4:	3308      	adds	r3, #8
 8009fa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f003 0307 	and.w	r3, r3, #7
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00b      	beq.n	8009fca <pvPortMalloc+0x6e>
	__asm volatile
 8009fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb6:	f383 8811 	msr	BASEPRI, r3
 8009fba:	f3bf 8f6f 	isb	sy
 8009fbe:	f3bf 8f4f 	dsb	sy
 8009fc2:	617b      	str	r3, [r7, #20]
}
 8009fc4:	bf00      	nop
 8009fc6:	bf00      	nop
 8009fc8:	e7fd      	b.n	8009fc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d06f      	beq.n	800a0b0 <pvPortMalloc+0x154>
 8009fd0:	4b45      	ldr	r3, [pc, #276]	@ (800a0e8 <pvPortMalloc+0x18c>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d86a      	bhi.n	800a0b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009fda:	4b44      	ldr	r3, [pc, #272]	@ (800a0ec <pvPortMalloc+0x190>)
 8009fdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009fde:	4b43      	ldr	r3, [pc, #268]	@ (800a0ec <pvPortMalloc+0x190>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fe4:	e004      	b.n	8009ff0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	687a      	ldr	r2, [r7, #4]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d903      	bls.n	800a002 <pvPortMalloc+0xa6>
 8009ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d1f1      	bne.n	8009fe6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a002:	4b37      	ldr	r3, [pc, #220]	@ (800a0e0 <pvPortMalloc+0x184>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a008:	429a      	cmp	r2, r3
 800a00a:	d051      	beq.n	800a0b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a00c:	6a3b      	ldr	r3, [r7, #32]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2208      	movs	r2, #8
 800a012:	4413      	add	r3, r2
 800a014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	6a3b      	ldr	r3, [r7, #32]
 800a01c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	1ad2      	subs	r2, r2, r3
 800a026:	2308      	movs	r3, #8
 800a028:	005b      	lsls	r3, r3, #1
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d920      	bls.n	800a070 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a02e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4413      	add	r3, r2
 800a034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	f003 0307 	and.w	r3, r3, #7
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d00b      	beq.n	800a058 <pvPortMalloc+0xfc>
	__asm volatile
 800a040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a044:	f383 8811 	msr	BASEPRI, r3
 800a048:	f3bf 8f6f 	isb	sy
 800a04c:	f3bf 8f4f 	dsb	sy
 800a050:	613b      	str	r3, [r7, #16]
}
 800a052:	bf00      	nop
 800a054:	bf00      	nop
 800a056:	e7fd      	b.n	800a054 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05a:	685a      	ldr	r2, [r3, #4]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	1ad2      	subs	r2, r2, r3
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a06a:	69b8      	ldr	r0, [r7, #24]
 800a06c:	f000 f90a 	bl	800a284 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a070:	4b1d      	ldr	r3, [pc, #116]	@ (800a0e8 <pvPortMalloc+0x18c>)
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	1ad3      	subs	r3, r2, r3
 800a07a:	4a1b      	ldr	r2, [pc, #108]	@ (800a0e8 <pvPortMalloc+0x18c>)
 800a07c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a07e:	4b1a      	ldr	r3, [pc, #104]	@ (800a0e8 <pvPortMalloc+0x18c>)
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	4b1b      	ldr	r3, [pc, #108]	@ (800a0f0 <pvPortMalloc+0x194>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	429a      	cmp	r2, r3
 800a088:	d203      	bcs.n	800a092 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a08a:	4b17      	ldr	r3, [pc, #92]	@ (800a0e8 <pvPortMalloc+0x18c>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a18      	ldr	r2, [pc, #96]	@ (800a0f0 <pvPortMalloc+0x194>)
 800a090:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a094:	685a      	ldr	r2, [r3, #4]
 800a096:	4b13      	ldr	r3, [pc, #76]	@ (800a0e4 <pvPortMalloc+0x188>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	431a      	orrs	r2, r3
 800a09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a09e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a0a6:	4b13      	ldr	r3, [pc, #76]	@ (800a0f4 <pvPortMalloc+0x198>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	4a11      	ldr	r2, [pc, #68]	@ (800a0f4 <pvPortMalloc+0x198>)
 800a0ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a0b0:	f7fe fce0 	bl	8008a74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	f003 0307 	and.w	r3, r3, #7
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00b      	beq.n	800a0d6 <pvPortMalloc+0x17a>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	60fb      	str	r3, [r7, #12]
}
 800a0d0:	bf00      	nop
 800a0d2:	bf00      	nop
 800a0d4:	e7fd      	b.n	800a0d2 <pvPortMalloc+0x176>
	return pvReturn;
 800a0d6:	69fb      	ldr	r3, [r7, #28]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3728      	adds	r7, #40	@ 0x28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}
 800a0e0:	20004d04 	.word	0x20004d04
 800a0e4:	20004d18 	.word	0x20004d18
 800a0e8:	20004d08 	.word	0x20004d08
 800a0ec:	20004cfc 	.word	0x20004cfc
 800a0f0:	20004d0c 	.word	0x20004d0c
 800a0f4:	20004d10 	.word	0x20004d10

0800a0f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b086      	sub	sp, #24
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d04f      	beq.n	800a1aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a10a:	2308      	movs	r3, #8
 800a10c:	425b      	negs	r3, r3
 800a10e:	697a      	ldr	r2, [r7, #20]
 800a110:	4413      	add	r3, r2
 800a112:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	685a      	ldr	r2, [r3, #4]
 800a11c:	4b25      	ldr	r3, [pc, #148]	@ (800a1b4 <vPortFree+0xbc>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4013      	ands	r3, r2
 800a122:	2b00      	cmp	r3, #0
 800a124:	d10b      	bne.n	800a13e <vPortFree+0x46>
	__asm volatile
 800a126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a12a:	f383 8811 	msr	BASEPRI, r3
 800a12e:	f3bf 8f6f 	isb	sy
 800a132:	f3bf 8f4f 	dsb	sy
 800a136:	60fb      	str	r3, [r7, #12]
}
 800a138:	bf00      	nop
 800a13a:	bf00      	nop
 800a13c:	e7fd      	b.n	800a13a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00b      	beq.n	800a15e <vPortFree+0x66>
	__asm volatile
 800a146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	60bb      	str	r3, [r7, #8]
}
 800a158:	bf00      	nop
 800a15a:	bf00      	nop
 800a15c:	e7fd      	b.n	800a15a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	685a      	ldr	r2, [r3, #4]
 800a162:	4b14      	ldr	r3, [pc, #80]	@ (800a1b4 <vPortFree+0xbc>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4013      	ands	r3, r2
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d01e      	beq.n	800a1aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d11a      	bne.n	800a1aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	685a      	ldr	r2, [r3, #4]
 800a178:	4b0e      	ldr	r3, [pc, #56]	@ (800a1b4 <vPortFree+0xbc>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	43db      	mvns	r3, r3
 800a17e:	401a      	ands	r2, r3
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a184:	f7fe fc68 	bl	8008a58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	685a      	ldr	r2, [r3, #4]
 800a18c:	4b0a      	ldr	r3, [pc, #40]	@ (800a1b8 <vPortFree+0xc0>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4413      	add	r3, r2
 800a192:	4a09      	ldr	r2, [pc, #36]	@ (800a1b8 <vPortFree+0xc0>)
 800a194:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a196:	6938      	ldr	r0, [r7, #16]
 800a198:	f000 f874 	bl	800a284 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a19c:	4b07      	ldr	r3, [pc, #28]	@ (800a1bc <vPortFree+0xc4>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	3301      	adds	r3, #1
 800a1a2:	4a06      	ldr	r2, [pc, #24]	@ (800a1bc <vPortFree+0xc4>)
 800a1a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a1a6:	f7fe fc65 	bl	8008a74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a1aa:	bf00      	nop
 800a1ac:	3718      	adds	r7, #24
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20004d18 	.word	0x20004d18
 800a1b8:	20004d08 	.word	0x20004d08
 800a1bc:	20004d14 	.word	0x20004d14

0800a1c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b085      	sub	sp, #20
 800a1c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a1c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a1ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a1cc:	4b27      	ldr	r3, [pc, #156]	@ (800a26c <prvHeapInit+0xac>)
 800a1ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f003 0307 	and.w	r3, r3, #7
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d00c      	beq.n	800a1f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	3307      	adds	r3, #7
 800a1de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f023 0307 	bic.w	r3, r3, #7
 800a1e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a1e8:	68ba      	ldr	r2, [r7, #8]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	1ad3      	subs	r3, r2, r3
 800a1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800a26c <prvHeapInit+0xac>)
 800a1f0:	4413      	add	r3, r2
 800a1f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a1f8:	4a1d      	ldr	r2, [pc, #116]	@ (800a270 <prvHeapInit+0xb0>)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a1fe:	4b1c      	ldr	r3, [pc, #112]	@ (800a270 <prvHeapInit+0xb0>)
 800a200:	2200      	movs	r2, #0
 800a202:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	4413      	add	r3, r2
 800a20a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a20c:	2208      	movs	r2, #8
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	1a9b      	subs	r3, r3, r2
 800a212:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f023 0307 	bic.w	r3, r3, #7
 800a21a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	4a15      	ldr	r2, [pc, #84]	@ (800a274 <prvHeapInit+0xb4>)
 800a220:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a222:	4b14      	ldr	r3, [pc, #80]	@ (800a274 <prvHeapInit+0xb4>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	2200      	movs	r2, #0
 800a228:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a22a:	4b12      	ldr	r3, [pc, #72]	@ (800a274 <prvHeapInit+0xb4>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2200      	movs	r2, #0
 800a230:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	1ad2      	subs	r2, r2, r3
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a240:	4b0c      	ldr	r3, [pc, #48]	@ (800a274 <prvHeapInit+0xb4>)
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	4a0a      	ldr	r2, [pc, #40]	@ (800a278 <prvHeapInit+0xb8>)
 800a24e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	4a09      	ldr	r2, [pc, #36]	@ (800a27c <prvHeapInit+0xbc>)
 800a256:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a258:	4b09      	ldr	r3, [pc, #36]	@ (800a280 <prvHeapInit+0xc0>)
 800a25a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a25e:	601a      	str	r2, [r3, #0]
}
 800a260:	bf00      	nop
 800a262:	3714      	adds	r7, #20
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr
 800a26c:	200010fc 	.word	0x200010fc
 800a270:	20004cfc 	.word	0x20004cfc
 800a274:	20004d04 	.word	0x20004d04
 800a278:	20004d0c 	.word	0x20004d0c
 800a27c:	20004d08 	.word	0x20004d08
 800a280:	20004d18 	.word	0x20004d18

0800a284 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a28c:	4b28      	ldr	r3, [pc, #160]	@ (800a330 <prvInsertBlockIntoFreeList+0xac>)
 800a28e:	60fb      	str	r3, [r7, #12]
 800a290:	e002      	b.n	800a298 <prvInsertBlockIntoFreeList+0x14>
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	60fb      	str	r3, [r7, #12]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d8f7      	bhi.n	800a292 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	68ba      	ldr	r2, [r7, #8]
 800a2ac:	4413      	add	r3, r2
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d108      	bne.n	800a2c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	685a      	ldr	r2, [r3, #4]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	441a      	add	r2, r3
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	685b      	ldr	r3, [r3, #4]
 800a2ce:	68ba      	ldr	r2, [r7, #8]
 800a2d0:	441a      	add	r2, r3
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d118      	bne.n	800a30c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	4b15      	ldr	r3, [pc, #84]	@ (800a334 <prvInsertBlockIntoFreeList+0xb0>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d00d      	beq.n	800a302 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	685a      	ldr	r2, [r3, #4]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	441a      	add	r2, r3
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	601a      	str	r2, [r3, #0]
 800a300:	e008      	b.n	800a314 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a302:	4b0c      	ldr	r3, [pc, #48]	@ (800a334 <prvInsertBlockIntoFreeList+0xb0>)
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	601a      	str	r2, [r3, #0]
 800a30a:	e003      	b.n	800a314 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a314:	68fa      	ldr	r2, [r7, #12]
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	429a      	cmp	r2, r3
 800a31a:	d002      	beq.n	800a322 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a322:	bf00      	nop
 800a324:	3714      	adds	r7, #20
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr
 800a32e:	bf00      	nop
 800a330:	20004cfc 	.word	0x20004cfc
 800a334:	20004d04 	.word	0x20004d04

0800a338 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a33c:	2200      	movs	r2, #0
 800a33e:	4912      	ldr	r1, [pc, #72]	@ (800a388 <MX_USB_DEVICE_Init+0x50>)
 800a340:	4812      	ldr	r0, [pc, #72]	@ (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a342:	f7fb fee7 	bl	8006114 <USBD_Init>
 800a346:	4603      	mov	r3, r0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d001      	beq.n	800a350 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a34c:	f7f6 f9ba 	bl	80006c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a350:	490f      	ldr	r1, [pc, #60]	@ (800a390 <MX_USB_DEVICE_Init+0x58>)
 800a352:	480e      	ldr	r0, [pc, #56]	@ (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a354:	f7fb ff0e 	bl	8006174 <USBD_RegisterClass>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d001      	beq.n	800a362 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a35e:	f7f6 f9b1 	bl	80006c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a362:	490c      	ldr	r1, [pc, #48]	@ (800a394 <MX_USB_DEVICE_Init+0x5c>)
 800a364:	4809      	ldr	r0, [pc, #36]	@ (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a366:	f7fb fe45 	bl	8005ff4 <USBD_CDC_RegisterInterface>
 800a36a:	4603      	mov	r3, r0
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d001      	beq.n	800a374 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a370:	f7f6 f9a8 	bl	80006c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a374:	4805      	ldr	r0, [pc, #20]	@ (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a376:	f7fb ff33 	bl	80061e0 <USBD_Start>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d001      	beq.n	800a384 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a380:	f7f6 f9a0 	bl	80006c4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a384:	bf00      	nop
 800a386:	bd80      	pop	{r7, pc}
 800a388:	200000b0 	.word	0x200000b0
 800a38c:	20004d1c 	.word	0x20004d1c
 800a390:	20000018 	.word	0x20000018
 800a394:	2000009c 	.word	0x2000009c

0800a398 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a39c:	2200      	movs	r2, #0
 800a39e:	4905      	ldr	r1, [pc, #20]	@ (800a3b4 <CDC_Init_FS+0x1c>)
 800a3a0:	4805      	ldr	r0, [pc, #20]	@ (800a3b8 <CDC_Init_FS+0x20>)
 800a3a2:	f7fb fe41 	bl	8006028 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a3a6:	4905      	ldr	r1, [pc, #20]	@ (800a3bc <CDC_Init_FS+0x24>)
 800a3a8:	4803      	ldr	r0, [pc, #12]	@ (800a3b8 <CDC_Init_FS+0x20>)
 800a3aa:	f7fb fe5f 	bl	800606c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a3ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	bd80      	pop	{r7, pc}
 800a3b4:	2000583c 	.word	0x2000583c
 800a3b8:	20004d1c 	.word	0x20004d1c
 800a3bc:	2000503c 	.word	0x2000503c

0800a3c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a3c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	6039      	str	r1, [r7, #0]
 800a3da:	71fb      	strb	r3, [r7, #7]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a3e0:	79fb      	ldrb	r3, [r7, #7]
 800a3e2:	2b23      	cmp	r3, #35	@ 0x23
 800a3e4:	d84a      	bhi.n	800a47c <CDC_Control_FS+0xac>
 800a3e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3ec <CDC_Control_FS+0x1c>)
 800a3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ec:	0800a47d 	.word	0x0800a47d
 800a3f0:	0800a47d 	.word	0x0800a47d
 800a3f4:	0800a47d 	.word	0x0800a47d
 800a3f8:	0800a47d 	.word	0x0800a47d
 800a3fc:	0800a47d 	.word	0x0800a47d
 800a400:	0800a47d 	.word	0x0800a47d
 800a404:	0800a47d 	.word	0x0800a47d
 800a408:	0800a47d 	.word	0x0800a47d
 800a40c:	0800a47d 	.word	0x0800a47d
 800a410:	0800a47d 	.word	0x0800a47d
 800a414:	0800a47d 	.word	0x0800a47d
 800a418:	0800a47d 	.word	0x0800a47d
 800a41c:	0800a47d 	.word	0x0800a47d
 800a420:	0800a47d 	.word	0x0800a47d
 800a424:	0800a47d 	.word	0x0800a47d
 800a428:	0800a47d 	.word	0x0800a47d
 800a42c:	0800a47d 	.word	0x0800a47d
 800a430:	0800a47d 	.word	0x0800a47d
 800a434:	0800a47d 	.word	0x0800a47d
 800a438:	0800a47d 	.word	0x0800a47d
 800a43c:	0800a47d 	.word	0x0800a47d
 800a440:	0800a47d 	.word	0x0800a47d
 800a444:	0800a47d 	.word	0x0800a47d
 800a448:	0800a47d 	.word	0x0800a47d
 800a44c:	0800a47d 	.word	0x0800a47d
 800a450:	0800a47d 	.word	0x0800a47d
 800a454:	0800a47d 	.word	0x0800a47d
 800a458:	0800a47d 	.word	0x0800a47d
 800a45c:	0800a47d 	.word	0x0800a47d
 800a460:	0800a47d 	.word	0x0800a47d
 800a464:	0800a47d 	.word	0x0800a47d
 800a468:	0800a47d 	.word	0x0800a47d
 800a46c:	0800a47d 	.word	0x0800a47d
 800a470:	0800a47d 	.word	0x0800a47d
 800a474:	0800a47d 	.word	0x0800a47d
 800a478:	0800a47d 	.word	0x0800a47d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a47c:	bf00      	nop
  }

  return (USBD_OK);
 800a47e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a480:	4618      	mov	r0, r3
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr

0800a48c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b082      	sub	sp, #8
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  memcpy(rx_buffer, Buf, *Len);
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	461a      	mov	r2, r3
 800a49c:	6879      	ldr	r1, [r7, #4]
 800a49e:	4809      	ldr	r0, [pc, #36]	@ (800a4c4 <CDC_Receive_FS+0x38>)
 800a4a0:	f000 fcfd 	bl	800ae9e <memcpy>
  rx_len = *Len;
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a07      	ldr	r2, [pc, #28]	@ (800a4c8 <CDC_Receive_FS+0x3c>)
 800a4aa:	6013      	str	r3, [r2, #0]
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a4ac:	6879      	ldr	r1, [r7, #4]
 800a4ae:	4807      	ldr	r0, [pc, #28]	@ (800a4cc <CDC_Receive_FS+0x40>)
 800a4b0:	f7fb fddc 	bl	800606c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a4b4:	4805      	ldr	r0, [pc, #20]	@ (800a4cc <CDC_Receive_FS+0x40>)
 800a4b6:	f7fb fdf7 	bl	80060a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a4ba:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3708      	adds	r7, #8
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}
 800a4c4:	20004ff8 	.word	0x20004ff8
 800a4c8:	20005038 	.word	0x20005038
 800a4cc:	20004d1c 	.word	0x20004d1c

0800a4d0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b087      	sub	sp, #28
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	60f8      	str	r0, [r7, #12]
 800a4d8:	60b9      	str	r1, [r7, #8]
 800a4da:	4613      	mov	r3, r2
 800a4dc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a4e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	371c      	adds	r7, #28
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr
	...

0800a4f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	6039      	str	r1, [r7, #0]
 800a4fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2212      	movs	r2, #18
 800a504:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a506:	4b03      	ldr	r3, [pc, #12]	@ (800a514 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a508:	4618      	mov	r0, r3
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr
 800a514:	200000cc 	.word	0x200000cc

0800a518 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	4603      	mov	r3, r0
 800a520:	6039      	str	r1, [r7, #0]
 800a522:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	2204      	movs	r2, #4
 800a528:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a52a:	4b03      	ldr	r3, [pc, #12]	@ (800a538 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	370c      	adds	r7, #12
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr
 800a538:	200000e0 	.word	0x200000e0

0800a53c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	4603      	mov	r3, r0
 800a544:	6039      	str	r1, [r7, #0]
 800a546:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a548:	79fb      	ldrb	r3, [r7, #7]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d105      	bne.n	800a55a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a54e:	683a      	ldr	r2, [r7, #0]
 800a550:	4907      	ldr	r1, [pc, #28]	@ (800a570 <USBD_FS_ProductStrDescriptor+0x34>)
 800a552:	4808      	ldr	r0, [pc, #32]	@ (800a574 <USBD_FS_ProductStrDescriptor+0x38>)
 800a554:	f7fd f80a 	bl	800756c <USBD_GetString>
 800a558:	e004      	b.n	800a564 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a55a:	683a      	ldr	r2, [r7, #0]
 800a55c:	4904      	ldr	r1, [pc, #16]	@ (800a570 <USBD_FS_ProductStrDescriptor+0x34>)
 800a55e:	4805      	ldr	r0, [pc, #20]	@ (800a574 <USBD_FS_ProductStrDescriptor+0x38>)
 800a560:	f7fd f804 	bl	800756c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a564:	4b02      	ldr	r3, [pc, #8]	@ (800a570 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	2000603c 	.word	0x2000603c
 800a574:	0800bf84 	.word	0x0800bf84

0800a578 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	4603      	mov	r3, r0
 800a580:	6039      	str	r1, [r7, #0]
 800a582:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a584:	683a      	ldr	r2, [r7, #0]
 800a586:	4904      	ldr	r1, [pc, #16]	@ (800a598 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a588:	4804      	ldr	r0, [pc, #16]	@ (800a59c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a58a:	f7fc ffef 	bl	800756c <USBD_GetString>
  return USBD_StrDesc;
 800a58e:	4b02      	ldr	r3, [pc, #8]	@ (800a598 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a590:	4618      	mov	r0, r3
 800a592:	3708      	adds	r7, #8
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	2000603c 	.word	0x2000603c
 800a59c:	0800bf9c 	.word	0x0800bf9c

0800a5a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	6039      	str	r1, [r7, #0]
 800a5aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	221a      	movs	r2, #26
 800a5b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a5b2:	f000 f843 	bl	800a63c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a5b6:	4b02      	ldr	r3, [pc, #8]	@ (800a5c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3708      	adds	r7, #8
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	200000e4 	.word	0x200000e4

0800a5c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	6039      	str	r1, [r7, #0]
 800a5ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a5d0:	79fb      	ldrb	r3, [r7, #7]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d105      	bne.n	800a5e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a5d6:	683a      	ldr	r2, [r7, #0]
 800a5d8:	4907      	ldr	r1, [pc, #28]	@ (800a5f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a5da:	4808      	ldr	r0, [pc, #32]	@ (800a5fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a5dc:	f7fc ffc6 	bl	800756c <USBD_GetString>
 800a5e0:	e004      	b.n	800a5ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a5e2:	683a      	ldr	r2, [r7, #0]
 800a5e4:	4904      	ldr	r1, [pc, #16]	@ (800a5f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a5e6:	4805      	ldr	r0, [pc, #20]	@ (800a5fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a5e8:	f7fc ffc0 	bl	800756c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5ec:	4b02      	ldr	r3, [pc, #8]	@ (800a5f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3708      	adds	r7, #8
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	2000603c 	.word	0x2000603c
 800a5fc:	0800bfb0 	.word	0x0800bfb0

0800a600 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	4603      	mov	r3, r0
 800a608:	6039      	str	r1, [r7, #0]
 800a60a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a60c:	79fb      	ldrb	r3, [r7, #7]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d105      	bne.n	800a61e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a612:	683a      	ldr	r2, [r7, #0]
 800a614:	4907      	ldr	r1, [pc, #28]	@ (800a634 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a616:	4808      	ldr	r0, [pc, #32]	@ (800a638 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a618:	f7fc ffa8 	bl	800756c <USBD_GetString>
 800a61c:	e004      	b.n	800a628 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a61e:	683a      	ldr	r2, [r7, #0]
 800a620:	4904      	ldr	r1, [pc, #16]	@ (800a634 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a622:	4805      	ldr	r0, [pc, #20]	@ (800a638 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a624:	f7fc ffa2 	bl	800756c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a628:	4b02      	ldr	r3, [pc, #8]	@ (800a634 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	2000603c 	.word	0x2000603c
 800a638:	0800bfbc 	.word	0x0800bfbc

0800a63c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a642:	4b0f      	ldr	r3, [pc, #60]	@ (800a680 <Get_SerialNum+0x44>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a648:	4b0e      	ldr	r3, [pc, #56]	@ (800a684 <Get_SerialNum+0x48>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a64e:	4b0e      	ldr	r3, [pc, #56]	@ (800a688 <Get_SerialNum+0x4c>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a654:	68fa      	ldr	r2, [r7, #12]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4413      	add	r3, r2
 800a65a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d009      	beq.n	800a676 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a662:	2208      	movs	r2, #8
 800a664:	4909      	ldr	r1, [pc, #36]	@ (800a68c <Get_SerialNum+0x50>)
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f000 f814 	bl	800a694 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a66c:	2204      	movs	r2, #4
 800a66e:	4908      	ldr	r1, [pc, #32]	@ (800a690 <Get_SerialNum+0x54>)
 800a670:	68b8      	ldr	r0, [r7, #8]
 800a672:	f000 f80f 	bl	800a694 <IntToUnicode>
  }
}
 800a676:	bf00      	nop
 800a678:	3710      	adds	r7, #16
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	1fff7a10 	.word	0x1fff7a10
 800a684:	1fff7a14 	.word	0x1fff7a14
 800a688:	1fff7a18 	.word	0x1fff7a18
 800a68c:	200000e6 	.word	0x200000e6
 800a690:	200000f6 	.word	0x200000f6

0800a694 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a694:	b480      	push	{r7}
 800a696:	b087      	sub	sp, #28
 800a698:	af00      	add	r7, sp, #0
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	60b9      	str	r1, [r7, #8]
 800a69e:	4613      	mov	r3, r2
 800a6a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	75fb      	strb	r3, [r7, #23]
 800a6aa:	e027      	b.n	800a6fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	0f1b      	lsrs	r3, r3, #28
 800a6b0:	2b09      	cmp	r3, #9
 800a6b2:	d80b      	bhi.n	800a6cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	0f1b      	lsrs	r3, r3, #28
 800a6b8:	b2da      	uxtb	r2, r3
 800a6ba:	7dfb      	ldrb	r3, [r7, #23]
 800a6bc:	005b      	lsls	r3, r3, #1
 800a6be:	4619      	mov	r1, r3
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	440b      	add	r3, r1
 800a6c4:	3230      	adds	r2, #48	@ 0x30
 800a6c6:	b2d2      	uxtb	r2, r2
 800a6c8:	701a      	strb	r2, [r3, #0]
 800a6ca:	e00a      	b.n	800a6e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	0f1b      	lsrs	r3, r3, #28
 800a6d0:	b2da      	uxtb	r2, r3
 800a6d2:	7dfb      	ldrb	r3, [r7, #23]
 800a6d4:	005b      	lsls	r3, r3, #1
 800a6d6:	4619      	mov	r1, r3
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	440b      	add	r3, r1
 800a6dc:	3237      	adds	r2, #55	@ 0x37
 800a6de:	b2d2      	uxtb	r2, r2
 800a6e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	011b      	lsls	r3, r3, #4
 800a6e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a6e8:	7dfb      	ldrb	r3, [r7, #23]
 800a6ea:	005b      	lsls	r3, r3, #1
 800a6ec:	3301      	adds	r3, #1
 800a6ee:	68ba      	ldr	r2, [r7, #8]
 800a6f0:	4413      	add	r3, r2
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a6f6:	7dfb      	ldrb	r3, [r7, #23]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	75fb      	strb	r3, [r7, #23]
 800a6fc:	7dfa      	ldrb	r2, [r7, #23]
 800a6fe:	79fb      	ldrb	r3, [r7, #7]
 800a700:	429a      	cmp	r2, r3
 800a702:	d3d3      	bcc.n	800a6ac <IntToUnicode+0x18>
  }
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop
 800a708:	371c      	adds	r7, #28
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
	...

0800a714 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b08a      	sub	sp, #40	@ 0x28
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a71c:	f107 0314 	add.w	r3, r7, #20
 800a720:	2200      	movs	r2, #0
 800a722:	601a      	str	r2, [r3, #0]
 800a724:	605a      	str	r2, [r3, #4]
 800a726:	609a      	str	r2, [r3, #8]
 800a728:	60da      	str	r2, [r3, #12]
 800a72a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a734:	d147      	bne.n	800a7c6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a736:	2300      	movs	r3, #0
 800a738:	613b      	str	r3, [r7, #16]
 800a73a:	4b25      	ldr	r3, [pc, #148]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a73c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a73e:	4a24      	ldr	r2, [pc, #144]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a740:	f043 0301 	orr.w	r3, r3, #1
 800a744:	6313      	str	r3, [r2, #48]	@ 0x30
 800a746:	4b22      	ldr	r3, [pc, #136]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a74a:	f003 0301 	and.w	r3, r3, #1
 800a74e:	613b      	str	r3, [r7, #16]
 800a750:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a752:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a758:	2300      	movs	r3, #0
 800a75a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a75c:	2300      	movs	r3, #0
 800a75e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a760:	f107 0314 	add.w	r3, r7, #20
 800a764:	4619      	mov	r1, r3
 800a766:	481b      	ldr	r0, [pc, #108]	@ (800a7d4 <HAL_PCD_MspInit+0xc0>)
 800a768:	f7f6 fbfc 	bl	8000f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a76c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a772:	2302      	movs	r3, #2
 800a774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a776:	2300      	movs	r3, #0
 800a778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a77a:	2303      	movs	r3, #3
 800a77c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a77e:	230a      	movs	r3, #10
 800a780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a782:	f107 0314 	add.w	r3, r7, #20
 800a786:	4619      	mov	r1, r3
 800a788:	4812      	ldr	r0, [pc, #72]	@ (800a7d4 <HAL_PCD_MspInit+0xc0>)
 800a78a:	f7f6 fbeb 	bl	8000f64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a78e:	4b10      	ldr	r3, [pc, #64]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a792:	4a0f      	ldr	r2, [pc, #60]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a798:	6353      	str	r3, [r2, #52]	@ 0x34
 800a79a:	2300      	movs	r3, #0
 800a79c:	60fb      	str	r3, [r7, #12]
 800a79e:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a7a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7a2:	4a0b      	ldr	r2, [pc, #44]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a7a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a7a8:	6453      	str	r3, [r2, #68]	@ 0x44
 800a7aa:	4b09      	ldr	r3, [pc, #36]	@ (800a7d0 <HAL_PCD_MspInit+0xbc>)
 800a7ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7b2:	60fb      	str	r3, [r7, #12]
 800a7b4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	2105      	movs	r1, #5
 800a7ba:	2043      	movs	r0, #67	@ 0x43
 800a7bc:	f7f6 fba8 	bl	8000f10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a7c0:	2043      	movs	r0, #67	@ 0x43
 800a7c2:	f7f6 fbc1 	bl	8000f48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a7c6:	bf00      	nop
 800a7c8:	3728      	adds	r7, #40	@ 0x28
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}
 800a7ce:	bf00      	nop
 800a7d0:	40023800 	.word	0x40023800
 800a7d4:	40020000 	.word	0x40020000

0800a7d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b082      	sub	sp, #8
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	4610      	mov	r0, r2
 800a7f0:	f7fb fd43 	bl	800627a <USBD_LL_SetupStage>
}
 800a7f4:	bf00      	nop
 800a7f6:	3708      	adds	r7, #8
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a80e:	78fa      	ldrb	r2, [r7, #3]
 800a810:	6879      	ldr	r1, [r7, #4]
 800a812:	4613      	mov	r3, r2
 800a814:	00db      	lsls	r3, r3, #3
 800a816:	4413      	add	r3, r2
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	440b      	add	r3, r1
 800a81c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	78fb      	ldrb	r3, [r7, #3]
 800a824:	4619      	mov	r1, r3
 800a826:	f7fb fd7d 	bl	8006324 <USBD_LL_DataOutStage>
}
 800a82a:	bf00      	nop
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}

0800a832 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a832:	b580      	push	{r7, lr}
 800a834:	b082      	sub	sp, #8
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
 800a83a:	460b      	mov	r3, r1
 800a83c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a844:	78fa      	ldrb	r2, [r7, #3]
 800a846:	6879      	ldr	r1, [r7, #4]
 800a848:	4613      	mov	r3, r2
 800a84a:	00db      	lsls	r3, r3, #3
 800a84c:	4413      	add	r3, r2
 800a84e:	009b      	lsls	r3, r3, #2
 800a850:	440b      	add	r3, r1
 800a852:	3320      	adds	r3, #32
 800a854:	681a      	ldr	r2, [r3, #0]
 800a856:	78fb      	ldrb	r3, [r7, #3]
 800a858:	4619      	mov	r1, r3
 800a85a:	f7fb fe1f 	bl	800649c <USBD_LL_DataInStage>
}
 800a85e:	bf00      	nop
 800a860:	3708      	adds	r7, #8
 800a862:	46bd      	mov	sp, r7
 800a864:	bd80      	pop	{r7, pc}

0800a866 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a866:	b580      	push	{r7, lr}
 800a868:	b082      	sub	sp, #8
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a874:	4618      	mov	r0, r3
 800a876:	f7fb ff63 	bl	8006740 <USBD_LL_SOF>
}
 800a87a:	bf00      	nop
 800a87c:	3708      	adds	r7, #8
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}

0800a882 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a882:	b580      	push	{r7, lr}
 800a884:	b084      	sub	sp, #16
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a88a:	2301      	movs	r3, #1
 800a88c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	79db      	ldrb	r3, [r3, #7]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d102      	bne.n	800a89c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a896:	2300      	movs	r3, #0
 800a898:	73fb      	strb	r3, [r7, #15]
 800a89a:	e008      	b.n	800a8ae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	79db      	ldrb	r3, [r3, #7]
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	d102      	bne.n	800a8aa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	73fb      	strb	r3, [r7, #15]
 800a8a8:	e001      	b.n	800a8ae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a8aa:	f7f5 ff0b 	bl	80006c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8b4:	7bfa      	ldrb	r2, [r7, #15]
 800a8b6:	4611      	mov	r1, r2
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f7fb fefd 	bl	80066b8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f7fb fea4 	bl	8006612 <USBD_LL_Reset>
}
 800a8ca:	bf00      	nop
 800a8cc:	3710      	adds	r7, #16
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}
	...

0800a8d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7fb fef8 	bl	80066d8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	6812      	ldr	r2, [r2, #0]
 800a8f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a8fa:	f043 0301 	orr.w	r3, r3, #1
 800a8fe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	7adb      	ldrb	r3, [r3, #11]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d005      	beq.n	800a914 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a908:	4b04      	ldr	r3, [pc, #16]	@ (800a91c <HAL_PCD_SuspendCallback+0x48>)
 800a90a:	691b      	ldr	r3, [r3, #16]
 800a90c:	4a03      	ldr	r2, [pc, #12]	@ (800a91c <HAL_PCD_SuspendCallback+0x48>)
 800a90e:	f043 0306 	orr.w	r3, r3, #6
 800a912:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a914:	bf00      	nop
 800a916:	3708      	adds	r7, #8
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	e000ed00 	.word	0xe000ed00

0800a920 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a92e:	4618      	mov	r0, r3
 800a930:	f7fb feee 	bl	8006710 <USBD_LL_Resume>
}
 800a934:	bf00      	nop
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	460b      	mov	r3, r1
 800a946:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a94e:	78fa      	ldrb	r2, [r7, #3]
 800a950:	4611      	mov	r1, r2
 800a952:	4618      	mov	r0, r3
 800a954:	f7fb ff46 	bl	80067e4 <USBD_LL_IsoOUTIncomplete>
}
 800a958:	bf00      	nop
 800a95a:	3708      	adds	r7, #8
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}

0800a960 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b082      	sub	sp, #8
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	460b      	mov	r3, r1
 800a96a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a972:	78fa      	ldrb	r2, [r7, #3]
 800a974:	4611      	mov	r1, r2
 800a976:	4618      	mov	r0, r3
 800a978:	f7fb ff02 	bl	8006780 <USBD_LL_IsoINIncomplete>
}
 800a97c:	bf00      	nop
 800a97e:	3708      	adds	r7, #8
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b082      	sub	sp, #8
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a992:	4618      	mov	r0, r3
 800a994:	f7fb ff58 	bl	8006848 <USBD_LL_DevConnected>
}
 800a998:	bf00      	nop
 800a99a:	3708      	adds	r7, #8
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7fb ff55 	bl	800685e <USBD_LL_DevDisconnected>
}
 800a9b4:	bf00      	nop
 800a9b6:	3708      	adds	r7, #8
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}

0800a9bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b082      	sub	sp, #8
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d13c      	bne.n	800aa46 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a9cc:	4a20      	ldr	r2, [pc, #128]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a1e      	ldr	r2, [pc, #120]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9d8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a9dc:	4b1c      	ldr	r3, [pc, #112]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9de:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a9e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a9e4:	4b1a      	ldr	r3, [pc, #104]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9e6:	2204      	movs	r2, #4
 800a9e8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a9ea:	4b19      	ldr	r3, [pc, #100]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9ec:	2202      	movs	r2, #2
 800a9ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a9f0:	4b17      	ldr	r3, [pc, #92]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a9f6:	4b16      	ldr	r3, [pc, #88]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9f8:	2202      	movs	r2, #2
 800a9fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a9fc:	4b14      	ldr	r3, [pc, #80]	@ (800aa50 <USBD_LL_Init+0x94>)
 800a9fe:	2200      	movs	r2, #0
 800aa00:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aa02:	4b13      	ldr	r3, [pc, #76]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800aa08:	4b11      	ldr	r3, [pc, #68]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800aa0e:	4b10      	ldr	r3, [pc, #64]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa10:	2201      	movs	r2, #1
 800aa12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800aa14:	4b0e      	ldr	r3, [pc, #56]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa16:	2200      	movs	r2, #0
 800aa18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800aa1a:	480d      	ldr	r0, [pc, #52]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa1c:	f7f6 fc3f 	bl	800129e <HAL_PCD_Init>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d001      	beq.n	800aa2a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800aa26:	f7f5 fe4d 	bl	80006c4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800aa2a:	2180      	movs	r1, #128	@ 0x80
 800aa2c:	4808      	ldr	r0, [pc, #32]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa2e:	f7f7 fe6c 	bl	800270a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800aa32:	2240      	movs	r2, #64	@ 0x40
 800aa34:	2100      	movs	r1, #0
 800aa36:	4806      	ldr	r0, [pc, #24]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa38:	f7f7 fe20 	bl	800267c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800aa3c:	2280      	movs	r2, #128	@ 0x80
 800aa3e:	2101      	movs	r1, #1
 800aa40:	4803      	ldr	r0, [pc, #12]	@ (800aa50 <USBD_LL_Init+0x94>)
 800aa42:	f7f7 fe1b 	bl	800267c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3708      	adds	r7, #8
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}
 800aa50:	2000623c 	.word	0x2000623c

0800aa54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa60:	2300      	movs	r3, #0
 800aa62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7f6 fd26 	bl	80014bc <HAL_PCD_Start>
 800aa70:	4603      	mov	r3, r0
 800aa72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa74:	7bfb      	ldrb	r3, [r7, #15]
 800aa76:	4618      	mov	r0, r3
 800aa78:	f000 f942 	bl	800ad00 <USBD_Get_USB_Status>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa80:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3710      	adds	r7, #16
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}

0800aa8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa8a:	b580      	push	{r7, lr}
 800aa8c:	b084      	sub	sp, #16
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	6078      	str	r0, [r7, #4]
 800aa92:	4608      	mov	r0, r1
 800aa94:	4611      	mov	r1, r2
 800aa96:	461a      	mov	r2, r3
 800aa98:	4603      	mov	r3, r0
 800aa9a:	70fb      	strb	r3, [r7, #3]
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	70bb      	strb	r3, [r7, #2]
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aab2:	78bb      	ldrb	r3, [r7, #2]
 800aab4:	883a      	ldrh	r2, [r7, #0]
 800aab6:	78f9      	ldrb	r1, [r7, #3]
 800aab8:	f7f7 f9fa 	bl	8001eb0 <HAL_PCD_EP_Open>
 800aabc:	4603      	mov	r3, r0
 800aabe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aac0:	7bfb      	ldrb	r3, [r7, #15]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f000 f91c 	bl	800ad00 <USBD_Get_USB_Status>
 800aac8:	4603      	mov	r3, r0
 800aaca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aacc:	7bbb      	ldrb	r3, [r7, #14]
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3710      	adds	r7, #16
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}

0800aad6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b084      	sub	sp, #16
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
 800aade:	460b      	mov	r3, r1
 800aae0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aae2:	2300      	movs	r3, #0
 800aae4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aae6:	2300      	movs	r3, #0
 800aae8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aaf0:	78fa      	ldrb	r2, [r7, #3]
 800aaf2:	4611      	mov	r1, r2
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f7f7 fa45 	bl	8001f84 <HAL_PCD_EP_Close>
 800aafa:	4603      	mov	r3, r0
 800aafc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aafe:	7bfb      	ldrb	r3, [r7, #15]
 800ab00:	4618      	mov	r0, r3
 800ab02:	f000 f8fd 	bl	800ad00 <USBD_Get_USB_Status>
 800ab06:	4603      	mov	r3, r0
 800ab08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab0a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab20:	2300      	movs	r3, #0
 800ab22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab24:	2300      	movs	r3, #0
 800ab26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab2e:	78fa      	ldrb	r2, [r7, #3]
 800ab30:	4611      	mov	r1, r2
 800ab32:	4618      	mov	r0, r3
 800ab34:	f7f7 fafd 	bl	8002132 <HAL_PCD_EP_SetStall>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab3c:	7bfb      	ldrb	r3, [r7, #15]
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f000 f8de 	bl	800ad00 <USBD_Get_USB_Status>
 800ab44:	4603      	mov	r3, r0
 800ab46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab48:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}

0800ab52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab52:	b580      	push	{r7, lr}
 800ab54:	b084      	sub	sp, #16
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	6078      	str	r0, [r7, #4]
 800ab5a:	460b      	mov	r3, r1
 800ab5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab62:	2300      	movs	r3, #0
 800ab64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab6c:	78fa      	ldrb	r2, [r7, #3]
 800ab6e:	4611      	mov	r1, r2
 800ab70:	4618      	mov	r0, r3
 800ab72:	f7f7 fb41 	bl	80021f8 <HAL_PCD_EP_ClrStall>
 800ab76:	4603      	mov	r3, r0
 800ab78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab7a:	7bfb      	ldrb	r3, [r7, #15]
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f000 f8bf 	bl	800ad00 <USBD_Get_USB_Status>
 800ab82:	4603      	mov	r3, r0
 800ab84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab86:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3710      	adds	r7, #16
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b085      	sub	sp, #20
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	460b      	mov	r3, r1
 800ab9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aba2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aba4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	da0b      	bge.n	800abc4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800abac:	78fb      	ldrb	r3, [r7, #3]
 800abae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abb2:	68f9      	ldr	r1, [r7, #12]
 800abb4:	4613      	mov	r3, r2
 800abb6:	00db      	lsls	r3, r3, #3
 800abb8:	4413      	add	r3, r2
 800abba:	009b      	lsls	r3, r3, #2
 800abbc:	440b      	add	r3, r1
 800abbe:	3316      	adds	r3, #22
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	e00b      	b.n	800abdc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800abc4:	78fb      	ldrb	r3, [r7, #3]
 800abc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abca:	68f9      	ldr	r1, [r7, #12]
 800abcc:	4613      	mov	r3, r2
 800abce:	00db      	lsls	r3, r3, #3
 800abd0:	4413      	add	r3, r2
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	440b      	add	r3, r1
 800abd6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800abda:	781b      	ldrb	r3, [r3, #0]
  }
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3714      	adds	r7, #20
 800abe0:	46bd      	mov	sp, r7
 800abe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe6:	4770      	bx	lr

0800abe8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b084      	sub	sp, #16
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	460b      	mov	r3, r1
 800abf2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abf4:	2300      	movs	r3, #0
 800abf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abf8:	2300      	movs	r3, #0
 800abfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac02:	78fa      	ldrb	r2, [r7, #3]
 800ac04:	4611      	mov	r1, r2
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7f7 f92e 	bl	8001e68 <HAL_PCD_SetAddress>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac10:	7bfb      	ldrb	r3, [r7, #15]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 f874 	bl	800ad00 <USBD_Get_USB_Status>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac1c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3710      	adds	r7, #16
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}

0800ac26 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ac26:	b580      	push	{r7, lr}
 800ac28:	b086      	sub	sp, #24
 800ac2a:	af00      	add	r7, sp, #0
 800ac2c:	60f8      	str	r0, [r7, #12]
 800ac2e:	607a      	str	r2, [r7, #4]
 800ac30:	603b      	str	r3, [r7, #0]
 800ac32:	460b      	mov	r3, r1
 800ac34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac36:	2300      	movs	r3, #0
 800ac38:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ac44:	7af9      	ldrb	r1, [r7, #11]
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	f7f7 fa38 	bl	80020be <HAL_PCD_EP_Transmit>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac52:	7dfb      	ldrb	r3, [r7, #23]
 800ac54:	4618      	mov	r0, r3
 800ac56:	f000 f853 	bl	800ad00 <USBD_Get_USB_Status>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac5e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3718      	adds	r7, #24
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b086      	sub	sp, #24
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	60f8      	str	r0, [r7, #12]
 800ac70:	607a      	str	r2, [r7, #4]
 800ac72:	603b      	str	r3, [r7, #0]
 800ac74:	460b      	mov	r3, r1
 800ac76:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ac86:	7af9      	ldrb	r1, [r7, #11]
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	f7f7 f9c4 	bl	8002018 <HAL_PCD_EP_Receive>
 800ac90:	4603      	mov	r3, r0
 800ac92:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac94:	7dfb      	ldrb	r3, [r7, #23]
 800ac96:	4618      	mov	r0, r3
 800ac98:	f000 f832 	bl	800ad00 <USBD_Get_USB_Status>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aca0:	7dbb      	ldrb	r3, [r7, #22]
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b082      	sub	sp, #8
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
 800acb2:	460b      	mov	r3, r1
 800acb4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800acbc:	78fa      	ldrb	r2, [r7, #3]
 800acbe:	4611      	mov	r1, r2
 800acc0:	4618      	mov	r0, r3
 800acc2:	f7f7 f9e4 	bl	800208e <HAL_PCD_EP_GetRxCount>
 800acc6:	4603      	mov	r3, r0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3708      	adds	r7, #8
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}

0800acd0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b083      	sub	sp, #12
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800acd8:	4b03      	ldr	r3, [pc, #12]	@ (800ace8 <USBD_static_malloc+0x18>)
}
 800acda:	4618      	mov	r0, r3
 800acdc:	370c      	adds	r7, #12
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	20006720 	.word	0x20006720

0800acec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]

}
 800acf4:	bf00      	nop
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b085      	sub	sp, #20
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	4603      	mov	r3, r0
 800ad08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ad0e:	79fb      	ldrb	r3, [r7, #7]
 800ad10:	2b03      	cmp	r3, #3
 800ad12:	d817      	bhi.n	800ad44 <USBD_Get_USB_Status+0x44>
 800ad14:	a201      	add	r2, pc, #4	@ (adr r2, 800ad1c <USBD_Get_USB_Status+0x1c>)
 800ad16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad1a:	bf00      	nop
 800ad1c:	0800ad2d 	.word	0x0800ad2d
 800ad20:	0800ad33 	.word	0x0800ad33
 800ad24:	0800ad39 	.word	0x0800ad39
 800ad28:	0800ad3f 	.word	0x0800ad3f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad30:	e00b      	b.n	800ad4a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad32:	2303      	movs	r3, #3
 800ad34:	73fb      	strb	r3, [r7, #15]
    break;
 800ad36:	e008      	b.n	800ad4a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ad3c:	e005      	b.n	800ad4a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad3e:	2303      	movs	r3, #3
 800ad40:	73fb      	strb	r3, [r7, #15]
    break;
 800ad42:	e002      	b.n	800ad4a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ad44:	2303      	movs	r3, #3
 800ad46:	73fb      	strb	r3, [r7, #15]
    break;
 800ad48:	bf00      	nop
  }
  return usb_status;
 800ad4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <solve_cube>:
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	466f      	mov	r7, sp
 800ad5c:	2a04      	cmp	r2, #4
 800ad5e:	bf3c      	itt	cc
 800ad60:	2000      	movcc	r0, #0
 800ad62:	bd80      	popcc	{r7, pc}
 800ad64:	f241 0009 	movw	r0, #4105	@ 0x1009
 800ad68:	f6c0 6003 	movt	r0, #3587	@ 0xe03
 800ad6c:	6008      	str	r0, [r1, #0]
 800ad6e:	2004      	movs	r0, #4
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <strlen>:
 800ad72:	b580      	push	{r7, lr}
 800ad74:	466f      	mov	r7, sp
 800ad76:	4601      	mov	r1, r0
 800ad78:	7800      	ldrb	r0, [r0, #0]
 800ad7a:	b160      	cbz	r0, 800ad96 <strlen+0x24>
 800ad7c:	2000      	movs	r0, #0
 800ad7e:	180a      	adds	r2, r1, r0
 800ad80:	7853      	ldrb	r3, [r2, #1]
 800ad82:	b153      	cbz	r3, 800ad9a <strlen+0x28>
 800ad84:	7893      	ldrb	r3, [r2, #2]
 800ad86:	b153      	cbz	r3, 800ad9e <strlen+0x2c>
 800ad88:	78d3      	ldrb	r3, [r2, #3]
 800ad8a:	b153      	cbz	r3, 800ada2 <strlen+0x30>
 800ad8c:	7912      	ldrb	r2, [r2, #4]
 800ad8e:	3004      	adds	r0, #4
 800ad90:	2a00      	cmp	r2, #0
 800ad92:	d1f4      	bne.n	800ad7e <strlen+0xc>
 800ad94:	bd80      	pop	{r7, pc}
 800ad96:	2000      	movs	r0, #0
 800ad98:	bd80      	pop	{r7, pc}
 800ad9a:	3001      	adds	r0, #1
 800ad9c:	bd80      	pop	{r7, pc}
 800ad9e:	3002      	adds	r0, #2
 800ada0:	bd80      	pop	{r7, pc}
 800ada2:	3003      	adds	r0, #3
 800ada4:	bd80      	pop	{r7, pc}

0800ada6 <memset>:
 800ada6:	b5b0      	push	{r4, r5, r7, lr}
 800ada8:	af02      	add	r7, sp, #8
 800adaa:	2a10      	cmp	r2, #16
 800adac:	d371      	bcc.n	800ae92 <memset+0xec>
 800adae:	4243      	negs	r3, r0
 800adb0:	f003 0c03 	and.w	ip, r3, #3
 800adb4:	eb00 050c 	add.w	r5, r0, ip
 800adb8:	42a8      	cmp	r0, r5
 800adba:	d217      	bcs.n	800adec <memset+0x46>
 800adbc:	f1ac 0e01 	sub.w	lr, ip, #1
 800adc0:	f1bc 0f00 	cmp.w	ip, #0
 800adc4:	4604      	mov	r4, r0
 800adc6:	bf1e      	ittt	ne
 800adc8:	4604      	movne	r4, r0
 800adca:	f804 1b01 	strbne.w	r1, [r4], #1
 800adce:	f1bc 0f01 	cmpne.w	ip, #1
 800add2:	d153      	bne.n	800ae7c <memset+0xd6>
 800add4:	f1be 0f03 	cmp.w	lr, #3
 800add8:	d308      	bcc.n	800adec <memset+0x46>
 800adda:	3c04      	subs	r4, #4
 800addc:	f804 1f04 	strb.w	r1, [r4, #4]!
 800ade0:	1d23      	adds	r3, r4, #4
 800ade2:	42ab      	cmp	r3, r5
 800ade4:	70e1      	strb	r1, [r4, #3]
 800ade6:	70a1      	strb	r1, [r4, #2]
 800ade8:	7061      	strb	r1, [r4, #1]
 800adea:	d1f7      	bne.n	800addc <memset+0x36>
 800adec:	eba2 0e0c 	sub.w	lr, r2, ip
 800adf0:	f02e 0203 	bic.w	r2, lr, #3
 800adf4:	eb05 0c02 	add.w	ip, r5, r2
 800adf8:	4565      	cmp	r5, ip
 800adfa:	d213      	bcs.n	800ae24 <memset+0x7e>
 800adfc:	b2ca      	uxtb	r2, r1
 800adfe:	f04f 3401 	mov.w	r4, #16843009	@ 0x1010101
 800ae02:	4362      	muls	r2, r4
 800ae04:	f845 2b04 	str.w	r2, [r5], #4
 800ae08:	4565      	cmp	r5, ip
 800ae0a:	d20b      	bcs.n	800ae24 <memset+0x7e>
 800ae0c:	f845 2b04 	str.w	r2, [r5], #4
 800ae10:	4565      	cmp	r5, ip
 800ae12:	bf3c      	itt	cc
 800ae14:	f845 2b04 	strcc.w	r2, [r5], #4
 800ae18:	4565      	cmpcc	r5, ip
 800ae1a:	d203      	bcs.n	800ae24 <memset+0x7e>
 800ae1c:	f845 2b04 	str.w	r2, [r5], #4
 800ae20:	4565      	cmp	r5, ip
 800ae22:	d3ef      	bcc.n	800ae04 <memset+0x5e>
 800ae24:	f00e 0203 	and.w	r2, lr, #3
 800ae28:	eb0c 0302 	add.w	r3, ip, r2
 800ae2c:	459c      	cmp	ip, r3
 800ae2e:	d224      	bcs.n	800ae7a <memset+0xd4>
 800ae30:	f1a2 0e01 	sub.w	lr, r2, #1
 800ae34:	f012 0403 	ands.w	r4, r2, #3
 800ae38:	d012      	beq.n	800ae60 <memset+0xba>
 800ae3a:	4662      	mov	r2, ip
 800ae3c:	2c01      	cmp	r4, #1
 800ae3e:	f802 1b01 	strb.w	r1, [r2], #1
 800ae42:	d009      	beq.n	800ae58 <memset+0xb2>
 800ae44:	f88c 1001 	strb.w	r1, [ip, #1]
 800ae48:	2c02      	cmp	r4, #2
 800ae4a:	bf1a      	itte	ne
 800ae4c:	f88c 1002 	strbne.w	r1, [ip, #2]
 800ae50:	f10c 0203 	addne.w	r2, ip, #3
 800ae54:	f10c 0202 	addeq.w	r2, ip, #2
 800ae58:	f1be 0f03 	cmp.w	lr, #3
 800ae5c:	d204      	bcs.n	800ae68 <memset+0xc2>
 800ae5e:	e00c      	b.n	800ae7a <memset+0xd4>
 800ae60:	4662      	mov	r2, ip
 800ae62:	f1be 0f03 	cmp.w	lr, #3
 800ae66:	d308      	bcc.n	800ae7a <memset+0xd4>
 800ae68:	3a04      	subs	r2, #4
 800ae6a:	f802 1f04 	strb.w	r1, [r2, #4]!
 800ae6e:	1d15      	adds	r5, r2, #4
 800ae70:	429d      	cmp	r5, r3
 800ae72:	70d1      	strb	r1, [r2, #3]
 800ae74:	7091      	strb	r1, [r2, #2]
 800ae76:	7051      	strb	r1, [r2, #1]
 800ae78:	d1f7      	bne.n	800ae6a <memset+0xc4>
 800ae7a:	bdb0      	pop	{r4, r5, r7, pc}
 800ae7c:	7041      	strb	r1, [r0, #1]
 800ae7e:	f1bc 0f02 	cmp.w	ip, #2
 800ae82:	bf1a      	itte	ne
 800ae84:	7081      	strbne	r1, [r0, #2]
 800ae86:	1cc4      	addne	r4, r0, #3
 800ae88:	1c84      	addeq	r4, r0, #2
 800ae8a:	f1be 0f03 	cmp.w	lr, #3
 800ae8e:	d2a4      	bcs.n	800adda <memset+0x34>
 800ae90:	e7ac      	b.n	800adec <memset+0x46>
 800ae92:	4684      	mov	ip, r0
 800ae94:	eb0c 0302 	add.w	r3, ip, r2
 800ae98:	459c      	cmp	ip, r3
 800ae9a:	d3c9      	bcc.n	800ae30 <memset+0x8a>
 800ae9c:	e7ed      	b.n	800ae7a <memset+0xd4>

0800ae9e <memcpy>:
 800ae9e:	b580      	push	{r7, lr}
 800aea0:	466f      	mov	r7, sp
 800aea2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aea6:	f000 b80b 	b.w	800aec0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>
	...

0800aeac <__aeabi_uldivmod>:
 800aeac:	b510      	push	{r4, lr}
 800aeae:	b084      	sub	sp, #16
 800aeb0:	ac02      	add	r4, sp, #8
 800aeb2:	9400      	str	r4, [sp, #0]
 800aeb4:	f000 f977 	bl	800b1a6 <__udivmoddi4>
 800aeb8:	9a02      	ldr	r2, [sp, #8]
 800aeba:	9b03      	ldr	r3, [sp, #12]
 800aebc:	b004      	add	sp, #16
 800aebe:	bd10      	pop	{r4, pc}

0800aec0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>:
 800aec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aec2:	af03      	add	r7, sp, #12
 800aec4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 800aec8:	b08c      	sub	sp, #48	@ 0x30
 800aeca:	2a10      	cmp	r2, #16
 800aecc:	d31e      	bcc.n	800af0c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x4c>
 800aece:	4243      	negs	r3, r0
 800aed0:	f003 0803 	and.w	r8, r3, #3
 800aed4:	eb00 0308 	add.w	r3, r0, r8
 800aed8:	4298      	cmp	r0, r3
 800aeda:	d233      	bcs.n	800af44 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 800aedc:	f1a8 0c01 	sub.w	ip, r8, #1
 800aee0:	4606      	mov	r6, r0
 800aee2:	460c      	mov	r4, r1
 800aee4:	f1b8 0f00 	cmp.w	r8, #0
 800aee8:	d01a      	beq.n	800af20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800aeea:	460c      	mov	r4, r1
 800aeec:	4606      	mov	r6, r0
 800aeee:	f814 eb01 	ldrb.w	lr, [r4], #1
 800aef2:	f1b8 0f01 	cmp.w	r8, #1
 800aef6:	f806 eb01 	strb.w	lr, [r6], #1
 800aefa:	d011      	beq.n	800af20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800aefc:	784e      	ldrb	r6, [r1, #1]
 800aefe:	f1b8 0f02 	cmp.w	r8, #2
 800af02:	7046      	strb	r6, [r0, #1]
 800af04:	d108      	bne.n	800af18 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x58>
 800af06:	1c8c      	adds	r4, r1, #2
 800af08:	1c86      	adds	r6, r0, #2
 800af0a:	e009      	b.n	800af20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800af0c:	4684      	mov	ip, r0
 800af0e:	eb0c 0302 	add.w	r3, ip, r2
 800af12:	459c      	cmp	ip, r3
 800af14:	d340      	bcc.n	800af98 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xd8>
 800af16:	e06c      	b.n	800aff2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800af18:	788e      	ldrb	r6, [r1, #2]
 800af1a:	1ccc      	adds	r4, r1, #3
 800af1c:	7086      	strb	r6, [r0, #2]
 800af1e:	1cc6      	adds	r6, r0, #3
 800af20:	f1bc 0f03 	cmp.w	ip, #3
 800af24:	d30e      	bcc.n	800af44 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 800af26:	3c04      	subs	r4, #4
 800af28:	3e04      	subs	r6, #4
 800af2a:	f814 5f04 	ldrb.w	r5, [r4, #4]!
 800af2e:	f806 5f04 	strb.w	r5, [r6, #4]!
 800af32:	7865      	ldrb	r5, [r4, #1]
 800af34:	7075      	strb	r5, [r6, #1]
 800af36:	78a5      	ldrb	r5, [r4, #2]
 800af38:	70b5      	strb	r5, [r6, #2]
 800af3a:	78e5      	ldrb	r5, [r4, #3]
 800af3c:	70f5      	strb	r5, [r6, #3]
 800af3e:	1d35      	adds	r5, r6, #4
 800af40:	429d      	cmp	r5, r3
 800af42:	d1f2      	bne.n	800af2a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x6a>
 800af44:	eba2 0e08 	sub.w	lr, r2, r8
 800af48:	eb01 0408 	add.w	r4, r1, r8
 800af4c:	f02e 0203 	bic.w	r2, lr, #3
 800af50:	f014 0603 	ands.w	r6, r4, #3
 800af54:	eb03 0c02 	add.w	ip, r3, r2
 800af58:	d159      	bne.n	800b00e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x14e>
 800af5a:	4563      	cmp	r3, ip
 800af5c:	d215      	bcs.n	800af8a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800af5e:	4621      	mov	r1, r4
 800af60:	680d      	ldr	r5, [r1, #0]
 800af62:	f843 5b04 	str.w	r5, [r3], #4
 800af66:	4563      	cmp	r3, ip
 800af68:	d20f      	bcs.n	800af8a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800af6a:	684d      	ldr	r5, [r1, #4]
 800af6c:	f843 5b04 	str.w	r5, [r3], #4
 800af70:	4563      	cmp	r3, ip
 800af72:	bf3e      	ittt	cc
 800af74:	688d      	ldrcc	r5, [r1, #8]
 800af76:	f843 5b04 	strcc.w	r5, [r3], #4
 800af7a:	4563      	cmpcc	r3, ip
 800af7c:	d205      	bcs.n	800af8a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800af7e:	68cd      	ldr	r5, [r1, #12]
 800af80:	3110      	adds	r1, #16
 800af82:	f843 5b04 	str.w	r5, [r3], #4
 800af86:	4563      	cmp	r3, ip
 800af88:	d3ea      	bcc.n	800af60 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xa0>
 800af8a:	18a1      	adds	r1, r4, r2
 800af8c:	f00e 0203 	and.w	r2, lr, #3
 800af90:	eb0c 0302 	add.w	r3, ip, r2
 800af94:	459c      	cmp	ip, r3
 800af96:	d22c      	bcs.n	800aff2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800af98:	f1a2 0e01 	sub.w	lr, r2, #1
 800af9c:	f012 0403 	ands.w	r4, r2, #3
 800afa0:	d013      	beq.n	800afca <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10a>
 800afa2:	460a      	mov	r2, r1
 800afa4:	4665      	mov	r5, ip
 800afa6:	f812 6b01 	ldrb.w	r6, [r2], #1
 800afaa:	2c01      	cmp	r4, #1
 800afac:	f805 6b01 	strb.w	r6, [r5], #1
 800afb0:	d00d      	beq.n	800afce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10e>
 800afb2:	784a      	ldrb	r2, [r1, #1]
 800afb4:	2c02      	cmp	r4, #2
 800afb6:	f88c 2001 	strb.w	r2, [ip, #1]
 800afba:	d11e      	bne.n	800affa <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x13a>
 800afbc:	1c8a      	adds	r2, r1, #2
 800afbe:	f10c 0502 	add.w	r5, ip, #2
 800afc2:	f1be 0f03 	cmp.w	lr, #3
 800afc6:	d205      	bcs.n	800afd4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 800afc8:	e013      	b.n	800aff2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800afca:	4665      	mov	r5, ip
 800afcc:	460a      	mov	r2, r1
 800afce:	f1be 0f03 	cmp.w	lr, #3
 800afd2:	d30e      	bcc.n	800aff2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800afd4:	1f11      	subs	r1, r2, #4
 800afd6:	1f2a      	subs	r2, r5, #4
 800afd8:	f811 6f04 	ldrb.w	r6, [r1, #4]!
 800afdc:	f802 6f04 	strb.w	r6, [r2, #4]!
 800afe0:	784e      	ldrb	r6, [r1, #1]
 800afe2:	7056      	strb	r6, [r2, #1]
 800afe4:	788e      	ldrb	r6, [r1, #2]
 800afe6:	7096      	strb	r6, [r2, #2]
 800afe8:	78ce      	ldrb	r6, [r1, #3]
 800afea:	70d6      	strb	r6, [r2, #3]
 800afec:	1d16      	adds	r6, r2, #4
 800afee:	429e      	cmp	r6, r3
 800aff0:	d1f2      	bne.n	800afd8 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x118>
 800aff2:	b00c      	add	sp, #48	@ 0x30
 800aff4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800aff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800affa:	788a      	ldrb	r2, [r1, #2]
 800affc:	f10c 0503 	add.w	r5, ip, #3
 800b000:	f88c 2002 	strb.w	r2, [ip, #2]
 800b004:	1cca      	adds	r2, r1, #3
 800b006:	f1be 0f03 	cmp.w	lr, #3
 800b00a:	d2e3      	bcs.n	800afd4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 800b00c:	e7f1      	b.n	800aff2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800b00e:	f04f 0900 	mov.w	r9, #0
 800b012:	f1c6 0a04 	rsb	sl, r6, #4
 800b016:	ad0b      	add	r5, sp, #44	@ 0x2c
 800b018:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 800b01c:	eb05 0b06 	add.w	fp, r5, r6
 800b020:	ea5f 75ca 	movs.w	r5, sl, lsl #31
 800b024:	bf1e      	ittt	ne
 800b026:	7825      	ldrbne	r5, [r4, #0]
 800b028:	f88b 5000 	strbne.w	r5, [fp]
 800b02c:	f04f 0901 	movne.w	r9, #1
 800b030:	1ba5      	subs	r5, r4, r6
 800b032:	9507      	str	r5, [sp, #28]
 800b034:	00f5      	lsls	r5, r6, #3
 800b036:	9501      	str	r5, [sp, #4]
 800b038:	ea5f 758a 	movs.w	r5, sl, lsl #30
 800b03c:	bf44      	itt	mi
 800b03e:	f834 5009 	ldrhmi.w	r5, [r4, r9]
 800b042:	f82b 5009 	strhmi.w	r5, [fp, r9]
 800b046:	1d1d      	adds	r5, r3, #4
 800b048:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 800b04c:	4565      	cmp	r5, ip
 800b04e:	9d01      	ldr	r5, [sp, #4]
 800b050:	46aa      	mov	sl, r5
 800b052:	f1c5 0500 	rsb	r5, r5, #0
 800b056:	d25c      	bcs.n	800b112 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x252>
 800b058:	4273      	negs	r3, r6
 800b05a:	9500      	str	r5, [sp, #0]
 800b05c:	eb01 0903 	add.w	r9, r1, r3
 800b060:	f005 0118 	and.w	r1, r5, #24
 800b064:	4605      	mov	r5, r0
 800b066:	9107      	str	r1, [sp, #28]
 800b068:	f8cd 9010 	str.w	r9, [sp, #16]
 800b06c:	44c1      	add	r9, r8
 800b06e:	9b07      	ldr	r3, [sp, #28]
 800b070:	fa2b fb0a 	lsr.w	fp, fp, sl
 800b074:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b078:	9108      	str	r1, [sp, #32]
 800b07a:	fa01 f303 	lsl.w	r3, r1, r3
 800b07e:	eb05 0108 	add.w	r1, r5, r8
 800b082:	ea43 030b 	orr.w	r3, r3, fp
 800b086:	468b      	mov	fp, r1
 800b088:	f84b 3b08 	str.w	r3, [fp], #8
 800b08c:	45e3      	cmp	fp, ip
 800b08e:	d242      	bcs.n	800b116 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x256>
 800b090:	9b08      	ldr	r3, [sp, #32]
 800b092:	9503      	str	r5, [sp, #12]
 800b094:	f8cd 9018 	str.w	r9, [sp, #24]
 800b098:	fa23 f50a 	lsr.w	r5, r3, sl
 800b09c:	f8d9 9008 	ldr.w	r9, [r9, #8]
 800b0a0:	9b07      	ldr	r3, [sp, #28]
 800b0a2:	9105      	str	r1, [sp, #20]
 800b0a4:	fa09 f303 	lsl.w	r3, r9, r3
 800b0a8:	432b      	orrs	r3, r5
 800b0aa:	604b      	str	r3, [r1, #4]
 800b0ac:	f101 030c 	add.w	r3, r1, #12
 800b0b0:	4563      	cmp	r3, ip
 800b0b2:	d236      	bcs.n	800b122 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x262>
 800b0b4:	9d06      	ldr	r5, [sp, #24]
 800b0b6:	68ed      	ldr	r5, [r5, #12]
 800b0b8:	9508      	str	r5, [sp, #32]
 800b0ba:	fa29 f50a 	lsr.w	r5, r9, sl
 800b0be:	9502      	str	r5, [sp, #8]
 800b0c0:	e9dd 5107 	ldrd	r5, r1, [sp, #28]
 800b0c4:	fa01 f905 	lsl.w	r9, r1, r5
 800b0c8:	9905      	ldr	r1, [sp, #20]
 800b0ca:	9d02      	ldr	r5, [sp, #8]
 800b0cc:	3110      	adds	r1, #16
 800b0ce:	ea45 0509 	orr.w	r5, r5, r9
 800b0d2:	4561      	cmp	r1, ip
 800b0d4:	f8cb 5000 	str.w	r5, [fp]
 800b0d8:	d22d      	bcs.n	800b136 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x276>
 800b0da:	9906      	ldr	r1, [sp, #24]
 800b0dc:	9d07      	ldr	r5, [sp, #28]
 800b0de:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800b0e2:	f8d1 b010 	ldr.w	fp, [r1, #16]
 800b0e6:	9908      	ldr	r1, [sp, #32]
 800b0e8:	f109 0910 	add.w	r9, r9, #16
 800b0ec:	fa0b f505 	lsl.w	r5, fp, r5
 800b0f0:	fa21 f10a 	lsr.w	r1, r1, sl
 800b0f4:	4329      	orrs	r1, r5
 800b0f6:	9d03      	ldr	r5, [sp, #12]
 800b0f8:	6019      	str	r1, [r3, #0]
 800b0fa:	3510      	adds	r5, #16
 800b0fc:	eb05 0308 	add.w	r3, r5, r8
 800b100:	1d19      	adds	r1, r3, #4
 800b102:	4561      	cmp	r1, ip
 800b104:	d3b0      	bcc.n	800b068 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x1a8>
 800b106:	eb09 0108 	add.w	r1, r9, r8
 800b10a:	9107      	str	r1, [sp, #28]
 800b10c:	f8dd a000 	ldr.w	sl, [sp]
 800b110:	e018      	b.n	800b144 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800b112:	46aa      	mov	sl, r5
 800b114:	e016      	b.n	800b144 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800b116:	460b      	mov	r3, r1
 800b118:	f109 0104 	add.w	r1, r9, #4
 800b11c:	9107      	str	r1, [sp, #28]
 800b11e:	3304      	adds	r3, #4
 800b120:	e00c      	b.n	800b13c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x27c>
 800b122:	9906      	ldr	r1, [sp, #24]
 800b124:	46cb      	mov	fp, r9
 800b126:	f8dd a000 	ldr.w	sl, [sp]
 800b12a:	3108      	adds	r1, #8
 800b12c:	9107      	str	r1, [sp, #28]
 800b12e:	9905      	ldr	r1, [sp, #20]
 800b130:	f101 0308 	add.w	r3, r1, #8
 800b134:	e006      	b.n	800b144 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800b136:	9906      	ldr	r1, [sp, #24]
 800b138:	310c      	adds	r1, #12
 800b13a:	9107      	str	r1, [sp, #28]
 800b13c:	f8dd a000 	ldr.w	sl, [sp]
 800b140:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b144:	2500      	movs	r5, #0
 800b146:	2e01      	cmp	r6, #1
 800b148:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 800b14c:	f807 5c26 	strb.w	r5, [r7, #-38]
 800b150:	d105      	bne.n	800b15e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x29e>
 800b152:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800b156:	f04f 0900 	mov.w	r9, #0
 800b15a:	2100      	movs	r1, #0
 800b15c:	e009      	b.n	800b172 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2b2>
 800b15e:	9907      	ldr	r1, [sp, #28]
 800b160:	f1a7 0826 	sub.w	r8, r7, #38	@ 0x26
 800b164:	790d      	ldrb	r5, [r1, #4]
 800b166:	7949      	ldrb	r1, [r1, #5]
 800b168:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 800b16c:	ea4f 2901 	mov.w	r9, r1, lsl #8
 800b170:	2102      	movs	r1, #2
 800b172:	07e6      	lsls	r6, r4, #31
 800b174:	d101      	bne.n	800b17a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ba>
 800b176:	2100      	movs	r1, #0
 800b178:	e009      	b.n	800b18e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ce>
 800b17a:	9d07      	ldr	r5, [sp, #28]
 800b17c:	3504      	adds	r5, #4
 800b17e:	5c69      	ldrb	r1, [r5, r1]
 800b180:	f888 1000 	strb.w	r1, [r8]
 800b184:	f817 1c26 	ldrb.w	r1, [r7, #-38]
 800b188:	f89d 5028 	ldrb.w	r5, [sp, #40]	@ 0x28
 800b18c:	0409      	lsls	r1, r1, #16
 800b18e:	ea41 0109 	orr.w	r1, r1, r9
 800b192:	9e01      	ldr	r6, [sp, #4]
 800b194:	4329      	orrs	r1, r5
 800b196:	f00a 0518 	and.w	r5, sl, #24
 800b19a:	40a9      	lsls	r1, r5
 800b19c:	fa2b f606 	lsr.w	r6, fp, r6
 800b1a0:	4331      	orrs	r1, r6
 800b1a2:	6019      	str	r1, [r3, #0]
 800b1a4:	e6f1      	b.n	800af8a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>

0800b1a6 <__udivmoddi4>:
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	466f      	mov	r7, sp
 800b1aa:	b086      	sub	sp, #24
 800b1ac:	4684      	mov	ip, r0
 800b1ae:	a802      	add	r0, sp, #8
 800b1b0:	e9cd 2300 	strd	r2, r3, [sp]
 800b1b4:	4662      	mov	r2, ip
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	f000 f80d 	bl	800b1d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>
 800b1bc:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b1c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1c4:	f1bc 0f00 	cmp.w	ip, #0
 800b1c8:	bf1c      	itt	ne
 800b1ca:	e9dd 3204 	ldrdne	r3, r2, [sp, #16]
 800b1ce:	e9cc 3200 	strdne	r3, r2, [ip]
 800b1d2:	b006      	add	sp, #24
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>:
 800b1d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1d8:	af03      	add	r7, sp, #12
 800b1da:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 800b1de:	e9d7 e802 	ldrd	lr, r8, [r7, #8]
 800b1e2:	f1be 0f00 	cmp.w	lr, #0
 800b1e6:	d072      	beq.n	800b2ce <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 800b1e8:	f1b8 0f00 	cmp.w	r8, #0
 800b1ec:	d16f      	bne.n	800b2ce <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	f000 80fc 	beq.w	800b3ec <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x216>
 800b1f4:	4573      	cmp	r3, lr
 800b1f6:	f080 8107 	bcs.w	800b408 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x232>
 800b1fa:	fab3 f183 	clz	r1, r3
 800b1fe:	fabe f68e 	clz	r6, lr
 800b202:	1a71      	subs	r1, r6, r1
 800b204:	f101 0620 	add.w	r6, r1, #32
 800b208:	bf08      	it	eq
 800b20a:	261f      	moveq	r6, #31
 800b20c:	f1c6 0520 	rsb	r5, r6, #32
 800b210:	fa08 f106 	lsl.w	r1, r8, r6
 800b214:	fa0e f806 	lsl.w	r8, lr, r6
 800b218:	fa2e f505 	lsr.w	r5, lr, r5
 800b21c:	4329      	orrs	r1, r5
 800b21e:	f1b6 0520 	subs.w	r5, r6, #32
 800b222:	f006 061f 	and.w	r6, r6, #31
 800b226:	bf58      	it	pl
 800b228:	fa0e f105 	lslpl.w	r1, lr, r5
 800b22c:	f04f 0501 	mov.w	r5, #1
 800b230:	fa05 fc06 	lsl.w	ip, r5, r6
 800b234:	f04f 0500 	mov.w	r5, #0
 800b238:	bf58      	it	pl
 800b23a:	f04f 0800 	movpl.w	r8, #0
 800b23e:	e008      	b.n	800b252 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x7c>
 800b240:	4622      	mov	r2, r4
 800b242:	4633      	mov	r3, r6
 800b244:	ea4f 1418 	mov.w	r4, r8, lsr #4
 800b248:	ea44 7801 	orr.w	r8, r4, r1, lsl #28
 800b24c:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800b250:	0909      	lsrs	r1, r1, #4
 800b252:	ebb2 0408 	subs.w	r4, r2, r8
 800b256:	eb63 0601 	sbc.w	r6, r3, r1
 800b25a:	2e00      	cmp	r6, #0
 800b25c:	d403      	bmi.n	800b266 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x90>
 800b25e:	ea45 050c 	orr.w	r5, r5, ip
 800b262:	d102      	bne.n	800b26a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x94>
 800b264:	e02d      	b.n	800b2c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 800b266:	4614      	mov	r4, r2
 800b268:	461e      	mov	r6, r3
 800b26a:	ea5f 0351 	movs.w	r3, r1, lsr #1
 800b26e:	ea4f 0238 	mov.w	r2, r8, rrx
 800b272:	1aa2      	subs	r2, r4, r2
 800b274:	eb66 0303 	sbc.w	r3, r6, r3
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d404      	bmi.n	800b286 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb0>
 800b27c:	ea45 055c 	orr.w	r5, r5, ip, lsr #1
 800b280:	4614      	mov	r4, r2
 800b282:	d102      	bne.n	800b28a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb4>
 800b284:	e01d      	b.n	800b2c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 800b286:	4622      	mov	r2, r4
 800b288:	4633      	mov	r3, r6
 800b28a:	ea4f 0498 	mov.w	r4, r8, lsr #2
 800b28e:	ea44 7481 	orr.w	r4, r4, r1, lsl #30
 800b292:	1b14      	subs	r4, r2, r4
 800b294:	eb63 0691 	sbc.w	r6, r3, r1, lsr #2
 800b298:	2e00      	cmp	r6, #0
 800b29a:	d403      	bmi.n	800b2a4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xce>
 800b29c:	ea45 059c 	orr.w	r5, r5, ip, lsr #2
 800b2a0:	d102      	bne.n	800b2a8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xd2>
 800b2a2:	e00e      	b.n	800b2c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 800b2a4:	4614      	mov	r4, r2
 800b2a6:	461e      	mov	r6, r3
 800b2a8:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800b2ac:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800b2b0:	1aa2      	subs	r2, r4, r2
 800b2b2:	eb66 03d1 	sbc.w	r3, r6, r1, lsr #3
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d4c2      	bmi.n	800b240 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6a>
 800b2ba:	ea45 05dc 	orr.w	r5, r5, ip, lsr #3
 800b2be:	4614      	mov	r4, r2
 800b2c0:	d1c0      	bne.n	800b244 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6e>
 800b2c2:	fbb4 f1fe 	udiv	r1, r4, lr
 800b2c6:	fb01 461e 	mls	r6, r1, lr, r4
 800b2ca:	4329      	orrs	r1, r5
 800b2cc:	e092      	b.n	800b3f4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x21e>
 800b2ce:	ebb2 060e 	subs.w	r6, r2, lr
 800b2d2:	f04f 0100 	mov.w	r1, #0
 800b2d6:	eb73 0608 	sbcs.w	r6, r3, r8
 800b2da:	d37c      	bcc.n	800b3d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d07a      	beq.n	800b3d6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 800b2e0:	fab3 f183 	clz	r1, r3
 800b2e4:	fab8 f688 	clz	r6, r8
 800b2e8:	1a71      	subs	r1, r6, r1
 800b2ea:	f001 063f 	and.w	r6, r1, #63	@ 0x3f
 800b2ee:	f001 011f 	and.w	r1, r1, #31
 800b2f2:	f1c6 0420 	rsb	r4, r6, #32
 800b2f6:	fa08 f506 	lsl.w	r5, r8, r6
 800b2fa:	fa0e fc06 	lsl.w	ip, lr, r6
 800b2fe:	fa2e f404 	lsr.w	r4, lr, r4
 800b302:	432c      	orrs	r4, r5
 800b304:	f1b6 0520 	subs.w	r5, r6, #32
 800b308:	bf58      	it	pl
 800b30a:	fa0e f405 	lslpl.w	r4, lr, r5
 800b30e:	f04f 0501 	mov.w	r5, #1
 800b312:	fa05 f901 	lsl.w	r9, r5, r1
 800b316:	f04f 0100 	mov.w	r1, #0
 800b31a:	bf58      	it	pl
 800b31c:	f04f 0c00 	movpl.w	ip, #0
 800b320:	e008      	b.n	800b334 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x15e>
 800b322:	4632      	mov	r2, r6
 800b324:	462b      	mov	r3, r5
 800b326:	ea4f 161c 	mov.w	r6, ip, lsr #4
 800b32a:	ea46 7c04 	orr.w	ip, r6, r4, lsl #28
 800b32e:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800b332:	0924      	lsrs	r4, r4, #4
 800b334:	ebb2 060c 	subs.w	r6, r2, ip
 800b338:	eb73 0504 	sbcs.w	r5, r3, r4
 800b33c:	d407      	bmi.n	800b34e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x178>
 800b33e:	ea41 0109 	orr.w	r1, r1, r9
 800b342:	ebb6 020e 	subs.w	r2, r6, lr
 800b346:	eb75 0208 	sbcs.w	r2, r5, r8
 800b34a:	d202      	bcs.n	800b352 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x17c>
 800b34c:	e03a      	b.n	800b3c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800b34e:	4616      	mov	r6, r2
 800b350:	461d      	mov	r5, r3
 800b352:	ea5f 0354 	movs.w	r3, r4, lsr #1
 800b356:	ea4f 023c 	mov.w	r2, ip, rrx
 800b35a:	1ab2      	subs	r2, r6, r2
 800b35c:	eb75 0303 	sbcs.w	r3, r5, r3
 800b360:	d409      	bmi.n	800b376 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a0>
 800b362:	ebb2 050e 	subs.w	r5, r2, lr
 800b366:	ea41 0159 	orr.w	r1, r1, r9, lsr #1
 800b36a:	eb73 0508 	sbcs.w	r5, r3, r8
 800b36e:	4616      	mov	r6, r2
 800b370:	461d      	mov	r5, r3
 800b372:	d202      	bcs.n	800b37a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a4>
 800b374:	e026      	b.n	800b3c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800b376:	4632      	mov	r2, r6
 800b378:	462b      	mov	r3, r5
 800b37a:	ea4f 059c 	mov.w	r5, ip, lsr #2
 800b37e:	ea45 7584 	orr.w	r5, r5, r4, lsl #30
 800b382:	1b56      	subs	r6, r2, r5
 800b384:	eb63 0594 	sbc.w	r5, r3, r4, lsr #2
 800b388:	2d00      	cmp	r5, #0
 800b38a:	d407      	bmi.n	800b39c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1c6>
 800b38c:	ea41 0199 	orr.w	r1, r1, r9, lsr #2
 800b390:	ebb6 020e 	subs.w	r2, r6, lr
 800b394:	eb75 0208 	sbcs.w	r2, r5, r8
 800b398:	d202      	bcs.n	800b3a0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ca>
 800b39a:	e013      	b.n	800b3c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800b39c:	4616      	mov	r6, r2
 800b39e:	461d      	mov	r5, r3
 800b3a0:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800b3a4:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
 800b3a8:	1ab2      	subs	r2, r6, r2
 800b3aa:	eb65 03d4 	sbc.w	r3, r5, r4, lsr #3
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d4b7      	bmi.n	800b322 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x14c>
 800b3b2:	ebb2 050e 	subs.w	r5, r2, lr
 800b3b6:	ea41 01d9 	orr.w	r1, r1, r9, lsr #3
 800b3ba:	eb73 0508 	sbcs.w	r5, r3, r8
 800b3be:	4616      	mov	r6, r2
 800b3c0:	461d      	mov	r5, r3
 800b3c2:	d2b0      	bcs.n	800b326 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x150>
 800b3c4:	f04f 0c00 	mov.w	ip, #0
 800b3c8:	e9c0 1c00 	strd	r1, ip, [r0]
 800b3cc:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b3d0:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b3d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3d6:	f04f 0c00 	mov.w	ip, #0
 800b3da:	4616      	mov	r6, r2
 800b3dc:	461d      	mov	r5, r3
 800b3de:	e9c0 1c00 	strd	r1, ip, [r0]
 800b3e2:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b3e6:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b3ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3ec:	fbb2 f1fe 	udiv	r1, r2, lr
 800b3f0:	fb01 261e 	mls	r6, r1, lr, r2
 800b3f4:	f04f 0c00 	mov.w	ip, #0
 800b3f8:	2500      	movs	r5, #0
 800b3fa:	e9c0 1c00 	strd	r1, ip, [r0]
 800b3fe:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b402:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b408:	d10d      	bne.n	800b426 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x250>
 800b40a:	fbb2 f1f3 	udiv	r1, r2, r3
 800b40e:	2500      	movs	r5, #0
 800b410:	fb01 2613 	mls	r6, r1, r3, r2
 800b414:	f04f 0c01 	mov.w	ip, #1
 800b418:	e9c0 1c00 	strd	r1, ip, [r0]
 800b41c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b420:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b426:	fbb3 fcfe 	udiv	ip, r3, lr
 800b42a:	f5be 3f80 	cmp.w	lr, #65536	@ 0x10000
 800b42e:	fb0c 351e 	mls	r5, ip, lr, r3
 800b432:	d21a      	bcs.n	800b46a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x294>
 800b434:	0429      	lsls	r1, r5, #16
 800b436:	2500      	movs	r5, #0
 800b438:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 800b43c:	fbb1 f3fe 	udiv	r3, r1, lr
 800b440:	fb03 f10e 	mul.w	r1, r3, lr
 800b444:	ea4c 4c13 	orr.w	ip, ip, r3, lsr #16
 800b448:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
 800b44c:	eac2 4101 	pkhbt	r1, r2, r1, lsl #16
 800b450:	fbb1 f2fe 	udiv	r2, r1, lr
 800b454:	fb02 161e 	mls	r6, r2, lr, r1
 800b458:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
 800b45c:	e9c0 1c00 	strd	r1, ip, [r0]
 800b460:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b464:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b46a:	ebb2 010e 	subs.w	r1, r2, lr
 800b46e:	eb75 0108 	sbcs.w	r1, r5, r8
 800b472:	d208      	bcs.n	800b486 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2b0>
 800b474:	2100      	movs	r1, #0
 800b476:	4616      	mov	r6, r2
 800b478:	e9c0 1c00 	strd	r1, ip, [r0]
 800b47c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b480:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b486:	ea4f 71c8 	mov.w	r1, r8, lsl #31
 800b48a:	ea41 035e 	orr.w	r3, r1, lr, lsr #1
 800b48e:	ea4f 79ce 	mov.w	r9, lr, lsl #31
 800b492:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800b496:	2100      	movs	r1, #0
 800b498:	e008      	b.n	800b4ac <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2d6>
 800b49a:	4622      	mov	r2, r4
 800b49c:	4635      	mov	r5, r6
 800b49e:	ea4f 1419 	mov.w	r4, r9, lsr #4
 800b4a2:	ea44 7903 	orr.w	r9, r4, r3, lsl #28
 800b4a6:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800b4aa:	091b      	lsrs	r3, r3, #4
 800b4ac:	ebb2 0409 	subs.w	r4, r2, r9
 800b4b0:	eb65 0603 	sbc.w	r6, r5, r3
 800b4b4:	2e00      	cmp	r6, #0
 800b4b6:	d403      	bmi.n	800b4c0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ea>
 800b4b8:	ea41 0108 	orr.w	r1, r1, r8
 800b4bc:	d102      	bne.n	800b4c4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ee>
 800b4be:	e02d      	b.n	800b51c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 800b4c0:	4614      	mov	r4, r2
 800b4c2:	462e      	mov	r6, r5
 800b4c4:	ea5f 0553 	movs.w	r5, r3, lsr #1
 800b4c8:	ea4f 0239 	mov.w	r2, r9, rrx
 800b4cc:	1aa2      	subs	r2, r4, r2
 800b4ce:	eb66 0505 	sbc.w	r5, r6, r5
 800b4d2:	2d00      	cmp	r5, #0
 800b4d4:	d404      	bmi.n	800b4e0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30a>
 800b4d6:	ea41 0158 	orr.w	r1, r1, r8, lsr #1
 800b4da:	4614      	mov	r4, r2
 800b4dc:	d102      	bne.n	800b4e4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30e>
 800b4de:	e01d      	b.n	800b51c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 800b4e0:	4622      	mov	r2, r4
 800b4e2:	4635      	mov	r5, r6
 800b4e4:	ea4f 0499 	mov.w	r4, r9, lsr #2
 800b4e8:	ea44 7483 	orr.w	r4, r4, r3, lsl #30
 800b4ec:	1b14      	subs	r4, r2, r4
 800b4ee:	eb65 0693 	sbc.w	r6, r5, r3, lsr #2
 800b4f2:	2e00      	cmp	r6, #0
 800b4f4:	d403      	bmi.n	800b4fe <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x328>
 800b4f6:	ea41 0198 	orr.w	r1, r1, r8, lsr #2
 800b4fa:	d102      	bne.n	800b502 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x32c>
 800b4fc:	e00e      	b.n	800b51c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 800b4fe:	4614      	mov	r4, r2
 800b500:	462e      	mov	r6, r5
 800b502:	ea4f 02d9 	mov.w	r2, r9, lsr #3
 800b506:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
 800b50a:	1aa2      	subs	r2, r4, r2
 800b50c:	eb66 05d3 	sbc.w	r5, r6, r3, lsr #3
 800b510:	2d00      	cmp	r5, #0
 800b512:	d4c2      	bmi.n	800b49a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c4>
 800b514:	ea41 01d8 	orr.w	r1, r1, r8, lsr #3
 800b518:	4614      	mov	r4, r2
 800b51a:	d1c0      	bne.n	800b49e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c8>
 800b51c:	fbb4 f2fe 	udiv	r2, r4, lr
 800b520:	2500      	movs	r5, #0
 800b522:	fb02 461e 	mls	r6, r2, lr, r4
 800b526:	4311      	orrs	r1, r2
 800b528:	e9c0 1c00 	strd	r1, ip, [r0]
 800b52c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b530:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b534:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800b538 <sniprintf>:
 800b538:	b40c      	push	{r2, r3}
 800b53a:	b530      	push	{r4, r5, lr}
 800b53c:	4b18      	ldr	r3, [pc, #96]	@ (800b5a0 <sniprintf+0x68>)
 800b53e:	1e0c      	subs	r4, r1, #0
 800b540:	681d      	ldr	r5, [r3, #0]
 800b542:	b09d      	sub	sp, #116	@ 0x74
 800b544:	da08      	bge.n	800b558 <sniprintf+0x20>
 800b546:	238b      	movs	r3, #139	@ 0x8b
 800b548:	602b      	str	r3, [r5, #0]
 800b54a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b54e:	b01d      	add	sp, #116	@ 0x74
 800b550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b554:	b002      	add	sp, #8
 800b556:	4770      	bx	lr
 800b558:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b55c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b560:	f04f 0300 	mov.w	r3, #0
 800b564:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b566:	bf14      	ite	ne
 800b568:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b56c:	4623      	moveq	r3, r4
 800b56e:	9304      	str	r3, [sp, #16]
 800b570:	9307      	str	r3, [sp, #28]
 800b572:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b576:	9002      	str	r0, [sp, #8]
 800b578:	9006      	str	r0, [sp, #24]
 800b57a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b57e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b580:	ab21      	add	r3, sp, #132	@ 0x84
 800b582:	a902      	add	r1, sp, #8
 800b584:	4628      	mov	r0, r5
 800b586:	9301      	str	r3, [sp, #4]
 800b588:	f000 f93c 	bl	800b804 <_svfiprintf_r>
 800b58c:	1c43      	adds	r3, r0, #1
 800b58e:	bfbc      	itt	lt
 800b590:	238b      	movlt	r3, #139	@ 0x8b
 800b592:	602b      	strlt	r3, [r5, #0]
 800b594:	2c00      	cmp	r4, #0
 800b596:	d0da      	beq.n	800b54e <sniprintf+0x16>
 800b598:	9b02      	ldr	r3, [sp, #8]
 800b59a:	2200      	movs	r2, #0
 800b59c:	701a      	strb	r2, [r3, #0]
 800b59e:	e7d6      	b.n	800b54e <sniprintf+0x16>
 800b5a0:	20000100 	.word	0x20000100

0800b5a4 <__errno>:
 800b5a4:	4b01      	ldr	r3, [pc, #4]	@ (800b5ac <__errno+0x8>)
 800b5a6:	6818      	ldr	r0, [r3, #0]
 800b5a8:	4770      	bx	lr
 800b5aa:	bf00      	nop
 800b5ac:	20000100 	.word	0x20000100

0800b5b0 <__libc_init_array>:
 800b5b0:	b570      	push	{r4, r5, r6, lr}
 800b5b2:	4d0d      	ldr	r5, [pc, #52]	@ (800b5e8 <__libc_init_array+0x38>)
 800b5b4:	4c0d      	ldr	r4, [pc, #52]	@ (800b5ec <__libc_init_array+0x3c>)
 800b5b6:	1b64      	subs	r4, r4, r5
 800b5b8:	10a4      	asrs	r4, r4, #2
 800b5ba:	2600      	movs	r6, #0
 800b5bc:	42a6      	cmp	r6, r4
 800b5be:	d109      	bne.n	800b5d4 <__libc_init_array+0x24>
 800b5c0:	4d0b      	ldr	r5, [pc, #44]	@ (800b5f0 <__libc_init_array+0x40>)
 800b5c2:	4c0c      	ldr	r4, [pc, #48]	@ (800b5f4 <__libc_init_array+0x44>)
 800b5c4:	f000 fcb4 	bl	800bf30 <_init>
 800b5c8:	1b64      	subs	r4, r4, r5
 800b5ca:	10a4      	asrs	r4, r4, #2
 800b5cc:	2600      	movs	r6, #0
 800b5ce:	42a6      	cmp	r6, r4
 800b5d0:	d105      	bne.n	800b5de <__libc_init_array+0x2e>
 800b5d2:	bd70      	pop	{r4, r5, r6, pc}
 800b5d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5d8:	4798      	blx	r3
 800b5da:	3601      	adds	r6, #1
 800b5dc:	e7ee      	b.n	800b5bc <__libc_init_array+0xc>
 800b5de:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5e2:	4798      	blx	r3
 800b5e4:	3601      	adds	r6, #1
 800b5e6:	e7f2      	b.n	800b5ce <__libc_init_array+0x1e>
 800b5e8:	0800c044 	.word	0x0800c044
 800b5ec:	0800c044 	.word	0x0800c044
 800b5f0:	0800c044 	.word	0x0800c044
 800b5f4:	0800c048 	.word	0x0800c048

0800b5f8 <__retarget_lock_acquire_recursive>:
 800b5f8:	4770      	bx	lr

0800b5fa <__retarget_lock_release_recursive>:
 800b5fa:	4770      	bx	lr

0800b5fc <_reclaim_reent>:
 800b5fc:	4b2d      	ldr	r3, [pc, #180]	@ (800b6b4 <_reclaim_reent+0xb8>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4283      	cmp	r3, r0
 800b602:	b570      	push	{r4, r5, r6, lr}
 800b604:	4604      	mov	r4, r0
 800b606:	d053      	beq.n	800b6b0 <_reclaim_reent+0xb4>
 800b608:	69c3      	ldr	r3, [r0, #28]
 800b60a:	b31b      	cbz	r3, 800b654 <_reclaim_reent+0x58>
 800b60c:	68db      	ldr	r3, [r3, #12]
 800b60e:	b163      	cbz	r3, 800b62a <_reclaim_reent+0x2e>
 800b610:	2500      	movs	r5, #0
 800b612:	69e3      	ldr	r3, [r4, #28]
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	5959      	ldr	r1, [r3, r5]
 800b618:	b9b1      	cbnz	r1, 800b648 <_reclaim_reent+0x4c>
 800b61a:	3504      	adds	r5, #4
 800b61c:	2d80      	cmp	r5, #128	@ 0x80
 800b61e:	d1f8      	bne.n	800b612 <_reclaim_reent+0x16>
 800b620:	69e3      	ldr	r3, [r4, #28]
 800b622:	4620      	mov	r0, r4
 800b624:	68d9      	ldr	r1, [r3, #12]
 800b626:	f000 f847 	bl	800b6b8 <_free_r>
 800b62a:	69e3      	ldr	r3, [r4, #28]
 800b62c:	6819      	ldr	r1, [r3, #0]
 800b62e:	b111      	cbz	r1, 800b636 <_reclaim_reent+0x3a>
 800b630:	4620      	mov	r0, r4
 800b632:	f000 f841 	bl	800b6b8 <_free_r>
 800b636:	69e3      	ldr	r3, [r4, #28]
 800b638:	689d      	ldr	r5, [r3, #8]
 800b63a:	b15d      	cbz	r5, 800b654 <_reclaim_reent+0x58>
 800b63c:	4629      	mov	r1, r5
 800b63e:	4620      	mov	r0, r4
 800b640:	682d      	ldr	r5, [r5, #0]
 800b642:	f000 f839 	bl	800b6b8 <_free_r>
 800b646:	e7f8      	b.n	800b63a <_reclaim_reent+0x3e>
 800b648:	680e      	ldr	r6, [r1, #0]
 800b64a:	4620      	mov	r0, r4
 800b64c:	f000 f834 	bl	800b6b8 <_free_r>
 800b650:	4631      	mov	r1, r6
 800b652:	e7e1      	b.n	800b618 <_reclaim_reent+0x1c>
 800b654:	6961      	ldr	r1, [r4, #20]
 800b656:	b111      	cbz	r1, 800b65e <_reclaim_reent+0x62>
 800b658:	4620      	mov	r0, r4
 800b65a:	f000 f82d 	bl	800b6b8 <_free_r>
 800b65e:	69e1      	ldr	r1, [r4, #28]
 800b660:	b111      	cbz	r1, 800b668 <_reclaim_reent+0x6c>
 800b662:	4620      	mov	r0, r4
 800b664:	f000 f828 	bl	800b6b8 <_free_r>
 800b668:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b66a:	b111      	cbz	r1, 800b672 <_reclaim_reent+0x76>
 800b66c:	4620      	mov	r0, r4
 800b66e:	f000 f823 	bl	800b6b8 <_free_r>
 800b672:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b674:	b111      	cbz	r1, 800b67c <_reclaim_reent+0x80>
 800b676:	4620      	mov	r0, r4
 800b678:	f000 f81e 	bl	800b6b8 <_free_r>
 800b67c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b67e:	b111      	cbz	r1, 800b686 <_reclaim_reent+0x8a>
 800b680:	4620      	mov	r0, r4
 800b682:	f000 f819 	bl	800b6b8 <_free_r>
 800b686:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b688:	b111      	cbz	r1, 800b690 <_reclaim_reent+0x94>
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 f814 	bl	800b6b8 <_free_r>
 800b690:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b692:	b111      	cbz	r1, 800b69a <_reclaim_reent+0x9e>
 800b694:	4620      	mov	r0, r4
 800b696:	f000 f80f 	bl	800b6b8 <_free_r>
 800b69a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b69c:	b111      	cbz	r1, 800b6a4 <_reclaim_reent+0xa8>
 800b69e:	4620      	mov	r0, r4
 800b6a0:	f000 f80a 	bl	800b6b8 <_free_r>
 800b6a4:	6a23      	ldr	r3, [r4, #32]
 800b6a6:	b11b      	cbz	r3, 800b6b0 <_reclaim_reent+0xb4>
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b6ae:	4718      	bx	r3
 800b6b0:	bd70      	pop	{r4, r5, r6, pc}
 800b6b2:	bf00      	nop
 800b6b4:	20000100 	.word	0x20000100

0800b6b8 <_free_r>:
 800b6b8:	b538      	push	{r3, r4, r5, lr}
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	d041      	beq.n	800b744 <_free_r+0x8c>
 800b6c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6c4:	1f0c      	subs	r4, r1, #4
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	bfb8      	it	lt
 800b6ca:	18e4      	addlt	r4, r4, r3
 800b6cc:	f000 fbc4 	bl	800be58 <__malloc_lock>
 800b6d0:	4a1d      	ldr	r2, [pc, #116]	@ (800b748 <_free_r+0x90>)
 800b6d2:	6813      	ldr	r3, [r2, #0]
 800b6d4:	b933      	cbnz	r3, 800b6e4 <_free_r+0x2c>
 800b6d6:	6063      	str	r3, [r4, #4]
 800b6d8:	6014      	str	r4, [r2, #0]
 800b6da:	4628      	mov	r0, r5
 800b6dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6e0:	f000 bbc0 	b.w	800be64 <__malloc_unlock>
 800b6e4:	42a3      	cmp	r3, r4
 800b6e6:	d908      	bls.n	800b6fa <_free_r+0x42>
 800b6e8:	6820      	ldr	r0, [r4, #0]
 800b6ea:	1821      	adds	r1, r4, r0
 800b6ec:	428b      	cmp	r3, r1
 800b6ee:	bf01      	itttt	eq
 800b6f0:	6819      	ldreq	r1, [r3, #0]
 800b6f2:	685b      	ldreq	r3, [r3, #4]
 800b6f4:	1809      	addeq	r1, r1, r0
 800b6f6:	6021      	streq	r1, [r4, #0]
 800b6f8:	e7ed      	b.n	800b6d6 <_free_r+0x1e>
 800b6fa:	461a      	mov	r2, r3
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	b10b      	cbz	r3, 800b704 <_free_r+0x4c>
 800b700:	42a3      	cmp	r3, r4
 800b702:	d9fa      	bls.n	800b6fa <_free_r+0x42>
 800b704:	6811      	ldr	r1, [r2, #0]
 800b706:	1850      	adds	r0, r2, r1
 800b708:	42a0      	cmp	r0, r4
 800b70a:	d10b      	bne.n	800b724 <_free_r+0x6c>
 800b70c:	6820      	ldr	r0, [r4, #0]
 800b70e:	4401      	add	r1, r0
 800b710:	1850      	adds	r0, r2, r1
 800b712:	4283      	cmp	r3, r0
 800b714:	6011      	str	r1, [r2, #0]
 800b716:	d1e0      	bne.n	800b6da <_free_r+0x22>
 800b718:	6818      	ldr	r0, [r3, #0]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	6053      	str	r3, [r2, #4]
 800b71e:	4408      	add	r0, r1
 800b720:	6010      	str	r0, [r2, #0]
 800b722:	e7da      	b.n	800b6da <_free_r+0x22>
 800b724:	d902      	bls.n	800b72c <_free_r+0x74>
 800b726:	230c      	movs	r3, #12
 800b728:	602b      	str	r3, [r5, #0]
 800b72a:	e7d6      	b.n	800b6da <_free_r+0x22>
 800b72c:	6820      	ldr	r0, [r4, #0]
 800b72e:	1821      	adds	r1, r4, r0
 800b730:	428b      	cmp	r3, r1
 800b732:	bf04      	itt	eq
 800b734:	6819      	ldreq	r1, [r3, #0]
 800b736:	685b      	ldreq	r3, [r3, #4]
 800b738:	6063      	str	r3, [r4, #4]
 800b73a:	bf04      	itt	eq
 800b73c:	1809      	addeq	r1, r1, r0
 800b73e:	6021      	streq	r1, [r4, #0]
 800b740:	6054      	str	r4, [r2, #4]
 800b742:	e7ca      	b.n	800b6da <_free_r+0x22>
 800b744:	bd38      	pop	{r3, r4, r5, pc}
 800b746:	bf00      	nop
 800b748:	20006a84 	.word	0x20006a84

0800b74c <__ssputs_r>:
 800b74c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b750:	688e      	ldr	r6, [r1, #8]
 800b752:	461f      	mov	r7, r3
 800b754:	42be      	cmp	r6, r7
 800b756:	680b      	ldr	r3, [r1, #0]
 800b758:	4682      	mov	sl, r0
 800b75a:	460c      	mov	r4, r1
 800b75c:	4690      	mov	r8, r2
 800b75e:	d82d      	bhi.n	800b7bc <__ssputs_r+0x70>
 800b760:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b764:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b768:	d026      	beq.n	800b7b8 <__ssputs_r+0x6c>
 800b76a:	6965      	ldr	r5, [r4, #20]
 800b76c:	6909      	ldr	r1, [r1, #16]
 800b76e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b772:	eba3 0901 	sub.w	r9, r3, r1
 800b776:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b77a:	1c7b      	adds	r3, r7, #1
 800b77c:	444b      	add	r3, r9
 800b77e:	106d      	asrs	r5, r5, #1
 800b780:	429d      	cmp	r5, r3
 800b782:	bf38      	it	cc
 800b784:	461d      	movcc	r5, r3
 800b786:	0553      	lsls	r3, r2, #21
 800b788:	d527      	bpl.n	800b7da <__ssputs_r+0x8e>
 800b78a:	4629      	mov	r1, r5
 800b78c:	f000 f958 	bl	800ba40 <_malloc_r>
 800b790:	4606      	mov	r6, r0
 800b792:	b360      	cbz	r0, 800b7ee <__ssputs_r+0xa2>
 800b794:	6921      	ldr	r1, [r4, #16]
 800b796:	464a      	mov	r2, r9
 800b798:	f7ff fb81 	bl	800ae9e <memcpy>
 800b79c:	89a3      	ldrh	r3, [r4, #12]
 800b79e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b7a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7a6:	81a3      	strh	r3, [r4, #12]
 800b7a8:	6126      	str	r6, [r4, #16]
 800b7aa:	6165      	str	r5, [r4, #20]
 800b7ac:	444e      	add	r6, r9
 800b7ae:	eba5 0509 	sub.w	r5, r5, r9
 800b7b2:	6026      	str	r6, [r4, #0]
 800b7b4:	60a5      	str	r5, [r4, #8]
 800b7b6:	463e      	mov	r6, r7
 800b7b8:	42be      	cmp	r6, r7
 800b7ba:	d900      	bls.n	800b7be <__ssputs_r+0x72>
 800b7bc:	463e      	mov	r6, r7
 800b7be:	6820      	ldr	r0, [r4, #0]
 800b7c0:	4632      	mov	r2, r6
 800b7c2:	4641      	mov	r1, r8
 800b7c4:	f000 fb82 	bl	800becc <memmove>
 800b7c8:	68a3      	ldr	r3, [r4, #8]
 800b7ca:	1b9b      	subs	r3, r3, r6
 800b7cc:	60a3      	str	r3, [r4, #8]
 800b7ce:	6823      	ldr	r3, [r4, #0]
 800b7d0:	4433      	add	r3, r6
 800b7d2:	6023      	str	r3, [r4, #0]
 800b7d4:	2000      	movs	r0, #0
 800b7d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7da:	462a      	mov	r2, r5
 800b7dc:	f000 fb48 	bl	800be70 <_realloc_r>
 800b7e0:	4606      	mov	r6, r0
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	d1e0      	bne.n	800b7a8 <__ssputs_r+0x5c>
 800b7e6:	6921      	ldr	r1, [r4, #16]
 800b7e8:	4650      	mov	r0, sl
 800b7ea:	f7ff ff65 	bl	800b6b8 <_free_r>
 800b7ee:	230c      	movs	r3, #12
 800b7f0:	f8ca 3000 	str.w	r3, [sl]
 800b7f4:	89a3      	ldrh	r3, [r4, #12]
 800b7f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7fa:	81a3      	strh	r3, [r4, #12]
 800b7fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b800:	e7e9      	b.n	800b7d6 <__ssputs_r+0x8a>
	...

0800b804 <_svfiprintf_r>:
 800b804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b808:	4698      	mov	r8, r3
 800b80a:	898b      	ldrh	r3, [r1, #12]
 800b80c:	061b      	lsls	r3, r3, #24
 800b80e:	b09d      	sub	sp, #116	@ 0x74
 800b810:	4607      	mov	r7, r0
 800b812:	460d      	mov	r5, r1
 800b814:	4614      	mov	r4, r2
 800b816:	d510      	bpl.n	800b83a <_svfiprintf_r+0x36>
 800b818:	690b      	ldr	r3, [r1, #16]
 800b81a:	b973      	cbnz	r3, 800b83a <_svfiprintf_r+0x36>
 800b81c:	2140      	movs	r1, #64	@ 0x40
 800b81e:	f000 f90f 	bl	800ba40 <_malloc_r>
 800b822:	6028      	str	r0, [r5, #0]
 800b824:	6128      	str	r0, [r5, #16]
 800b826:	b930      	cbnz	r0, 800b836 <_svfiprintf_r+0x32>
 800b828:	230c      	movs	r3, #12
 800b82a:	603b      	str	r3, [r7, #0]
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b830:	b01d      	add	sp, #116	@ 0x74
 800b832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b836:	2340      	movs	r3, #64	@ 0x40
 800b838:	616b      	str	r3, [r5, #20]
 800b83a:	2300      	movs	r3, #0
 800b83c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b83e:	2320      	movs	r3, #32
 800b840:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b844:	f8cd 800c 	str.w	r8, [sp, #12]
 800b848:	2330      	movs	r3, #48	@ 0x30
 800b84a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b9e8 <_svfiprintf_r+0x1e4>
 800b84e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b852:	f04f 0901 	mov.w	r9, #1
 800b856:	4623      	mov	r3, r4
 800b858:	469a      	mov	sl, r3
 800b85a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b85e:	b10a      	cbz	r2, 800b864 <_svfiprintf_r+0x60>
 800b860:	2a25      	cmp	r2, #37	@ 0x25
 800b862:	d1f9      	bne.n	800b858 <_svfiprintf_r+0x54>
 800b864:	ebba 0b04 	subs.w	fp, sl, r4
 800b868:	d00b      	beq.n	800b882 <_svfiprintf_r+0x7e>
 800b86a:	465b      	mov	r3, fp
 800b86c:	4622      	mov	r2, r4
 800b86e:	4629      	mov	r1, r5
 800b870:	4638      	mov	r0, r7
 800b872:	f7ff ff6b 	bl	800b74c <__ssputs_r>
 800b876:	3001      	adds	r0, #1
 800b878:	f000 80a7 	beq.w	800b9ca <_svfiprintf_r+0x1c6>
 800b87c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b87e:	445a      	add	r2, fp
 800b880:	9209      	str	r2, [sp, #36]	@ 0x24
 800b882:	f89a 3000 	ldrb.w	r3, [sl]
 800b886:	2b00      	cmp	r3, #0
 800b888:	f000 809f 	beq.w	800b9ca <_svfiprintf_r+0x1c6>
 800b88c:	2300      	movs	r3, #0
 800b88e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b892:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b896:	f10a 0a01 	add.w	sl, sl, #1
 800b89a:	9304      	str	r3, [sp, #16]
 800b89c:	9307      	str	r3, [sp, #28]
 800b89e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b8a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b8a4:	4654      	mov	r4, sl
 800b8a6:	2205      	movs	r2, #5
 800b8a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8ac:	484e      	ldr	r0, [pc, #312]	@ (800b9e8 <_svfiprintf_r+0x1e4>)
 800b8ae:	f7f4 fc97 	bl	80001e0 <memchr>
 800b8b2:	9a04      	ldr	r2, [sp, #16]
 800b8b4:	b9d8      	cbnz	r0, 800b8ee <_svfiprintf_r+0xea>
 800b8b6:	06d0      	lsls	r0, r2, #27
 800b8b8:	bf44      	itt	mi
 800b8ba:	2320      	movmi	r3, #32
 800b8bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8c0:	0711      	lsls	r1, r2, #28
 800b8c2:	bf44      	itt	mi
 800b8c4:	232b      	movmi	r3, #43	@ 0x2b
 800b8c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b8ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8d0:	d015      	beq.n	800b8fe <_svfiprintf_r+0xfa>
 800b8d2:	9a07      	ldr	r2, [sp, #28]
 800b8d4:	4654      	mov	r4, sl
 800b8d6:	2000      	movs	r0, #0
 800b8d8:	f04f 0c0a 	mov.w	ip, #10
 800b8dc:	4621      	mov	r1, r4
 800b8de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8e2:	3b30      	subs	r3, #48	@ 0x30
 800b8e4:	2b09      	cmp	r3, #9
 800b8e6:	d94b      	bls.n	800b980 <_svfiprintf_r+0x17c>
 800b8e8:	b1b0      	cbz	r0, 800b918 <_svfiprintf_r+0x114>
 800b8ea:	9207      	str	r2, [sp, #28]
 800b8ec:	e014      	b.n	800b918 <_svfiprintf_r+0x114>
 800b8ee:	eba0 0308 	sub.w	r3, r0, r8
 800b8f2:	fa09 f303 	lsl.w	r3, r9, r3
 800b8f6:	4313      	orrs	r3, r2
 800b8f8:	9304      	str	r3, [sp, #16]
 800b8fa:	46a2      	mov	sl, r4
 800b8fc:	e7d2      	b.n	800b8a4 <_svfiprintf_r+0xa0>
 800b8fe:	9b03      	ldr	r3, [sp, #12]
 800b900:	1d19      	adds	r1, r3, #4
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	9103      	str	r1, [sp, #12]
 800b906:	2b00      	cmp	r3, #0
 800b908:	bfbb      	ittet	lt
 800b90a:	425b      	neglt	r3, r3
 800b90c:	f042 0202 	orrlt.w	r2, r2, #2
 800b910:	9307      	strge	r3, [sp, #28]
 800b912:	9307      	strlt	r3, [sp, #28]
 800b914:	bfb8      	it	lt
 800b916:	9204      	strlt	r2, [sp, #16]
 800b918:	7823      	ldrb	r3, [r4, #0]
 800b91a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b91c:	d10a      	bne.n	800b934 <_svfiprintf_r+0x130>
 800b91e:	7863      	ldrb	r3, [r4, #1]
 800b920:	2b2a      	cmp	r3, #42	@ 0x2a
 800b922:	d132      	bne.n	800b98a <_svfiprintf_r+0x186>
 800b924:	9b03      	ldr	r3, [sp, #12]
 800b926:	1d1a      	adds	r2, r3, #4
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	9203      	str	r2, [sp, #12]
 800b92c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b930:	3402      	adds	r4, #2
 800b932:	9305      	str	r3, [sp, #20]
 800b934:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b9f8 <_svfiprintf_r+0x1f4>
 800b938:	7821      	ldrb	r1, [r4, #0]
 800b93a:	2203      	movs	r2, #3
 800b93c:	4650      	mov	r0, sl
 800b93e:	f7f4 fc4f 	bl	80001e0 <memchr>
 800b942:	b138      	cbz	r0, 800b954 <_svfiprintf_r+0x150>
 800b944:	9b04      	ldr	r3, [sp, #16]
 800b946:	eba0 000a 	sub.w	r0, r0, sl
 800b94a:	2240      	movs	r2, #64	@ 0x40
 800b94c:	4082      	lsls	r2, r0
 800b94e:	4313      	orrs	r3, r2
 800b950:	3401      	adds	r4, #1
 800b952:	9304      	str	r3, [sp, #16]
 800b954:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b958:	4824      	ldr	r0, [pc, #144]	@ (800b9ec <_svfiprintf_r+0x1e8>)
 800b95a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b95e:	2206      	movs	r2, #6
 800b960:	f7f4 fc3e 	bl	80001e0 <memchr>
 800b964:	2800      	cmp	r0, #0
 800b966:	d036      	beq.n	800b9d6 <_svfiprintf_r+0x1d2>
 800b968:	4b21      	ldr	r3, [pc, #132]	@ (800b9f0 <_svfiprintf_r+0x1ec>)
 800b96a:	bb1b      	cbnz	r3, 800b9b4 <_svfiprintf_r+0x1b0>
 800b96c:	9b03      	ldr	r3, [sp, #12]
 800b96e:	3307      	adds	r3, #7
 800b970:	f023 0307 	bic.w	r3, r3, #7
 800b974:	3308      	adds	r3, #8
 800b976:	9303      	str	r3, [sp, #12]
 800b978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b97a:	4433      	add	r3, r6
 800b97c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b97e:	e76a      	b.n	800b856 <_svfiprintf_r+0x52>
 800b980:	fb0c 3202 	mla	r2, ip, r2, r3
 800b984:	460c      	mov	r4, r1
 800b986:	2001      	movs	r0, #1
 800b988:	e7a8      	b.n	800b8dc <_svfiprintf_r+0xd8>
 800b98a:	2300      	movs	r3, #0
 800b98c:	3401      	adds	r4, #1
 800b98e:	9305      	str	r3, [sp, #20]
 800b990:	4619      	mov	r1, r3
 800b992:	f04f 0c0a 	mov.w	ip, #10
 800b996:	4620      	mov	r0, r4
 800b998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b99c:	3a30      	subs	r2, #48	@ 0x30
 800b99e:	2a09      	cmp	r2, #9
 800b9a0:	d903      	bls.n	800b9aa <_svfiprintf_r+0x1a6>
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d0c6      	beq.n	800b934 <_svfiprintf_r+0x130>
 800b9a6:	9105      	str	r1, [sp, #20]
 800b9a8:	e7c4      	b.n	800b934 <_svfiprintf_r+0x130>
 800b9aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	e7f0      	b.n	800b996 <_svfiprintf_r+0x192>
 800b9b4:	ab03      	add	r3, sp, #12
 800b9b6:	9300      	str	r3, [sp, #0]
 800b9b8:	462a      	mov	r2, r5
 800b9ba:	4b0e      	ldr	r3, [pc, #56]	@ (800b9f4 <_svfiprintf_r+0x1f0>)
 800b9bc:	a904      	add	r1, sp, #16
 800b9be:	4638      	mov	r0, r7
 800b9c0:	f3af 8000 	nop.w
 800b9c4:	1c42      	adds	r2, r0, #1
 800b9c6:	4606      	mov	r6, r0
 800b9c8:	d1d6      	bne.n	800b978 <_svfiprintf_r+0x174>
 800b9ca:	89ab      	ldrh	r3, [r5, #12]
 800b9cc:	065b      	lsls	r3, r3, #25
 800b9ce:	f53f af2d 	bmi.w	800b82c <_svfiprintf_r+0x28>
 800b9d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9d4:	e72c      	b.n	800b830 <_svfiprintf_r+0x2c>
 800b9d6:	ab03      	add	r3, sp, #12
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	462a      	mov	r2, r5
 800b9dc:	4b05      	ldr	r3, [pc, #20]	@ (800b9f4 <_svfiprintf_r+0x1f0>)
 800b9de:	a904      	add	r1, sp, #16
 800b9e0:	4638      	mov	r0, r7
 800b9e2:	f000 f91b 	bl	800bc1c <_printf_i>
 800b9e6:	e7ed      	b.n	800b9c4 <_svfiprintf_r+0x1c0>
 800b9e8:	0800c008 	.word	0x0800c008
 800b9ec:	0800c012 	.word	0x0800c012
 800b9f0:	00000000 	.word	0x00000000
 800b9f4:	0800b74d 	.word	0x0800b74d
 800b9f8:	0800c00e 	.word	0x0800c00e

0800b9fc <sbrk_aligned>:
 800b9fc:	b570      	push	{r4, r5, r6, lr}
 800b9fe:	4e0f      	ldr	r6, [pc, #60]	@ (800ba3c <sbrk_aligned+0x40>)
 800ba00:	460c      	mov	r4, r1
 800ba02:	6831      	ldr	r1, [r6, #0]
 800ba04:	4605      	mov	r5, r0
 800ba06:	b911      	cbnz	r1, 800ba0e <sbrk_aligned+0x12>
 800ba08:	f000 fa7a 	bl	800bf00 <_sbrk_r>
 800ba0c:	6030      	str	r0, [r6, #0]
 800ba0e:	4621      	mov	r1, r4
 800ba10:	4628      	mov	r0, r5
 800ba12:	f000 fa75 	bl	800bf00 <_sbrk_r>
 800ba16:	1c43      	adds	r3, r0, #1
 800ba18:	d103      	bne.n	800ba22 <sbrk_aligned+0x26>
 800ba1a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ba1e:	4620      	mov	r0, r4
 800ba20:	bd70      	pop	{r4, r5, r6, pc}
 800ba22:	1cc4      	adds	r4, r0, #3
 800ba24:	f024 0403 	bic.w	r4, r4, #3
 800ba28:	42a0      	cmp	r0, r4
 800ba2a:	d0f8      	beq.n	800ba1e <sbrk_aligned+0x22>
 800ba2c:	1a21      	subs	r1, r4, r0
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f000 fa66 	bl	800bf00 <_sbrk_r>
 800ba34:	3001      	adds	r0, #1
 800ba36:	d1f2      	bne.n	800ba1e <sbrk_aligned+0x22>
 800ba38:	e7ef      	b.n	800ba1a <sbrk_aligned+0x1e>
 800ba3a:	bf00      	nop
 800ba3c:	20006a80 	.word	0x20006a80

0800ba40 <_malloc_r>:
 800ba40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba44:	1ccd      	adds	r5, r1, #3
 800ba46:	f025 0503 	bic.w	r5, r5, #3
 800ba4a:	3508      	adds	r5, #8
 800ba4c:	2d0c      	cmp	r5, #12
 800ba4e:	bf38      	it	cc
 800ba50:	250c      	movcc	r5, #12
 800ba52:	2d00      	cmp	r5, #0
 800ba54:	4606      	mov	r6, r0
 800ba56:	db01      	blt.n	800ba5c <_malloc_r+0x1c>
 800ba58:	42a9      	cmp	r1, r5
 800ba5a:	d904      	bls.n	800ba66 <_malloc_r+0x26>
 800ba5c:	230c      	movs	r3, #12
 800ba5e:	6033      	str	r3, [r6, #0]
 800ba60:	2000      	movs	r0, #0
 800ba62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb3c <_malloc_r+0xfc>
 800ba6a:	f000 f9f5 	bl	800be58 <__malloc_lock>
 800ba6e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba72:	461c      	mov	r4, r3
 800ba74:	bb44      	cbnz	r4, 800bac8 <_malloc_r+0x88>
 800ba76:	4629      	mov	r1, r5
 800ba78:	4630      	mov	r0, r6
 800ba7a:	f7ff ffbf 	bl	800b9fc <sbrk_aligned>
 800ba7e:	1c43      	adds	r3, r0, #1
 800ba80:	4604      	mov	r4, r0
 800ba82:	d158      	bne.n	800bb36 <_malloc_r+0xf6>
 800ba84:	f8d8 4000 	ldr.w	r4, [r8]
 800ba88:	4627      	mov	r7, r4
 800ba8a:	2f00      	cmp	r7, #0
 800ba8c:	d143      	bne.n	800bb16 <_malloc_r+0xd6>
 800ba8e:	2c00      	cmp	r4, #0
 800ba90:	d04b      	beq.n	800bb2a <_malloc_r+0xea>
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	4639      	mov	r1, r7
 800ba96:	4630      	mov	r0, r6
 800ba98:	eb04 0903 	add.w	r9, r4, r3
 800ba9c:	f000 fa30 	bl	800bf00 <_sbrk_r>
 800baa0:	4581      	cmp	r9, r0
 800baa2:	d142      	bne.n	800bb2a <_malloc_r+0xea>
 800baa4:	6821      	ldr	r1, [r4, #0]
 800baa6:	1a6d      	subs	r5, r5, r1
 800baa8:	4629      	mov	r1, r5
 800baaa:	4630      	mov	r0, r6
 800baac:	f7ff ffa6 	bl	800b9fc <sbrk_aligned>
 800bab0:	3001      	adds	r0, #1
 800bab2:	d03a      	beq.n	800bb2a <_malloc_r+0xea>
 800bab4:	6823      	ldr	r3, [r4, #0]
 800bab6:	442b      	add	r3, r5
 800bab8:	6023      	str	r3, [r4, #0]
 800baba:	f8d8 3000 	ldr.w	r3, [r8]
 800babe:	685a      	ldr	r2, [r3, #4]
 800bac0:	bb62      	cbnz	r2, 800bb1c <_malloc_r+0xdc>
 800bac2:	f8c8 7000 	str.w	r7, [r8]
 800bac6:	e00f      	b.n	800bae8 <_malloc_r+0xa8>
 800bac8:	6822      	ldr	r2, [r4, #0]
 800baca:	1b52      	subs	r2, r2, r5
 800bacc:	d420      	bmi.n	800bb10 <_malloc_r+0xd0>
 800bace:	2a0b      	cmp	r2, #11
 800bad0:	d917      	bls.n	800bb02 <_malloc_r+0xc2>
 800bad2:	1961      	adds	r1, r4, r5
 800bad4:	42a3      	cmp	r3, r4
 800bad6:	6025      	str	r5, [r4, #0]
 800bad8:	bf18      	it	ne
 800bada:	6059      	strne	r1, [r3, #4]
 800badc:	6863      	ldr	r3, [r4, #4]
 800bade:	bf08      	it	eq
 800bae0:	f8c8 1000 	streq.w	r1, [r8]
 800bae4:	5162      	str	r2, [r4, r5]
 800bae6:	604b      	str	r3, [r1, #4]
 800bae8:	4630      	mov	r0, r6
 800baea:	f000 f9bb 	bl	800be64 <__malloc_unlock>
 800baee:	f104 000b 	add.w	r0, r4, #11
 800baf2:	1d23      	adds	r3, r4, #4
 800baf4:	f020 0007 	bic.w	r0, r0, #7
 800baf8:	1ac2      	subs	r2, r0, r3
 800bafa:	bf1c      	itt	ne
 800bafc:	1a1b      	subne	r3, r3, r0
 800bafe:	50a3      	strne	r3, [r4, r2]
 800bb00:	e7af      	b.n	800ba62 <_malloc_r+0x22>
 800bb02:	6862      	ldr	r2, [r4, #4]
 800bb04:	42a3      	cmp	r3, r4
 800bb06:	bf0c      	ite	eq
 800bb08:	f8c8 2000 	streq.w	r2, [r8]
 800bb0c:	605a      	strne	r2, [r3, #4]
 800bb0e:	e7eb      	b.n	800bae8 <_malloc_r+0xa8>
 800bb10:	4623      	mov	r3, r4
 800bb12:	6864      	ldr	r4, [r4, #4]
 800bb14:	e7ae      	b.n	800ba74 <_malloc_r+0x34>
 800bb16:	463c      	mov	r4, r7
 800bb18:	687f      	ldr	r7, [r7, #4]
 800bb1a:	e7b6      	b.n	800ba8a <_malloc_r+0x4a>
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	42a3      	cmp	r3, r4
 800bb22:	d1fb      	bne.n	800bb1c <_malloc_r+0xdc>
 800bb24:	2300      	movs	r3, #0
 800bb26:	6053      	str	r3, [r2, #4]
 800bb28:	e7de      	b.n	800bae8 <_malloc_r+0xa8>
 800bb2a:	230c      	movs	r3, #12
 800bb2c:	6033      	str	r3, [r6, #0]
 800bb2e:	4630      	mov	r0, r6
 800bb30:	f000 f998 	bl	800be64 <__malloc_unlock>
 800bb34:	e794      	b.n	800ba60 <_malloc_r+0x20>
 800bb36:	6005      	str	r5, [r0, #0]
 800bb38:	e7d6      	b.n	800bae8 <_malloc_r+0xa8>
 800bb3a:	bf00      	nop
 800bb3c:	20006a84 	.word	0x20006a84

0800bb40 <_printf_common>:
 800bb40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb44:	4616      	mov	r6, r2
 800bb46:	4698      	mov	r8, r3
 800bb48:	688a      	ldr	r2, [r1, #8]
 800bb4a:	690b      	ldr	r3, [r1, #16]
 800bb4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb50:	4293      	cmp	r3, r2
 800bb52:	bfb8      	it	lt
 800bb54:	4613      	movlt	r3, r2
 800bb56:	6033      	str	r3, [r6, #0]
 800bb58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb5c:	4607      	mov	r7, r0
 800bb5e:	460c      	mov	r4, r1
 800bb60:	b10a      	cbz	r2, 800bb66 <_printf_common+0x26>
 800bb62:	3301      	adds	r3, #1
 800bb64:	6033      	str	r3, [r6, #0]
 800bb66:	6823      	ldr	r3, [r4, #0]
 800bb68:	0699      	lsls	r1, r3, #26
 800bb6a:	bf42      	ittt	mi
 800bb6c:	6833      	ldrmi	r3, [r6, #0]
 800bb6e:	3302      	addmi	r3, #2
 800bb70:	6033      	strmi	r3, [r6, #0]
 800bb72:	6825      	ldr	r5, [r4, #0]
 800bb74:	f015 0506 	ands.w	r5, r5, #6
 800bb78:	d106      	bne.n	800bb88 <_printf_common+0x48>
 800bb7a:	f104 0a19 	add.w	sl, r4, #25
 800bb7e:	68e3      	ldr	r3, [r4, #12]
 800bb80:	6832      	ldr	r2, [r6, #0]
 800bb82:	1a9b      	subs	r3, r3, r2
 800bb84:	42ab      	cmp	r3, r5
 800bb86:	dc26      	bgt.n	800bbd6 <_printf_common+0x96>
 800bb88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb8c:	6822      	ldr	r2, [r4, #0]
 800bb8e:	3b00      	subs	r3, #0
 800bb90:	bf18      	it	ne
 800bb92:	2301      	movne	r3, #1
 800bb94:	0692      	lsls	r2, r2, #26
 800bb96:	d42b      	bmi.n	800bbf0 <_printf_common+0xb0>
 800bb98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb9c:	4641      	mov	r1, r8
 800bb9e:	4638      	mov	r0, r7
 800bba0:	47c8      	blx	r9
 800bba2:	3001      	adds	r0, #1
 800bba4:	d01e      	beq.n	800bbe4 <_printf_common+0xa4>
 800bba6:	6823      	ldr	r3, [r4, #0]
 800bba8:	6922      	ldr	r2, [r4, #16]
 800bbaa:	f003 0306 	and.w	r3, r3, #6
 800bbae:	2b04      	cmp	r3, #4
 800bbb0:	bf02      	ittt	eq
 800bbb2:	68e5      	ldreq	r5, [r4, #12]
 800bbb4:	6833      	ldreq	r3, [r6, #0]
 800bbb6:	1aed      	subeq	r5, r5, r3
 800bbb8:	68a3      	ldr	r3, [r4, #8]
 800bbba:	bf0c      	ite	eq
 800bbbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bbc0:	2500      	movne	r5, #0
 800bbc2:	4293      	cmp	r3, r2
 800bbc4:	bfc4      	itt	gt
 800bbc6:	1a9b      	subgt	r3, r3, r2
 800bbc8:	18ed      	addgt	r5, r5, r3
 800bbca:	2600      	movs	r6, #0
 800bbcc:	341a      	adds	r4, #26
 800bbce:	42b5      	cmp	r5, r6
 800bbd0:	d11a      	bne.n	800bc08 <_printf_common+0xc8>
 800bbd2:	2000      	movs	r0, #0
 800bbd4:	e008      	b.n	800bbe8 <_printf_common+0xa8>
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	4652      	mov	r2, sl
 800bbda:	4641      	mov	r1, r8
 800bbdc:	4638      	mov	r0, r7
 800bbde:	47c8      	blx	r9
 800bbe0:	3001      	adds	r0, #1
 800bbe2:	d103      	bne.n	800bbec <_printf_common+0xac>
 800bbe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bbe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbec:	3501      	adds	r5, #1
 800bbee:	e7c6      	b.n	800bb7e <_printf_common+0x3e>
 800bbf0:	18e1      	adds	r1, r4, r3
 800bbf2:	1c5a      	adds	r2, r3, #1
 800bbf4:	2030      	movs	r0, #48	@ 0x30
 800bbf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bbfa:	4422      	add	r2, r4
 800bbfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc04:	3302      	adds	r3, #2
 800bc06:	e7c7      	b.n	800bb98 <_printf_common+0x58>
 800bc08:	2301      	movs	r3, #1
 800bc0a:	4622      	mov	r2, r4
 800bc0c:	4641      	mov	r1, r8
 800bc0e:	4638      	mov	r0, r7
 800bc10:	47c8      	blx	r9
 800bc12:	3001      	adds	r0, #1
 800bc14:	d0e6      	beq.n	800bbe4 <_printf_common+0xa4>
 800bc16:	3601      	adds	r6, #1
 800bc18:	e7d9      	b.n	800bbce <_printf_common+0x8e>
	...

0800bc1c <_printf_i>:
 800bc1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc20:	7e0f      	ldrb	r7, [r1, #24]
 800bc22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc24:	2f78      	cmp	r7, #120	@ 0x78
 800bc26:	4691      	mov	r9, r2
 800bc28:	4680      	mov	r8, r0
 800bc2a:	460c      	mov	r4, r1
 800bc2c:	469a      	mov	sl, r3
 800bc2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc32:	d807      	bhi.n	800bc44 <_printf_i+0x28>
 800bc34:	2f62      	cmp	r7, #98	@ 0x62
 800bc36:	d80a      	bhi.n	800bc4e <_printf_i+0x32>
 800bc38:	2f00      	cmp	r7, #0
 800bc3a:	f000 80d1 	beq.w	800bde0 <_printf_i+0x1c4>
 800bc3e:	2f58      	cmp	r7, #88	@ 0x58
 800bc40:	f000 80b8 	beq.w	800bdb4 <_printf_i+0x198>
 800bc44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc4c:	e03a      	b.n	800bcc4 <_printf_i+0xa8>
 800bc4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc52:	2b15      	cmp	r3, #21
 800bc54:	d8f6      	bhi.n	800bc44 <_printf_i+0x28>
 800bc56:	a101      	add	r1, pc, #4	@ (adr r1, 800bc5c <_printf_i+0x40>)
 800bc58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc5c:	0800bcb5 	.word	0x0800bcb5
 800bc60:	0800bcc9 	.word	0x0800bcc9
 800bc64:	0800bc45 	.word	0x0800bc45
 800bc68:	0800bc45 	.word	0x0800bc45
 800bc6c:	0800bc45 	.word	0x0800bc45
 800bc70:	0800bc45 	.word	0x0800bc45
 800bc74:	0800bcc9 	.word	0x0800bcc9
 800bc78:	0800bc45 	.word	0x0800bc45
 800bc7c:	0800bc45 	.word	0x0800bc45
 800bc80:	0800bc45 	.word	0x0800bc45
 800bc84:	0800bc45 	.word	0x0800bc45
 800bc88:	0800bdc7 	.word	0x0800bdc7
 800bc8c:	0800bcf3 	.word	0x0800bcf3
 800bc90:	0800bd81 	.word	0x0800bd81
 800bc94:	0800bc45 	.word	0x0800bc45
 800bc98:	0800bc45 	.word	0x0800bc45
 800bc9c:	0800bde9 	.word	0x0800bde9
 800bca0:	0800bc45 	.word	0x0800bc45
 800bca4:	0800bcf3 	.word	0x0800bcf3
 800bca8:	0800bc45 	.word	0x0800bc45
 800bcac:	0800bc45 	.word	0x0800bc45
 800bcb0:	0800bd89 	.word	0x0800bd89
 800bcb4:	6833      	ldr	r3, [r6, #0]
 800bcb6:	1d1a      	adds	r2, r3, #4
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	6032      	str	r2, [r6, #0]
 800bcbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	e09c      	b.n	800be02 <_printf_i+0x1e6>
 800bcc8:	6833      	ldr	r3, [r6, #0]
 800bcca:	6820      	ldr	r0, [r4, #0]
 800bccc:	1d19      	adds	r1, r3, #4
 800bcce:	6031      	str	r1, [r6, #0]
 800bcd0:	0606      	lsls	r6, r0, #24
 800bcd2:	d501      	bpl.n	800bcd8 <_printf_i+0xbc>
 800bcd4:	681d      	ldr	r5, [r3, #0]
 800bcd6:	e003      	b.n	800bce0 <_printf_i+0xc4>
 800bcd8:	0645      	lsls	r5, r0, #25
 800bcda:	d5fb      	bpl.n	800bcd4 <_printf_i+0xb8>
 800bcdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bce0:	2d00      	cmp	r5, #0
 800bce2:	da03      	bge.n	800bcec <_printf_i+0xd0>
 800bce4:	232d      	movs	r3, #45	@ 0x2d
 800bce6:	426d      	negs	r5, r5
 800bce8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcec:	4858      	ldr	r0, [pc, #352]	@ (800be50 <_printf_i+0x234>)
 800bcee:	230a      	movs	r3, #10
 800bcf0:	e011      	b.n	800bd16 <_printf_i+0xfa>
 800bcf2:	6821      	ldr	r1, [r4, #0]
 800bcf4:	6833      	ldr	r3, [r6, #0]
 800bcf6:	0608      	lsls	r0, r1, #24
 800bcf8:	f853 5b04 	ldr.w	r5, [r3], #4
 800bcfc:	d402      	bmi.n	800bd04 <_printf_i+0xe8>
 800bcfe:	0649      	lsls	r1, r1, #25
 800bd00:	bf48      	it	mi
 800bd02:	b2ad      	uxthmi	r5, r5
 800bd04:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd06:	4852      	ldr	r0, [pc, #328]	@ (800be50 <_printf_i+0x234>)
 800bd08:	6033      	str	r3, [r6, #0]
 800bd0a:	bf14      	ite	ne
 800bd0c:	230a      	movne	r3, #10
 800bd0e:	2308      	moveq	r3, #8
 800bd10:	2100      	movs	r1, #0
 800bd12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd16:	6866      	ldr	r6, [r4, #4]
 800bd18:	60a6      	str	r6, [r4, #8]
 800bd1a:	2e00      	cmp	r6, #0
 800bd1c:	db05      	blt.n	800bd2a <_printf_i+0x10e>
 800bd1e:	6821      	ldr	r1, [r4, #0]
 800bd20:	432e      	orrs	r6, r5
 800bd22:	f021 0104 	bic.w	r1, r1, #4
 800bd26:	6021      	str	r1, [r4, #0]
 800bd28:	d04b      	beq.n	800bdc2 <_printf_i+0x1a6>
 800bd2a:	4616      	mov	r6, r2
 800bd2c:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd30:	fb03 5711 	mls	r7, r3, r1, r5
 800bd34:	5dc7      	ldrb	r7, [r0, r7]
 800bd36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd3a:	462f      	mov	r7, r5
 800bd3c:	42bb      	cmp	r3, r7
 800bd3e:	460d      	mov	r5, r1
 800bd40:	d9f4      	bls.n	800bd2c <_printf_i+0x110>
 800bd42:	2b08      	cmp	r3, #8
 800bd44:	d10b      	bne.n	800bd5e <_printf_i+0x142>
 800bd46:	6823      	ldr	r3, [r4, #0]
 800bd48:	07df      	lsls	r7, r3, #31
 800bd4a:	d508      	bpl.n	800bd5e <_printf_i+0x142>
 800bd4c:	6923      	ldr	r3, [r4, #16]
 800bd4e:	6861      	ldr	r1, [r4, #4]
 800bd50:	4299      	cmp	r1, r3
 800bd52:	bfde      	ittt	le
 800bd54:	2330      	movle	r3, #48	@ 0x30
 800bd56:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd5a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bd5e:	1b92      	subs	r2, r2, r6
 800bd60:	6122      	str	r2, [r4, #16]
 800bd62:	f8cd a000 	str.w	sl, [sp]
 800bd66:	464b      	mov	r3, r9
 800bd68:	aa03      	add	r2, sp, #12
 800bd6a:	4621      	mov	r1, r4
 800bd6c:	4640      	mov	r0, r8
 800bd6e:	f7ff fee7 	bl	800bb40 <_printf_common>
 800bd72:	3001      	adds	r0, #1
 800bd74:	d14a      	bne.n	800be0c <_printf_i+0x1f0>
 800bd76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd7a:	b004      	add	sp, #16
 800bd7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd80:	6823      	ldr	r3, [r4, #0]
 800bd82:	f043 0320 	orr.w	r3, r3, #32
 800bd86:	6023      	str	r3, [r4, #0]
 800bd88:	4832      	ldr	r0, [pc, #200]	@ (800be54 <_printf_i+0x238>)
 800bd8a:	2778      	movs	r7, #120	@ 0x78
 800bd8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd90:	6823      	ldr	r3, [r4, #0]
 800bd92:	6831      	ldr	r1, [r6, #0]
 800bd94:	061f      	lsls	r7, r3, #24
 800bd96:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd9a:	d402      	bmi.n	800bda2 <_printf_i+0x186>
 800bd9c:	065f      	lsls	r7, r3, #25
 800bd9e:	bf48      	it	mi
 800bda0:	b2ad      	uxthmi	r5, r5
 800bda2:	6031      	str	r1, [r6, #0]
 800bda4:	07d9      	lsls	r1, r3, #31
 800bda6:	bf44      	itt	mi
 800bda8:	f043 0320 	orrmi.w	r3, r3, #32
 800bdac:	6023      	strmi	r3, [r4, #0]
 800bdae:	b11d      	cbz	r5, 800bdb8 <_printf_i+0x19c>
 800bdb0:	2310      	movs	r3, #16
 800bdb2:	e7ad      	b.n	800bd10 <_printf_i+0xf4>
 800bdb4:	4826      	ldr	r0, [pc, #152]	@ (800be50 <_printf_i+0x234>)
 800bdb6:	e7e9      	b.n	800bd8c <_printf_i+0x170>
 800bdb8:	6823      	ldr	r3, [r4, #0]
 800bdba:	f023 0320 	bic.w	r3, r3, #32
 800bdbe:	6023      	str	r3, [r4, #0]
 800bdc0:	e7f6      	b.n	800bdb0 <_printf_i+0x194>
 800bdc2:	4616      	mov	r6, r2
 800bdc4:	e7bd      	b.n	800bd42 <_printf_i+0x126>
 800bdc6:	6833      	ldr	r3, [r6, #0]
 800bdc8:	6825      	ldr	r5, [r4, #0]
 800bdca:	6961      	ldr	r1, [r4, #20]
 800bdcc:	1d18      	adds	r0, r3, #4
 800bdce:	6030      	str	r0, [r6, #0]
 800bdd0:	062e      	lsls	r6, r5, #24
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	d501      	bpl.n	800bdda <_printf_i+0x1be>
 800bdd6:	6019      	str	r1, [r3, #0]
 800bdd8:	e002      	b.n	800bde0 <_printf_i+0x1c4>
 800bdda:	0668      	lsls	r0, r5, #25
 800bddc:	d5fb      	bpl.n	800bdd6 <_printf_i+0x1ba>
 800bdde:	8019      	strh	r1, [r3, #0]
 800bde0:	2300      	movs	r3, #0
 800bde2:	6123      	str	r3, [r4, #16]
 800bde4:	4616      	mov	r6, r2
 800bde6:	e7bc      	b.n	800bd62 <_printf_i+0x146>
 800bde8:	6833      	ldr	r3, [r6, #0]
 800bdea:	1d1a      	adds	r2, r3, #4
 800bdec:	6032      	str	r2, [r6, #0]
 800bdee:	681e      	ldr	r6, [r3, #0]
 800bdf0:	6862      	ldr	r2, [r4, #4]
 800bdf2:	2100      	movs	r1, #0
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	f7f4 f9f3 	bl	80001e0 <memchr>
 800bdfa:	b108      	cbz	r0, 800be00 <_printf_i+0x1e4>
 800bdfc:	1b80      	subs	r0, r0, r6
 800bdfe:	6060      	str	r0, [r4, #4]
 800be00:	6863      	ldr	r3, [r4, #4]
 800be02:	6123      	str	r3, [r4, #16]
 800be04:	2300      	movs	r3, #0
 800be06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be0a:	e7aa      	b.n	800bd62 <_printf_i+0x146>
 800be0c:	6923      	ldr	r3, [r4, #16]
 800be0e:	4632      	mov	r2, r6
 800be10:	4649      	mov	r1, r9
 800be12:	4640      	mov	r0, r8
 800be14:	47d0      	blx	sl
 800be16:	3001      	adds	r0, #1
 800be18:	d0ad      	beq.n	800bd76 <_printf_i+0x15a>
 800be1a:	6823      	ldr	r3, [r4, #0]
 800be1c:	079b      	lsls	r3, r3, #30
 800be1e:	d413      	bmi.n	800be48 <_printf_i+0x22c>
 800be20:	68e0      	ldr	r0, [r4, #12]
 800be22:	9b03      	ldr	r3, [sp, #12]
 800be24:	4298      	cmp	r0, r3
 800be26:	bfb8      	it	lt
 800be28:	4618      	movlt	r0, r3
 800be2a:	e7a6      	b.n	800bd7a <_printf_i+0x15e>
 800be2c:	2301      	movs	r3, #1
 800be2e:	4632      	mov	r2, r6
 800be30:	4649      	mov	r1, r9
 800be32:	4640      	mov	r0, r8
 800be34:	47d0      	blx	sl
 800be36:	3001      	adds	r0, #1
 800be38:	d09d      	beq.n	800bd76 <_printf_i+0x15a>
 800be3a:	3501      	adds	r5, #1
 800be3c:	68e3      	ldr	r3, [r4, #12]
 800be3e:	9903      	ldr	r1, [sp, #12]
 800be40:	1a5b      	subs	r3, r3, r1
 800be42:	42ab      	cmp	r3, r5
 800be44:	dcf2      	bgt.n	800be2c <_printf_i+0x210>
 800be46:	e7eb      	b.n	800be20 <_printf_i+0x204>
 800be48:	2500      	movs	r5, #0
 800be4a:	f104 0619 	add.w	r6, r4, #25
 800be4e:	e7f5      	b.n	800be3c <_printf_i+0x220>
 800be50:	0800c019 	.word	0x0800c019
 800be54:	0800c02a 	.word	0x0800c02a

0800be58 <__malloc_lock>:
 800be58:	4801      	ldr	r0, [pc, #4]	@ (800be60 <__malloc_lock+0x8>)
 800be5a:	f7ff bbcd 	b.w	800b5f8 <__retarget_lock_acquire_recursive>
 800be5e:	bf00      	nop
 800be60:	20006a78 	.word	0x20006a78

0800be64 <__malloc_unlock>:
 800be64:	4801      	ldr	r0, [pc, #4]	@ (800be6c <__malloc_unlock+0x8>)
 800be66:	f7ff bbc8 	b.w	800b5fa <__retarget_lock_release_recursive>
 800be6a:	bf00      	nop
 800be6c:	20006a78 	.word	0x20006a78

0800be70 <_realloc_r>:
 800be70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be74:	4607      	mov	r7, r0
 800be76:	4614      	mov	r4, r2
 800be78:	460d      	mov	r5, r1
 800be7a:	b921      	cbnz	r1, 800be86 <_realloc_r+0x16>
 800be7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be80:	4611      	mov	r1, r2
 800be82:	f7ff bddd 	b.w	800ba40 <_malloc_r>
 800be86:	b92a      	cbnz	r2, 800be94 <_realloc_r+0x24>
 800be88:	f7ff fc16 	bl	800b6b8 <_free_r>
 800be8c:	4625      	mov	r5, r4
 800be8e:	4628      	mov	r0, r5
 800be90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be94:	f000 f844 	bl	800bf20 <_malloc_usable_size_r>
 800be98:	4284      	cmp	r4, r0
 800be9a:	4606      	mov	r6, r0
 800be9c:	d802      	bhi.n	800bea4 <_realloc_r+0x34>
 800be9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bea2:	d8f4      	bhi.n	800be8e <_realloc_r+0x1e>
 800bea4:	4621      	mov	r1, r4
 800bea6:	4638      	mov	r0, r7
 800bea8:	f7ff fdca 	bl	800ba40 <_malloc_r>
 800beac:	4680      	mov	r8, r0
 800beae:	b908      	cbnz	r0, 800beb4 <_realloc_r+0x44>
 800beb0:	4645      	mov	r5, r8
 800beb2:	e7ec      	b.n	800be8e <_realloc_r+0x1e>
 800beb4:	42b4      	cmp	r4, r6
 800beb6:	4622      	mov	r2, r4
 800beb8:	4629      	mov	r1, r5
 800beba:	bf28      	it	cs
 800bebc:	4632      	movcs	r2, r6
 800bebe:	f7fe ffee 	bl	800ae9e <memcpy>
 800bec2:	4629      	mov	r1, r5
 800bec4:	4638      	mov	r0, r7
 800bec6:	f7ff fbf7 	bl	800b6b8 <_free_r>
 800beca:	e7f1      	b.n	800beb0 <_realloc_r+0x40>

0800becc <memmove>:
 800becc:	4288      	cmp	r0, r1
 800bece:	b510      	push	{r4, lr}
 800bed0:	eb01 0402 	add.w	r4, r1, r2
 800bed4:	d902      	bls.n	800bedc <memmove+0x10>
 800bed6:	4284      	cmp	r4, r0
 800bed8:	4623      	mov	r3, r4
 800beda:	d807      	bhi.n	800beec <memmove+0x20>
 800bedc:	1e43      	subs	r3, r0, #1
 800bede:	42a1      	cmp	r1, r4
 800bee0:	d008      	beq.n	800bef4 <memmove+0x28>
 800bee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bee6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800beea:	e7f8      	b.n	800bede <memmove+0x12>
 800beec:	4402      	add	r2, r0
 800beee:	4601      	mov	r1, r0
 800bef0:	428a      	cmp	r2, r1
 800bef2:	d100      	bne.n	800bef6 <memmove+0x2a>
 800bef4:	bd10      	pop	{r4, pc}
 800bef6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800befa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800befe:	e7f7      	b.n	800bef0 <memmove+0x24>

0800bf00 <_sbrk_r>:
 800bf00:	b538      	push	{r3, r4, r5, lr}
 800bf02:	4d06      	ldr	r5, [pc, #24]	@ (800bf1c <_sbrk_r+0x1c>)
 800bf04:	2300      	movs	r3, #0
 800bf06:	4604      	mov	r4, r0
 800bf08:	4608      	mov	r0, r1
 800bf0a:	602b      	str	r3, [r5, #0]
 800bf0c:	f7f4 fe70 	bl	8000bf0 <_sbrk>
 800bf10:	1c43      	adds	r3, r0, #1
 800bf12:	d102      	bne.n	800bf1a <_sbrk_r+0x1a>
 800bf14:	682b      	ldr	r3, [r5, #0]
 800bf16:	b103      	cbz	r3, 800bf1a <_sbrk_r+0x1a>
 800bf18:	6023      	str	r3, [r4, #0]
 800bf1a:	bd38      	pop	{r3, r4, r5, pc}
 800bf1c:	20006a7c 	.word	0x20006a7c

0800bf20 <_malloc_usable_size_r>:
 800bf20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf24:	1f18      	subs	r0, r3, #4
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	bfbc      	itt	lt
 800bf2a:	580b      	ldrlt	r3, [r1, r0]
 800bf2c:	18c0      	addlt	r0, r0, r3
 800bf2e:	4770      	bx	lr

0800bf30 <_init>:
 800bf30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf32:	bf00      	nop
 800bf34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf36:	bc08      	pop	{r3}
 800bf38:	469e      	mov	lr, r3
 800bf3a:	4770      	bx	lr

0800bf3c <_fini>:
 800bf3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf3e:	bf00      	nop
 800bf40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf42:	bc08      	pop	{r3}
 800bf44:	469e      	mov	lr, r3
 800bf46:	4770      	bx	lr
