# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:52 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Warning: ../../src/top.vhd(73): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 23:33:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:52 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(27): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 23:33:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:52 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ssd
# -- Compiling architecture beh of ssd
# End time: 23:33:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:52 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Warning: ../../src/top.vhd(73): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 23:33:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:53 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer
# -- Compiling architecture beh of synchronizer
# End time: 23:33:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:53 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_tb
# -- Compiling architecture arch of top_tb
# ** Warning: ../src/top_tb.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 23:33:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt top_tb 
# Start time: 23:33:53 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_tb(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.top(arch)
# Loading work.alu(arch)
# Loading work.ssd(beh)
# Loading work.synchronizer(beh)
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/add_sub/output(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Error: invalid command name "v"
# Error in macro ./wave.do line 1
# invalid command name "v"
#     while executing
# "v"
add wave -position end sim:/top_tb/uut/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/hdl/lab4/addSub/sim/script/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:02 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Warning: ../../src/top.vhd(73): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 23:35:02 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:02 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(27): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 23:35:02 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:02 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ssd
# -- Compiling architecture beh of ssd
# End time: 23:35:03 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:03 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Warning: ../../src/top.vhd(73): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 23:35:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:03 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer
# -- Compiling architecture beh of synchronizer
# End time: 23:35:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:03 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_tb
# -- Compiling architecture arch of top_tb
# ** Warning: ../src/top_tb.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 23:35:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 23:35:04 on Oct 12,2017, Elapsed time: 0:01:11
# Errors: 3, Warnings: 6
# vsim -novopt top_tb 
# Start time: 23:35:04 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_tb(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.top(arch)
# Loading work.alu(arch)
# Loading work.ssd(beh)
# Loading work.synchronizer(beh)
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/uut/add_sub/output(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# A time value could not be extracted from the current line
