// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1420\sampleModel1420_1_sub\Mysubsystem_41.v
// Created: 2024-06-10 02:36:24
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_41
// Source Path: sampleModel1420_1_sub/Subsystem/Mysubsystem_41
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_41
          (clk,
           reset,
           enb,
           y,
           Out2,
           Out3);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] y;  // uint8
  output  [15:0] Out2;  // ufix16_En7
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk157_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk8_out1;  // uint8
  wire [15:0] cfblk58_out1;  // ufix16_En7


  cfblk157 u_cfblk157 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk157_out1)  // uint8
                       );

  assign y = cfblk157_out1;

  assign dtc_out = cfblk157_out1;



  assign cfblk8_out1 = dtc_out;



  assign cfblk58_out1 = {1'b0, {cfblk8_out1, 7'b0000000}};



  assign Out2 = cfblk58_out1;

  assign Out3 = cfblk8_out1;

endmodule  // Mysubsystem_41

