<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Configuration Report for SERDES XCVR, PCIe, CCC and Transmit PLL</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 (Version 2023.2.0.8)</text>
<text>Family: PolarFireSoC</text>
<text>Die: MPFS025T</text>
<text>Package: FCVG484</text>
<text>Date: Mon Mar 17 14:09:58 2025
</text>
<text>Report path: /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/Design_Initialization_Data_Report.xml</text>
<section>
<name>
PolarFireSoC Macros</name>
<table>
<header>
 <cell>Macro Name</cell>
 <cell>Used</cell>
</header>
<row>
 <cell>MSS</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>PFSOC_SCSM</cell>
 <cell>No</cell>
</row>
</table>
</section>
<section>
<name>
Power Up to Functional Timing (PUFT)</name>
<table>
<header>
 <cell>Signal Name</cell>
 <cell>PUFT (micro secs)</cell>
</header>
<text>
INFO: The PUFT timing numbers reflect the time elapsed between the assertion of FABRIC_POR_N signal and the assertion of each signal in the below table.</text>
<row>
 <cell>PCIE_INIT_DONE</cell>
 <cell>462.000</cell>
</row>
<row>
 <cell>DEVICE_INIT_DONE</cell>
 <cell>481.200</cell>
</row>
</table>
</section>
<section>
<name>Crypto Selection</name>
<table>
<header>
 <cell>Function</cell>
 <cell>Enabled</cell>
</header>
<row>
 <cell>Crypto</cell>
 <cell>Yes</cell>
</row>
</table>
</section>
<section>
<name>Q0_PMA_LANE0   (M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIESS_LANE0_Pipe_AXI0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x1041000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_1</cell>
 <cell>0x1041004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_2</cell>
 <cell>0x1041008</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_3</cell>
 <cell>0x104100C</cell>
 <cell>0x00000000</cell>
 <cell>0x0000014F</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_1</cell>
 <cell>0x1041010</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_2</cell>
 <cell>0x1041014</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_3</cell>
 <cell>0x1041018</cell>
 <cell>0x00000000</cell>
 <cell>0x00004F00</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_1</cell>
 <cell>0x1041020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_2</cell>
 <cell>0x1041024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000001</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_EM_CTRL_1</cell>
 <cell>0x1041028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_EM_CTRL_2</cell>
 <cell>0x104102C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000001</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_IN_TERM</cell>
 <cell>0x1041030</cell>
 <cell>0x000000A7</cell>
 <cell>0x000000B7</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_PKDET</cell>
 <cell>0x1041034</cell>
 <cell>0x000000AC</cell>
 <cell>0x00000041</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RTL_EM</cell>
 <cell>0x1041038</cell>
 <cell>0x000000C8</cell>
 <cell>0x000003E8</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_LOCK_CTRL</cell>
 <cell>0x104103C</cell>
 <cell>0x00000008</cell>
 <cell>0x00000008</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RXPLL_DIV</cell>
 <cell>0x1041040</cell>
 <cell>0x00002219</cell>
 <cell>0x00000232</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_TEST_BUS</cell>
 <cell>0x1041044</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CLK_CTRL</cell>
 <cell>0x1041048</cell>
 <cell>0x0000003C</cell>
 <cell>0x0000003C</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RSTPD</cell>
 <cell>0x104104C</cell>
 <cell>0x0000002F</cell>
 <cell>0x0000003C</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_ERR_CHK</cell>
 <cell>0x1041050</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_PCIE1_2_RXPLL_DIV</cell>
 <cell>0x1041054</cell>
 <cell>0x02322219</cell>
 <cell>0x02322219</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA1_2_RXPLL_DIV</cell>
 <cell>0x1041058</cell>
 <cell>0x22184418</cell>
 <cell>0x22184418</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA3_RXPLL_DIV</cell>
 <cell>0x104105C</cell>
 <cell>0x00000230</cell>
 <cell>0x00000230</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_CTRL</cell>
 <cell>0x1041070</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_CLK_CTRL</cell>
 <cell>0x1041074</cell>
 <cell>0x00000070</cell>
 <cell>0x00000070</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RSTPD</cell>
 <cell>0x1041078</cell>
 <cell>0x00000006</cell>
 <cell>0x00000001</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_BYP</cell>
 <cell>0x104107C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_CTRL</cell>
 <cell>0x1041080</cell>
 <cell>0x00008A10</cell>
 <cell>0x00000110</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_OUT</cell>
 <cell>0x1041084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_LSB</cell>
 <cell>0x1041088</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_MSB</cell>
 <cell>0x104108C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_TERM_CTRL</cell>
 <cell>0x1041090</cell>
 <cell>0x00007200</cell>
 <cell>0x00007300</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_TEST_BUS</cell>
 <cell>0x1041094</cell>
 <cell>0xE0000000</cell>
 <cell>0xE0000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_DATA_CTRL</cell>
 <cell>0x1041098</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL</cell>
 <cell>0x104109C</cell>
 <cell>0x01000000</cell>
 <cell>0x09000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_SEL</cell>
 <cell>0x10410A0</cell>
 <cell>0x00000000</cell>
 <cell>0x0000000D</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M0</cell>
 <cell>0x10410A4</cell>
 <cell>0x001B3423</cell>
 <cell>0x001B240A</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M1</cell>
 <cell>0x10410A8</cell>
 <cell>0x00232C27</cell>
 <cell>0x00232C27</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M2</cell>
 <cell>0x10410AC</cell>
 <cell>0x001B1B1B</cell>
 <cell>0x001B0203</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M3</cell>
 <cell>0x10410B0</cell>
 <cell>0x001B1B14</cell>
 <cell>0x003B1B14</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M4</cell>
 <cell>0x10410B4</cell>
 <cell>0x00240C0A</cell>
 <cell>0x00240C0A</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M5</cell>
 <cell>0x10410B8</cell>
 <cell>0x1B383B38</cell>
 <cell>0x1B383B38</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_RTL_CTRL</cell>
 <cell>0x10410C0</cell>
 <cell>0x00000100</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_0</cell>
 <cell>0x10410D0</cell>
 <cell>0x64100702</cell>
 <cell>0xFF3F0716</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_1</cell>
 <cell>0x10410D4</cell>
 <cell>0x01034018</cell>
 <cell>0x0101491D</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_2</cell>
 <cell>0x10410D8</cell>
 <cell>0x00800000</cell>
 <cell>0x00400010</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CMD</cell>
 <cell>0x10410DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_BYPASS</cell>
 <cell>0x10410E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00013201</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_EYE_DATA</cell>
 <cell>0x10410E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CDRH0_MON</cell>
 <cell>0x10410E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_0</cell>
 <cell>0x10410EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_1</cell>
 <cell>0x10410F0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_OS_MON</cell>
 <cell>0x10410F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_0</cell>
 <cell>0x10410F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_1</cell>
 <cell>0x10410FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_FLAG</cell>
 <cell>0x1041100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PCS_LANE0   (M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIESS_LANE0_Pipe_AXI0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x41000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LFWF_R0</cell>
 <cell>0x41004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOVR_R0</cell>
 <cell>0x41008</cell>
 <cell>0x00000010</cell>
 <cell>0x00000010</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LPIP_R0</cell>
 <cell>0x4100C</cell>
 <cell>0x0000005D</cell>
 <cell>0x0000005D</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>L64_R0</cell>
 <cell>0x41010</cell>
 <cell>0x01400000</cell>
 <cell>0x00000012</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R1</cell>
 <cell>0x41014</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R2</cell>
 <cell>0x41018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R3</cell>
 <cell>0x4101C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R4</cell>
 <cell>0x41020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R5</cell>
 <cell>0x41024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R6</cell>
 <cell>0x41028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R7</cell>
 <cell>0x4102C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R8</cell>
 <cell>0x41030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R9</cell>
 <cell>0x41034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R10</cell>
 <cell>0x41038</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L8_R0</cell>
 <cell>0x41040</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LNTV_R0</cell>
 <cell>0x41050</cell>
 <cell>0x00000E0E</cell>
 <cell>0x00000E0E</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R0</cell>
 <cell>0x41058</cell>
 <cell>0x00000000</cell>
 <cell>0x00001E00</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R1</cell>
 <cell>0x4105C</cell>
 <cell>0x03000000</cell>
 <cell>0x03000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LRST_R0</cell>
 <cell>0x41068</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LRST_OPT</cell>
 <cell>0x4106C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R0</cell>
 <cell>0x41078</cell>
 <cell>0x110F110F</cell>
 <cell>0x110F110F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R1</cell>
 <cell>0x4107C</cell>
 <cell>0x9888332D</cell>
 <cell>0x9888332D</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R2</cell>
 <cell>0x41080</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R3</cell>
 <cell>0x41084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R0</cell>
 <cell>0x41088</cell>
 <cell>0x03030347</cell>
 <cell>0x03030347</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PMA_CTRL_R1</cell>
 <cell>0x4108C</cell>
 <cell>0x000A0640</cell>
 <cell>0x000A0640</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R2</cell>
 <cell>0x41090</cell>
 <cell>0x000000A6</cell>
 <cell>0x000000A6</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MSTR_CTRL</cell>
 <cell>0x41094</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PMA_LANE1   (M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIESS_LANE1_Pipe_AXI1)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x1042000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_1</cell>
 <cell>0x1042004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_2</cell>
 <cell>0x1042008</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_3</cell>
 <cell>0x104200C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_1</cell>
 <cell>0x1042010</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_2</cell>
 <cell>0x1042014</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_3</cell>
 <cell>0x1042018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_1</cell>
 <cell>0x1042020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_2</cell>
 <cell>0x1042024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_EM_CTRL_1</cell>
 <cell>0x1042028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_EM_CTRL_2</cell>
 <cell>0x104202C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_IN_TERM</cell>
 <cell>0x1042030</cell>
 <cell>0x000000A7</cell>
 <cell>0x000000A7</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_PKDET</cell>
 <cell>0x1042034</cell>
 <cell>0x000000AC</cell>
 <cell>0x00000045</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RTL_EM</cell>
 <cell>0x1042038</cell>
 <cell>0x000000C8</cell>
 <cell>0x000000C8</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_LOCK_CTRL</cell>
 <cell>0x104203C</cell>
 <cell>0x00000008</cell>
 <cell>0x00000008</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RXPLL_DIV</cell>
 <cell>0x1042040</cell>
 <cell>0x00002219</cell>
 <cell>0x00002219</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_TEST_BUS</cell>
 <cell>0x1042044</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CLK_CTRL</cell>
 <cell>0x1042048</cell>
 <cell>0x0000003C</cell>
 <cell>0x0000003C</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RSTPD</cell>
 <cell>0x104204C</cell>
 <cell>0x0000002F</cell>
 <cell>0x0000003F</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_ERR_CHK</cell>
 <cell>0x1042050</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_PCIE1_2_RXPLL_DIV</cell>
 <cell>0x1042054</cell>
 <cell>0x02322219</cell>
 <cell>0x02322219</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA1_2_RXPLL_DIV</cell>
 <cell>0x1042058</cell>
 <cell>0x22184418</cell>
 <cell>0x22184418</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA3_RXPLL_DIV</cell>
 <cell>0x104205C</cell>
 <cell>0x00000230</cell>
 <cell>0x00000230</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_CTRL</cell>
 <cell>0x1042070</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_CLK_CTRL</cell>
 <cell>0x1042074</cell>
 <cell>0x00000070</cell>
 <cell>0x00000070</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RSTPD</cell>
 <cell>0x1042078</cell>
 <cell>0x00000006</cell>
 <cell>0x00000006</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_BYP</cell>
 <cell>0x104207C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_CTRL</cell>
 <cell>0x1042080</cell>
 <cell>0x00008A10</cell>
 <cell>0x00000110</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_OUT</cell>
 <cell>0x1042084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_LSB</cell>
 <cell>0x1042088</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_MSB</cell>
 <cell>0x104208C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_TERM_CTRL</cell>
 <cell>0x1042090</cell>
 <cell>0x00007200</cell>
 <cell>0x00007200</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_TEST_BUS</cell>
 <cell>0x1042094</cell>
 <cell>0xE0000000</cell>
 <cell>0xE0000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_DATA_CTRL</cell>
 <cell>0x1042098</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL</cell>
 <cell>0x104209C</cell>
 <cell>0x01000000</cell>
 <cell>0x11000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_SEL</cell>
 <cell>0x10420A0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M0</cell>
 <cell>0x10420A4</cell>
 <cell>0x001B3423</cell>
 <cell>0x001B3423</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M1</cell>
 <cell>0x10420A8</cell>
 <cell>0x00232C27</cell>
 <cell>0x00232C27</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M2</cell>
 <cell>0x10420AC</cell>
 <cell>0x001B1B1B</cell>
 <cell>0x001B1B1B</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M3</cell>
 <cell>0x10420B0</cell>
 <cell>0x001B1B14</cell>
 <cell>0x001B1B14</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M4</cell>
 <cell>0x10420B4</cell>
 <cell>0x00240C0A</cell>
 <cell>0x00240C0A</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M5</cell>
 <cell>0x10420B8</cell>
 <cell>0x1B383B38</cell>
 <cell>0x1B383B38</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_RTL_CTRL</cell>
 <cell>0x10420C0</cell>
 <cell>0x00000100</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_0</cell>
 <cell>0x10420D0</cell>
 <cell>0x64100702</cell>
 <cell>0x64100702</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_1</cell>
 <cell>0x10420D4</cell>
 <cell>0x01034018</cell>
 <cell>0x01034018</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_2</cell>
 <cell>0x10420D8</cell>
 <cell>0x00800000</cell>
 <cell>0x00800000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CMD</cell>
 <cell>0x10420DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_BYPASS</cell>
 <cell>0x10420E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_EYE_DATA</cell>
 <cell>0x10420E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CDRH0_MON</cell>
 <cell>0x10420E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_0</cell>
 <cell>0x10420EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_1</cell>
 <cell>0x10420F0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_OS_MON</cell>
 <cell>0x10420F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_0</cell>
 <cell>0x10420F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_1</cell>
 <cell>0x10420FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_FLAG</cell>
 <cell>0x1042100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PCS_LANE1   (M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIESS_LANE1_Pipe_AXI1)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x42000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LFWF_R0</cell>
 <cell>0x42004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOVR_R0</cell>
 <cell>0x42008</cell>
 <cell>0x00000010</cell>
 <cell>0x00000010</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LPIP_R0</cell>
 <cell>0x4200C</cell>
 <cell>0x0000005D</cell>
 <cell>0x0000005D</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>L64_R0</cell>
 <cell>0x42010</cell>
 <cell>0x01400000</cell>
 <cell>0x00000012</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R1</cell>
 <cell>0x42014</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R2</cell>
 <cell>0x42018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R3</cell>
 <cell>0x4201C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R4</cell>
 <cell>0x42020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R5</cell>
 <cell>0x42024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R6</cell>
 <cell>0x42028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R7</cell>
 <cell>0x4202C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R8</cell>
 <cell>0x42030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R9</cell>
 <cell>0x42034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R10</cell>
 <cell>0x42038</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L8_R0</cell>
 <cell>0x42040</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LNTV_R0</cell>
 <cell>0x42050</cell>
 <cell>0x00000E0E</cell>
 <cell>0x00000E0E</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R0</cell>
 <cell>0x42058</cell>
 <cell>0x00000000</cell>
 <cell>0x00001E00</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R1</cell>
 <cell>0x4205C</cell>
 <cell>0x03000000</cell>
 <cell>0x03000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LRST_R0</cell>
 <cell>0x42068</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LRST_OPT</cell>
 <cell>0x4206C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R0</cell>
 <cell>0x42078</cell>
 <cell>0x110F110F</cell>
 <cell>0x110F110F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R1</cell>
 <cell>0x4207C</cell>
 <cell>0x9888332D</cell>
 <cell>0x9888332D</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R2</cell>
 <cell>0x42080</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R3</cell>
 <cell>0x42084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R0</cell>
 <cell>0x42088</cell>
 <cell>0x03030347</cell>
 <cell>0x03030347</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PMA_CTRL_R1</cell>
 <cell>0x4208C</cell>
 <cell>0x000A0640</cell>
 <cell>0x000A0640</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R2</cell>
 <cell>0x42090</cell>
 <cell>0x000000A6</cell>
 <cell>0x000000A6</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MSTR_CTRL</cell>
 <cell>0x42094</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PCSCMN</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x50000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>GSSCLK_CTRL</cell>
 <cell>0x50004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>QRST_R0</cell>
 <cell>0x50008</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>QDBG_R0</cell>
 <cell>0x5000C</cell>
 <cell>0x00001000</cell>
 <cell>0x00001000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PMA_CMN   (CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x1050000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXPLL_CLKBUF</cell>
 <cell>0x1050004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000433</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXPLL_CTRL</cell>
 <cell>0x1050008</cell>
 <cell>0x00E60010</cell>
 <cell>0x00800011</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXPLL_CLK_SEL</cell>
 <cell>0x105000C</cell>
 <cell>0x3F3F1C00</cell>
 <cell>0x3F3F0004</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXPLL_DIV_1</cell>
 <cell>0x1050010</cell>
 <cell>0x00190019</cell>
 <cell>0x0019000A</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXPLL_DIV_2</cell>
 <cell>0x1050014</cell>
 <cell>0x01000001</cell>
 <cell>0x01000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXPLL_JA_1</cell>
 <cell>0x1050018</cell>
 <cell>0x00640064</cell>
 <cell>0x00640064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_2</cell>
 <cell>0x105001C</cell>
 <cell>0x00000064</cell>
 <cell>0x00000064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_3</cell>
 <cell>0x1050020</cell>
 <cell>0x00640064</cell>
 <cell>0x00640064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_4</cell>
 <cell>0x1050024</cell>
 <cell>0x01010001</cell>
 <cell>0x01010001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_5</cell>
 <cell>0x1050028</cell>
 <cell>0x01010101</cell>
 <cell>0x01010101</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_6</cell>
 <cell>0x105002C</cell>
 <cell>0x01010101</cell>
 <cell>0x01010101</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_7</cell>
 <cell>0x1050030</cell>
 <cell>0x07000001</cell>
 <cell>0x07000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_8</cell>
 <cell>0x1050034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_9</cell>
 <cell>0x1050038</cell>
 <cell>0x00180014</cell>
 <cell>0x00180014</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_10</cell>
 <cell>0x105003C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TXPLL_JA_RST</cell>
 <cell>0x1050040</cell>
 <cell>0x00000055</cell>
 <cell>0x00000055</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_SSMOD</cell>
 <cell>0x1050044</cell>
 <cell>0x007F0102</cell>
 <cell>0x007F0102</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_RTERM</cell>
 <cell>0x1050050</cell>
 <cell>0x000D0703</cell>
 <cell>0x000D0703</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_RTT</cell>
 <cell>0x1050054</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_MAIN</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x2050000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OVRLY</cell>
 <cell>0x2050004</cell>
 <cell>0x00000101</cell>
 <cell>0x00000201</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAJOR</cell>
 <cell>0x2050008</cell>
 <cell>0x0000000B</cell>
 <cell>0x00000006</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INT_PIPE_CLK_CTRL</cell>
 <cell>0x205000C</cell>
 <cell>0x00000000</cell>
 <cell>0x03080400</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXT_PIPE_CLK_CTRL</cell>
 <cell>0x2050010</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_CTRL</cell>
 <cell>0x2050014</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>QMUX_R0</cell>
 <cell>0x2050018</cell>
 <cell>0x00070031</cell>
 <cell>0x00070000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CTRL0</cell>
 <cell>0x2050100</cell>
 <cell>0x8800000F</cell>
 <cell>0x8810000F</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CTRL1</cell>
 <cell>0x2050104</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_STAT0</cell>
 <cell>0x2050108</cell>
 <cell>0x00001801</cell>
 <cell>0x00000800</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_STAT1</cell>
 <cell>0x205010C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DLL_STAT2</cell>
 <cell>0x2050110</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TEST_DLL</cell>
 <cell>0x2050118</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SPARE</cell>
 <cell>0x2050190</cell>
 <cell>0x00000000</cell>
 <cell>0x00300000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>PCIE0_PCIE_CTRL   (M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x3006000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DEV_CONTROL</cell>
 <cell>0x3006004</cell>
 <cell>0x00019110</cell>
 <cell>0x00009001</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLOCK_CONTROL</cell>
 <cell>0x3006008</cell>
 <cell>0x1FC00000</cell>
 <cell>0x1F400000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SOFT_RESET_DEBUG_INFO</cell>
 <cell>0x3006010</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SOFT_RESET_CTLR</cell>
 <cell>0x3006014</cell>
 <cell>0x00100002</cell>
 <cell>0x00100000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SEC_ERROR_EVENT_CNT</cell>
 <cell>0x3006020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DED_ERROR_EVENT_CNT</cell>
 <cell>0x3006024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SEC_ERROR_INT</cell>
 <cell>0x3006028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SEC_ERROR_INT_MASK</cell>
 <cell>0x300602C</cell>
 <cell>0x00001111</cell>
 <cell>0x0000FFFF</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DED_ERROR_INT</cell>
 <cell>0x3006030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DED_ERROR_INT_MASK</cell>
 <cell>0x3006034</cell>
 <cell>0x00001111</cell>
 <cell>0x0000FFFF</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ECC_CONTROL</cell>
 <cell>0x3006038</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ECC_ERR_LOC</cell>
 <cell>0x300603C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>RAM_MARGIN_1</cell>
 <cell>0x3006040</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>RAM_MARGIN_2</cell>
 <cell>0x3006044</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>RAM_POWER_CONTROL</cell>
 <cell>0x3006048</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DEBUG_SEL</cell>
 <cell>0x3006050</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LTSSM_STATE</cell>
 <cell>0x300605C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PHY_COMMON_INTERFACE</cell>
 <cell>0x3006060</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PL_TX_LANEIF_0</cell>
 <cell>0x3006064</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PL_RX_LANEIF_0</cell>
 <cell>0x3006068</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PL_WAKECLKREQ</cell>
 <cell>0x300606C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_OVERRIDE</cell>
 <cell>0x3006080</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_31_0</cell>
 <cell>0x3006084</cell>
 <cell>0x00000000</cell>
 <cell>0x155611AA</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_63_32</cell>
 <cell>0x3006088</cell>
 <cell>0x00000000</cell>
 <cell>0x06040000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_95_64</cell>
 <cell>0x300608C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_PEX_DEV_LINK_SPC2</cell>
 <cell>0x30060A0</cell>
 <cell>0x00000200</cell>
 <cell>0x00007000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_PEX_SPC</cell>
 <cell>0x30060A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000010</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_AXI_MASTER_ATR_CFG0</cell>
 <cell>0x3006100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_AXI_MASTER_ATR_CFG1</cell>
 <cell>0x3006104</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_AXI_MASTER_ATR_CFG2</cell>
 <cell>0x3006108</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_SLAVE_PCIE_ATR_CFG0</cell>
 <cell>0x3006120</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_SLAVE_PCIE_ATR_CFG1</cell>
 <cell>0x3006124</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_SLAVE_PCIE_ATR_CFG2</cell>
 <cell>0x3006128</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_01</cell>
 <cell>0x3006140</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_23</cell>
 <cell>0x3006144</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_45</cell>
 <cell>0x3006148</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EVENT_INT</cell>
 <cell>0x300614C</cell>
 <cell>0x00000000</cell>
 <cell>0x00070007</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SPARE</cell>
 <cell>0x3006150</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_WIN</cell>
 <cell>0x3006180</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TEST_BUS_IN_31_0</cell>
 <cell>0x3006C80</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TEST_BUS_IN_63_32</cell>
 <cell>0x3006C84</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>PCIE0_PCIE_BRIDGE   (M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>BRIDGE_VER</cell>
 <cell>0x3004000</cell>
 <cell>0x02511154</cell>
 <cell>0x02511154</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>BRIDGE_BUS</cell>
 <cell>0x3004004</cell>
 <cell>0x11885153</cell>
 <cell>0x11885153</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>BRIDGE_IMPL_IF</cell>
 <cell>0x3004008</cell>
 <cell>0x0000032B</cell>
 <cell>0x0000032B</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_IF_CONF</cell>
 <cell>0x3004010</cell>
 <cell>0x11440170</cell>
 <cell>0x11440170</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BASIC_CONF</cell>
 <cell>0x3004014</cell>
 <cell>0x03110307</cell>
 <cell>0x03110307</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BASIC_STATUS</cell>
 <cell>0x3004018</cell>
 <cell>0x20000100</cell>
 <cell>0x20000100</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>AXI_SLVL_CONF</cell>
 <cell>0x3004024</cell>
 <cell>0xBB002121</cell>
 <cell>0xBB002121</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>AXI_MST0_CONF</cell>
 <cell>0x3004030</cell>
 <cell>0x11883442</cell>
 <cell>0x11883442</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>AXI_SLV0_CONF</cell>
 <cell>0x3004034</cell>
 <cell>0x44443443</cell>
 <cell>0x44443443</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GEN_SETTINGS</cell>
 <cell>0x3004080</cell>
 <cell>0x00019300</cell>
 <cell>0x00019300</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_CFGCTRL</cell>
 <cell>0x3004084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PIPE_DW0</cell>
 <cell>0x3004088</cell>
 <cell>0x20000000</cell>
 <cell>0x20000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PIPE_DW1</cell>
 <cell>0x300408C</cell>
 <cell>0x08000001</cell>
 <cell>0x08000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_VC_CRED_DW0</cell>
 <cell>0x3004090</cell>
 <cell>0x0100B818</cell>
 <cell>0x0100B818</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_VC_CRED_DW1</cell>
 <cell>0x3004094</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IDS_DW0</cell>
 <cell>0x3004098</cell>
 <cell>0x11001556</cell>
 <cell>0x155611AA</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IDS_DW1</cell>
 <cell>0x300409C</cell>
 <cell>0xFF000001</cell>
 <cell>0x06040000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IDS_DW2</cell>
 <cell>0x30040A0</cell>
 <cell>0x11001556</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_LPM</cell>
 <cell>0x30040A4</cell>
 <cell>0xFE000000</cell>
 <cell>0xFE000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IRQ_DW0</cell>
 <cell>0x30040A8</cell>
 <cell>0x80000054</cell>
 <cell>0x80000034</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IRQ_DW1</cell>
 <cell>0x30040AC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IRQ_DW2</cell>
 <cell>0x30040B0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IOV_DW0</cell>
 <cell>0x30040B4</cell>
 <cell>0x0000000A</cell>
 <cell>0x0000000A</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IOV_DW1</cell>
 <cell>0x30040B8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_DEV</cell>
 <cell>0x30040C0</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_DEV2</cell>
 <cell>0x30040C4</cell>
 <cell>0x0000081F</cell>
 <cell>0x0000081F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_LINK</cell>
 <cell>0x30040C8</cell>
 <cell>0x01001C00</cell>
 <cell>0x01001400</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_SLOT</cell>
 <cell>0x30040CC</cell>
 <cell>0x0000007F</cell>
 <cell>0x0000007F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_ROOT_VC</cell>
 <cell>0x30040D0</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_SPC</cell>
 <cell>0x30040D4</cell>
 <cell>0x80005000</cell>
 <cell>0x80007000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_SPC2</cell>
 <cell>0x30040D8</cell>
 <cell>0x000C6006</cell>
 <cell>0x000C6006</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_NFTS</cell>
 <cell>0x30040DC</cell>
 <cell>0x00202020</cell>
 <cell>0x00202020</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_L1SS</cell>
 <cell>0x30040E0</cell>
 <cell>0x00280A1D</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_01_DW0</cell>
 <cell>0x30040E4</cell>
 <cell>0xFFFFF00C</cell>
 <cell>0x8000000C</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_01_DW1</cell>
 <cell>0x30040E8</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_23_DW0</cell>
 <cell>0x30040EC</cell>
 <cell>0xFFFFE00C</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_23_DW1</cell>
 <cell>0x30040F0</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_45_DW0</cell>
 <cell>0x30040F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_45_DW1</cell>
 <cell>0x30040F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_WIN</cell>
 <cell>0x30040FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW0</cell>
 <cell>0x3004100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW1</cell>
 <cell>0x3004104</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW2</cell>
 <cell>0x3004108</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW3</cell>
 <cell>0x300410C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW4</cell>
 <cell>0x3004110</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW5</cell>
 <cell>0x3004114</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW6</cell>
 <cell>0x3004118</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW7</cell>
 <cell>0x300411C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW0</cell>
 <cell>0x3004120</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW1</cell>
 <cell>0x3004124</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW2</cell>
 <cell>0x3004128</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW3</cell>
 <cell>0x300412C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW4</cell>
 <cell>0x3004130</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW5</cell>
 <cell>0x3004134</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW6</cell>
 <cell>0x3004138</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW7</cell>
 <cell>0x300413C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_CFGNUM</cell>
 <cell>0x3004140</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PM_CONF_DW0</cell>
 <cell>0x3004174</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PM_CONF_DW1</cell>
 <cell>0x3004178</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PM_CONF_DW2</cell>
 <cell>0x300417C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>IMASK_LOCAL</cell>
 <cell>0x3004180</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_LOCAL</cell>
 <cell>0x3004184</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>IMASK_HOST</cell>
 <cell>0x3004188</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_HOST</cell>
 <cell>0x300418C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>IMSI_ADDR</cell>
 <cell>0x3004190</cell>
 <cell>0x00000190</cell>
 <cell>0x00000190</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_MSI</cell>
 <cell>0x3004194</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ICMD_PM</cell>
 <cell>0x3004198</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_PM</cell>
 <cell>0x300419C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATS_PRI_REPORT</cell>
 <cell>0x30041A0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LTR_VALUES</cell>
 <cell>0x30041A4</cell>
 <cell>0x00000000</cell>
 <cell>0x8C010000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_DMA0</cell>
 <cell>0x30041B0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_DMA1</cell>
 <cell>0x30041B4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_P_ADT_WIN0</cell>
 <cell>0x30041D8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_P_ADT_WIN1</cell>
 <cell>0x30041DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV0</cell>
 <cell>0x30041E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV1</cell>
 <cell>0x30041E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV2</cell>
 <cell>0x30041E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV3</cell>
 <cell>0x30041EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW0</cell>
 <cell>0x3004200</cell>
 <cell>0x000B0011</cell>
 <cell>0x000B0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW1</cell>
 <cell>0x3004204</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW2</cell>
 <cell>0x3004208</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW3</cell>
 <cell>0x300420C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW4</cell>
 <cell>0x3004210</cell>
 <cell>0x000E0011</cell>
 <cell>0x000E0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW5</cell>
 <cell>0x3004214</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW6</cell>
 <cell>0x3004218</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW7</cell>
 <cell>0x300421C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW8</cell>
 <cell>0x3004220</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW9</cell>
 <cell>0x3004224</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW10</cell>
 <cell>0x3004228</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW11</cell>
 <cell>0x300422C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW12</cell>
 <cell>0x3004230</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW13</cell>
 <cell>0x3004234</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW14</cell>
 <cell>0x3004238</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW15</cell>
 <cell>0x300423C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW0</cell>
 <cell>0x3004240</cell>
 <cell>0x000F0011</cell>
 <cell>0x000F0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW1</cell>
 <cell>0x3004244</cell>
 <cell>0x00000014</cell>
 <cell>0x00000014</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW2</cell>
 <cell>0x3004248</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW3</cell>
 <cell>0x300424C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW4</cell>
 <cell>0x3004250</cell>
 <cell>0x000B0011</cell>
 <cell>0x000B0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW5</cell>
 <cell>0x3004254</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW6</cell>
 <cell>0x3004258</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW7</cell>
 <cell>0x300425C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW8</cell>
 <cell>0x3004260</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW9</cell>
 <cell>0x3004264</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW10</cell>
 <cell>0x3004268</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW11</cell>
 <cell>0x300426C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW12</cell>
 <cell>0x3004270</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW13</cell>
 <cell>0x3004274</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW14</cell>
 <cell>0x3004278</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW15</cell>
 <cell>0x300427C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW0</cell>
 <cell>0x3004280</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW1</cell>
 <cell>0x3004284</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW2</cell>
 <cell>0x3004288</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW3</cell>
 <cell>0x300428C</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW4</cell>
 <cell>0x3004290</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW5</cell>
 <cell>0x3004294</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW6</cell>
 <cell>0x3004298</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW7</cell>
 <cell>0x300429C</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW8</cell>
 <cell>0x30042A0</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW9</cell>
 <cell>0x30042A4</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW10</cell>
 <cell>0x30042A8</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW11</cell>
 <cell>0x30042AC</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW12</cell>
 <cell>0x30042B0</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW13</cell>
 <cell>0x30042B4</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW14</cell>
 <cell>0x30042B8</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW15</cell>
 <cell>0x30042BC</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW0</cell>
 <cell>0x30042C0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW1</cell>
 <cell>0x30042C4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW2</cell>
 <cell>0x30042C8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW3</cell>
 <cell>0x30042CC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW4</cell>
 <cell>0x30042D0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW5</cell>
 <cell>0x30042D4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW6</cell>
 <cell>0x30042D8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW7</cell>
 <cell>0x30042DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW8</cell>
 <cell>0x30042E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW9</cell>
 <cell>0x30042E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW10</cell>
 <cell>0x30042E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW11</cell>
 <cell>0x30042EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW12</cell>
 <cell>0x30042F0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW13</cell>
 <cell>0x30042F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW14</cell>
 <cell>0x30042F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW15</cell>
 <cell>0x30042FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_TC_QOS_CONV</cell>
 <cell>0x30043C0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_ATTR_CACHE_CONV</cell>
 <cell>0x30043C4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_NC_BASE_ADDR_DW0</cell>
 <cell>0x30043C8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_NC_BASE_ADDR_DW1</cell>
 <cell>0x30043CC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SRC_PARAM</cell>
 <cell>0x3004400</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_DESTPARAM</cell>
 <cell>0x3004404</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SRCADDR_LDW</cell>
 <cell>0x3004408</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SRCADDR_UDW</cell>
 <cell>0x300440C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_DESTADDR_LDW</cell>
 <cell>0x3004410</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_DESTADDR_UDW</cell>
 <cell>0x3004414</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_LENGTH</cell>
 <cell>0x3004418</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_CONTROL</cell>
 <cell>0x300441C</cell>
 <cell>0x03000000</cell>
 <cell>0x03000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_STATUS</cell>
 <cell>0x3004420</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_PRC_LENGTH</cell>
 <cell>0x3004424</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SHARE_ACCESS</cell>
 <cell>0x3004428</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SRC_PARAM</cell>
 <cell>0x3004440</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_DESTPARAM</cell>
 <cell>0x3004444</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SRCADDR_LDW</cell>
 <cell>0x3004448</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SRCADDR_UDW</cell>
 <cell>0x300444C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_DESTADDR_LDW</cell>
 <cell>0x3004450</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_DESTADDR_UDW</cell>
 <cell>0x3004454</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_LENGTH</cell>
 <cell>0x3004458</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_CONTROL</cell>
 <cell>0x300445C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_STATUS</cell>
 <cell>0x3004460</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_PRC_LENGTH</cell>
 <cell>0x3004464</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SHARE_ACCESS</cell>
 <cell>0x3004468</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3004600</cell>
 <cell>0x00000017</cell>
 <cell>0x0000003D</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3004604</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3004608</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300460C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3004610</cell>
 <cell>0x0000000C</cell>
 <cell>0x00000004</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3004618</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300461C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3004620</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3004624</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3004628</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300462C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3004630</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3004638</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300463C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3004640</cell>
 <cell>0x00000019</cell>
 <cell>0x00000016</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3004644</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3004648</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300464C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3004650</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3004658</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300465C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3004660</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3004664</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3004668</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300466C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3004670</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3004678</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300467C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3004680</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3004684</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3004688</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300468C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3004690</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3004698</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300469C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x30046A0</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x30046A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x30046A8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x30046AC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x30046B0</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x30046B8</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x30046BC</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3004800</cell>
 <cell>0x00000016</cell>
 <cell>0x00000017</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3004804</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3004808</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300480C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3004810</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3004818</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300481C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3004820</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3004824</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3004828</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300482C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3004830</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3004838</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300483C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3004840</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3004844</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3004848</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300484C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3004850</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3004858</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300485C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3004860</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3004864</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3004868</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300486C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3004870</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3004878</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300487C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3004880</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3004884</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3004888</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300488C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3004890</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3004898</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300489C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x30048A0</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x30048A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x30048A8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x30048AC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x30048B0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x30048B8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x30048BC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>PCIE1_PCIE_CTRL   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x300A000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DEV_CONTROL</cell>
 <cell>0x300A004</cell>
 <cell>0x00019110</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLOCK_CONTROL</cell>
 <cell>0x300A008</cell>
 <cell>0x1FC00000</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SOFT_RESET_DEBUG_INFO</cell>
 <cell>0x300A010</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SOFT_RESET_CTLR</cell>
 <cell>0x300A014</cell>
 <cell>0x00100002</cell>
 <cell>0x00100002</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SEC_ERROR_EVENT_CNT</cell>
 <cell>0x300A020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DED_ERROR_EVENT_CNT</cell>
 <cell>0x300A024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SEC_ERROR_INT</cell>
 <cell>0x300A028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SEC_ERROR_INT_MASK</cell>
 <cell>0x300A02C</cell>
 <cell>0x00001111</cell>
 <cell>0x00001111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DED_ERROR_INT</cell>
 <cell>0x300A030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DED_ERROR_INT_MASK</cell>
 <cell>0x300A034</cell>
 <cell>0x00001111</cell>
 <cell>0x00001111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ECC_CONTROL</cell>
 <cell>0x300A038</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ECC_ERR_LOC</cell>
 <cell>0x300A03C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>RAM_MARGIN_1</cell>
 <cell>0x300A040</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>RAM_MARGIN_2</cell>
 <cell>0x300A044</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>RAM_POWER_CONTROL</cell>
 <cell>0x300A048</cell>
 <cell>0x00000000</cell>
 <cell>0x04040404</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DEBUG_SEL</cell>
 <cell>0x300A050</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LTSSM_STATE</cell>
 <cell>0x300A05C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PHY_COMMON_INTERFACE</cell>
 <cell>0x300A060</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PL_TX_LANEIF_0</cell>
 <cell>0x300A064</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PL_RX_LANEIF_0</cell>
 <cell>0x300A068</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PL_WAKECLKREQ</cell>
 <cell>0x300A06C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_OVERRIDE</cell>
 <cell>0x300A080</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_31_0</cell>
 <cell>0x300A084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_63_32</cell>
 <cell>0x300A088</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCICONF_PCI_IDS_95_64</cell>
 <cell>0x300A08C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_PEX_DEV_LINK_SPC2</cell>
 <cell>0x300A0A0</cell>
 <cell>0x00000200</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_PEX_SPC</cell>
 <cell>0x300A0A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_AXI_MASTER_ATR_CFG0</cell>
 <cell>0x300A100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_AXI_MASTER_ATR_CFG1</cell>
 <cell>0x300A104</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE_AXI_MASTER_ATR_CFG2</cell>
 <cell>0x300A108</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_SLAVE_PCIE_ATR_CFG0</cell>
 <cell>0x300A120</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_SLAVE_PCIE_ATR_CFG1</cell>
 <cell>0x300A124</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_SLAVE_PCIE_ATR_CFG2</cell>
 <cell>0x300A128</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_01</cell>
 <cell>0x300A140</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_23</cell>
 <cell>0x300A144</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_45</cell>
 <cell>0x300A148</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EVENT_INT</cell>
 <cell>0x300A14C</cell>
 <cell>0x00000000</cell>
 <cell>0x00070000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SPARE</cell>
 <cell>0x300A150</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_WIN</cell>
 <cell>0x300A180</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TEST_BUS_IN_31_0</cell>
 <cell>0x300AC80</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TEST_BUS_IN_63_32</cell>
 <cell>0x300AC84</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>PCIE1_PCIE_BRIDGE   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>BRIDGE_VER</cell>
 <cell>0x3008000</cell>
 <cell>0x02511154</cell>
 <cell>0x02511154</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>BRIDGE_BUS</cell>
 <cell>0x3008004</cell>
 <cell>0x11885153</cell>
 <cell>0x11885153</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>BRIDGE_IMPL_IF</cell>
 <cell>0x3008008</cell>
 <cell>0x0000032B</cell>
 <cell>0x0000032B</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_IF_CONF</cell>
 <cell>0x3008010</cell>
 <cell>0x11440170</cell>
 <cell>0x11440170</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BASIC_CONF</cell>
 <cell>0x3008014</cell>
 <cell>0x03110307</cell>
 <cell>0x03110307</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BASIC_STATUS</cell>
 <cell>0x3008018</cell>
 <cell>0x20000100</cell>
 <cell>0x20000100</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>AXI_SLVL_CONF</cell>
 <cell>0x3008024</cell>
 <cell>0xBB002121</cell>
 <cell>0xBB002121</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>AXI_MST0_CONF</cell>
 <cell>0x3008030</cell>
 <cell>0x11883442</cell>
 <cell>0x11883442</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>AXI_SLV0_CONF</cell>
 <cell>0x3008034</cell>
 <cell>0x44443443</cell>
 <cell>0x44443443</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GEN_SETTINGS</cell>
 <cell>0x3008080</cell>
 <cell>0x00019300</cell>
 <cell>0x00019300</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_CFGCTRL</cell>
 <cell>0x3008084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PIPE_DW0</cell>
 <cell>0x3008088</cell>
 <cell>0x20000000</cell>
 <cell>0x20000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PIPE_DW1</cell>
 <cell>0x300808C</cell>
 <cell>0x08000001</cell>
 <cell>0x08000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_VC_CRED_DW0</cell>
 <cell>0x3008090</cell>
 <cell>0x0100B818</cell>
 <cell>0x0100B818</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_VC_CRED_DW1</cell>
 <cell>0x3008094</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IDS_DW0</cell>
 <cell>0x3008098</cell>
 <cell>0x11001556</cell>
 <cell>0x11001556</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IDS_DW1</cell>
 <cell>0x300809C</cell>
 <cell>0xFF000001</cell>
 <cell>0xFF000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IDS_DW2</cell>
 <cell>0x30080A0</cell>
 <cell>0x11001556</cell>
 <cell>0x11001556</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_LPM</cell>
 <cell>0x30080A4</cell>
 <cell>0xFE000000</cell>
 <cell>0xFE000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IRQ_DW0</cell>
 <cell>0x30080A8</cell>
 <cell>0x80000054</cell>
 <cell>0x80000054</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IRQ_DW1</cell>
 <cell>0x30080AC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IRQ_DW2</cell>
 <cell>0x30080B0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IOV_DW0</cell>
 <cell>0x30080B4</cell>
 <cell>0x0000000A</cell>
 <cell>0x0000000A</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PCI_IOV_DW1</cell>
 <cell>0x30080B8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_DEV</cell>
 <cell>0x30080C0</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_DEV2</cell>
 <cell>0x30080C4</cell>
 <cell>0x0000081F</cell>
 <cell>0x0000081F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_LINK</cell>
 <cell>0x30080C8</cell>
 <cell>0x01001C00</cell>
 <cell>0x01001C00</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_SLOT</cell>
 <cell>0x30080CC</cell>
 <cell>0x0000007F</cell>
 <cell>0x0000007F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_ROOT_VC</cell>
 <cell>0x30080D0</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_SPC</cell>
 <cell>0x30080D4</cell>
 <cell>0x80005000</cell>
 <cell>0x80005000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_SPC2</cell>
 <cell>0x30080D8</cell>
 <cell>0x000C6006</cell>
 <cell>0x000C6006</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_NFTS</cell>
 <cell>0x30080DC</cell>
 <cell>0x00202020</cell>
 <cell>0x00202020</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_PEX_L1SS</cell>
 <cell>0x30080E0</cell>
 <cell>0x00280A1D</cell>
 <cell>0x00280A1D</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_01_DW0</cell>
 <cell>0x30080E4</cell>
 <cell>0xFFFFF00C</cell>
 <cell>0xFFFFF00C</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_01_DW1</cell>
 <cell>0x30080E8</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_23_DW0</cell>
 <cell>0x30080EC</cell>
 <cell>0xFFFFE00C</cell>
 <cell>0xFFFFE00C</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_23_DW1</cell>
 <cell>0x30080F0</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_45_DW0</cell>
 <cell>0x30080F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_45_DW1</cell>
 <cell>0x30080F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_BAR_WIN</cell>
 <cell>0x30080FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW0</cell>
 <cell>0x3008100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW1</cell>
 <cell>0x3008104</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW2</cell>
 <cell>0x3008108</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW3</cell>
 <cell>0x300810C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW4</cell>
 <cell>0x3008110</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW5</cell>
 <cell>0x3008114</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW6</cell>
 <cell>0x3008118</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_EQ_PRESET_DW7</cell>
 <cell>0x300811C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW0</cell>
 <cell>0x3008120</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW1</cell>
 <cell>0x3008124</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW2</cell>
 <cell>0x3008128</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW3</cell>
 <cell>0x300812C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW4</cell>
 <cell>0x3008130</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW5</cell>
 <cell>0x3008134</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW6</cell>
 <cell>0x3008138</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_SRIOV_DW7</cell>
 <cell>0x300813C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PCIE_CFGNUM</cell>
 <cell>0x3008140</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PM_CONF_DW0</cell>
 <cell>0x3008174</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PM_CONF_DW1</cell>
 <cell>0x3008178</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PM_CONF_DW2</cell>
 <cell>0x300817C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>IMASK_LOCAL</cell>
 <cell>0x3008180</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_LOCAL</cell>
 <cell>0x3008184</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>IMASK_HOST</cell>
 <cell>0x3008188</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_HOST</cell>
 <cell>0x300818C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>IMSI_ADDR</cell>
 <cell>0x3008190</cell>
 <cell>0x00000190</cell>
 <cell>0x00000190</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_MSI</cell>
 <cell>0x3008194</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ICMD_PM</cell>
 <cell>0x3008198</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_PM</cell>
 <cell>0x300819C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATS_PRI_REPORT</cell>
 <cell>0x30081A0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LTR_VALUES</cell>
 <cell>0x30081A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_DMA0</cell>
 <cell>0x30081B0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_DMA1</cell>
 <cell>0x30081B4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_P_ADT_WIN0</cell>
 <cell>0x30081D8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_P_ADT_WIN1</cell>
 <cell>0x30081DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV0</cell>
 <cell>0x30081E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV1</cell>
 <cell>0x30081E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV2</cell>
 <cell>0x30081E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ISTATUS_A_ADT_SLV3</cell>
 <cell>0x30081EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW0</cell>
 <cell>0x3008200</cell>
 <cell>0x000B0011</cell>
 <cell>0x000B0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW1</cell>
 <cell>0x3008204</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW2</cell>
 <cell>0x3008208</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW3</cell>
 <cell>0x300820C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW4</cell>
 <cell>0x3008210</cell>
 <cell>0x000E0011</cell>
 <cell>0x000E0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW5</cell>
 <cell>0x3008214</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW6</cell>
 <cell>0x3008218</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW7</cell>
 <cell>0x300821C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW8</cell>
 <cell>0x3008220</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW9</cell>
 <cell>0x3008224</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW10</cell>
 <cell>0x3008228</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW11</cell>
 <cell>0x300822C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW12</cell>
 <cell>0x3008230</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW13</cell>
 <cell>0x3008234</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW14</cell>
 <cell>0x3008238</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_R_DW15</cell>
 <cell>0x300823C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW0</cell>
 <cell>0x3008240</cell>
 <cell>0x000F0011</cell>
 <cell>0x000F0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW1</cell>
 <cell>0x3008244</cell>
 <cell>0x00000014</cell>
 <cell>0x00000014</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW2</cell>
 <cell>0x3008248</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW3</cell>
 <cell>0x300824C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW4</cell>
 <cell>0x3008250</cell>
 <cell>0x000B0011</cell>
 <cell>0x000B0011</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW5</cell>
 <cell>0x3008254</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW6</cell>
 <cell>0x3008258</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW7</cell>
 <cell>0x300825C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW8</cell>
 <cell>0x3008260</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW9</cell>
 <cell>0x3008264</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW10</cell>
 <cell>0x3008268</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW11</cell>
 <cell>0x300826C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW12</cell>
 <cell>0x3008270</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW13</cell>
 <cell>0x3008274</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW14</cell>
 <cell>0x3008278</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ROUTING_RULES_W_DW15</cell>
 <cell>0x300827C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW0</cell>
 <cell>0x3008280</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW1</cell>
 <cell>0x3008284</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW2</cell>
 <cell>0x3008288</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW3</cell>
 <cell>0x300828C</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW4</cell>
 <cell>0x3008290</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW5</cell>
 <cell>0x3008294</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW6</cell>
 <cell>0x3008298</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW7</cell>
 <cell>0x300829C</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW8</cell>
 <cell>0x30082A0</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW9</cell>
 <cell>0x30082A4</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW10</cell>
 <cell>0x30082A8</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW11</cell>
 <cell>0x30082AC</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW12</cell>
 <cell>0x30082B0</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW13</cell>
 <cell>0x30082B4</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW14</cell>
 <cell>0x30082B8</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ARBITRATION_RULES_DW15</cell>
 <cell>0x30082BC</cell>
 <cell>0x11111111</cell>
 <cell>0x11111111</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW0</cell>
 <cell>0x30082C0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW1</cell>
 <cell>0x30082C4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW2</cell>
 <cell>0x30082C8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW3</cell>
 <cell>0x30082CC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW4</cell>
 <cell>0x30082D0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW5</cell>
 <cell>0x30082D4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW6</cell>
 <cell>0x30082D8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW7</cell>
 <cell>0x30082DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW8</cell>
 <cell>0x30082E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW9</cell>
 <cell>0x30082E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW10</cell>
 <cell>0x30082E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW11</cell>
 <cell>0x30082EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW12</cell>
 <cell>0x30082F0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW13</cell>
 <cell>0x30082F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW14</cell>
 <cell>0x30082F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PRIORITY_RULES_DW15</cell>
 <cell>0x30082FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_TC_QOS_CONV</cell>
 <cell>0x30083C0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_ATTR_CACHE_CONV</cell>
 <cell>0x30083C4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_NC_BASE_ADDR_DW0</cell>
 <cell>0x30083C8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>P2A_NC_BASE_ADDR_DW1</cell>
 <cell>0x30083CC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SRC_PARAM</cell>
 <cell>0x3008400</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_DESTPARAM</cell>
 <cell>0x3008404</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SRCADDR_LDW</cell>
 <cell>0x3008408</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SRCADDR_UDW</cell>
 <cell>0x300840C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_DESTADDR_LDW</cell>
 <cell>0x3008410</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_DESTADDR_UDW</cell>
 <cell>0x3008414</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_LENGTH</cell>
 <cell>0x3008418</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_CONTROL</cell>
 <cell>0x300841C</cell>
 <cell>0x03000000</cell>
 <cell>0x03000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_STATUS</cell>
 <cell>0x3008420</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_PRC_LENGTH</cell>
 <cell>0x3008424</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA0_SHARE_ACCESS</cell>
 <cell>0x3008428</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SRC_PARAM</cell>
 <cell>0x3008440</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_DESTPARAM</cell>
 <cell>0x3008444</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SRCADDR_LDW</cell>
 <cell>0x3008448</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SRCADDR_UDW</cell>
 <cell>0x300844C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_DESTADDR_LDW</cell>
 <cell>0x3008450</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_DESTADDR_UDW</cell>
 <cell>0x3008454</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_LENGTH</cell>
 <cell>0x3008458</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_CONTROL</cell>
 <cell>0x300845C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_STATUS</cell>
 <cell>0x3008460</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_PRC_LENGTH</cell>
 <cell>0x3008464</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DMA1_SHARE_ACCESS</cell>
 <cell>0x3008468</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3008600</cell>
 <cell>0x00000017</cell>
 <cell>0x00000017</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3008604</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3008608</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300860C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3008610</cell>
 <cell>0x0000000C</cell>
 <cell>0x0000000C</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3008618</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300861C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3008620</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3008624</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3008628</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300862C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3008630</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3008638</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300863C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3008640</cell>
 <cell>0x00000019</cell>
 <cell>0x00000019</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3008644</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3008648</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300864C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3008650</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3008658</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300865C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3008660</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3008664</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3008668</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300866C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3008670</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3008678</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300867C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x3008680</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x3008684</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x3008688</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x300868C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x3008690</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x3008698</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x300869C</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_SRCADDR_PARAM</cell>
 <cell>0x30086A0</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_SRC_ADDR</cell>
 <cell>0x30086A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_ADDR_LSB</cell>
 <cell>0x30086A8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_ADDR_UDW</cell>
 <cell>0x30086AC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_PARAM</cell>
 <cell>0x30086B0</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_MASK_DW0</cell>
 <cell>0x30086B8</cell>
 <cell>0xFFFFF000</cell>
 <cell>0xFFFFF000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_PCIE_WIN0_TRSL_MASK_DW1</cell>
 <cell>0x30086BC</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>0xFFFFFFFF</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3008800</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3008804</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3008808</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300880C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3008810</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3008818</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR0_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300881C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3008820</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3008824</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3008828</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300882C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3008830</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3008838</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR1_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300883C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3008840</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3008844</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3008848</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300884C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3008850</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3008858</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR2_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300885C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3008860</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3008864</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3008868</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300886C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3008870</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3008878</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR3_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300887C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x3008880</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x3008884</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x3008888</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x300888C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x3008890</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x3008898</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR4_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x300889C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_SRCADDR_PARAM</cell>
 <cell>0x30088A0</cell>
 <cell>0x00000016</cell>
 <cell>0x00000016</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_SRC_ADDR</cell>
 <cell>0x30088A4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_ADDR_LSB</cell>
 <cell>0x30088A8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_ADDR_UDW</cell>
 <cell>0x30088AC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_PARAM</cell>
 <cell>0x30088B0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_MASK_DW0</cell>
 <cell>0x30088B8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>ATR5_AXI4_SLV0_TRSL_MASK_DW1</cell>
 <cell>0x30088BC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_TXPLL0   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x2044000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_CLKBUF</cell>
 <cell>0x2044004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_CTRL</cell>
 <cell>0x2044008</cell>
 <cell>0x00CE0009</cell>
 <cell>0x00CE0000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_CLK_SEL</cell>
 <cell>0x204400C</cell>
 <cell>0x00001F00</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_DIV_1</cell>
 <cell>0x2044010</cell>
 <cell>0x00140014</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_DIV_2</cell>
 <cell>0x2044014</cell>
 <cell>0x01000001</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_JA_1</cell>
 <cell>0x2044018</cell>
 <cell>0x00640064</cell>
 <cell>0x00640064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_2</cell>
 <cell>0x204401C</cell>
 <cell>0x00000064</cell>
 <cell>0x00000064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_3</cell>
 <cell>0x2044020</cell>
 <cell>0x000A0064</cell>
 <cell>0x000A0064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_4</cell>
 <cell>0x2044024</cell>
 <cell>0x0101000F</cell>
 <cell>0x0101000F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_5</cell>
 <cell>0x2044028</cell>
 <cell>0x01010101</cell>
 <cell>0x01010101</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_6</cell>
 <cell>0x204402C</cell>
 <cell>0x01010101</cell>
 <cell>0x01010101</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_7</cell>
 <cell>0x2044030</cell>
 <cell>0x07000001</cell>
 <cell>0x07000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_8</cell>
 <cell>0x2044034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_9</cell>
 <cell>0x2044038</cell>
 <cell>0x00180014</cell>
 <cell>0x00180014</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_10</cell>
 <cell>0x204403C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_RST</cell>
 <cell>0x2044040</cell>
 <cell>0x00000055</cell>
 <cell>0x00000055</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_TXPLL1   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x2048000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_CLKBUF</cell>
 <cell>0x2048004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_CTRL</cell>
 <cell>0x2048008</cell>
 <cell>0x00CE0009</cell>
 <cell>0x00CE0000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_CLK_SEL</cell>
 <cell>0x204800C</cell>
 <cell>0x00001F00</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_DIV_1</cell>
 <cell>0x2048010</cell>
 <cell>0x00140014</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_DIV_2</cell>
 <cell>0x2048014</cell>
 <cell>0x01000001</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EXTPLL_JA_1</cell>
 <cell>0x2048018</cell>
 <cell>0x00640064</cell>
 <cell>0x00640064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_2</cell>
 <cell>0x204801C</cell>
 <cell>0x00000064</cell>
 <cell>0x00000064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_3</cell>
 <cell>0x2048020</cell>
 <cell>0x000A0064</cell>
 <cell>0x000A0064</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_4</cell>
 <cell>0x2048024</cell>
 <cell>0x0101000F</cell>
 <cell>0x0101000F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_5</cell>
 <cell>0x2048028</cell>
 <cell>0x01010101</cell>
 <cell>0x01010101</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_6</cell>
 <cell>0x204802C</cell>
 <cell>0x01010101</cell>
 <cell>0x01010101</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_7</cell>
 <cell>0x2048030</cell>
 <cell>0x07000001</cell>
 <cell>0x07000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_8</cell>
 <cell>0x2048034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_9</cell>
 <cell>0x2048038</cell>
 <cell>0x00180014</cell>
 <cell>0x00180014</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_10</cell>
 <cell>0x204803C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EXTPLL_JA_RST</cell>
 <cell>0x2048040</cell>
 <cell>0x00000055</cell>
 <cell>0x00000055</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PMA_LANE2   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x1044000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000100</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_1</cell>
 <cell>0x1044004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_2</cell>
 <cell>0x1044008</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_3</cell>
 <cell>0x104400C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_1</cell>
 <cell>0x1044010</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_2</cell>
 <cell>0x1044014</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_3</cell>
 <cell>0x1044018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_1</cell>
 <cell>0x1044020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_2</cell>
 <cell>0x1044024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_EM_CTRL_1</cell>
 <cell>0x1044028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_EM_CTRL_2</cell>
 <cell>0x104402C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_IN_TERM</cell>
 <cell>0x1044030</cell>
 <cell>0x000000A7</cell>
 <cell>0x00000010</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_PKDET</cell>
 <cell>0x1044034</cell>
 <cell>0x000000AC</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RTL_EM</cell>
 <cell>0x1044038</cell>
 <cell>0x000000C8</cell>
 <cell>0x000000C8</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_LOCK_CTRL</cell>
 <cell>0x104403C</cell>
 <cell>0x00000008</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RXPLL_DIV</cell>
 <cell>0x1044040</cell>
 <cell>0x00002219</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_TEST_BUS</cell>
 <cell>0x1044044</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CLK_CTRL</cell>
 <cell>0x1044048</cell>
 <cell>0x0000003C</cell>
 <cell>0x00000007</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RSTPD</cell>
 <cell>0x104404C</cell>
 <cell>0x0000002F</cell>
 <cell>0x0000002F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_ERR_CHK</cell>
 <cell>0x1044050</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_PCIE1_2_RXPLL_DIV</cell>
 <cell>0x1044054</cell>
 <cell>0x02322219</cell>
 <cell>0x02322219</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA1_2_RXPLL_DIV</cell>
 <cell>0x1044058</cell>
 <cell>0x22184418</cell>
 <cell>0x22184418</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA3_RXPLL_DIV</cell>
 <cell>0x104405C</cell>
 <cell>0x00000230</cell>
 <cell>0x00000230</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_CTRL</cell>
 <cell>0x1044070</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_CLK_CTRL</cell>
 <cell>0x1044074</cell>
 <cell>0x00000070</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RSTPD</cell>
 <cell>0x1044078</cell>
 <cell>0x00000006</cell>
 <cell>0x00000006</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_BYP</cell>
 <cell>0x104407C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_CTRL</cell>
 <cell>0x1044080</cell>
 <cell>0x00008A10</cell>
 <cell>0x00008A00</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_OUT</cell>
 <cell>0x1044084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_LSB</cell>
 <cell>0x1044088</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_MSB</cell>
 <cell>0x104408C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_TERM_CTRL</cell>
 <cell>0x1044090</cell>
 <cell>0x00007200</cell>
 <cell>0x00000100</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_TEST_BUS</cell>
 <cell>0x1044094</cell>
 <cell>0xE0000000</cell>
 <cell>0xE0000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_DATA_CTRL</cell>
 <cell>0x1044098</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL</cell>
 <cell>0x104409C</cell>
 <cell>0x01000000</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_SEL</cell>
 <cell>0x10440A0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M0</cell>
 <cell>0x10440A4</cell>
 <cell>0x001B3423</cell>
 <cell>0x001B3423</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M1</cell>
 <cell>0x10440A8</cell>
 <cell>0x00232C27</cell>
 <cell>0x00232C27</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M2</cell>
 <cell>0x10440AC</cell>
 <cell>0x001B1B1B</cell>
 <cell>0x001B1B1B</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M3</cell>
 <cell>0x10440B0</cell>
 <cell>0x001B1B14</cell>
 <cell>0x001B1B14</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M4</cell>
 <cell>0x10440B4</cell>
 <cell>0x00240C0A</cell>
 <cell>0x00240C0A</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M5</cell>
 <cell>0x10440B8</cell>
 <cell>0x1B383B38</cell>
 <cell>0x1B383B38</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_RTL_CTRL</cell>
 <cell>0x10440C0</cell>
 <cell>0x00000100</cell>
 <cell>0x00000100</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_0</cell>
 <cell>0x10440D0</cell>
 <cell>0x64100702</cell>
 <cell>0x64100702</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_1</cell>
 <cell>0x10440D4</cell>
 <cell>0x01034018</cell>
 <cell>0x01034018</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_2</cell>
 <cell>0x10440D8</cell>
 <cell>0x00800000</cell>
 <cell>0x00800000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CMD</cell>
 <cell>0x10440DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_BYPASS</cell>
 <cell>0x10440E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_EYE_DATA</cell>
 <cell>0x10440E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CDRH0_MON</cell>
 <cell>0x10440E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_0</cell>
 <cell>0x10440EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_1</cell>
 <cell>0x10440F0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_OS_MON</cell>
 <cell>0x10440F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_0</cell>
 <cell>0x10440F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_1</cell>
 <cell>0x10440FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_FLAG</cell>
 <cell>0x1044100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PCS_LANE2   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x44000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000100</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LFWF_R0</cell>
 <cell>0x44004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOVR_R0</cell>
 <cell>0x44008</cell>
 <cell>0x00000010</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LPIP_R0</cell>
 <cell>0x4400C</cell>
 <cell>0x0000005D</cell>
 <cell>0x00000058</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>L64_R0</cell>
 <cell>0x44010</cell>
 <cell>0x01400000</cell>
 <cell>0x01400000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R1</cell>
 <cell>0x44014</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R2</cell>
 <cell>0x44018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R3</cell>
 <cell>0x4401C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R4</cell>
 <cell>0x44020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R5</cell>
 <cell>0x44024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R6</cell>
 <cell>0x44028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R7</cell>
 <cell>0x4402C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R8</cell>
 <cell>0x44030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R9</cell>
 <cell>0x44034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R10</cell>
 <cell>0x44038</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L8_R0</cell>
 <cell>0x44040</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LNTV_R0</cell>
 <cell>0x44050</cell>
 <cell>0x00000E0E</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R0</cell>
 <cell>0x44058</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R1</cell>
 <cell>0x4405C</cell>
 <cell>0x03000000</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LRST_R0</cell>
 <cell>0x44068</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LRST_OPT</cell>
 <cell>0x4406C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R0</cell>
 <cell>0x44078</cell>
 <cell>0x110F110F</cell>
 <cell>0x110F110F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R1</cell>
 <cell>0x4407C</cell>
 <cell>0x9888332D</cell>
 <cell>0x9888332D</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R2</cell>
 <cell>0x44080</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R3</cell>
 <cell>0x44084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R0</cell>
 <cell>0x44088</cell>
 <cell>0x03030347</cell>
 <cell>0x03030300</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PMA_CTRL_R1</cell>
 <cell>0x4408C</cell>
 <cell>0x000A0640</cell>
 <cell>0x000A0640</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R2</cell>
 <cell>0x44090</cell>
 <cell>0x000000A6</cell>
 <cell>0x000000A6</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MSTR_CTRL</cell>
 <cell>0x44094</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PMA_LANE3   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x1048000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000100</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_1</cell>
 <cell>0x1048004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_2</cell>
 <cell>0x1048008</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_CDR_CTRL_3</cell>
 <cell>0x104800C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_1</cell>
 <cell>0x1048010</cell>
 <cell>0x00000015</cell>
 <cell>0x00000015</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_2</cell>
 <cell>0x1048014</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFEEM_CTRL_3</cell>
 <cell>0x1048018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_1</cell>
 <cell>0x1048020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CTRL_2</cell>
 <cell>0x1048024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_EM_CTRL_1</cell>
 <cell>0x1048028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_EM_CTRL_2</cell>
 <cell>0x104802C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_IN_TERM</cell>
 <cell>0x1048030</cell>
 <cell>0x000000A7</cell>
 <cell>0x00000010</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_PKDET</cell>
 <cell>0x1048034</cell>
 <cell>0x000000AC</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RTL_EM</cell>
 <cell>0x1048038</cell>
 <cell>0x000000C8</cell>
 <cell>0x000000C8</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_LOCK_CTRL</cell>
 <cell>0x104803C</cell>
 <cell>0x00000008</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RXPLL_DIV</cell>
 <cell>0x1048040</cell>
 <cell>0x00002219</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_TEST_BUS</cell>
 <cell>0x1048044</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_CLK_CTRL</cell>
 <cell>0x1048048</cell>
 <cell>0x0000003C</cell>
 <cell>0x00000007</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_RSTPD</cell>
 <cell>0x104804C</cell>
 <cell>0x0000002F</cell>
 <cell>0x0000002F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_RTL_ERR_CHK</cell>
 <cell>0x1048050</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_PCIE1_2_RXPLL_DIV</cell>
 <cell>0x1048054</cell>
 <cell>0x02322219</cell>
 <cell>0x02322219</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA1_2_RXPLL_DIV</cell>
 <cell>0x1048058</cell>
 <cell>0x22184418</cell>
 <cell>0x22184418</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_SATA3_RXPLL_DIV</cell>
 <cell>0x104805C</cell>
 <cell>0x00000230</cell>
 <cell>0x00000230</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_CTRL</cell>
 <cell>0x1048070</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_CLK_CTRL</cell>
 <cell>0x1048074</cell>
 <cell>0x00000070</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RSTPD</cell>
 <cell>0x1048078</cell>
 <cell>0x00000006</cell>
 <cell>0x00000006</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_BYP</cell>
 <cell>0x104807C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_CTRL</cell>
 <cell>0x1048080</cell>
 <cell>0x00008A10</cell>
 <cell>0x00008A00</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_RXDET_OUT</cell>
 <cell>0x1048084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_LSB</cell>
 <cell>0x1048088</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_STATIC_MSB</cell>
 <cell>0x104808C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_TERM_CTRL</cell>
 <cell>0x1048090</cell>
 <cell>0x00007200</cell>
 <cell>0x00000100</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_TEST_BUS</cell>
 <cell>0x1048094</cell>
 <cell>0xE0000000</cell>
 <cell>0xE0000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_DATA_CTRL</cell>
 <cell>0x1048098</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL</cell>
 <cell>0x104809C</cell>
 <cell>0x01000000</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_SEL</cell>
 <cell>0x10480A0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M0</cell>
 <cell>0x10480A4</cell>
 <cell>0x001B3423</cell>
 <cell>0x001B3423</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M1</cell>
 <cell>0x10480A8</cell>
 <cell>0x00232C27</cell>
 <cell>0x00232C27</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M2</cell>
 <cell>0x10480AC</cell>
 <cell>0x001B1B1B</cell>
 <cell>0x001B1B1B</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M3</cell>
 <cell>0x10480B0</cell>
 <cell>0x001B1B14</cell>
 <cell>0x001B1B14</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M4</cell>
 <cell>0x10480B4</cell>
 <cell>0x00240C0A</cell>
 <cell>0x00240C0A</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SER_DRV_CTRL_M5</cell>
 <cell>0x10480B8</cell>
 <cell>0x1B383B38</cell>
 <cell>0x1B383B38</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SERDES_RTL_CTRL</cell>
 <cell>0x10480C0</cell>
 <cell>0x00000100</cell>
 <cell>0x00000100</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_0</cell>
 <cell>0x10480D0</cell>
 <cell>0x64100702</cell>
 <cell>0x64100702</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_1</cell>
 <cell>0x10480D4</cell>
 <cell>0x01034018</cell>
 <cell>0x01034018</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CTRL_2</cell>
 <cell>0x10480D8</cell>
 <cell>0x00800000</cell>
 <cell>0x00800000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_CMD</cell>
 <cell>0x10480DC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_BYPASS</cell>
 <cell>0x10480E0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_EYE_DATA</cell>
 <cell>0x10480E4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CDRH0_MON</cell>
 <cell>0x10480E8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_0</cell>
 <cell>0x10480EC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_COEFF_MON_1</cell>
 <cell>0x10480F0</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_OS_MON</cell>
 <cell>0x10480F4</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_0</cell>
 <cell>0x10480F8</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_ST_1</cell>
 <cell>0x10480FC</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>DES_DFE_CAL_FLAG</cell>
 <cell>0x1048100</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Q0_PCS_LANE3   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x48000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000100</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LFWF_R0</cell>
 <cell>0x48004</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOVR_R0</cell>
 <cell>0x48008</cell>
 <cell>0x00000010</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LPIP_R0</cell>
 <cell>0x4800C</cell>
 <cell>0x0000005D</cell>
 <cell>0x00000058</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>L64_R0</cell>
 <cell>0x48010</cell>
 <cell>0x01400000</cell>
 <cell>0x01400000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R1</cell>
 <cell>0x48014</cell>
 <cell>0x00000001</cell>
 <cell>0x00000001</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R2</cell>
 <cell>0x48018</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R3</cell>
 <cell>0x4801C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R4</cell>
 <cell>0x48020</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R5</cell>
 <cell>0x48024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R6</cell>
 <cell>0x48028</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R7</cell>
 <cell>0x4802C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R8</cell>
 <cell>0x48030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R9</cell>
 <cell>0x48034</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L64_R10</cell>
 <cell>0x48038</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>L8_R0</cell>
 <cell>0x48040</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LNTV_R0</cell>
 <cell>0x48050</cell>
 <cell>0x00000E0E</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R0</cell>
 <cell>0x48058</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LCLK_R1</cell>
 <cell>0x4805C</cell>
 <cell>0x03000000</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LRST_R0</cell>
 <cell>0x48068</cell>
 <cell>0x00000004</cell>
 <cell>0x00000004</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>LRST_OPT</cell>
 <cell>0x4806C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R0</cell>
 <cell>0x48078</cell>
 <cell>0x110F110F</cell>
 <cell>0x110F110F</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R1</cell>
 <cell>0x4807C</cell>
 <cell>0x9888332D</cell>
 <cell>0x9888332D</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R2</cell>
 <cell>0x48080</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>OOB_R3</cell>
 <cell>0x48084</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R0</cell>
 <cell>0x48088</cell>
 <cell>0x03030347</cell>
 <cell>0x03030300</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PMA_CTRL_R1</cell>
 <cell>0x4808C</cell>
 <cell>0x000A0640</cell>
 <cell>0x000A0640</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PMA_CTRL_R2</cell>
 <cell>0x48090</cell>
 <cell>0x000000A6</cell>
 <cell>0x000000A6</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MSTR_CTRL</cell>
 <cell>0x48094</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>PLL_SW_0   (CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x8400000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_CTRL</cell>
 <cell>0x8400004</cell>
 <cell>0x0000107C</cell>
 <cell>0x00001087</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_REF_FB</cell>
 <cell>0x8400008</cell>
 <cell>0x00000000</cell>
 <cell>0x00000200</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_FRACN</cell>
 <cell>0x840000C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000003</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_DIV_0_1</cell>
 <cell>0x8400010</cell>
 <cell>0x00000000</cell>
 <cell>0x01007F00</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_DIV_2_3</cell>
 <cell>0x8400014</cell>
 <cell>0x00000000</cell>
 <cell>0x01000100</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_CTRL2</cell>
 <cell>0x8400018</cell>
 <cell>0x00001006</cell>
 <cell>0x00001014</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_CAL</cell>
 <cell>0x840001C</cell>
 <cell>0x00000000</cell>
 <cell>0x0000000E</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_PHADJ</cell>
 <cell>0x8400020</cell>
 <cell>0x00004001</cell>
 <cell>0x00004000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_0</cell>
 <cell>0x8400024</cell>
 <cell>0x00000000</cell>
 <cell>0x0D74E641</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_1</cell>
 <cell>0x8400028</cell>
 <cell>0x00000000</cell>
 <cell>0x0000000A</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_2</cell>
 <cell>0x840002C</cell>
 <cell>0x00000000</cell>
 <cell>0x0000001F</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_3</cell>
 <cell>0x8400030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000001</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>PLL_NW_0   (CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x8100000</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_CTRL</cell>
 <cell>0x8100004</cell>
 <cell>0x0000107C</cell>
 <cell>0x000010BF</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_REF_FB</cell>
 <cell>0x8100008</cell>
 <cell>0x00000000</cell>
 <cell>0x00000400</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_FRACN</cell>
 <cell>0x810000C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_DIV_0_1</cell>
 <cell>0x8100010</cell>
 <cell>0x00000000</cell>
 <cell>0x0A000A00</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_DIV_2_3</cell>
 <cell>0x8100014</cell>
 <cell>0x00000000</cell>
 <cell>0x19000A00</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_CTRL2</cell>
 <cell>0x8100018</cell>
 <cell>0x00001006</cell>
 <cell>0x00001014</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_CAL</cell>
 <cell>0x810001C</cell>
 <cell>0x00000000</cell>
 <cell>0x0000000E</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>PLL_PHADJ</cell>
 <cell>0x8100020</cell>
 <cell>0x00004001</cell>
 <cell>0x00004000</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_0</cell>
 <cell>0x8100024</cell>
 <cell>0x00000000</cell>
 <cell>0x00000001</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_1</cell>
 <cell>0x8100028</cell>
 <cell>0x00000000</cell>
 <cell>0x0000000A</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_2</cell>
 <cell>0x810002C</cell>
 <cell>0x00000000</cell>
 <cell>0x0000007D</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>SSCG_REG_3</cell>
 <cell>0x8100030</cell>
 <cell>0x00000000</cell>
 <cell>0x00000001</cell>
 <cell>Yes</cell>
 <cell>N/A</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>MSS   (BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>CRYPTO_DLL_CTRL0</cell>
 <cell>0x7010004</cell>
 <cell>0x8800000F</cell>
 <cell>0x8810000F</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DLL_CTRL1</cell>
 <cell>0x7010008</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DLL_STAT0</cell>
 <cell>0x701000C</cell>
 <cell>0x00001801</cell>
 <cell>0x00001800</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_CONTROL_USER</cell>
 <cell>0x7010040</cell>
 <cell>0x00000006</cell>
 <cell>0x000000EC</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_INTERRUPT_ENABLE</cell>
 <cell>0x701004C</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_MARGIN</cell>
 <cell>0x7010060</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL0_CTRL0</cell>
 <cell>0x7040200</cell>
 <cell>0x8800000F</cell>
 <cell>0x8810000F</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL0_CTRL1</cell>
 <cell>0x7040204</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL0_STAT0</cell>
 <cell>0x7040208</cell>
 <cell>0x00001003</cell>
 <cell>0x00001000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL1_CTRL0</cell>
 <cell>0x7040220</cell>
 <cell>0x8800000F</cell>
 <cell>0x8810000F</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL1_CTRL1</cell>
 <cell>0x7040224</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL1_STAT0</cell>
 <cell>0x7040228</cell>
 <cell>0x00001003</cell>
 <cell>0x00001000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL2_CTRL0</cell>
 <cell>0x7040240</cell>
 <cell>0x8800000F</cell>
 <cell>0x8810000F</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL2_CTRL1</cell>
 <cell>0x7040244</cell>
 <cell>0x00000000</cell>
 <cell>0x00000000</cell>
 <cell>No</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL2_STAT0</cell>
 <cell>0x7040248</cell>
 <cell>0x00001003</cell>
 <cell>0x00001000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL3_CTRL0</cell>
 <cell>0x7040260</cell>
 <cell>0x8800000F</cell>
 <cell>0x88080003</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL3_CTRL1</cell>
 <cell>0x7040264</cell>
 <cell>0x00000000</cell>
 <cell>0x00000080</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SCB_REGS_DLL3_STAT0</cell>
 <cell>0x7040268</cell>
 <cell>0x00001003</cell>
 <cell>0x00001002</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>G5SOC_CONTROL_TVS   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>SOFT_RESET</cell>
 <cell>0x7020000</cell>
 <cell>0x00000100</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TVS_CONTROL</cell>
 <cell>0x7020008</cell>
 <cell>0x00000000</cell>
 <cell>0x00000020</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TVS_TRIGGER</cell>
 <cell>0x702002C</cell>
 <cell>0x00000000</cell>
 <cell>0xFFFF0000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>G5SOC_CONTROL_VOLTAGEDETECT   (Unused)</name>
<table>
<header>
 <cell>Register Name</cell>
 <cell>Address</cell>
 <cell>Silicon Default Value</cell>
 <cell>Configured Value</cell>
 <cell>Modified</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>VDETECTOR</cell>
 <cell>0x7020004</cell>
 <cell>0x00000007</cell>
 <cell>0x00000000</cell>
 <cell>Yes</cell>
 <cell>1</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Register. Lock Value = N/A, locking does not apply to the Register.</text>
</section>
<section>
<name>Block-Level Control For Locking Peripheral Blocks.</name>
<table>
<header>
 <cell>Peripheral Block Name</cell>
 <cell>Name For Locking The Block</cell>
 <cell>Instance Name</cell>
 <cell>Lock Value(*)</cell>
</header>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_NE_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_NE_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_NW_0_LOCK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_NW_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_SE_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_SE_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_SW_0_LOCK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC PLL</cell>
 <cell>PLL_SW_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_NE_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_NE_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_NW_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_NW_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_SE_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_SE_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_SW_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CCC DLL</cell>
 <cell>DLL_SW_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_N_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_N_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_N_2_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_N_3_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_N_4_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_S_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_S_1_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_S_2_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Lane Controller</cell>
 <cell>LANECTRL_S_3_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Corner CFM</cell>
 <cell>CRNCOMMON_NE_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Corner CFM</cell>
 <cell>CRNCOMMON_NW_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Corner CFM</cell>
 <cell>CRNCOMMON_SE_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Corner CFM</cell>
 <cell>CRNCOMMON_SW_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IOCALIB / BNKCTRL / Clock Controls</cell>
 <cell>ICBMUXINGPC_E_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IOCALIB / BNKCTRL / Clock Controls</cell>
 <cell>ICBMUXINGPC_NW_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IOCALIB / BNKCTRL / Clock Controls</cell>
 <cell>ICBMUXINGPC_SW_0_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IOCALIB / BNKCTRL</cell>
 <cell>VREFBANKDYNPC_NE_H_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IOCALIB / BNKCTRL</cell>
 <cell>VREFBANKDYNPC_NW_V_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IOCALIB / BNKCTRL</cell>
 <cell>VREFBANKDYNPC_SW_H_LOCK</cell>
 <cell>N/A</cell>
 <cell>1</cell>
</row>
</table>
<text>Note: (*) Lock Value = 0, disables modification of the Peripheral Block.</text>
</section>
<section>
<name>Used Modules</name>
<table>
<header>
 <cell>Peripheral Block Name</cell>
 <cell>Instance Name</cell>
</header>
<row>
 <cell>CLKDIVDEL_SW_0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD</cell>
</row>
<row>
 <cell>ICB_CLKINT_NW_0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8_1</cell>
</row>
<row>
 <cell>ICB_CLKINT_NW_1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1</cell>
</row>
<row>
 <cell>ICB_CLKINT_NW_2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1</cell>
</row>
<row>
 <cell>ICB_CLKINT_NW_3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1</cell>
</row>
<row>
 <cell>ICB_CLKINT_SW_2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0_1</cell>
</row>
<row>
 <cell>ICB_CLKINT_SW_4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT_1</cell>
</row>
<row>
 <cell>ICB_CLKINT_SW_11</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT_1</cell>
</row>
<row>
 <cell>NGMUX_SW_0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX</cell>
</row>
<row>
 <cell>ICBINT_SW_1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX_1</cell>
</row>
<row>
 <cell>CRNINT_NW_5</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_1</cell>
</row>
<row>
 <cell>CRNINT_SW_4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0_1</cell>
</row>
<row>
 <cell>INIT_G5C</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/INIT_MONITOR_0/INIT_MONITOR_0/I_INIT</cell>
</row>
</table>
</section>
<section>
<name>Q0_LANE2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>AXI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_28</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_4</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_28</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_4</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCS_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PIPE_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PMA_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RATE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RATE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_P</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXPOLARITY_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTANDBYSTATUS_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_FWF_CLK</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RX_FWF_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_P</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_REF_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXCOMPLIANCE_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAVALID_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDEEMPH</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDETECTRX_LOOPBACK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXELECIDLE_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXMARGIN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXMARGIN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXMARGIN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXSWING</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_BIT_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_BIT_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[64]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[65]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[66]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[67]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[68]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[69]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[70]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[71]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[72]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[73]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[74]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[75]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[76]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[77]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[78]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[79]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[80]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[81]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[82]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[83]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[84]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[85]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[86]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[87]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_FWF_CLK</cell>
 <cell>0</cell>
</row>
<row>
 <cell>TX_FWF_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_LOCK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_LOCK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_REF_CLK_1</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>Q0_LANE3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>AXI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_28</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_4</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_ARADDR_HW_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_28</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_4</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWADDR_HW_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WDATA_HW[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCS_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PIPE_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PMA_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RATE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RATE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_P</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXPOLARITY_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTANDBYSTATUS_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_FWF_CLK</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RX_FWF_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_P</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_REF_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RDATA_HW[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXCOMPLIANCE_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAK_0[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATAVALID_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDATA_0[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDEEMPH</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXDETECTRX_LOOPBACK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXELECIDLE_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXMARGIN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXMARGIN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXMARGIN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TXSWING</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_BIT_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_BIT_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[64]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[65]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[66]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[67]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[68]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[69]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[70]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[71]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[72]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[73]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[74]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[75]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[76]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[77]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[78]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[79]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[80]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[81]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[82]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[83]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[84]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[85]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[86]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[87]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_DATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_FWF_CLK</cell>
 <cell>0</cell>
</row>
<row>
 <cell>TX_FWF_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_LOCK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_LOCK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TX_PLL_REF_CLK_1</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PCIE_PCIESS_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>AXI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>AXI_CLK_STABLE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_BRIDGE_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>INTERRUPT[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_BRIDGE_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CTRL_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MPERST_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>M_ARREADY</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_AWREADY</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BID[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BID[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BID[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BID[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BRESP[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BRESP[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_BVALID</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RDERR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RID[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RID[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RID[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RID[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RLAST</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RRESP[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RRESP[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_RVALID</cell>
 <cell>1</cell>
</row>
<row>
 <cell>M_WREADY</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCLK_OUT_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCLK_OUT_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCLK_OUT_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCLK_OUT_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHYSTATUS_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHYSTATUS_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHYSTATUS_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHYSTATUS_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_0[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_1[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_1[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_1[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_1[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_2[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_2[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_2[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_2[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_3[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_3[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_3[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATAK_3[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_0[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_1[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_2[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXDATA_3[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXELECIDLE_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXELECIDLE_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXELECIDLE_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXELECIDLE_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_0[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_0[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_0[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_1[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_1[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_1[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_2[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_2[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_2[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_3[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_3[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXSTATUS_3[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXVALID_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXVALID_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXVALID_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RXVALID_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_24</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_25</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_26</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_28</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_4</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARADDR_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARBURST[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARBURST[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARID[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARID[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARID[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARID[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARLEN[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARSIZE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARSIZE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_ARVALID</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_22</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_24</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_25</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_26</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_28</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_3</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_4</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWADDR_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWBURST[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWBURST[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWID[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWID[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWID[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWID[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWLEN[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWSIZE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWSIZE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_AWVALID</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_BREADY</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_RREADY</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[33]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[34]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[35]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[36]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[37]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[38]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[39]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[40]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[41]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[42]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[43]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[44]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[45]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[46]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[47]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[48]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[49]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[50]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[51]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[52]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[53]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[54]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[55]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[56]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[57]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[58]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[59]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[60]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[61]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[62]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[63]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WDERR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WLAST</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WSTRB[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>S_WVALID</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TL_CLK</cell>
 <cell>0</cell>
</row>
<row>
 <cell>WAKEREQ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>XCVR_ARST_N[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>XCVR_ARST_N[1]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>Q0_TXPLL0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_REF_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>JA_REF_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_P</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>Q0_TXPLL1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_REF_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>JA_REF_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LINK_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_P</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PLL_NE_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>BYPASS_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_OUT_OF_RANGE_IN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_WIDE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOAD_PHASE_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT0_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT1_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT2_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT3_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT0_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT1_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT2_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT3_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_ROTATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[7]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PLL_NE_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>BYPASS_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_OUT_OF_RANGE_IN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_WIDE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOAD_PHASE_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT0_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT1_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT2_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT3_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT0_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT1_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT2_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT3_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_ROTATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[7]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PLL_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>BYPASS_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_OUT_OF_RANGE_IN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_WIDE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOAD_PHASE_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT0_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT1_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT2_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT3_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT0_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT1_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT2_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT3_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_ROTATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[7]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PLL_SE_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>BYPASS_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_OUT_OF_RANGE_IN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_WIDE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOAD_PHASE_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT0_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT1_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT2_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT3_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT0_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT1_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT2_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT3_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_ROTATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[7]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PLL_SE_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>BYPASS_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_OUT_OF_RANGE_IN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_WIDE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOAD_PHASE_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT0_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT1_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT2_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT3_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT0_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT1_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT2_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT3_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_ROTATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[7]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>PLL_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>BYPASS_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_OUT_OF_RANGE_IN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_WIDE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>LOAD_PHASE_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT0_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT1_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT2_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>OUT3_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT0_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT1_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT2_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_OUT3_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_ROTATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>REF_CLK_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SSCG_WAVE_TABLE[7]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_NE_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_NE_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_SE_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_SE_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_SW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>DLL_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ALU_HOLD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_ARST_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_CTRL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DRI_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PHASE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>POWERDOWN_N</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REF_CLK</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CRNCOMMON_NE (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CRNCOMMON_NW (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CRNCOMMON_SE (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CRNCOMMON_SW (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>REFCLK_SYNC_EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>VREFCTRL_NE_H (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VREF_DIRECTION</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>VREFCTRL_NW_ICBN0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VREF_DIRECTION</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>VREFCTRL_NW_V (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VREF_DIRECTION</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>VREFCTRL_SW_H (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VREF_DIRECTION</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>BANKCTRLMPC_NW (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>BANKCTRLMPC_SE (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>BANKCTRLGPIO_NW_V (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CALIB_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOCK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_DIFFR_PVT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_NCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_PCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_START</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>BANKCTRLGPIO_SW_H (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CALIB_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOCK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_DIFFR_PVT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_NCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_PCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_START</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>BANKCTRLHSIO_NE_H (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CALIB_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOCK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_NCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_PCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_SLEWF</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_SLEWR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_START</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>BANKCTRLHSIO_NW_ICBN0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CALIB_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_LOCK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_NCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_PCODE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_SLEWF</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_MOVE_SLEWR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CALIB_START</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_N_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_N_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_N_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_N_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_N_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_S_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_S_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_S_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>LANECTRL_S_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CDR_CLK_A_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_A_SEL_9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLK_B_SEL[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CDR_CLR_NEXT_CLK_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CODE_UPDATE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_DO_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DDR_READ</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_DIRECTION</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_SEL</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DIV_CLK_EN_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL_CODE[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_N</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EYE_MONITOR_WIDTH_IN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FAB_CLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HS_IO_CLK_PAUSE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ODT_EN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>READ_CLK_SEL[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RESET</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RX_BIT_SLIP</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SWITCH</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_10 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_11 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_8 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_E_9 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_10 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_11 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_8 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_NW_9 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_10 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_11 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_8 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>HS_IO_CLK_SW_9 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_E_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_E_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_E_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_NW_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_NW_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_SW_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>CLKDIVDEL_SW_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BIT_SLIP</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DELAY_LINE_DIR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_LOAD</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DELAY_LINE_MOVE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RST_N</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_10 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_11 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_8 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_E_9 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_10 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_11 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_8 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_NW_9 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_10 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_8 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_SW_9 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_2 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_3 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_4 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_5 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_6 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICB_CLKINT_W_7 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKSTOPEN_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKSTOPEN_E_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKSTOPEN_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKSTOPEN_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKSTOPEN_SW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>CLKSTOPEN_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>NGMUX_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLK0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SEL</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>NGMUX_E_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLK0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SEL</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>NGMUX_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLK0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SEL</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>NGMUX_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLK0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SEL</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>NGMUX_SW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLK0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SEL</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICBINT_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICBINT_E_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICBINT_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICBINT_NW_1 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICBINT_SW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>ICBMUXINGPC_E_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICBMUXINGPC_NW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>ICBMUXINGPC_SW_0 (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>A</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>APBS_G5C (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CRYPTO_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CRYPTO_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_NW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL0_SW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_NW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DLL1_SW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PADDR[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCIE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PCLK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PENABLE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_NW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL0_SW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_NW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SE_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL1_SW_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PRESETN</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PSEL</cell>
 <cell>0</cell>
</row>
<row>
 <cell>PSTRB[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PSTRB[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PSTRB[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PSTRB[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PWRITE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE2_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_LANE3_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q0_TXPLL_SSC_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE2_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_LANE3_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q1_TXPLL_SSC_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE2_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_LANE3_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q2_TXPLL_SSC_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE2_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_LANE3_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q3_TXPLL_SSC_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE2_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_LANE3_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q4_TXPLL_SSC_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE0_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE1_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE2_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_LANE3_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_INTERRUPT</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[32]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Q5_TXPLL_SSC_DRI_RDATA[9]</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>G5SOC_CONTROL_SPI (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLK_O</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLK_OE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>DI</cell>
 <cell>1</cell>
</row>
<row>
 <cell>D_O</cell>
 <cell>1</cell>
</row>
<row>
 <cell>D_OE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>FLASH</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IFACE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SS_O</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SS_OE</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>G5SOC_CONTROL_SYS_SERVICES (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ABORT</cell>
 <cell>0</cell>
</row>
<row>
 <cell>CMD[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CMD[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_ADDR[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_CLK</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MAILBOX_READ</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WDATA[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAILBOX_WRITE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>REQ</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>G5SOC_CONTROL_TVS (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>EN[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TEMP_HIGH_CLEAR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TEMP_LOW_CLEAR</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>G5SOC_CONTROL_VOLTAGEDETECT (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>VOLT_DETECT_1P0_HIGH_CLEAR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VOLT_DETECT_1P0_LOW_CLEAR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VOLT_DETECT_1P8_HIGH_CLEAR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VOLT_DETECT_1P8_LOW_CLEAR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VOLT_DETECT_2P5_HIGH_CLEAR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>VOLT_DETECT_2P5_LOW_CLEAR</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>TAMPER_G5C (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>CLEAR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[16]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[17]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[18]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[19]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[20]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[21]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[22]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[23]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[24]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[25]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[26]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[27]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[28]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[29]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[30]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[31]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>CLEAR[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>IO_DISABLE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LOCKDOWN</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RESET_DEVICE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>ZEROIZE</cell>
 <cell>0</cell>
</row>
</table>
</section>
<section>
<name>UJTAG_G5C (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>EN_SEC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TDI</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TDI_SEC</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TMS</cell>
 <cell>1</cell>
</row>
<row>
 <cell>TRSTB</cell>
 <cell>1</cell>
</row>
<row>
 <cell>UTDO</cell>
 <cell>1</cell>
</row>
<row>
 <cell>UTRSTB_SEC</cell>
 <cell>1</cell>
</row>
</table>
</section>
<section>
<name>UPROM (Unused pin tie-off)</name>
<table>
<header>
 <cell>Input Pin</cell>
 <cell>Tie-Off</cell>
</header>
<row>
 <cell>ADDR[0]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[10]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[11]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[12]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[13]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[14]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[15]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[1]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[2]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[3]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[4]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[5]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[6]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[7]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[8]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>ADDR[9]</cell>
 <cell>1</cell>
</row>
<row>
 <cell>BLK</cell>
 <cell>0</cell>
</row>
</table>
</section>
</doc>
