ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 18, 2024 at 00:45:17 CST
ncverilog
	/home/JengDeChang/IC_Contest/109_GeoFence/sim/tb.sv
	/home/JengDeChang/IC_Contest/109_GeoFence/syn/geofence_syn.v
	-sv
	/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
	+nc64bit
	+access+r
	+define+FSDB_FILE="geofence.fsdb"
	+define+SDF
	+define+SDFFILE="/home/JengDeChang/IC_Contest/109_GeoFence/syn/geofence_syn.sdf"
file: /home/JengDeChang/IC_Contest/109_GeoFence/sim/tb.sv
`define SDFFILE    "./geofence_syn.sdf"
                                       |
ncvlog: *W,MACNDF (/home/JengDeChang/IC_Contest/109_GeoFence/sim/tb.sv,3|39): The text macro 'SDFFILE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: /home/JengDeChang/IC_Contest/109_GeoFence/syn/geofence_syn.v
	module worklib.geofence:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \counter_reg[3]  ( .D(n1497), .CK(clk), .RN(n5569), .Q(counter[3]) );
                        |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1044|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[20]  ( .D(n1287), .CK(clk), .RN(n5563), .Q(
                              |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1047|30): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[14]  ( .D(n1293), .CK(clk), .RN(n5561), .Q(
                              |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1059|30): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[12]  ( .D(n1295), .CK(clk), .RN(n5562), .Q(
                              |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1063|30): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[11]  ( .D(n1296), .CK(clk), .RN(n5562), .Q(
                              |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1065|30): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[10]  ( .D(n1297), .CK(clk), .RN(n5562), .Q(
                              |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1067|30): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[8]  ( .D(n1299), .CK(clk), .RN(n5562), .Q(
                             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1071|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[7]  ( .D(n1300), .CK(clk), .RN(n5562), .Q(
                             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1073|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[6]  ( .D(n1301), .CK(clk), .RN(n5562), .Q(
                             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1075|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[5]  ( .D(n1302), .CK(clk), .RN(n5562), .Q(
                             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1077|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[3]  ( .D(n1304), .CK(clk), .RN(n5562), .Q(
                             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1081|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \hexagon_area_reg[1]  ( .D(n1306), .CK(clk), .RN(n5561), .Q(
                             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1085|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \R_list_reg[4][0]  ( .D(n1481), .CK(clk), .RN(n5558), .QN(n1548) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1089|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][1]  ( .D(n1480), .CK(clk), .RN(n5561), .QN(n1571) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1094|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[5][2]  ( .D(n1490), .CK(clk), .RN(n5560), .Q(
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1097|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \R_list_reg[4][2]  ( .D(n1479), .CK(clk), .RN(n5563), .QN(n1554) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1099|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][3]  ( .D(n1478), .CK(clk), .RN(n5565), .QN(n1561) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1106|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[5][4]  ( .D(n1488), .CK(clk), .RN(n5560), .Q(
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1115|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \R_list_reg[4][4]  ( .D(n1477), .CK(clk), .RN(n5572), .QN(n1550) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1117|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][5]  ( .D(n1476), .CK(clk), .RN(n5564), .QN(n5512) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1128|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][6]  ( .D(n1475), .CK(clk), .RN(n5562), .QN(n1568) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1137|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][7]  ( .D(n1474), .CK(clk), .RN(n5560), .QN(n5514) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1146|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][8]  ( .D(n1473), .CK(clk), .RN(n5561), .QN(n5515) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1157|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][9]  ( .D(n1472), .CK(clk), .RN(n5565), .QN(n5516) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1168|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \R_list_reg[4][10]  ( .D(n1471), .CK(clk), .RN(n5561), .QN(n5517) );
                           |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1179|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][0]  ( .D(n1416), .CK(clk), .RN(n5563), .QN(n5398) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1190|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][1]  ( .D(n1415), .CK(clk), .RN(n5557), .QN(n5404) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1201|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][2]  ( .D(n1414), .CK(clk), .RN(n5557), .QN(n5410) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1212|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][3]  ( .D(n1413), .CK(clk), .RN(n5557), .QN(n5412) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1223|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][4]  ( .D(n1412), .CK(clk), .RN(n5557), .QN(n5416) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1234|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][5]  ( .D(n1411), .CK(clk), .RN(n5568), .QN(n5418) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1245|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][6]  ( .D(n1410), .CK(clk), .RN(n5568), .QN(n5423) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1256|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][7]  ( .D(n1409), .CK(clk), .RN(n5568), .QN(n5426) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1267|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][8]  ( .D(n1408), .CK(clk), .RN(n5568), .QN(n5429) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1278|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \Y_list_reg[4][9]  ( .D(n1407), .CK(clk), .RN(n5569), .QN(n5495) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1289|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][0]  ( .D(n1356), .CK(clk), .RN(n5569), .QN(n5397) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1300|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][1]  ( .D(n1355), .CK(clk), .RN(n5569), .QN(n5467) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1311|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][2]  ( .D(n1354), .CK(clk), .RN(n5570), .QN(n5472) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1322|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][3]  ( .D(n1353), .CK(clk), .RN(n5570), .QN(n5413) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1333|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][4]  ( .D(n1352), .CK(clk), .RN(n5570), .QN(n5414) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1344|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][5]  ( .D(n1351), .CK(clk), .RN(n5570), .QN(n5419) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1355|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][6]  ( .D(n1350), .CK(clk), .RN(n5571), .QN(n5420) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1366|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][7]  ( .D(n1349), .CK(clk), .RN(n5571), .QN(n5425) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1377|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][8]  ( .D(n1348), .CK(clk), .RN(n5571), .QN(n5427) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1388|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \X_list_reg[4][9]  ( .D(n1347), .CK(clk), .RN(n5571), .QN(n5496) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1401|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \tri_area_reg[2]  ( .D(n1274), .CK(clk), .RN(n5569), .Q(tri_area[2])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1406|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[3]  ( .D(n1273), .CK(clk), .RN(n5568), .Q(tri_area[3])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1408|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[4]  ( .D(n1272), .CK(clk), .RN(n5572), .Q(tri_area[4])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1410|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[5]  ( .D(n1271), .CK(clk), .RN(n5571), .Q(tri_area[5])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1412|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[6]  ( .D(n1270), .CK(clk), .RN(n5570), .Q(tri_area[6])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1414|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[7]  ( .D(n1269), .CK(clk), .RN(n5569), .Q(tri_area[7])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1416|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[9]  ( .D(n1267), .CK(clk), .RN(n5572), .Q(tri_area[9])
                         |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1418|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[10]  ( .D(n1266), .CK(clk), .RN(n5571), .Q(tri_area[10]) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1420|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[11]  ( .D(n1265), .CK(clk), .RN(n5570), .Q(tri_area[11]) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1421|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[18]  ( .D(n1258), .CK(clk), .RN(n5568), .Q(tri_area[18]) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1428|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_area_reg[19]  ( .D(n1257), .CK(clk), .RN(n5572), .Q(tri_area[19]) );
                          |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1429|26): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[2]  ( .D(n1254), .CK(clk), .RN(n5572), .Q(
                           |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1430|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[4]  ( .D(n1252), .CK(clk), .RN(n5572), .Q(
                           |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1434|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[9]  ( .D(n1247), .CK(clk), .RN(n5572), .Q(
                           |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1444|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[16]  ( .D(n1240), .CK(clk), .RN(n5562), .Q(
                            |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1458|28): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[17]  ( .D(n1239), .CK(clk), .RN(n5566), .Q(
                            |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1460|28): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[18]  ( .D(n1238), .CK(clk), .RN(n5564), .Q(
                            |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1462|28): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[19]  ( .D(n1237), .CK(clk), .RN(n5560), .Q(
                            |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,1464|28): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \curr_state_reg[1]  ( .D(n1527), .CK(clk), .RN(n5562), .Q(
                           |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,2103|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \total_area_reg[0]  ( .D(n1256), .CK(clk), .RN(n5572), .Q(
                           |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,2105|27): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \counter_reg[2]  ( .D(n1496), .CK(clk), .RN(n5568), .QN(n5359) );
                        |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,2110|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  ADDFXL U3319 ( .A(n1751), .B(tri_edge[0]), .CI(n1750), .CO(n1778) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,4458|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U3944 ( .A(n2912), .B(n2911), .CI(n2912), .CO(n4778) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5243|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDHXL U4394 ( .A(n3590), .B(n3589), .CO(n3595) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5831|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,13983): S

  ADDFXL U4396 ( .A(n3596), .B(n3595), .CI(n3594), .CO(n3597) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5833|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4397 ( .A(n3599), .B(n3598), .CI(n3597), .CO(n3600) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5834|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4398 ( .A(\DP_OP_679J1_122_9917/n216 ), .B(n3601), .CI(n3600), .CO(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5835|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4399 ( .A(\DP_OP_679J1_122_9917/n209 ), .B(n3603), .CI(n3602), .CO(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5837|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4400 ( .A(\DP_OP_679J1_122_9917/n201 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5839|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4401 ( .A(\DP_OP_679J1_122_9917/n191 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5841|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4402 ( .A(\DP_OP_679J1_122_9917/n180 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5843|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4403 ( .A(\DP_OP_679J1_122_9917/n167 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5845|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4404 ( .A(\DP_OP_679J1_122_9917/n153 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5847|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4405 ( .A(\DP_OP_679J1_122_9917/n137 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5849|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4406 ( .A(\DP_OP_679J1_122_9917/n120 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5851|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4407 ( .A(\DP_OP_679J1_122_9917/n104 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5853|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4408 ( .A(\DP_OP_679J1_122_9917/n88 ), .B(
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5855|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4409 ( .A(\DP_OP_679J1_122_9917/n77 ), .B(\DP_OP_679J1_122_9917/n87 ), .CI(n3613), .CO(n3614) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5857|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4410 ( .A(\DP_OP_679J1_122_9917/n64 ), .B(\DP_OP_679J1_122_9917/n76 ), .CI(n3614), .CO(n3615) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5858|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4411 ( .A(\DP_OP_679J1_122_9917/n55 ), .B(\DP_OP_679J1_122_9917/n63 ), .CI(n3615), .CO(n3616) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5859|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4412 ( .A(\DP_OP_679J1_122_9917/n45 ), .B(\DP_OP_679J1_122_9917/n54 ), .CI(n3616), .CO(n3617) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5860|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4413 ( .A(\DP_OP_679J1_122_9917/n44 ), .B(\DP_OP_679J1_122_9917/n39 ), .CI(n3617), .CO(n3618) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5861|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U4414 ( .A(\DP_OP_679J1_122_9917/n38 ), .B(\DP_OP_679J1_122_9917/n32 ), .CI(n3618), .CO(n3632) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,5862|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

  ADDFXL U5829 ( .A(n2911), .B(n4878), .CI(n2911), .CO(n4777) );
             |
ncelab: *W,CUVWSP (../syn/geofence_syn.v,7765|13): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,14175): S

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "/home/JengDeChang/IC_Contest/109_GeoFence/syn/geofence_syn.sdf"
	Compiled SDF file "geofence_syn.sdf.X" older than source SDF file "/home/JengDeChang/IC_Contest/109_GeoFence/syn/geofence_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "geofence_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     geofence_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_geofence
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 24205  Annotated = 90.35% -- No. of Tchecks = 2762  Annotated = 57.49% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       24205	       21870	       90.35
		       $hold	          64	           0	        0.00
		      $width	        1148	         794	       69.16
		  $setuphold	        1550	         794	       51.23
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DFFQX2:v <0x6ba60883>
			streams:   0, words:     0
		worklib.DFFRX4:v <0x563b320d>
			streams:   0, words:     0
		worklib.testfixture:sv <0x4c47a05f>
			streams:  16, words: 25953
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                  5259     529
		UDPs:                      553      12
		Primitives:              14061      10
		Timing outputs:           6302     493
		Registers:                 436     181
		Scalar wires:             6725       -
		Expanded wires:             31       3
		Always blocks:               5       5
		Initial blocks:              9       9
		Pseudo assignments:          4       4
		Timing checks:            4312     323
		Interconnect:            14102       -
		Delayed tcheck signals:   1362     853
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'geofence.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/0, PASS

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/0, PASS

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/0, PASS

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/0, PASS

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/0, PASS

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/0, PASS

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/0, PASS

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/0, PASS

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/0, PASS

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/0, PASS

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/0, PASS

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/0, PASS

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/0, PASS

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/0, PASS

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/0, PASS

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/0, PASS

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/0, PASS

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/0, PASS

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/0, PASS

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/0, PASS

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/0, PASS

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/0, PASS

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/0, PASS

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
--    Simulation finish,  ALL PASS             --
-------------------------------------------------
Simulation complete via $finish(1) at time 130250 NS + 0
../sim/tb.sv:146              $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 18, 2024 at 00:45:27 CST  (total: 00:00:10)
