$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  4 # x [3:0] $end
  $var wire 16 % y [15:0] $end
  $scope module decode_4to16_for $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire  4 # x [3:0] $end
   $var wire 16 % y [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
0$
b0000000000000000 %
b00000000000000000000000000000000 &
#2
b0001 #
#3
b0010 #
#4
b0011 #
#5
b0100 #
#6
b0101 #
#7
b0110 #
#8
b0111 #
#9
b1000 #
#10
b1001 #
#11
b1010 #
#12
b1011 #
#13
b1100 #
#14
b1101 #
#15
b1110 #
#16
b1111 #
#17
b0000 #
1$
b0000000000000001 %
b00000000000000000000000000010000 &
#18
b0001 #
b0000000000000010 %
#19
b0010 #
b0000000000000100 %
#20
b0011 #
b0000000000001000 %
#21
b0100 #
b0000000000010000 %
#22
b0101 #
b0000000000100000 %
#23
b0110 #
b0000000001000000 %
#24
b0111 #
b0000000010000000 %
#25
b1000 #
b0000000100000000 %
#26
b1001 #
b0000001000000000 %
#27
b1010 #
b0000010000000000 %
#28
b1011 #
b0000100000000000 %
#29
b1100 #
b0001000000000000 %
#30
b1101 #
b0010000000000000 %
#31
b1110 #
b0100000000000000 %
#32
b1111 #
b1000000000000000 %
#33
