/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU5_INTTYPE2
#define SS__0__MASK 0x04u
#define SS__0__PC CYREG_PRT5_PC2
#define SS__0__PORT 5u
#define SS__0__SHIFT 2u
#define SS__AG CYREG_PRT5_AG
#define SS__AMUX CYREG_PRT5_AMUX
#define SS__BIE CYREG_PRT5_BIE
#define SS__BIT_MASK CYREG_PRT5_BIT_MASK
#define SS__BYP CYREG_PRT5_BYP
#define SS__CTL CYREG_PRT5_CTL
#define SS__DM0 CYREG_PRT5_DM0
#define SS__DM1 CYREG_PRT5_DM1
#define SS__DM2 CYREG_PRT5_DM2
#define SS__DR CYREG_PRT5_DR
#define SS__INP_DIS CYREG_PRT5_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT5_LCD_EN
#define SS__MASK 0x04u
#define SS__PORT 5u
#define SS__PRT CYREG_PRT5_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SS__PS CYREG_PRT5_PS
#define SS__SHIFT 2u
#define SS__SLW CYREG_PRT5_SLW

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU5_INTTYPE3
#define MISO__0__MASK 0x08u
#define MISO__0__PC CYREG_PRT5_PC3
#define MISO__0__PORT 5u
#define MISO__0__SHIFT 3u
#define MISO__AG CYREG_PRT5_AG
#define MISO__AMUX CYREG_PRT5_AMUX
#define MISO__BIE CYREG_PRT5_BIE
#define MISO__BIT_MASK CYREG_PRT5_BIT_MASK
#define MISO__BYP CYREG_PRT5_BYP
#define MISO__CTL CYREG_PRT5_CTL
#define MISO__DM0 CYREG_PRT5_DM0
#define MISO__DM1 CYREG_PRT5_DM1
#define MISO__DM2 CYREG_PRT5_DM2
#define MISO__DR CYREG_PRT5_DR
#define MISO__INP_DIS CYREG_PRT5_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MISO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT5_LCD_EN
#define MISO__MASK 0x08u
#define MISO__PORT 5u
#define MISO__PRT CYREG_PRT5_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MISO__PS CYREG_PRT5_PS
#define MISO__SHIFT 3u
#define MISO__SLW CYREG_PRT5_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU5_INTTYPE1
#define MOSI__0__MASK 0x02u
#define MOSI__0__PC CYREG_PRT5_PC1
#define MOSI__0__PORT 5u
#define MOSI__0__SHIFT 1u
#define MOSI__AG CYREG_PRT5_AG
#define MOSI__AMUX CYREG_PRT5_AMUX
#define MOSI__BIE CYREG_PRT5_BIE
#define MOSI__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOSI__BYP CYREG_PRT5_BYP
#define MOSI__CTL CYREG_PRT5_CTL
#define MOSI__DM0 CYREG_PRT5_DM0
#define MOSI__DM1 CYREG_PRT5_DM1
#define MOSI__DM2 CYREG_PRT5_DM2
#define MOSI__DR CYREG_PRT5_DR
#define MOSI__INP_DIS CYREG_PRT5_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT5_LCD_EN
#define MOSI__MASK 0x02u
#define MOSI__PORT 5u
#define MOSI__PRT CYREG_PRT5_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOSI__PS CYREG_PRT5_PS
#define MOSI__SHIFT 1u
#define MOSI__SLW CYREG_PRT5_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU5_INTTYPE0
#define SCLK__0__MASK 0x01u
#define SCLK__0__PC CYREG_PRT5_PC0
#define SCLK__0__PORT 5u
#define SCLK__0__SHIFT 0u
#define SCLK__AG CYREG_PRT5_AG
#define SCLK__AMUX CYREG_PRT5_AMUX
#define SCLK__BIE CYREG_PRT5_BIE
#define SCLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define SCLK__BYP CYREG_PRT5_BYP
#define SCLK__CTL CYREG_PRT5_CTL
#define SCLK__DM0 CYREG_PRT5_DM0
#define SCLK__DM1 CYREG_PRT5_DM1
#define SCLK__DM2 CYREG_PRT5_DM2
#define SCLK__DR CYREG_PRT5_DR
#define SCLK__INP_DIS CYREG_PRT5_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT5_LCD_EN
#define SCLK__MASK 0x01u
#define SCLK__PORT 5u
#define SCLK__PRT CYREG_PRT5_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SCLK__PS CYREG_PRT5_PS
#define SCLK__SHIFT 0u
#define SCLK__SLW CYREG_PRT5_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB10_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB10_ST
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SPIM_BSPIM_sR16_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define SPIM_BSPIM_sR16_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SPIM_BSPIM_sR16_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define SPIM_BSPIM_sR16_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SPIM_BSPIM_sR16_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define SPIM_BSPIM_sR16_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SPIM_BSPIM_sR16_Dp_u1__A0_REG CYREG_B1_UDB09_A0
#define SPIM_BSPIM_sR16_Dp_u1__A1_REG CYREG_B1_UDB09_A1
#define SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SPIM_BSPIM_sR16_Dp_u1__D0_REG CYREG_B1_UDB09_D0
#define SPIM_BSPIM_sR16_Dp_u1__D1_REG CYREG_B1_UDB09_D1
#define SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SPIM_BSPIM_sR16_Dp_u1__F0_REG CYREG_B1_UDB09_F0
#define SPIM_BSPIM_sR16_Dp_u1__F1_REG CYREG_B1_UDB09_F1
#define SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB11_ST

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x01u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x02u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x02u
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* NC_42 */
#define NC_42__0__INTTYPE CYREG_PICU15_INTTYPE0
#define NC_42__0__MASK 0x01u
#define NC_42__0__PC CYREG_IO_PC_PRT15_PC0
#define NC_42__0__PORT 15u
#define NC_42__0__SHIFT 0u
#define NC_42__AG CYREG_PRT15_AG
#define NC_42__AMUX CYREG_PRT15_AMUX
#define NC_42__BIE CYREG_PRT15_BIE
#define NC_42__BIT_MASK CYREG_PRT15_BIT_MASK
#define NC_42__BYP CYREG_PRT15_BYP
#define NC_42__CTL CYREG_PRT15_CTL
#define NC_42__DM0 CYREG_PRT15_DM0
#define NC_42__DM1 CYREG_PRT15_DM1
#define NC_42__DM2 CYREG_PRT15_DM2
#define NC_42__DR CYREG_PRT15_DR
#define NC_42__INP_DIS CYREG_PRT15_INP_DIS
#define NC_42__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define NC_42__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define NC_42__LCD_EN CYREG_PRT15_LCD_EN
#define NC_42__MASK 0x01u
#define NC_42__PORT 15u
#define NC_42__PRT CYREG_PRT15_PRT
#define NC_42__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define NC_42__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define NC_42__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define NC_42__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define NC_42__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define NC_42__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define NC_42__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define NC_42__PS CYREG_PRT15_PS
#define NC_42__SHIFT 0u
#define NC_42__SLW CYREG_PRT15_SLW

/* NC_43 */
#define NC_43__0__INTTYPE CYREG_PICU15_INTTYPE1
#define NC_43__0__MASK 0x02u
#define NC_43__0__PC CYREG_IO_PC_PRT15_PC1
#define NC_43__0__PORT 15u
#define NC_43__0__SHIFT 1u
#define NC_43__AG CYREG_PRT15_AG
#define NC_43__AMUX CYREG_PRT15_AMUX
#define NC_43__BIE CYREG_PRT15_BIE
#define NC_43__BIT_MASK CYREG_PRT15_BIT_MASK
#define NC_43__BYP CYREG_PRT15_BYP
#define NC_43__CTL CYREG_PRT15_CTL
#define NC_43__DM0 CYREG_PRT15_DM0
#define NC_43__DM1 CYREG_PRT15_DM1
#define NC_43__DM2 CYREG_PRT15_DM2
#define NC_43__DR CYREG_PRT15_DR
#define NC_43__INP_DIS CYREG_PRT15_INP_DIS
#define NC_43__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define NC_43__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define NC_43__LCD_EN CYREG_PRT15_LCD_EN
#define NC_43__MASK 0x02u
#define NC_43__PORT 15u
#define NC_43__PRT CYREG_PRT15_PRT
#define NC_43__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define NC_43__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define NC_43__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define NC_43__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define NC_43__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define NC_43__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define NC_43__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define NC_43__PS CYREG_PRT15_PS
#define NC_43__SHIFT 1u
#define NC_43__SLW CYREG_PRT15_SLW

/* PWM_Load */
#define PWM_Load_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_Load_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_Load_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_Load_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_Load_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_Load_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_Load_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_Load_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_Load_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_Load_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Load_PWMHW__PM_ACT_MSK 0x01u
#define PWM_Load_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Load_PWMHW__PM_STBY_MSK 0x01u
#define PWM_Load_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_Load_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_Load_PWMHW__SR0 CYREG_TMR0_SR0

/* pin_Load */
#define pin_Load__0__INTTYPE CYREG_PICU5_INTTYPE7
#define pin_Load__0__MASK 0x80u
#define pin_Load__0__PC CYREG_PRT5_PC7
#define pin_Load__0__PORT 5u
#define pin_Load__0__SHIFT 7u
#define pin_Load__AG CYREG_PRT5_AG
#define pin_Load__AMUX CYREG_PRT5_AMUX
#define pin_Load__BIE CYREG_PRT5_BIE
#define pin_Load__BIT_MASK CYREG_PRT5_BIT_MASK
#define pin_Load__BYP CYREG_PRT5_BYP
#define pin_Load__CTL CYREG_PRT5_CTL
#define pin_Load__DM0 CYREG_PRT5_DM0
#define pin_Load__DM1 CYREG_PRT5_DM1
#define pin_Load__DM2 CYREG_PRT5_DM2
#define pin_Load__DR CYREG_PRT5_DR
#define pin_Load__INP_DIS CYREG_PRT5_INP_DIS
#define pin_Load__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define pin_Load__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define pin_Load__LCD_EN CYREG_PRT5_LCD_EN
#define pin_Load__MASK 0x80u
#define pin_Load__PORT 5u
#define pin_Load__PRT CYREG_PRT5_PRT
#define pin_Load__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define pin_Load__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define pin_Load__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define pin_Load__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define pin_Load__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define pin_Load__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define pin_Load__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define pin_Load__PS CYREG_PRT5_PS
#define pin_Load__SHIFT 7u
#define pin_Load__SLW CYREG_PRT5_SLW

/* ADC_SAR_0 */
#define ADC_SAR_0_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_0_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_0_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_0_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_0_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_0_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_0_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_0_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_0_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_0_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_0_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_0_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_0_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_0_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_0_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_0_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_0_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_0_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_0_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_0_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_0_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_0_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_0_IRQ__INTC_MASK 0x01u
#define ADC_SAR_0_IRQ__INTC_NUMBER 0u
#define ADC_SAR_0_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_0_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_0_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_0_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_0_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_0_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_0_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_0_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_0_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_0_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_0_theACLK__INDEX 0x01u
#define ADC_SAR_0_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_0_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_0_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_0_theACLK__PM_STBY_MSK 0x02u

/* ADC_SAR_1 */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ord_int__INTC_MASK 0x2000000u
#define USBUART_1_ord_int__INTC_NUMBER 25u
#define USBUART_1_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_1_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_1_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* pin_12v_46 */
#define pin_12v_46__0__INTTYPE CYREG_PICU3_INTTYPE2
#define pin_12v_46__0__MASK 0x04u
#define pin_12v_46__0__PC CYREG_PRT3_PC2
#define pin_12v_46__0__PORT 3u
#define pin_12v_46__0__SHIFT 2u
#define pin_12v_46__AG CYREG_PRT3_AG
#define pin_12v_46__AMUX CYREG_PRT3_AMUX
#define pin_12v_46__BIE CYREG_PRT3_BIE
#define pin_12v_46__BIT_MASK CYREG_PRT3_BIT_MASK
#define pin_12v_46__BYP CYREG_PRT3_BYP
#define pin_12v_46__CTL CYREG_PRT3_CTL
#define pin_12v_46__DM0 CYREG_PRT3_DM0
#define pin_12v_46__DM1 CYREG_PRT3_DM1
#define pin_12v_46__DM2 CYREG_PRT3_DM2
#define pin_12v_46__DR CYREG_PRT3_DR
#define pin_12v_46__INP_DIS CYREG_PRT3_INP_DIS
#define pin_12v_46__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pin_12v_46__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pin_12v_46__LCD_EN CYREG_PRT3_LCD_EN
#define pin_12v_46__MASK 0x04u
#define pin_12v_46__PORT 3u
#define pin_12v_46__PRT CYREG_PRT3_PRT
#define pin_12v_46__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pin_12v_46__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pin_12v_46__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pin_12v_46__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pin_12v_46__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pin_12v_46__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pin_12v_46__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pin_12v_46__PS CYREG_PRT3_PS
#define pin_12v_46__SHIFT 2u
#define pin_12v_46__SLW CYREG_PRT3_SLW

/* pin_3_3v_49 */
#define pin_3_3v_49__0__INTTYPE CYREG_PICU3_INTTYPE5
#define pin_3_3v_49__0__MASK 0x20u
#define pin_3_3v_49__0__PC CYREG_PRT3_PC5
#define pin_3_3v_49__0__PORT 3u
#define pin_3_3v_49__0__SHIFT 5u
#define pin_3_3v_49__AG CYREG_PRT3_AG
#define pin_3_3v_49__AMUX CYREG_PRT3_AMUX
#define pin_3_3v_49__BIE CYREG_PRT3_BIE
#define pin_3_3v_49__BIT_MASK CYREG_PRT3_BIT_MASK
#define pin_3_3v_49__BYP CYREG_PRT3_BYP
#define pin_3_3v_49__CTL CYREG_PRT3_CTL
#define pin_3_3v_49__DM0 CYREG_PRT3_DM0
#define pin_3_3v_49__DM1 CYREG_PRT3_DM1
#define pin_3_3v_49__DM2 CYREG_PRT3_DM2
#define pin_3_3v_49__DR CYREG_PRT3_DR
#define pin_3_3v_49__INP_DIS CYREG_PRT3_INP_DIS
#define pin_3_3v_49__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pin_3_3v_49__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pin_3_3v_49__LCD_EN CYREG_PRT3_LCD_EN
#define pin_3_3v_49__MASK 0x20u
#define pin_3_3v_49__PORT 3u
#define pin_3_3v_49__PRT CYREG_PRT3_PRT
#define pin_3_3v_49__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pin_3_3v_49__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pin_3_3v_49__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pin_3_3v_49__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pin_3_3v_49__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pin_3_3v_49__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pin_3_3v_49__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pin_3_3v_49__PS CYREG_PRT3_PS
#define pin_3_3v_49__SHIFT 5u
#define pin_3_3v_49__SLW CYREG_PRT3_SLW

/* pin_FM12v_48 */
#define pin_FM12v_48__0__INTTYPE CYREG_PICU3_INTTYPE4
#define pin_FM12v_48__0__MASK 0x10u
#define pin_FM12v_48__0__PC CYREG_PRT3_PC4
#define pin_FM12v_48__0__PORT 3u
#define pin_FM12v_48__0__SHIFT 4u
#define pin_FM12v_48__AG CYREG_PRT3_AG
#define pin_FM12v_48__AMUX CYREG_PRT3_AMUX
#define pin_FM12v_48__BIE CYREG_PRT3_BIE
#define pin_FM12v_48__BIT_MASK CYREG_PRT3_BIT_MASK
#define pin_FM12v_48__BYP CYREG_PRT3_BYP
#define pin_FM12v_48__CTL CYREG_PRT3_CTL
#define pin_FM12v_48__DM0 CYREG_PRT3_DM0
#define pin_FM12v_48__DM1 CYREG_PRT3_DM1
#define pin_FM12v_48__DM2 CYREG_PRT3_DM2
#define pin_FM12v_48__DR CYREG_PRT3_DR
#define pin_FM12v_48__INP_DIS CYREG_PRT3_INP_DIS
#define pin_FM12v_48__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pin_FM12v_48__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pin_FM12v_48__LCD_EN CYREG_PRT3_LCD_EN
#define pin_FM12v_48__MASK 0x10u
#define pin_FM12v_48__PORT 3u
#define pin_FM12v_48__PRT CYREG_PRT3_PRT
#define pin_FM12v_48__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pin_FM12v_48__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pin_FM12v_48__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pin_FM12v_48__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pin_FM12v_48__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pin_FM12v_48__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pin_FM12v_48__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pin_FM12v_48__PS CYREG_PRT3_PS
#define pin_FM12v_48__SHIFT 4u
#define pin_FM12v_48__SLW CYREG_PRT3_SLW

/* pin_5v_24v_47 */
#define pin_5v_24v_47__0__INTTYPE CYREG_PICU3_INTTYPE3
#define pin_5v_24v_47__0__MASK 0x08u
#define pin_5v_24v_47__0__PC CYREG_PRT3_PC3
#define pin_5v_24v_47__0__PORT 3u
#define pin_5v_24v_47__0__SHIFT 3u
#define pin_5v_24v_47__AG CYREG_PRT3_AG
#define pin_5v_24v_47__AMUX CYREG_PRT3_AMUX
#define pin_5v_24v_47__BIE CYREG_PRT3_BIE
#define pin_5v_24v_47__BIT_MASK CYREG_PRT3_BIT_MASK
#define pin_5v_24v_47__BYP CYREG_PRT3_BYP
#define pin_5v_24v_47__CTL CYREG_PRT3_CTL
#define pin_5v_24v_47__DM0 CYREG_PRT3_DM0
#define pin_5v_24v_47__DM1 CYREG_PRT3_DM1
#define pin_5v_24v_47__DM2 CYREG_PRT3_DM2
#define pin_5v_24v_47__DR CYREG_PRT3_DR
#define pin_5v_24v_47__INP_DIS CYREG_PRT3_INP_DIS
#define pin_5v_24v_47__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pin_5v_24v_47__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pin_5v_24v_47__LCD_EN CYREG_PRT3_LCD_EN
#define pin_5v_24v_47__MASK 0x08u
#define pin_5v_24v_47__PORT 3u
#define pin_5v_24v_47__PRT CYREG_PRT3_PRT
#define pin_5v_24v_47__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pin_5v_24v_47__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pin_5v_24v_47__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pin_5v_24v_47__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pin_5v_24v_47__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pin_5v_24v_47__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pin_5v_24v_47__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pin_5v_24v_47__PS CYREG_PRT3_PS
#define pin_5v_24v_47__SHIFT 3u
#define pin_5v_24v_47__SLW CYREG_PRT3_SLW

/* pin_12v_enable */
#define pin_12v_enable__0__INTTYPE CYREG_PICU6_INTTYPE3
#define pin_12v_enable__0__MASK 0x08u
#define pin_12v_enable__0__PC CYREG_PRT6_PC3
#define pin_12v_enable__0__PORT 6u
#define pin_12v_enable__0__SHIFT 3u
#define pin_12v_enable__AG CYREG_PRT6_AG
#define pin_12v_enable__AMUX CYREG_PRT6_AMUX
#define pin_12v_enable__BIE CYREG_PRT6_BIE
#define pin_12v_enable__BIT_MASK CYREG_PRT6_BIT_MASK
#define pin_12v_enable__BYP CYREG_PRT6_BYP
#define pin_12v_enable__CTL CYREG_PRT6_CTL
#define pin_12v_enable__DM0 CYREG_PRT6_DM0
#define pin_12v_enable__DM1 CYREG_PRT6_DM1
#define pin_12v_enable__DM2 CYREG_PRT6_DM2
#define pin_12v_enable__DR CYREG_PRT6_DR
#define pin_12v_enable__INP_DIS CYREG_PRT6_INP_DIS
#define pin_12v_enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define pin_12v_enable__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define pin_12v_enable__LCD_EN CYREG_PRT6_LCD_EN
#define pin_12v_enable__MASK 0x08u
#define pin_12v_enable__PORT 6u
#define pin_12v_enable__PRT CYREG_PRT6_PRT
#define pin_12v_enable__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define pin_12v_enable__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define pin_12v_enable__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define pin_12v_enable__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define pin_12v_enable__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define pin_12v_enable__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define pin_12v_enable__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define pin_12v_enable__PS CYREG_PRT6_PS
#define pin_12v_enable__SHIFT 3u
#define pin_12v_enable__SLW CYREG_PRT6_SLW

/* pin_5Button_45 */
#define pin_5Button_45__0__INTTYPE CYREG_PICU3_INTTYPE1
#define pin_5Button_45__0__MASK 0x02u
#define pin_5Button_45__0__PC CYREG_PRT3_PC1
#define pin_5Button_45__0__PORT 3u
#define pin_5Button_45__0__SHIFT 1u
#define pin_5Button_45__AG CYREG_PRT3_AG
#define pin_5Button_45__AMUX CYREG_PRT3_AMUX
#define pin_5Button_45__BIE CYREG_PRT3_BIE
#define pin_5Button_45__BIT_MASK CYREG_PRT3_BIT_MASK
#define pin_5Button_45__BYP CYREG_PRT3_BYP
#define pin_5Button_45__CTL CYREG_PRT3_CTL
#define pin_5Button_45__DM0 CYREG_PRT3_DM0
#define pin_5Button_45__DM1 CYREG_PRT3_DM1
#define pin_5Button_45__DM2 CYREG_PRT3_DM2
#define pin_5Button_45__DR CYREG_PRT3_DR
#define pin_5Button_45__INP_DIS CYREG_PRT3_INP_DIS
#define pin_5Button_45__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pin_5Button_45__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pin_5Button_45__LCD_EN CYREG_PRT3_LCD_EN
#define pin_5Button_45__MASK 0x02u
#define pin_5Button_45__PORT 3u
#define pin_5Button_45__PRT CYREG_PRT3_PRT
#define pin_5Button_45__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pin_5Button_45__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pin_5Button_45__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pin_5Button_45__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pin_5Button_45__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pin_5Button_45__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pin_5Button_45__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pin_5Button_45__PS CYREG_PRT3_PS
#define pin_5Button_45__SHIFT 1u
#define pin_5Button_45__SLW CYREG_PRT3_SLW

/* pin_LoadSense_44 */
#define pin_LoadSense_44__0__INTTYPE CYREG_PICU3_INTTYPE0
#define pin_LoadSense_44__0__MASK 0x01u
#define pin_LoadSense_44__0__PC CYREG_PRT3_PC0
#define pin_LoadSense_44__0__PORT 3u
#define pin_LoadSense_44__0__SHIFT 0u
#define pin_LoadSense_44__AG CYREG_PRT3_AG
#define pin_LoadSense_44__AMUX CYREG_PRT3_AMUX
#define pin_LoadSense_44__BIE CYREG_PRT3_BIE
#define pin_LoadSense_44__BIT_MASK CYREG_PRT3_BIT_MASK
#define pin_LoadSense_44__BYP CYREG_PRT3_BYP
#define pin_LoadSense_44__CTL CYREG_PRT3_CTL
#define pin_LoadSense_44__DM0 CYREG_PRT3_DM0
#define pin_LoadSense_44__DM1 CYREG_PRT3_DM1
#define pin_LoadSense_44__DM2 CYREG_PRT3_DM2
#define pin_LoadSense_44__DR CYREG_PRT3_DR
#define pin_LoadSense_44__INP_DIS CYREG_PRT3_INP_DIS
#define pin_LoadSense_44__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pin_LoadSense_44__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pin_LoadSense_44__LCD_EN CYREG_PRT3_LCD_EN
#define pin_LoadSense_44__MASK 0x01u
#define pin_LoadSense_44__PORT 3u
#define pin_LoadSense_44__PRT CYREG_PRT3_PRT
#define pin_LoadSense_44__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pin_LoadSense_44__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pin_LoadSense_44__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pin_LoadSense_44__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pin_LoadSense_44__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pin_LoadSense_44__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pin_LoadSense_44__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pin_LoadSense_44__PS CYREG_PRT3_PS
#define pin_LoadSense_44__SHIFT 0u
#define pin_LoadSense_44__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "CE95396"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
