#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x131d940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x131dad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13102d0 .functor NOT 1, L_0x136d530, C4<0>, C4<0>, C4<0>;
L_0x136d310 .functor XOR 2, L_0x136d1d0, L_0x136d270, C4<00>, C4<00>;
L_0x136d420 .functor XOR 2, L_0x136d310, L_0x136d380, C4<00>, C4<00>;
v0x13687f0_0 .net *"_ivl_10", 1 0, L_0x136d380;  1 drivers
v0x13688f0_0 .net *"_ivl_12", 1 0, L_0x136d420;  1 drivers
v0x13689d0_0 .net *"_ivl_2", 1 0, L_0x136d130;  1 drivers
v0x1368a90_0 .net *"_ivl_4", 1 0, L_0x136d1d0;  1 drivers
v0x1368b70_0 .net *"_ivl_6", 1 0, L_0x136d270;  1 drivers
v0x1368ca0_0 .net *"_ivl_8", 1 0, L_0x136d310;  1 drivers
v0x1368d80_0 .net "a", 0 0, v0x1365500_0;  1 drivers
v0x1368e20_0 .net "b", 0 0, v0x13655a0_0;  1 drivers
v0x1368ec0_0 .net "c", 0 0, v0x1365640_0;  1 drivers
v0x1368f60_0 .var "clk", 0 0;
v0x1369000_0 .net "d", 0 0, v0x1365780_0;  1 drivers
v0x13690a0_0 .net "out_pos_dut", 0 0, L_0x136cf10;  1 drivers
v0x1369140_0 .net "out_pos_ref", 0 0, L_0x136a670;  1 drivers
v0x13691e0_0 .net "out_sop_dut", 0 0, L_0x136c0d0;  1 drivers
v0x1369280_0 .net "out_sop_ref", 0 0, L_0x133fcb0;  1 drivers
v0x1369320_0 .var/2u "stats1", 223 0;
v0x13693c0_0 .var/2u "strobe", 0 0;
v0x1369460_0 .net "tb_match", 0 0, L_0x136d530;  1 drivers
v0x1369530_0 .net "tb_mismatch", 0 0, L_0x13102d0;  1 drivers
v0x13695d0_0 .net "wavedrom_enable", 0 0, v0x1365a50_0;  1 drivers
v0x13696a0_0 .net "wavedrom_title", 511 0, v0x1365af0_0;  1 drivers
L_0x136d130 .concat [ 1 1 0 0], L_0x136a670, L_0x133fcb0;
L_0x136d1d0 .concat [ 1 1 0 0], L_0x136a670, L_0x133fcb0;
L_0x136d270 .concat [ 1 1 0 0], L_0x136cf10, L_0x136c0d0;
L_0x136d380 .concat [ 1 1 0 0], L_0x136a670, L_0x133fcb0;
L_0x136d530 .cmp/eeq 2, L_0x136d130, L_0x136d420;
S_0x131dc60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x131dad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13106b0 .functor AND 1, v0x1365640_0, v0x1365780_0, C4<1>, C4<1>;
L_0x1310a90 .functor NOT 1, v0x1365500_0, C4<0>, C4<0>, C4<0>;
L_0x1310e70 .functor NOT 1, v0x13655a0_0, C4<0>, C4<0>, C4<0>;
L_0x13110f0 .functor AND 1, L_0x1310a90, L_0x1310e70, C4<1>, C4<1>;
L_0x1328560 .functor AND 1, L_0x13110f0, v0x1365640_0, C4<1>, C4<1>;
L_0x133fcb0 .functor OR 1, L_0x13106b0, L_0x1328560, C4<0>, C4<0>;
L_0x1369af0 .functor NOT 1, v0x13655a0_0, C4<0>, C4<0>, C4<0>;
L_0x1369b60 .functor OR 1, L_0x1369af0, v0x1365780_0, C4<0>, C4<0>;
L_0x1369c70 .functor AND 1, v0x1365640_0, L_0x1369b60, C4<1>, C4<1>;
L_0x1369d30 .functor NOT 1, v0x1365500_0, C4<0>, C4<0>, C4<0>;
L_0x1369e00 .functor OR 1, L_0x1369d30, v0x13655a0_0, C4<0>, C4<0>;
L_0x1369e70 .functor AND 1, L_0x1369c70, L_0x1369e00, C4<1>, C4<1>;
L_0x1369ff0 .functor NOT 1, v0x13655a0_0, C4<0>, C4<0>, C4<0>;
L_0x136a060 .functor OR 1, L_0x1369ff0, v0x1365780_0, C4<0>, C4<0>;
L_0x1369f80 .functor AND 1, v0x1365640_0, L_0x136a060, C4<1>, C4<1>;
L_0x136a1f0 .functor NOT 1, v0x1365500_0, C4<0>, C4<0>, C4<0>;
L_0x136a2f0 .functor OR 1, L_0x136a1f0, v0x1365780_0, C4<0>, C4<0>;
L_0x136a3b0 .functor AND 1, L_0x1369f80, L_0x136a2f0, C4<1>, C4<1>;
L_0x136a560 .functor XNOR 1, L_0x1369e70, L_0x136a3b0, C4<0>, C4<0>;
v0x130fc00_0 .net *"_ivl_0", 0 0, L_0x13106b0;  1 drivers
v0x1310000_0 .net *"_ivl_12", 0 0, L_0x1369af0;  1 drivers
v0x13103e0_0 .net *"_ivl_14", 0 0, L_0x1369b60;  1 drivers
v0x13107c0_0 .net *"_ivl_16", 0 0, L_0x1369c70;  1 drivers
v0x1310ba0_0 .net *"_ivl_18", 0 0, L_0x1369d30;  1 drivers
v0x1310f80_0 .net *"_ivl_2", 0 0, L_0x1310a90;  1 drivers
v0x1311200_0 .net *"_ivl_20", 0 0, L_0x1369e00;  1 drivers
v0x1363a70_0 .net *"_ivl_24", 0 0, L_0x1369ff0;  1 drivers
v0x1363b50_0 .net *"_ivl_26", 0 0, L_0x136a060;  1 drivers
v0x1363c30_0 .net *"_ivl_28", 0 0, L_0x1369f80;  1 drivers
v0x1363d10_0 .net *"_ivl_30", 0 0, L_0x136a1f0;  1 drivers
v0x1363df0_0 .net *"_ivl_32", 0 0, L_0x136a2f0;  1 drivers
v0x1363ed0_0 .net *"_ivl_36", 0 0, L_0x136a560;  1 drivers
L_0x7fc80fb3e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1363f90_0 .net *"_ivl_38", 0 0, L_0x7fc80fb3e018;  1 drivers
v0x1364070_0 .net *"_ivl_4", 0 0, L_0x1310e70;  1 drivers
v0x1364150_0 .net *"_ivl_6", 0 0, L_0x13110f0;  1 drivers
v0x1364230_0 .net *"_ivl_8", 0 0, L_0x1328560;  1 drivers
v0x1364310_0 .net "a", 0 0, v0x1365500_0;  alias, 1 drivers
v0x13643d0_0 .net "b", 0 0, v0x13655a0_0;  alias, 1 drivers
v0x1364490_0 .net "c", 0 0, v0x1365640_0;  alias, 1 drivers
v0x1364550_0 .net "d", 0 0, v0x1365780_0;  alias, 1 drivers
v0x1364610_0 .net "out_pos", 0 0, L_0x136a670;  alias, 1 drivers
v0x13646d0_0 .net "out_sop", 0 0, L_0x133fcb0;  alias, 1 drivers
v0x1364790_0 .net "pos0", 0 0, L_0x1369e70;  1 drivers
v0x1364850_0 .net "pos1", 0 0, L_0x136a3b0;  1 drivers
L_0x136a670 .functor MUXZ 1, L_0x7fc80fb3e018, L_0x1369e70, L_0x136a560, C4<>;
S_0x13649d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x131dad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1365500_0 .var "a", 0 0;
v0x13655a0_0 .var "b", 0 0;
v0x1365640_0 .var "c", 0 0;
v0x13656e0_0 .net "clk", 0 0, v0x1368f60_0;  1 drivers
v0x1365780_0 .var "d", 0 0;
v0x1365870_0 .var/2u "fail", 0 0;
v0x1365910_0 .var/2u "fail1", 0 0;
v0x13659b0_0 .net "tb_match", 0 0, L_0x136d530;  alias, 1 drivers
v0x1365a50_0 .var "wavedrom_enable", 0 0;
v0x1365af0_0 .var "wavedrom_title", 511 0;
E_0x131c2b0/0 .event negedge, v0x13656e0_0;
E_0x131c2b0/1 .event posedge, v0x13656e0_0;
E_0x131c2b0 .event/or E_0x131c2b0/0, E_0x131c2b0/1;
S_0x1364d00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13649d0;
 .timescale -12 -12;
v0x1364f40_0 .var/2s "i", 31 0;
E_0x131c150 .event posedge, v0x13656e0_0;
S_0x1365040 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13649d0;
 .timescale -12 -12;
v0x1365240_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1365320 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13649d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1365cd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x131dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x136a9d0 .functor AND 1, v0x1365500_0, L_0x136a820, C4<1>, C4<1>;
L_0x136ac60 .functor AND 1, L_0x136a9d0, L_0x136aab0, C4<1>, C4<1>;
L_0x136af20 .functor AND 1, L_0x136ac60, L_0x136ad70, C4<1>, C4<1>;
L_0x136b210 .functor AND 1, L_0x136b030, v0x13655a0_0, C4<1>, C4<1>;
L_0x136b3a0 .functor AND 1, L_0x136b210, L_0x136b300, C4<1>, C4<1>;
L_0x136b590 .functor AND 1, L_0x136b3a0, L_0x136b4b0, C4<1>, C4<1>;
L_0x136b6e0 .functor OR 1, L_0x136af20, L_0x136b590, C4<0>, C4<0>;
L_0x136b980 .functor AND 1, L_0x136b7f0, L_0x136b890, C4<1>, C4<1>;
L_0x136bae0 .functor AND 1, L_0x136b980, v0x1365640_0, C4<1>, C4<1>;
L_0x136bc40 .functor AND 1, L_0x136bae0, L_0x136bba0, C4<1>, C4<1>;
L_0x136bdb0 .functor OR 1, L_0x136b6e0, L_0x136bc40, C4<0>, C4<0>;
L_0x136c010 .functor AND 1, L_0x136be70, L_0x136bf70, C4<1>, C4<1>;
L_0x136c250 .functor AND 1, L_0x136c010, L_0x136c140, C4<1>, C4<1>;
L_0x136c360 .functor AND 1, L_0x136c250, v0x1365780_0, C4<1>, C4<1>;
L_0x136c0d0 .functor OR 1, L_0x136bdb0, L_0x136c360, C4<0>, C4<0>;
L_0x136c590 .functor OR 1, v0x1365500_0, v0x13655a0_0, C4<0>, C4<0>;
L_0x136c690 .functor OR 1, L_0x136c590, v0x1365640_0, C4<0>, C4<0>;
L_0x136c750 .functor OR 1, L_0x136c690, v0x1365780_0, C4<0>, C4<0>;
L_0x136c1e0 .functor OR 1, L_0x136c8b0, L_0x136c950, C4<0>, C4<0>;
L_0x136cbb0 .functor OR 1, L_0x136c1e0, L_0x136cb10, C4<0>, C4<0>;
L_0x136ce00 .functor OR 1, L_0x136cbb0, L_0x136c810, C4<0>, C4<0>;
L_0x136cf10 .functor AND 1, L_0x136c750, L_0x136ce00, C4<1>, C4<1>;
v0x1365e90_0 .net *"_ivl_1", 0 0, L_0x136a820;  1 drivers
v0x1365f50_0 .net *"_ivl_10", 0 0, L_0x136af20;  1 drivers
v0x1366030_0 .net *"_ivl_13", 0 0, L_0x136b030;  1 drivers
v0x1366100_0 .net *"_ivl_14", 0 0, L_0x136b210;  1 drivers
v0x13661e0_0 .net *"_ivl_17", 0 0, L_0x136b300;  1 drivers
v0x13662f0_0 .net *"_ivl_18", 0 0, L_0x136b3a0;  1 drivers
v0x13663d0_0 .net *"_ivl_2", 0 0, L_0x136a9d0;  1 drivers
v0x13664b0_0 .net *"_ivl_21", 0 0, L_0x136b4b0;  1 drivers
v0x1366570_0 .net *"_ivl_22", 0 0, L_0x136b590;  1 drivers
v0x13666e0_0 .net *"_ivl_24", 0 0, L_0x136b6e0;  1 drivers
v0x13667c0_0 .net *"_ivl_27", 0 0, L_0x136b7f0;  1 drivers
v0x1366880_0 .net *"_ivl_29", 0 0, L_0x136b890;  1 drivers
v0x1366940_0 .net *"_ivl_30", 0 0, L_0x136b980;  1 drivers
v0x1366a20_0 .net *"_ivl_32", 0 0, L_0x136bae0;  1 drivers
v0x1366b00_0 .net *"_ivl_35", 0 0, L_0x136bba0;  1 drivers
v0x1366bc0_0 .net *"_ivl_36", 0 0, L_0x136bc40;  1 drivers
v0x1366ca0_0 .net *"_ivl_38", 0 0, L_0x136bdb0;  1 drivers
v0x1366e90_0 .net *"_ivl_41", 0 0, L_0x136be70;  1 drivers
v0x1366f50_0 .net *"_ivl_43", 0 0, L_0x136bf70;  1 drivers
v0x1367010_0 .net *"_ivl_44", 0 0, L_0x136c010;  1 drivers
v0x13670f0_0 .net *"_ivl_47", 0 0, L_0x136c140;  1 drivers
v0x13671b0_0 .net *"_ivl_48", 0 0, L_0x136c250;  1 drivers
v0x1367290_0 .net *"_ivl_5", 0 0, L_0x136aab0;  1 drivers
v0x1367350_0 .net *"_ivl_50", 0 0, L_0x136c360;  1 drivers
v0x1367430_0 .net *"_ivl_54", 0 0, L_0x136c590;  1 drivers
v0x1367510_0 .net *"_ivl_56", 0 0, L_0x136c690;  1 drivers
v0x13675f0_0 .net *"_ivl_58", 0 0, L_0x136c750;  1 drivers
v0x13676d0_0 .net *"_ivl_6", 0 0, L_0x136ac60;  1 drivers
v0x13677b0_0 .net *"_ivl_61", 0 0, L_0x136c8b0;  1 drivers
v0x1367870_0 .net *"_ivl_63", 0 0, L_0x136c950;  1 drivers
v0x1367930_0 .net *"_ivl_64", 0 0, L_0x136c1e0;  1 drivers
v0x1367a10_0 .net *"_ivl_67", 0 0, L_0x136cb10;  1 drivers
v0x1367ad0_0 .net *"_ivl_68", 0 0, L_0x136cbb0;  1 drivers
v0x1367dc0_0 .net *"_ivl_71", 0 0, L_0x136c810;  1 drivers
v0x1367e80_0 .net *"_ivl_72", 0 0, L_0x136ce00;  1 drivers
v0x1367f60_0 .net *"_ivl_9", 0 0, L_0x136ad70;  1 drivers
v0x1368020_0 .net "a", 0 0, v0x1365500_0;  alias, 1 drivers
v0x13680c0_0 .net "b", 0 0, v0x13655a0_0;  alias, 1 drivers
v0x13681b0_0 .net "c", 0 0, v0x1365640_0;  alias, 1 drivers
v0x13682a0_0 .net "d", 0 0, v0x1365780_0;  alias, 1 drivers
v0x1368390_0 .net "out_pos", 0 0, L_0x136cf10;  alias, 1 drivers
v0x1368450_0 .net "out_sop", 0 0, L_0x136c0d0;  alias, 1 drivers
L_0x136a820 .reduce/nor v0x13655a0_0;
L_0x136aab0 .reduce/nor v0x1365640_0;
L_0x136ad70 .reduce/nor v0x1365780_0;
L_0x136b030 .reduce/nor v0x1365500_0;
L_0x136b300 .reduce/nor v0x1365640_0;
L_0x136b4b0 .reduce/nor v0x1365780_0;
L_0x136b7f0 .reduce/nor v0x1365500_0;
L_0x136b890 .reduce/nor v0x13655a0_0;
L_0x136bba0 .reduce/nor v0x1365780_0;
L_0x136be70 .reduce/nor v0x1365500_0;
L_0x136bf70 .reduce/nor v0x13655a0_0;
L_0x136c140 .reduce/nor v0x1365640_0;
L_0x136c8b0 .reduce/nor v0x1365500_0;
L_0x136c950 .reduce/nor v0x13655a0_0;
L_0x136cb10 .reduce/nor v0x1365640_0;
L_0x136c810 .reduce/nor v0x1365780_0;
S_0x13685d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x131dad0;
 .timescale -12 -12;
E_0x13059f0 .event anyedge, v0x13693c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13693c0_0;
    %nor/r;
    %assign/vec4 v0x13693c0_0, 0;
    %wait E_0x13059f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13649d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1365870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1365910_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13649d0;
T_4 ;
    %wait E_0x131c2b0;
    %load/vec4 v0x13659b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1365870_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13649d0;
T_5 ;
    %wait E_0x131c150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %wait E_0x131c150;
    %load/vec4 v0x1365870_0;
    %store/vec4 v0x1365910_0, 0, 1;
    %fork t_1, S_0x1364d00;
    %jmp t_0;
    .scope S_0x1364d00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1364f40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1364f40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x131c150;
    %load/vec4 v0x1364f40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1364f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1364f40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13649d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x131c2b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1365780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1365640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13655a0_0, 0;
    %assign/vec4 v0x1365500_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1365870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1365910_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x131dad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1368f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13693c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x131dad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1368f60_0;
    %inv;
    %store/vec4 v0x1368f60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x131dad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13656e0_0, v0x1369530_0, v0x1368d80_0, v0x1368e20_0, v0x1368ec0_0, v0x1369000_0, v0x1369280_0, v0x13691e0_0, v0x1369140_0, v0x13690a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x131dad0;
T_9 ;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1369320_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x131dad0;
T_10 ;
    %wait E_0x131c2b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1369320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
    %load/vec4 v0x1369460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1369320_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1369280_0;
    %load/vec4 v0x1369280_0;
    %load/vec4 v0x13691e0_0;
    %xor;
    %load/vec4 v0x1369280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1369140_0;
    %load/vec4 v0x1369140_0;
    %load/vec4 v0x13690a0_0;
    %xor;
    %load/vec4 v0x1369140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1369320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1369320_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
