

================================================================
== Vitis HLS Report for 'operator_3'
================================================================
* Date:           Tue Feb  8 11:02:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 4 
3 --> 4 
4 --> 14 15 5 7 
5 --> 6 
6 --> 14 
7 --> 8 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 19 
19 --> 20 
20 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_num_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %b_num_offset" [../src/ban.cpp:133]   --->   Operation 21 'read' 'b_num_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban.cpp:133]   --->   Operation 22 'read' 'b_p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25" [../src/ban.cpp:133]   --->   Operation 23 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14" [../src/ban.cpp:133]   --->   Operation 24 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read37 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [../src/ban.cpp:133]   --->   Operation 25 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%this_p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read" [../src/ban.cpp:133]   --->   Operation 26 'read' 'this_p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i12 %b_num_offset_read" [../src/ban.cpp:133]   --->   Operation 27 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i12 %b_num_offset_read" [../src/ban.cpp:133]   --->   Operation 28 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_119_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln133, i2 0" [../src/ban.cpp:133]   --->   Operation 29 'bitconcatenate' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%sub_ln133 = sub i13 %tmp_119_cast, i13 %zext_ln133" [../src/ban.cpp:133]   --->   Operation 30 'sub' 'sub_ln133' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i13 %sub_ln133" [../src/ban.cpp:133]   --->   Operation 31 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_1" [../src/ban.cpp:133]   --->   Operation 32 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.82ns)   --->   "%add_ln133 = add i13 %sub_ln133, i13 1" [../src/ban.cpp:133]   --->   Operation 33 'add' 'add_ln133' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i13 %add_ln133" [../src/ban.cpp:133]   --->   Operation 34 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_num_addr_1 = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_2" [../src/ban.cpp:133]   --->   Operation 35 'getelementptr' 'b_num_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.82ns)   --->   "%add_ln133_1 = add i13 %sub_ln133, i13 2" [../src/ban.cpp:133]   --->   Operation 36 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i13 %add_ln133_1" [../src/ban.cpp:133]   --->   Operation 37 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_num_addr_2 = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_3" [../src/ban.cpp:133]   --->   Operation 38 'getelementptr' 'b_num_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_3, i32 0" [../src/ban.cpp:61]   --->   Operation 39 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 40 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %p_read37, i32 0" [../src/ban.cpp:61]   --->   Operation 41 'fcmp' 'tmp_83' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %p_read37" [../src/ban.cpp:61]   --->   Operation 42 'bitcast' 'bitcast_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 43 'partselect' 'tmp' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 44 'trunc' 'trunc_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%icmp_ln61_7 = icmp_ne  i8 %tmp, i8 255" [../src/ban.cpp:61]   --->   Operation 45 'icmp' 'icmp_ln61_7' <Predicate = (icmp_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.05ns)   --->   "%icmp_ln61_8 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 46 'icmp' 'icmp_ln61_8' <Predicate = (icmp_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_8, i1 %icmp_ln61_7" [../src/ban.cpp:61]   --->   Operation 47 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %p_read37, i32 0" [../src/ban.cpp:61]   --->   Operation 48 'fcmp' 'tmp_83' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_83" [../src/ban.cpp:61]   --->   Operation 49 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 50 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%icmp_ln61_9 = icmp_eq  i32 %b_p_read_4, i32 0" [../src/ban.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61_9' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_9, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%b_num_load_3 = load i13 %b_num_addr" [../src/ban.cpp:61]   --->   Operation 53 'load' 'b_num_load_3' <Predicate = (!and_ln61 & icmp_ln61_9) | (!icmp_ln61 & icmp_ln61_9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%b_num_load_3 = load i13 %b_num_addr" [../src/ban.cpp:61]   --->   Operation 54 'load' 'b_num_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %b_num_load_3" [../src/ban.cpp:61]   --->   Operation 55 'bitcast' 'bitcast_ln61_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_1, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 56 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i32 %bitcast_ln61_1" [../src/ban.cpp:61]   --->   Operation 57 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.84ns)   --->   "%icmp_ln61_10 = icmp_ne  i8 %tmp_84, i8 255" [../src/ban.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln61_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.05ns)   --->   "%icmp_ln61_11 = icmp_eq  i23 %trunc_ln61_1, i23 0" [../src/ban.cpp:61]   --->   Operation 59 'icmp' 'icmp_ln61_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (2.78ns)   --->   "%tmp_85 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 60 'fcmp' 'tmp_85' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_2)   --->   "%or_ln61_1 = or i1 %icmp_ln61_11, i1 %icmp_ln61_10" [../src/ban.cpp:61]   --->   Operation 61 'or' 'or_ln61_1' <Predicate = (icmp_ln61_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_85 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 62 'fcmp' 'tmp_85' <Predicate = (icmp_ln61_9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_2 = and i1 %or_ln61_1, i1 %tmp_85" [../src/ban.cpp:61]   --->   Operation 63 'and' 'and_ln61_2' <Predicate = (icmp_ln61_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.57ns)   --->   "%br_ln61 = br i1 %and_ln61_2, void %.critedge, void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:61]   --->   Operation 64 'br' 'br_ln61' <Predicate = (icmp_ln61_9)> <Delay = 0.57>
ST_4 : Operation 65 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %this_p_read_3, i32 %b_p_read_4" [../src/ban.cpp:138]   --->   Operation 65 'sub' 'diff_p' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 66 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 67 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.57ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:141]   --->   Operation 68 'br' 'br_ln141' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 0.57>
ST_4 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 69 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_2 & !icmp_ln141) | (!icmp_ln61_9 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void" [../src/ban.cpp:144]   --->   Operation 70 'br' 'br_ln144' <Predicate = (!and_ln61_2 & !icmp_ln141) | (!icmp_ln61_9 & !icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 71 'bitselect' 'tmp_95' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_95, void, void" [../src/ban.cpp:148]   --->   Operation 72 'br' 'br_ln148' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (1.23ns)   --->   "%b_num_load_7 = load i13 %b_num_addr" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 73 'load' 'b_num_load_7' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_4 : Operation 74 [2/2] (1.23ns)   --->   "%b_num_load_8 = load i13 %b_num_addr_1" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 74 'load' 'b_num_load_8' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 5 <SV = 9> <Delay = 2.05>
ST_5 : Operation 75 [2/2] (2.05ns)   --->   "%call_ret = call i128 @_sum.2, i32 %this_p_read_3, i32 %p_read37, i32 %p_read_13, i32 %p_read, i32 %b_num, i12 %b_num_offset_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 75 'call' 'call_ret' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 10> <Delay = 0.57>
ST_6 : Operation 76 [1/2] (0.47ns)   --->   "%call_ret = call i128 @_sum.2, i32 %this_p_read_3, i32 %p_read37, i32 %p_read_13, i32 %p_read, i32 %b_num, i12 %b_num_offset_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 76 'call' 'call_ret' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 77 'extractvalue' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%agg_result_1_ret4 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 78 'extractvalue' 'agg_result_1_ret4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%agg_result_11_ret5 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 79 'extractvalue' 'agg_result_11_ret5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%agg_result_12_ret6 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 80 'extractvalue' 'agg_result_12_ret6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.57ns)   --->   "%br_ln151 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:151]   --->   Operation 81 'br' 'br_ln151' <Predicate = true> <Delay = 0.57>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 82 [1/1] (0.54ns)   --->   "%sub_ln117 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 82 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/2] (1.23ns)   --->   "%b_num_load_7 = load i13 %b_num_addr" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 83 'load' 'b_num_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_7 : Operation 84 [1/2] (1.23ns)   --->   "%b_num_load_8 = load i13 %b_num_addr_1" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 84 'load' 'b_num_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_7 : Operation 85 [2/2] (1.23ns)   --->   "%b_num_load_9 = load i13 %b_num_addr_2" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 85 'load' 'b_num_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %sub_ln117, i32 1" [../src/ban.cpp:116->../src/ban.cpp:149]   --->   Operation 86 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.88>
ST_8 : Operation 87 [1/2] (1.23ns)   --->   "%b_num_load_9 = load i13 %b_num_addr_2" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 87 'load' 'b_num_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_8 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_96, void %_ifconv2.i, void %_sum.3.exit" [../src/ban.cpp:116->../src/ban.cpp:149]   --->   Operation 88 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %sub_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 89 'trunc' 'trunc_ln117' <Predicate = (!tmp_96)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.44ns)   --->   "%select_ln117 = select i1 %trunc_ln117, i32 %p_read37, i32 %p_read_13" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 90 'select' 'select_ln117' <Predicate = (!tmp_96)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [4/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 91 'fadd' 'tmp_86' <Predicate = (!tmp_96)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.43>
ST_9 : Operation 92 [3/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 92 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 93 [2/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 93 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.20>
ST_11 : Operation 94 [1/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 94 'fadd' 'tmp_86' <Predicate = (!tmp_96)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln119 = br void %_sum.3.exit" [../src/ban.cpp:119->../src/ban.cpp:149]   --->   Operation 95 'br' 'br_ln119' <Predicate = (!tmp_96)> <Delay = 0.42>
ST_11 : Operation 96 [1/1] (0.28ns)   --->   "%xor_ln117 = xor i2 %trunc_ln138, i2 2" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 96 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.47ns)   --->   "%tmp_87 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_read37, i32 %p_read_13, i32 %p_read, i2 %xor_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 97 'mux' 'tmp_87' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [4/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 98 'fadd' 'tmp_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%agg_result_num16_0_i = phi i32 %tmp_86, void %_ifconv2.i, i32 %b_num_load_8, void"   --->   Operation 99 'phi' 'agg_result_num16_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [3/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 100 'fadd' 'tmp_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 101 [2/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 101 'fadd' 'tmp_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.01>
ST_14 : Operation 102 [1/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 102 'fadd' 'tmp_88' <Predicate = (!and_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!and_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.57ns)   --->   "%br_ln149 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:149]   --->   Operation 103 'br' 'br_ln149' <Predicate = (!and_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!and_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 0.57>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %b_num_load_4, void, i32 %b_num_load_7, void %_sum.3.exit, i32 %agg_result_1_ret4, void, i32 %b_num_load, void, i32 %p_read37, void, i32 %p_read37, void %.critedge" [../src/ban.cpp:145]   --->   Operation 104 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_112_0 = phi i32 %b_num_load_5, void, i32 %agg_result_num16_0_i, void %_sum.3.exit, i32 %agg_result_11_ret5, void, i32 %b_num_load_1, void, i32 %p_read_13, void, i32 %p_read_13, void %.critedge" [../src/ban.cpp:145]   --->   Operation 105 'phi' 'agg_result_112_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%agg_result_12_0 = phi i32 %b_num_load_6, void, i32 %tmp_88, void %_sum.3.exit, i32 %agg_result_12_ret6, void, i32 %b_num_load_2, void, i32 %p_read, void, i32 %p_read, void %.critedge"   --->   Operation 106 'phi' 'agg_result_12_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %b_p_read_4, void, i32 %b_p_read_4, void %_sum.3.exit, i32 %tmp_s, void, i32 %b_p_read_4, void, i32 %this_p_read_3, void, i32 %this_p_read_3, void %.critedge" [../src/ban.cpp:133]   --->   Operation 107 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:152]   --->   Operation 108 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0" [../src/ban.cpp:152]   --->   Operation 109 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_0" [../src/ban.cpp:152]   --->   Operation 110 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_0" [../src/ban.cpp:152]   --->   Operation 111 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 112 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 1.23>
ST_15 : Operation 113 [2/2] (1.23ns)   --->   "%b_num_load_4 = load i13 %b_num_addr" [../src/ban.cpp:145]   --->   Operation 113 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 16 <SV = 9> <Delay = 1.23>
ST_16 : Operation 114 [1/2] (1.23ns)   --->   "%b_num_load_4 = load i13 %b_num_addr" [../src/ban.cpp:145]   --->   Operation 114 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_16 : Operation 115 [2/2] (1.23ns)   --->   "%b_num_load_5 = load i13 %b_num_addr_1" [../src/ban.cpp:145]   --->   Operation 115 'load' 'b_num_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_16 : Operation 116 [2/2] (1.23ns)   --->   "%b_num_load_6 = load i13 %b_num_addr_2" [../src/ban.cpp:145]   --->   Operation 116 'load' 'b_num_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 17 <SV = 10> <Delay = 1.23>
ST_17 : Operation 117 [1/2] (1.23ns)   --->   "%b_num_load_5 = load i13 %b_num_addr_1" [../src/ban.cpp:145]   --->   Operation 117 'load' 'b_num_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_17 : Operation 118 [1/2] (1.23ns)   --->   "%b_num_load_6 = load i13 %b_num_addr_2" [../src/ban.cpp:145]   --->   Operation 118 'load' 'b_num_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_17 : Operation 119 [1/1] (0.57ns)   --->   "%br_ln145 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:145]   --->   Operation 119 'br' 'br_ln145' <Predicate = true> <Delay = 0.57>

State 18 <SV = 8> <Delay = 1.23>
ST_18 : Operation 120 [2/2] (1.23ns)   --->   "%b_num_load = load i13 %b_num_addr" [../src/ban.cpp:133]   --->   Operation 120 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 19 <SV = 9> <Delay = 1.23>
ST_19 : Operation 121 [1/2] (1.23ns)   --->   "%b_num_load = load i13 %b_num_addr" [../src/ban.cpp:133]   --->   Operation 121 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_19 : Operation 122 [2/2] (1.23ns)   --->   "%b_num_load_1 = load i13 %b_num_addr_1" [../src/ban.cpp:133]   --->   Operation 122 'load' 'b_num_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_19 : Operation 123 [2/2] (1.23ns)   --->   "%b_num_load_2 = load i13 %b_num_addr_2" [../src/ban.cpp:133]   --->   Operation 123 'load' 'b_num_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 20 <SV = 10> <Delay = 1.23>
ST_20 : Operation 124 [1/2] (1.23ns)   --->   "%b_num_load_1 = load i13 %b_num_addr_1" [../src/ban.cpp:133]   --->   Operation 124 'load' 'b_num_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_20 : Operation 125 [1/2] (1.23ns)   --->   "%b_num_load_2 = load i13 %b_num_addr_2" [../src/ban.cpp:133]   --->   Operation 125 'load' 'b_num_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_20 : Operation 126 [1/1] (0.57ns)   --->   "%br_ln133 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:133]   --->   Operation 126 'br' 'br_ln133' <Predicate = true> <Delay = 0.57>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('this.num[0]', ../src/ban.cpp:133) on port 'p_read3' (../src/ban.cpp:133) [12]  (0 ns)
	'fcmp' operation ('tmp_83', ../src/ban.cpp:61) [35]  (2.78 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_83', ../src/ban.cpp:61) [35]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [36]  (0.287 ns)

 <State 3>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_num_load_3', ../src/ban.cpp:61) on array 'b_num' [42]  (1.24 ns)
	'fcmp' operation ('tmp_85', ../src/ban.cpp:61) [49]  (2.78 ns)

 <State 4>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_85', ../src/ban.cpp:61) [49]  (2.78 ns)
	'and' operation ('and_ln61_2', ../src/ban.cpp:61) [50]  (0.287 ns)
	multiplexor before 'phi' operation ('agg_result_1_0', ../src/ban.cpp:145) with incoming values : ('this.num[0]', ../src/ban.cpp:133) ('agg_result_1_ret4', ../src/ban.cpp:151) ('b_num_load_7', ../src/ban.cpp:111->../src/ban.cpp:149) ('b_num_load_4', ../src/ban.cpp:145) ('b_num_load', ../src/ban.cpp:133) [99]  (0.574 ns)

 <State 5>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/ban.cpp:151) to '_sum.2' [64]  (2.06 ns)

 <State 6>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_0', ../src/ban.cpp:145) with incoming values : ('this.num[0]', ../src/ban.cpp:133) ('agg_result_1_ret4', ../src/ban.cpp:151) ('b_num_load_7', ../src/ban.cpp:111->../src/ban.cpp:149) ('b_num_load_4', ../src/ban.cpp:145) ('b_num_load', ../src/ban.cpp:133) [99]  (0.574 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_7', ../src/ban.cpp:111->../src/ban.cpp:149) on array 'b_num' [72]  (1.24 ns)

 <State 8>: 6.89ns
The critical path consists of the following:
	'select' operation ('select_ln117', ../src/ban.cpp:117->../src/ban.cpp:149) [79]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [80]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [80]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [80]  (6.44 ns)

 <State 11>: 7.2ns
The critical path consists of the following:
	'xor' operation ('xor_ln117', ../src/ban.cpp:117->../src/ban.cpp:149) [84]  (0.287 ns)
	'mux' operation ('tmp_87', ../src/ban.cpp:117->../src/ban.cpp:149) [85]  (0.476 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [86]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [86]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [86]  (6.44 ns)

 <State 14>: 7.01ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) [86]  (6.44 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('this.num[2]', ../src/ban.cpp:133) ('agg_result_12_ret6', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) ('b_num_load_6', ../src/ban.cpp:145) ('b_num_load_2', ../src/ban.cpp:133) [101]  (0.574 ns)
	'phi' operation ('tmp') with incoming values : ('this.num[2]', ../src/ban.cpp:133) ('agg_result_12_ret6', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117->../src/ban.cpp:149) ('b_num_load_6', ../src/ban.cpp:145) ('b_num_load_2', ../src/ban.cpp:133) [101]  (0 ns)

 <State 15>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_4', ../src/ban.cpp:145) on array 'b_num' [89]  (1.24 ns)

 <State 16>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_4', ../src/ban.cpp:145) on array 'b_num' [89]  (1.24 ns)

 <State 17>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_5', ../src/ban.cpp:145) on array 'b_num' [90]  (1.24 ns)

 <State 18>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:133) on array 'b_num' [94]  (1.24 ns)

 <State 19>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:133) on array 'b_num' [94]  (1.24 ns)

 <State 20>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_num_load_1', ../src/ban.cpp:133) on array 'b_num' [95]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
