###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-13.ucsd.edu)
#  Generated on:      Mon Mar 10 19:44:46 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory13_reg_25_/CP 
Endpoint:   memory13_reg_25_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.145
- Setup                         0.132
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.513
- Arrival Time                  2.069
= Slack Time                    1.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.645 | 
     | U1588            | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.679 | 
     | U1589            | A2 ^ -> ZN v | CKND2D0 | 0.104 |   0.338 |    1.783 | 
     | U1641            | A2 v -> ZN ^ | NR2XD0  | 0.385 |   0.724 |    2.168 | 
     | FE_OFC10_n2570   | I ^ -> Z ^   | CKBD4   | 0.311 |   1.035 |    2.480 | 
     | U1642            | A1 ^ -> ZN ^ | INR2D0  | 0.356 |   1.391 |    2.835 | 
     | FE_OFC68_N260    | I ^ -> Z ^   | CKBD4   | 0.286 |   1.676 |    3.121 | 
     | FE_OFC69_N260    | I ^ -> Z ^   | CKBD6   | 0.330 |   2.006 |    3.451 | 
     | memory13_reg_25_ | E ^          | EDFQD1  | 0.062 |   2.069 |    3.513 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory13_reg_21_/CP 
Endpoint:   memory13_reg_21_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.146
- Setup                         0.132
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.514
- Arrival Time                  2.069
= Slack Time                    1.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.645 | 
     | U1588            | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.679 | 
     | U1589            | A2 ^ -> ZN v | CKND2D0 | 0.104 |   0.338 |    1.784 | 
     | U1641            | A2 v -> ZN ^ | NR2XD0  | 0.385 |   0.724 |    2.169 | 
     | FE_OFC10_n2570   | I ^ -> Z ^   | CKBD4   | 0.311 |   1.035 |    2.480 | 
     | U1642            | A1 ^ -> ZN ^ | INR2D0  | 0.356 |   1.391 |    2.836 | 
     | FE_OFC68_N260    | I ^ -> Z ^   | CKBD4   | 0.286 |   1.676 |    3.122 | 
     | FE_OFC69_N260    | I ^ -> Z ^   | CKBD6   | 0.330 |   2.006 |    3.451 | 
     | memory13_reg_21_ | E ^          | EDFQD1  | 0.062 |   2.069 |    3.514 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory13_reg_15_/CP 
Endpoint:   memory13_reg_15_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.151
- Setup                         0.129
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.522
- Arrival Time                  2.072
= Slack Time                    1.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.651 | 
     | U1588            | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.685 | 
     | U1589            | A2 ^ -> ZN v | CKND2D0 | 0.104 |   0.338 |    1.789 | 
     | U1641            | A2 v -> ZN ^ | NR2XD0  | 0.385 |   0.724 |    2.174 | 
     | FE_OFC10_n2570   | I ^ -> Z ^   | CKBD4   | 0.311 |   1.035 |    2.486 | 
     | U1642            | A1 ^ -> ZN ^ | INR2D0  | 0.356 |   1.391 |    2.841 | 
     | FE_OFC68_N260    | I ^ -> Z ^   | CKBD4   | 0.286 |   1.677 |    3.127 | 
     | FE_OFC69_N260    | I ^ -> Z ^   | CKBD6   | 0.330 |   2.006 |    3.457 | 
     | memory13_reg_15_ | E ^          | EDFQD1  | 0.065 |   2.072 |    3.522 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory13_reg_41_/CP 
Endpoint:   memory13_reg_41_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.129
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.524
- Arrival Time                  2.072
= Slack Time                    1.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.652 | 
     | U1588            | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.687 | 
     | U1589            | A2 ^ -> ZN v | CKND2D0 | 0.104 |   0.338 |    1.791 | 
     | U1641            | A2 v -> ZN ^ | NR2XD0  | 0.385 |   0.724 |    2.176 | 
     | FE_OFC10_n2570   | I ^ -> Z ^   | CKBD4   | 0.311 |   1.035 |    2.487 | 
     | U1642            | A1 ^ -> ZN ^ | INR2D0  | 0.356 |   1.391 |    2.843 | 
     | FE_OFC68_N260    | I ^ -> Z ^   | CKBD4   | 0.286 |   1.676 |    3.129 | 
     | FE_OFC69_N260    | I ^ -> Z ^   | CKBD6   | 0.330 |   2.006 |    3.459 | 
     | memory13_reg_41_ | E ^          | EDFQD1  | 0.065 |   2.072 |    3.524 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory13_reg_19_/CP 
Endpoint:   memory13_reg_19_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.129
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.525
- Arrival Time                  2.072
= Slack Time                    1.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.653 | 
     | U1588            | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.688 | 
     | U1589            | A2 ^ -> ZN v | CKND2D0 | 0.104 |   0.338 |    1.792 | 
     | U1641            | A2 v -> ZN ^ | NR2XD0  | 0.385 |   0.724 |    2.177 | 
     | FE_OFC10_n2570   | I ^ -> Z ^   | CKBD4   | 0.311 |   1.035 |    2.488 | 
     | U1642            | A1 ^ -> ZN ^ | INR2D0  | 0.356 |   1.391 |    2.844 | 
     | FE_OFC68_N260    | I ^ -> Z ^   | CKBD4   | 0.286 |   1.676 |    3.130 | 
     | FE_OFC69_N260    | I ^ -> Z ^   | CKBD6   | 0.330 |   2.006 |    3.459 | 
     | memory13_reg_19_ | E ^          | EDFQD1  | 0.065 |   2.072 |    3.525 | 
     +------------------------------------------------------------------------+ 

