

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Sat Mar 29 17:37:16 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  5.761 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.250 ns|  6.250 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_conv_2d_latency_cl_MD_ap_fixed_MD_16_MC_AC_6_MC" [src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 3 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_362 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read83" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 4 'read' 'p_read_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_363 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read82" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 5 'read' 'p_read_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_364 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read81" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 6 'read' 'p_read_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read80356 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read80" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 7 'read' 'p_read80356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_365 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read79" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 8 'read' 'p_read_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_366 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read78" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 9 'read' 'p_read_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_367 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read77" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 10 'read' 'p_read_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_368 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read76" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 11 'read' 'p_read_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_369 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read75" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 12 'read' 'p_read_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_370 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read74" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 13 'read' 'p_read_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_371 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read73" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 14 'read' 'p_read_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_372 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read72" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 15 'read' 'p_read_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_373 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read71" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 16 'read' 'p_read_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read70346 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read70" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 17 'read' 'p_read70346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_377 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read66" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 18 'read' 'p_read_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_378 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read65" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 19 'read' 'p_read_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_379 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read64" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 20 'read' 'p_read_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_380 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read63" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 21 'read' 'p_read_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_381 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read62" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 22 'read' 'p_read_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_382 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read61" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 23 'read' 'p_read_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read60336 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 24 'read' 'p_read60336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_383 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read59" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 25 'read' 'p_read_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_384 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read58" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 26 'read' 'p_read_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_385 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read57" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 27 'read' 'p_read_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_386 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 28 'read' 'p_read_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_387 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read51" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 29 'read' 'p_read_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read50330 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read50" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 30 'read' 'p_read50330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_388 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read49" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 31 'read' 'p_read_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_389 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 32 'read' 'p_read_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_390 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 33 'read' 'p_read_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_391 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 34 'read' 'p_read_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_392 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 35 'read' 'p_read_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_393 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 36 'read' 'p_read_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_394 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 37 'read' 'p_read_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_395 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 38 'read' 'p_read_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_396 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 39 'read' 'p_read_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_397 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 40 'read' 'p_read_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_398 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 41 'read' 'p_read_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_399 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 42 'read' 'p_read_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_400 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 43 'read' 'p_read_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_401 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 44 'read' 'p_read_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_402 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 45 'read' 'p_read_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read30314 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 46 'read' 'p_read30314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_403 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 47 'read' 'p_read_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_404 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 48 'read' 'p_read_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_405 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 49 'read' 'p_read_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_406 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 50 'read' 'p_read_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_407 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 51 'read' 'p_read_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_408 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 52 'read' 'p_read_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_409 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 53 'read' 'p_read_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_410 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 54 'read' 'p_read_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_411 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 55 'read' 'p_read_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read20304 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 56 'read' 'p_read20304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_412 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 57 'read' 'p_read_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_413 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 58 'read' 'p_read_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_414 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 59 'read' 'p_read_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_415 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 60 'read' 'p_read_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_416 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 61 'read' 'p_read_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_417 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 62 'read' 'p_read_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_418 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 63 'read' 'p_read_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_419 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 64 'read' 'p_read_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_420 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 65 'read' 'p_read_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read10294 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 66 'read' 'p_read10294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read9293 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 67 'read' 'p_read9293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read8292 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 68 'read' 'p_read8292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read7291 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 69 'read' 'p_read7291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read6290 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 70 'read' 'p_read6290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read5289 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 71 'read' 'p_read5289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read4288 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 72 'read' 'p_read4288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read3287 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 73 'read' 'p_read3287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read2286 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 74 'read' 'p_read2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read1285 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 75 'read' 'p_read1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read284 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 76 'read' 'p_read284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i16 %p_read284"   --->   Operation 77 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.72ns)   --->   "%mul_ln1171 = mul i22 %sext_ln717, i22 4194278"   --->   Operation 78 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171, i32 6, i32 21"   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (3.72ns)   --->   "%mul_ln717 = mul i22 %sext_ln717, i22 4194269"   --->   Operation 80 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717, i32 6, i32 21"   --->   Operation 81 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.72ns)   --->   "%mul_ln1171_174 = mul i22 %sext_ln717, i22 4194277"   --->   Operation 82 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_174, i32 6, i32 21"   --->   Operation 83 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read284, i1 0"   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171_529 = sext i17 %shl_ln"   --->   Operation 85 'sext' 'sext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.32ns)   --->   "%sub_ln1171 = sub i18 0, i18 %sext_ln1171_529"   --->   Operation 86 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171, i32 6, i32 17"   --->   Operation 87 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln717_498 = sext i12 %trunc_ln717_194"   --->   Operation 88 'sext' 'sext_ln717_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln717_499 = sext i16 %p_read1285"   --->   Operation 89 'sext' 'sext_ln717_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (3.72ns)   --->   "%mul_ln717_16 = mul i22 %sext_ln717_499, i22 4194267"   --->   Operation 90 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_16, i32 6, i32 21"   --->   Operation 91 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln717_198 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read1285, i32 3, i32 15"   --->   Operation 92 'partselect' 'trunc_ln717_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_533 = sext i13 %trunc_ln717_198"   --->   Operation 93 'sext' 'sext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln717_502 = sext i16 %p_read_417"   --->   Operation 94 'sext' 'sext_ln717_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_417, i32 3, i32 15"   --->   Operation 95 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1171_534 = sext i13 %trunc_ln717_199"   --->   Operation 96 'sext' 'sext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1171_253 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_417, i3 0"   --->   Operation 97 'bitconcatenate' 'shl_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1171_535 = sext i19 %shl_ln1171_253"   --->   Operation 98 'sext' 'sext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.34ns)   --->   "%add_ln1171 = add i20 %sext_ln1171_535, i20 %sext_ln717_502"   --->   Operation 99 'add' 'add_ln1171' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln717_200 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171, i32 6, i32 19"   --->   Operation 100 'partselect' 'trunc_ln717_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln717_503 = sext i14 %trunc_ln717_200"   --->   Operation 101 'sext' 'sext_ln717_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_417, i32 6, i32 15"   --->   Operation 102 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1171_536 = sext i10 %trunc_ln717_201"   --->   Operation 103 'sext' 'sext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1171_254 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_417, i1 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_537 = sext i17 %shl_ln1171_254"   --->   Operation 105 'sext' 'sext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.34ns)   --->   "%sub_ln1171_507 = sub i20 %sext_ln1171_535, i20 %sext_ln1171_537"   --->   Operation 106 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln717_202 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_507, i32 6, i32 19"   --->   Operation 107 'partselect' 'trunc_ln717_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1171_538 = sext i14 %trunc_ln717_202"   --->   Operation 108 'sext' 'sext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1171_539 = sext i16 %p_read_416"   --->   Operation 109 'sext' 'sext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1171_255 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_416, i3 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1171_540 = sext i19 %shl_ln1171_255"   --->   Operation 111 'sext' 'sext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1171_256 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_416, i1 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_541 = sext i17 %shl_ln1171_256"   --->   Operation 113 'sext' 'sext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_542 = sext i17 %shl_ln1171_256"   --->   Operation 114 'sext' 'sext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.34ns)   --->   "%sub_ln1171_508 = sub i20 %sext_ln1171_542, i20 %sext_ln1171_540"   --->   Operation 115 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_508, i32 6, i32 19"   --->   Operation 116 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_543 = sext i14 %trunc_ln717_203"   --->   Operation 117 'sext' 'sext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.32ns)   --->   "%sub_ln1171_509 = sub i18 0, i18 %sext_ln1171_541"   --->   Operation 118 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_509, i32 6, i32 17"   --->   Operation 119 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_544 = sext i12 %trunc_ln717_204"   --->   Operation 120 'sext' 'sext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.34ns)   --->   "%sub_ln1171_510 = sub i20 %sext_ln1171_540, i20 %sext_ln1171_539"   --->   Operation 121 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_510, i32 6, i32 19"   --->   Operation 122 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln717_504 = sext i14 %trunc_ln717_205"   --->   Operation 123 'sext' 'sext_ln717_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln717_206 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_416, i32 4, i32 15"   --->   Operation 124 'partselect' 'trunc_ln717_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln717_206"   --->   Operation 125 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.32ns)   --->   "%add_ln712_1950 = add i14 %sext_ln1171_534, i14 16128"   --->   Operation 126 'add' 'add_ln712_1950' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln712_446 = sext i14 %add_ln712_1950"   --->   Operation 127 'sext' 'sext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.32ns)   --->   "%add_ln712_1951 = add i15 %sext_ln712_446, i15 %sext_ln1171_543"   --->   Operation 128 'add' 'add_ln712_1951' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (1.33ns)   --->   "%add_ln712_1954 = add i13 %sext_ln1171_544, i13 7904"   --->   Operation 129 'add' 'add_ln712_1954' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln712_451 = sext i13 %add_ln712_1954"   --->   Operation 130 'sext' 'sext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.32ns)   --->   "%add_ln712_1955 = add i15 %sext_ln712_451, i15 %sext_ln717_503"   --->   Operation 131 'add' 'add_ln712_1955' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.34ns)   --->   "%add_ln712_1958 = add i11 %sext_ln1171_536, i11 256"   --->   Operation 132 'add' 'add_ln712_1958' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln712_456 = sext i11 %add_ln712_1958"   --->   Operation 133 'sext' 'sext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.32ns)   --->   "%add_ln712_1959 = add i15 %sext_ln712_456, i15 %sext_ln717_504"   --->   Operation 134 'add' 'add_ln712_1959' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (1.32ns)   --->   "%add_ln712_1961 = add i15 %sext_ln717_498, i15 %sext_ln1171_538"   --->   Operation 135 'add' 'add_ln712_1961' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln712_461 = sext i15 %add_ln712_1961"   --->   Operation 136 'sext' 'sext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.33ns)   --->   "%add_ln712_1962 = add i13 %sext_ln712, i13 32"   --->   Operation 137 'add' 'add_ln712_1962' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln712_373 = sext i13 %add_ln712_1962"   --->   Operation 138 'sext' 'sext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.32ns)   --->   "%add_ln712_1963 = add i14 %sext_ln712_373, i14 %sext_ln1171_533"   --->   Operation 139 'add' 'add_ln712_1963' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln712_374 = sext i14 %add_ln712_1963"   --->   Operation 140 'sext' 'sext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.31ns)   --->   "%add_ln712_1964 = add i16 %sext_ln712_374, i16 %sext_ln712_461"   --->   Operation 141 'add' 'add_ln712_1964' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln717_505 = sext i16 %p_read2286"   --->   Operation 142 'sext' 'sext_ln717_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (3.72ns)   --->   "%mul_ln1171_175 = mul i22 %sext_ln717_505, i22 4194278"   --->   Operation 143 'mul' 'mul_ln1171_175' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_175, i32 6, i32 21"   --->   Operation 144 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (3.72ns)   --->   "%mul_ln717_17 = mul i22 %sext_ln717_505, i22 4194269"   --->   Operation 145 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_17, i32 6, i32 21"   --->   Operation 146 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (3.72ns)   --->   "%mul_ln1171_176 = mul i22 %sext_ln717_505, i22 4194277"   --->   Operation 147 'mul' 'mul_ln1171_176' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_176, i32 6, i32 21"   --->   Operation 148 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1171_257 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2286, i1 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1171_545 = sext i17 %shl_ln1171_257"   --->   Operation 150 'sext' 'sext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.32ns)   --->   "%sub_ln1171_511 = sub i18 0, i18 %sext_ln1171_545"   --->   Operation 151 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_511, i32 6, i32 17"   --->   Operation 152 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln717_506 = sext i12 %trunc_ln717_210"   --->   Operation 153 'sext' 'sext_ln717_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln717_507 = sext i16 %p_read3287"   --->   Operation 154 'sext' 'sext_ln717_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (3.72ns)   --->   "%mul_ln717_18 = mul i22 %sext_ln717_507, i22 4194267"   --->   Operation 155 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln717_213 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_18, i32 6, i32 21"   --->   Operation 156 'partselect' 'trunc_ln717_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln717_214 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read3287, i32 3, i32 15"   --->   Operation 157 'partselect' 'trunc_ln717_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1171_550 = sext i13 %trunc_ln717_214"   --->   Operation 158 'sext' 'sext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln717_510 = sext i16 %p_read_415"   --->   Operation 159 'sext' 'sext_ln717_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln717_215 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_415, i32 3, i32 15"   --->   Operation 160 'partselect' 'trunc_ln717_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1171_551 = sext i13 %trunc_ln717_215"   --->   Operation 161 'sext' 'sext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1171_259 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_415, i3 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1171_552 = sext i19 %shl_ln1171_259"   --->   Operation 163 'sext' 'sext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.34ns)   --->   "%add_ln1171_92 = add i20 %sext_ln1171_552, i20 %sext_ln717_510"   --->   Operation 164 'add' 'add_ln1171_92' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_92, i32 6, i32 19"   --->   Operation 165 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln717_511 = sext i14 %trunc_ln717_216"   --->   Operation 166 'sext' 'sext_ln717_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln717_217 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_415, i32 6, i32 15"   --->   Operation 167 'partselect' 'trunc_ln717_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171_553 = sext i10 %trunc_ln717_217"   --->   Operation 168 'sext' 'sext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1171_260 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_415, i1 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1171_554 = sext i17 %shl_ln1171_260"   --->   Operation 170 'sext' 'sext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.34ns)   --->   "%sub_ln1171_514 = sub i20 %sext_ln1171_552, i20 %sext_ln1171_554"   --->   Operation 171 'sub' 'sub_ln1171_514' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_514, i32 6, i32 19"   --->   Operation 172 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1171_555 = sext i14 %trunc_ln717_218"   --->   Operation 173 'sext' 'sext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1171_556 = sext i16 %p_read_414"   --->   Operation 174 'sext' 'sext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1171_261 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_414, i3 0"   --->   Operation 175 'bitconcatenate' 'shl_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1171_557 = sext i19 %shl_ln1171_261"   --->   Operation 176 'sext' 'sext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1171_262 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_414, i1 0"   --->   Operation 177 'bitconcatenate' 'shl_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_558 = sext i17 %shl_ln1171_262"   --->   Operation 178 'sext' 'sext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1171_559 = sext i17 %shl_ln1171_262"   --->   Operation 179 'sext' 'sext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.34ns)   --->   "%sub_ln1171_515 = sub i20 %sext_ln1171_559, i20 %sext_ln1171_557"   --->   Operation 180 'sub' 'sub_ln1171_515' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln717_219 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_515, i32 6, i32 19"   --->   Operation 181 'partselect' 'trunc_ln717_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1171_560 = sext i14 %trunc_ln717_219"   --->   Operation 182 'sext' 'sext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.32ns)   --->   "%sub_ln1171_516 = sub i18 0, i18 %sext_ln1171_558"   --->   Operation 183 'sub' 'sub_ln1171_516' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln717_220 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_516, i32 6, i32 17"   --->   Operation 184 'partselect' 'trunc_ln717_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1171_561 = sext i12 %trunc_ln717_220"   --->   Operation 185 'sext' 'sext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.34ns)   --->   "%sub_ln1171_517 = sub i20 %sext_ln1171_557, i20 %sext_ln1171_556"   --->   Operation 186 'sub' 'sub_ln1171_517' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_517, i32 6, i32 19"   --->   Operation 187 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln717_512 = sext i14 %trunc_ln717_221"   --->   Operation 188 'sext' 'sext_ln717_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_414, i32 4, i32 15"   --->   Operation 189 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln712_375 = sext i12 %trunc_ln717_222"   --->   Operation 190 'sext' 'sext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.32ns)   --->   "%add_ln712_1966 = add i14 %sext_ln1171_551, i14 16128"   --->   Operation 191 'add' 'add_ln712_1966' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln712_462 = sext i14 %add_ln712_1966"   --->   Operation 192 'sext' 'sext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.32ns)   --->   "%add_ln712_1967 = add i15 %sext_ln712_462, i15 %sext_ln1171_560"   --->   Operation 193 'add' 'add_ln712_1967' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.33ns)   --->   "%add_ln712_1970 = add i13 %sext_ln1171_561, i13 7904"   --->   Operation 194 'add' 'add_ln712_1970' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i13 %add_ln712_1970"   --->   Operation 195 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.32ns)   --->   "%add_ln712_1971 = add i15 %sext_ln712_466, i15 %sext_ln717_511"   --->   Operation 196 'add' 'add_ln712_1971' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (1.34ns)   --->   "%add_ln712_1974 = add i11 %sext_ln1171_553, i11 256"   --->   Operation 197 'add' 'add_ln712_1974' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i11 %add_ln712_1974"   --->   Operation 198 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.32ns)   --->   "%add_ln712_1975 = add i15 %sext_ln712_468, i15 %sext_ln717_512"   --->   Operation 199 'add' 'add_ln712_1975' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (1.32ns)   --->   "%add_ln712_1977 = add i15 %sext_ln717_506, i15 %sext_ln1171_555"   --->   Operation 200 'add' 'add_ln712_1977' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i15 %add_ln712_1977"   --->   Operation 201 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.33ns)   --->   "%add_ln712_1978 = add i13 %sext_ln712_375, i13 32"   --->   Operation 202 'add' 'add_ln712_1978' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln712_378 = sext i13 %add_ln712_1978"   --->   Operation 203 'sext' 'sext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.32ns)   --->   "%add_ln712_1979 = add i14 %sext_ln712_378, i14 %sext_ln1171_550"   --->   Operation 204 'add' 'add_ln712_1979' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln712_379 = sext i14 %add_ln712_1979"   --->   Operation 205 'sext' 'sext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.31ns)   --->   "%add_ln712_1980 = add i16 %sext_ln712_379, i16 %sext_ln712_470"   --->   Operation 206 'add' 'add_ln712_1980' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln717_513 = sext i16 %p_read4288"   --->   Operation 207 'sext' 'sext_ln717_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (3.72ns)   --->   "%mul_ln1171_177 = mul i22 %sext_ln717_513, i22 4194278"   --->   Operation 208 'mul' 'mul_ln1171_177' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_177, i32 6, i32 21"   --->   Operation 209 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (3.72ns)   --->   "%mul_ln717_19 = mul i22 %sext_ln717_513, i22 4194269"   --->   Operation 210 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_19, i32 6, i32 21"   --->   Operation 211 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (3.72ns)   --->   "%mul_ln1171_178 = mul i22 %sext_ln717_513, i22 4194277"   --->   Operation 212 'mul' 'mul_ln1171_178' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_178, i32 6, i32 21"   --->   Operation 213 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln1171_263 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read4288, i1 0"   --->   Operation 214 'bitconcatenate' 'shl_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1171_562 = sext i17 %shl_ln1171_263"   --->   Operation 215 'sext' 'sext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.32ns)   --->   "%sub_ln1171_518 = sub i18 0, i18 %sext_ln1171_562"   --->   Operation 216 'sub' 'sub_ln1171_518' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_518, i32 6, i32 17"   --->   Operation 217 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln717_514 = sext i12 %trunc_ln717_226"   --->   Operation 218 'sext' 'sext_ln717_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln717_515 = sext i16 %p_read5289"   --->   Operation 219 'sext' 'sext_ln717_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (3.72ns)   --->   "%mul_ln717_20 = mul i22 %sext_ln717_515, i22 4194267"   --->   Operation 220 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_20, i32 6, i32 21"   --->   Operation 221 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read5289, i32 3, i32 15"   --->   Operation 222 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1171_567 = sext i13 %trunc_ln717_230"   --->   Operation 223 'sext' 'sext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln717_518 = sext i16 %p_read_413"   --->   Operation 224 'sext' 'sext_ln717_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_231 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_413, i32 3, i32 15"   --->   Operation 225 'partselect' 'trunc_ln717_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1171_568 = sext i13 %trunc_ln717_231"   --->   Operation 226 'sext' 'sext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1171_265 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_413, i3 0"   --->   Operation 227 'bitconcatenate' 'shl_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1171_569 = sext i19 %shl_ln1171_265"   --->   Operation 228 'sext' 'sext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.34ns)   --->   "%add_ln1171_93 = add i20 %sext_ln1171_569, i20 %sext_ln717_518"   --->   Operation 229 'add' 'add_ln1171_93' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln717_232 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_93, i32 6, i32 19"   --->   Operation 230 'partselect' 'trunc_ln717_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln717_519 = sext i14 %trunc_ln717_232"   --->   Operation 231 'sext' 'sext_ln717_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_413, i32 6, i32 15"   --->   Operation 232 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1171_570 = sext i10 %trunc_ln717_233"   --->   Operation 233 'sext' 'sext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1171_266 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_413, i1 0"   --->   Operation 234 'bitconcatenate' 'shl_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1171_571 = sext i17 %shl_ln1171_266"   --->   Operation 235 'sext' 'sext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.34ns)   --->   "%sub_ln1171_521 = sub i20 %sext_ln1171_569, i20 %sext_ln1171_571"   --->   Operation 236 'sub' 'sub_ln1171_521' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln717_234 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_521, i32 6, i32 19"   --->   Operation 237 'partselect' 'trunc_ln717_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1171_572 = sext i14 %trunc_ln717_234"   --->   Operation 238 'sext' 'sext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1171_573 = sext i16 %p_read_412"   --->   Operation 239 'sext' 'sext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1171_267 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_412, i3 0"   --->   Operation 240 'bitconcatenate' 'shl_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1171_574 = sext i19 %shl_ln1171_267"   --->   Operation 241 'sext' 'sext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1171_268 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_412, i1 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1171_575 = sext i17 %shl_ln1171_268"   --->   Operation 243 'sext' 'sext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1171_576 = sext i17 %shl_ln1171_268"   --->   Operation 244 'sext' 'sext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.34ns)   --->   "%sub_ln1171_522 = sub i20 %sext_ln1171_576, i20 %sext_ln1171_574"   --->   Operation 245 'sub' 'sub_ln1171_522' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_522, i32 6, i32 19"   --->   Operation 246 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1171_577 = sext i14 %trunc_ln717_235"   --->   Operation 247 'sext' 'sext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.32ns)   --->   "%sub_ln1171_523 = sub i18 0, i18 %sext_ln1171_575"   --->   Operation 248 'sub' 'sub_ln1171_523' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_236 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_523, i32 6, i32 17"   --->   Operation 249 'partselect' 'trunc_ln717_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1171_578 = sext i12 %trunc_ln717_236"   --->   Operation 250 'sext' 'sext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.34ns)   --->   "%sub_ln1171_524 = sub i20 %sext_ln1171_574, i20 %sext_ln1171_573"   --->   Operation 251 'sub' 'sub_ln1171_524' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_524, i32 6, i32 19"   --->   Operation 252 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln717_520 = sext i14 %trunc_ln717_237"   --->   Operation 253 'sext' 'sext_ln717_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_412, i32 4, i32 15"   --->   Operation 254 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln712_380 = sext i12 %trunc_ln717_238"   --->   Operation 255 'sext' 'sext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.32ns)   --->   "%add_ln712_1982 = add i14 %sext_ln1171_568, i14 16128"   --->   Operation 256 'add' 'add_ln712_1982' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i14 %add_ln712_1982"   --->   Operation 257 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.32ns)   --->   "%add_ln712_1983 = add i15 %sext_ln712_471, i15 %sext_ln1171_577"   --->   Operation 258 'add' 'add_ln712_1983' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (1.33ns)   --->   "%add_ln712_1986 = add i13 %sext_ln1171_578, i13 7904"   --->   Operation 259 'add' 'add_ln712_1986' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i13 %add_ln712_1986"   --->   Operation 260 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (1.32ns)   --->   "%add_ln712_1987 = add i15 %sext_ln712_473, i15 %sext_ln717_519"   --->   Operation 261 'add' 'add_ln712_1987' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (1.34ns)   --->   "%add_ln712_1990 = add i11 %sext_ln1171_570, i11 256"   --->   Operation 262 'add' 'add_ln712_1990' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln712_475 = sext i11 %add_ln712_1990"   --->   Operation 263 'sext' 'sext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.32ns)   --->   "%add_ln712_1991 = add i15 %sext_ln712_475, i15 %sext_ln717_520"   --->   Operation 264 'add' 'add_ln712_1991' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (1.32ns)   --->   "%add_ln712_1993 = add i15 %sext_ln717_514, i15 %sext_ln1171_572"   --->   Operation 265 'add' 'add_ln712_1993' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i15 %add_ln712_1993"   --->   Operation 266 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.33ns)   --->   "%add_ln712_1994 = add i13 %sext_ln712_380, i13 32"   --->   Operation 267 'add' 'add_ln712_1994' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln712_383 = sext i13 %add_ln712_1994"   --->   Operation 268 'sext' 'sext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (1.32ns)   --->   "%add_ln712_1995 = add i14 %sext_ln712_383, i14 %sext_ln1171_567"   --->   Operation 269 'add' 'add_ln712_1995' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln712_384 = sext i14 %add_ln712_1995"   --->   Operation 270 'sext' 'sext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.31ns)   --->   "%add_ln712_1996 = add i16 %sext_ln712_384, i16 %sext_ln712_477"   --->   Operation 271 'add' 'add_ln712_1996' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln717_521 = sext i16 %p_read6290"   --->   Operation 272 'sext' 'sext_ln717_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (3.72ns)   --->   "%mul_ln1171_179 = mul i22 %sext_ln717_521, i22 4194278"   --->   Operation 273 'mul' 'mul_ln1171_179' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_179, i32 6, i32 21"   --->   Operation 274 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (3.72ns)   --->   "%mul_ln717_21 = mul i22 %sext_ln717_521, i22 4194269"   --->   Operation 275 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_21, i32 6, i32 21"   --->   Operation 276 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (3.72ns)   --->   "%mul_ln1171_180 = mul i22 %sext_ln717_521, i22 4194277"   --->   Operation 277 'mul' 'mul_ln1171_180' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln717_241 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_180, i32 6, i32 21"   --->   Operation 278 'partselect' 'trunc_ln717_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln1171_269 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read6290, i1 0"   --->   Operation 279 'bitconcatenate' 'shl_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1171_579 = sext i17 %shl_ln1171_269"   --->   Operation 280 'sext' 'sext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (1.32ns)   --->   "%sub_ln1171_525 = sub i18 0, i18 %sext_ln1171_579"   --->   Operation 281 'sub' 'sub_ln1171_525' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_525, i32 6, i32 17"   --->   Operation 282 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln717_522 = sext i12 %trunc_ln717_242"   --->   Operation 283 'sext' 'sext_ln717_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln717_523 = sext i16 %p_read7291"   --->   Operation 284 'sext' 'sext_ln717_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (3.72ns)   --->   "%mul_ln717_22 = mul i22 %sext_ln717_523, i22 4194267"   --->   Operation 285 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_22, i32 6, i32 21"   --->   Operation 286 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read7291, i32 3, i32 15"   --->   Operation 287 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1171_584 = sext i13 %trunc_ln717_246"   --->   Operation 288 'sext' 'sext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln717_526 = sext i16 %p_read20304"   --->   Operation 289 'sext' 'sext_ln717_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln717_247 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read20304, i32 3, i32 15"   --->   Operation 290 'partselect' 'trunc_ln717_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1171_585 = sext i13 %trunc_ln717_247"   --->   Operation 291 'sext' 'sext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln1171_271 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read20304, i3 0"   --->   Operation 292 'bitconcatenate' 'shl_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1171_586 = sext i19 %shl_ln1171_271"   --->   Operation 293 'sext' 'sext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.34ns)   --->   "%add_ln1171_94 = add i20 %sext_ln1171_586, i20 %sext_ln717_526"   --->   Operation 294 'add' 'add_ln1171_94' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln717_248 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_94, i32 6, i32 19"   --->   Operation 295 'partselect' 'trunc_ln717_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln717_527 = sext i14 %trunc_ln717_248"   --->   Operation 296 'sext' 'sext_ln717_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln717_249 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read20304, i32 6, i32 15"   --->   Operation 297 'partselect' 'trunc_ln717_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1171_587 = sext i10 %trunc_ln717_249"   --->   Operation 298 'sext' 'sext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln1171_272 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read20304, i1 0"   --->   Operation 299 'bitconcatenate' 'shl_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1171_588 = sext i17 %shl_ln1171_272"   --->   Operation 300 'sext' 'sext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.34ns)   --->   "%sub_ln1171_528 = sub i20 %sext_ln1171_586, i20 %sext_ln1171_588"   --->   Operation 301 'sub' 'sub_ln1171_528' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln717_250 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_528, i32 6, i32 19"   --->   Operation 302 'partselect' 'trunc_ln717_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1171_589 = sext i14 %trunc_ln717_250"   --->   Operation 303 'sext' 'sext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1171_590 = sext i16 %p_read_411"   --->   Operation 304 'sext' 'sext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1171_273 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_411, i3 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1171_591 = sext i19 %shl_ln1171_273"   --->   Operation 306 'sext' 'sext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1171_274 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_411, i1 0"   --->   Operation 307 'bitconcatenate' 'shl_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1171_592 = sext i17 %shl_ln1171_274"   --->   Operation 308 'sext' 'sext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1171_593 = sext i17 %shl_ln1171_274"   --->   Operation 309 'sext' 'sext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (1.34ns)   --->   "%sub_ln1171_529 = sub i20 %sext_ln1171_593, i20 %sext_ln1171_591"   --->   Operation 310 'sub' 'sub_ln1171_529' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln717_251 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_529, i32 6, i32 19"   --->   Operation 311 'partselect' 'trunc_ln717_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1171_594 = sext i14 %trunc_ln717_251"   --->   Operation 312 'sext' 'sext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.32ns)   --->   "%sub_ln1171_530 = sub i18 0, i18 %sext_ln1171_592"   --->   Operation 313 'sub' 'sub_ln1171_530' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_530, i32 6, i32 17"   --->   Operation 314 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1171_595 = sext i12 %trunc_ln717_252"   --->   Operation 315 'sext' 'sext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (1.34ns)   --->   "%sub_ln1171_531 = sub i20 %sext_ln1171_591, i20 %sext_ln1171_590"   --->   Operation 316 'sub' 'sub_ln1171_531' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln717_253 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_531, i32 6, i32 19"   --->   Operation 317 'partselect' 'trunc_ln717_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln717_528 = sext i14 %trunc_ln717_253"   --->   Operation 318 'sext' 'sext_ln717_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_411, i32 4, i32 15"   --->   Operation 319 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln712_385 = sext i12 %trunc_ln717_254"   --->   Operation 320 'sext' 'sext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (1.32ns)   --->   "%add_ln712_1998 = add i14 %sext_ln1171_585, i14 16128"   --->   Operation 321 'add' 'add_ln712_1998' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1998"   --->   Operation 322 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.32ns)   --->   "%add_ln712_1999 = add i15 %sext_ln712_478, i15 %sext_ln1171_594"   --->   Operation 323 'add' 'add_ln712_1999' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (1.33ns)   --->   "%add_ln712_2002 = add i13 %sext_ln1171_595, i13 7904"   --->   Operation 324 'add' 'add_ln712_2002' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln712_480 = sext i13 %add_ln712_2002"   --->   Operation 325 'sext' 'sext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.32ns)   --->   "%add_ln712_2003 = add i15 %sext_ln712_480, i15 %sext_ln717_527"   --->   Operation 326 'add' 'add_ln712_2003' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (1.34ns)   --->   "%add_ln712_2006 = add i11 %sext_ln1171_587, i11 256"   --->   Operation 327 'add' 'add_ln712_2006' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i11 %add_ln712_2006"   --->   Operation 328 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.32ns)   --->   "%add_ln712_2007 = add i15 %sext_ln712_482, i15 %sext_ln717_528"   --->   Operation 329 'add' 'add_ln712_2007' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (1.32ns)   --->   "%add_ln712_2009 = add i15 %sext_ln717_522, i15 %sext_ln1171_589"   --->   Operation 330 'add' 'add_ln712_2009' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i15 %add_ln712_2009"   --->   Operation 331 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.33ns)   --->   "%add_ln712_2010 = add i13 %sext_ln712_385, i13 32"   --->   Operation 332 'add' 'add_ln712_2010' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln712_388 = sext i13 %add_ln712_2010"   --->   Operation 333 'sext' 'sext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.32ns)   --->   "%add_ln712_2011 = add i14 %sext_ln712_388, i14 %sext_ln1171_584"   --->   Operation 334 'add' 'add_ln712_2011' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln712_389 = sext i14 %add_ln712_2011"   --->   Operation 335 'sext' 'sext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.31ns)   --->   "%add_ln712_2012 = add i16 %sext_ln712_389, i16 %sext_ln712_484"   --->   Operation 336 'add' 'add_ln712_2012' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln717_529 = sext i16 %p_read8292"   --->   Operation 337 'sext' 'sext_ln717_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (3.72ns)   --->   "%mul_ln1171_181 = mul i22 %sext_ln717_529, i22 4194278"   --->   Operation 338 'mul' 'mul_ln1171_181' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_181, i32 6, i32 21"   --->   Operation 339 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (3.72ns)   --->   "%mul_ln717_23 = mul i22 %sext_ln717_529, i22 4194269"   --->   Operation 340 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln717_256 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_23, i32 6, i32 21"   --->   Operation 341 'partselect' 'trunc_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (3.72ns)   --->   "%mul_ln1171_182 = mul i22 %sext_ln717_529, i22 4194277"   --->   Operation 342 'mul' 'mul_ln1171_182' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_182, i32 6, i32 21"   --->   Operation 343 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln1171_275 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read8292, i1 0"   --->   Operation 344 'bitconcatenate' 'shl_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1171_596 = sext i17 %shl_ln1171_275"   --->   Operation 345 'sext' 'sext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (1.32ns)   --->   "%sub_ln1171_532 = sub i18 0, i18 %sext_ln1171_596"   --->   Operation 346 'sub' 'sub_ln1171_532' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_532, i32 6, i32 17"   --->   Operation 347 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln717_530 = sext i12 %trunc_ln717_258"   --->   Operation 348 'sext' 'sext_ln717_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln717_531 = sext i16 %p_read9293"   --->   Operation 349 'sext' 'sext_ln717_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (3.72ns)   --->   "%mul_ln717_24 = mul i22 %sext_ln717_531, i22 4194267"   --->   Operation 350 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln717_261 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_24, i32 6, i32 21"   --->   Operation 351 'partselect' 'trunc_ln717_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read9293, i32 3, i32 15"   --->   Operation 352 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1171_601 = sext i13 %trunc_ln717_262"   --->   Operation 353 'sext' 'sext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln717_534 = sext i16 %p_read_410"   --->   Operation 354 'sext' 'sext_ln717_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln717_263 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_410, i32 3, i32 15"   --->   Operation 355 'partselect' 'trunc_ln717_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1171_602 = sext i13 %trunc_ln717_263"   --->   Operation 356 'sext' 'sext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln1171_277 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_410, i3 0"   --->   Operation 357 'bitconcatenate' 'shl_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1171_603 = sext i19 %shl_ln1171_277"   --->   Operation 358 'sext' 'sext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (1.34ns)   --->   "%add_ln1171_95 = add i20 %sext_ln1171_603, i20 %sext_ln717_534"   --->   Operation 359 'add' 'add_ln1171_95' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln717_264 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_95, i32 6, i32 19"   --->   Operation 360 'partselect' 'trunc_ln717_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln717_535 = sext i14 %trunc_ln717_264"   --->   Operation 361 'sext' 'sext_ln717_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln717_265 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_410, i32 6, i32 15"   --->   Operation 362 'partselect' 'trunc_ln717_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1171_604 = sext i10 %trunc_ln717_265"   --->   Operation 363 'sext' 'sext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln1171_278 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_410, i1 0"   --->   Operation 364 'bitconcatenate' 'shl_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1171_605 = sext i17 %shl_ln1171_278"   --->   Operation 365 'sext' 'sext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.34ns)   --->   "%sub_ln1171_535 = sub i20 %sext_ln1171_603, i20 %sext_ln1171_605"   --->   Operation 366 'sub' 'sub_ln1171_535' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln717_266 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_535, i32 6, i32 19"   --->   Operation 367 'partselect' 'trunc_ln717_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1171_606 = sext i14 %trunc_ln717_266"   --->   Operation 368 'sext' 'sext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1171_607 = sext i16 %p_read_409"   --->   Operation 369 'sext' 'sext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1171_279 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_409, i3 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1171_608 = sext i19 %shl_ln1171_279"   --->   Operation 371 'sext' 'sext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1171_280 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_409, i1 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1171_609 = sext i17 %shl_ln1171_280"   --->   Operation 373 'sext' 'sext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1171_610 = sext i17 %shl_ln1171_280"   --->   Operation 374 'sext' 'sext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (1.34ns)   --->   "%sub_ln1171_536 = sub i20 %sext_ln1171_610, i20 %sext_ln1171_608"   --->   Operation 375 'sub' 'sub_ln1171_536' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln717_267 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_536, i32 6, i32 19"   --->   Operation 376 'partselect' 'trunc_ln717_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1171_611 = sext i14 %trunc_ln717_267"   --->   Operation 377 'sext' 'sext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.32ns)   --->   "%sub_ln1171_537 = sub i18 0, i18 %sext_ln1171_609"   --->   Operation 378 'sub' 'sub_ln1171_537' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_537, i32 6, i32 17"   --->   Operation 379 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1171_612 = sext i12 %trunc_ln717_268"   --->   Operation 380 'sext' 'sext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.34ns)   --->   "%sub_ln1171_538 = sub i20 %sext_ln1171_608, i20 %sext_ln1171_607"   --->   Operation 381 'sub' 'sub_ln1171_538' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_538, i32 6, i32 19"   --->   Operation 382 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln717_536 = sext i14 %trunc_ln717_269"   --->   Operation 383 'sext' 'sext_ln717_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_409, i32 4, i32 15"   --->   Operation 384 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln712_390 = sext i12 %trunc_ln717_270"   --->   Operation 385 'sext' 'sext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (1.32ns)   --->   "%add_ln712_2014 = add i14 %sext_ln1171_602, i14 16128"   --->   Operation 386 'add' 'add_ln712_2014' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i14 %add_ln712_2014"   --->   Operation 387 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (1.32ns)   --->   "%add_ln712_2015 = add i15 %sext_ln712_485, i15 %sext_ln1171_611"   --->   Operation 388 'add' 'add_ln712_2015' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (1.33ns)   --->   "%add_ln712_2018 = add i13 %sext_ln1171_612, i13 7904"   --->   Operation 389 'add' 'add_ln712_2018' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i13 %add_ln712_2018"   --->   Operation 390 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.32ns)   --->   "%add_ln712_2019 = add i15 %sext_ln712_487, i15 %sext_ln717_535"   --->   Operation 391 'add' 'add_ln712_2019' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (1.34ns)   --->   "%add_ln712_2022 = add i11 %sext_ln1171_604, i11 256"   --->   Operation 392 'add' 'add_ln712_2022' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i11 %add_ln712_2022"   --->   Operation 393 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.32ns)   --->   "%add_ln712_2023 = add i15 %sext_ln712_489, i15 %sext_ln717_536"   --->   Operation 394 'add' 'add_ln712_2023' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (1.32ns)   --->   "%add_ln712_2025 = add i15 %sext_ln717_530, i15 %sext_ln1171_606"   --->   Operation 395 'add' 'add_ln712_2025' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln712_491 = sext i15 %add_ln712_2025"   --->   Operation 396 'sext' 'sext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (1.33ns)   --->   "%add_ln712_2026 = add i13 %sext_ln712_390, i13 32"   --->   Operation 397 'add' 'add_ln712_2026' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln712_393 = sext i13 %add_ln712_2026"   --->   Operation 398 'sext' 'sext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (1.32ns)   --->   "%add_ln712_2027 = add i14 %sext_ln712_393, i14 %sext_ln1171_601"   --->   Operation 399 'add' 'add_ln712_2027' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln712_394 = sext i14 %add_ln712_2027"   --->   Operation 400 'sext' 'sext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (1.31ns)   --->   "%add_ln712_2028 = add i16 %sext_ln712_394, i16 %sext_ln712_491"   --->   Operation 401 'add' 'add_ln712_2028' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln717_537 = sext i16 %p_read10294"   --->   Operation 402 'sext' 'sext_ln717_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (3.72ns)   --->   "%mul_ln1171_183 = mul i22 %sext_ln717_537, i22 4194278"   --->   Operation 403 'mul' 'mul_ln1171_183' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_183, i32 6, i32 21"   --->   Operation 404 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (3.72ns)   --->   "%mul_ln717_25 = mul i22 %sext_ln717_537, i22 4194269"   --->   Operation 405 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln717_272 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_25, i32 6, i32 21"   --->   Operation 406 'partselect' 'trunc_ln717_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (3.72ns)   --->   "%mul_ln1171_184 = mul i22 %sext_ln717_537, i22 4194277"   --->   Operation 407 'mul' 'mul_ln1171_184' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_184, i32 6, i32 21"   --->   Operation 408 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln1171_281 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read10294, i1 0"   --->   Operation 409 'bitconcatenate' 'shl_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1171_613 = sext i17 %shl_ln1171_281"   --->   Operation 410 'sext' 'sext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (1.32ns)   --->   "%sub_ln1171_539 = sub i18 0, i18 %sext_ln1171_613"   --->   Operation 411 'sub' 'sub_ln1171_539' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_539, i32 6, i32 17"   --->   Operation 412 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln717_538 = sext i12 %trunc_ln717_274"   --->   Operation 413 'sext' 'sext_ln717_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln717_539 = sext i16 %p_read_420"   --->   Operation 414 'sext' 'sext_ln717_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (3.72ns)   --->   "%mul_ln717_26 = mul i22 %sext_ln717_539, i22 4194267"   --->   Operation 415 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln717_277 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_26, i32 6, i32 21"   --->   Operation 416 'partselect' 'trunc_ln717_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln717_278 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_420, i32 3, i32 15"   --->   Operation 417 'partselect' 'trunc_ln717_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1171_618 = sext i13 %trunc_ln717_278"   --->   Operation 418 'sext' 'sext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln717_542 = sext i16 %p_read_408"   --->   Operation 419 'sext' 'sext_ln717_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_408, i32 3, i32 15"   --->   Operation 420 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1171_619 = sext i13 %trunc_ln717_279"   --->   Operation 421 'sext' 'sext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln1171_283 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_408, i3 0"   --->   Operation 422 'bitconcatenate' 'shl_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1171_620 = sext i19 %shl_ln1171_283"   --->   Operation 423 'sext' 'sext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.34ns)   --->   "%add_ln1171_96 = add i20 %sext_ln1171_620, i20 %sext_ln717_542"   --->   Operation 424 'add' 'add_ln1171_96' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_96, i32 6, i32 19"   --->   Operation 425 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln717_543 = sext i14 %trunc_ln717_280"   --->   Operation 426 'sext' 'sext_ln717_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln717_281 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_408, i32 6, i32 15"   --->   Operation 427 'partselect' 'trunc_ln717_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1171_621 = sext i10 %trunc_ln717_281"   --->   Operation 428 'sext' 'sext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1171_284 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_408, i1 0"   --->   Operation 429 'bitconcatenate' 'shl_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1171_622 = sext i17 %shl_ln1171_284"   --->   Operation 430 'sext' 'sext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (1.34ns)   --->   "%sub_ln1171_542 = sub i20 %sext_ln1171_620, i20 %sext_ln1171_622"   --->   Operation 431 'sub' 'sub_ln1171_542' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln717_282 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_542, i32 6, i32 19"   --->   Operation 432 'partselect' 'trunc_ln717_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1171_623 = sext i14 %trunc_ln717_282"   --->   Operation 433 'sext' 'sext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1171_624 = sext i16 %p_read_407"   --->   Operation 434 'sext' 'sext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln1171_285 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_407, i3 0"   --->   Operation 435 'bitconcatenate' 'shl_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1171_625 = sext i19 %shl_ln1171_285"   --->   Operation 436 'sext' 'sext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1171_286 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_407, i1 0"   --->   Operation 437 'bitconcatenate' 'shl_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1171_626 = sext i17 %shl_ln1171_286"   --->   Operation 438 'sext' 'sext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1171_627 = sext i17 %shl_ln1171_286"   --->   Operation 439 'sext' 'sext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (1.34ns)   --->   "%sub_ln1171_543 = sub i20 %sext_ln1171_627, i20 %sext_ln1171_625"   --->   Operation 440 'sub' 'sub_ln1171_543' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_543, i32 6, i32 19"   --->   Operation 441 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1171_628 = sext i14 %trunc_ln717_283"   --->   Operation 442 'sext' 'sext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (1.32ns)   --->   "%sub_ln1171_544 = sub i18 0, i18 %sext_ln1171_626"   --->   Operation 443 'sub' 'sub_ln1171_544' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_544, i32 6, i32 17"   --->   Operation 444 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1171_629 = sext i12 %trunc_ln717_284"   --->   Operation 445 'sext' 'sext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (1.34ns)   --->   "%sub_ln1171_545 = sub i20 %sext_ln1171_625, i20 %sext_ln1171_624"   --->   Operation 446 'sub' 'sub_ln1171_545' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_545, i32 6, i32 19"   --->   Operation 447 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln717_544 = sext i14 %trunc_ln717_285"   --->   Operation 448 'sext' 'sext_ln717_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln717_286 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_407, i32 4, i32 15"   --->   Operation 449 'partselect' 'trunc_ln717_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln712_395 = sext i12 %trunc_ln717_286"   --->   Operation 450 'sext' 'sext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.32ns)   --->   "%add_ln712_2030 = add i14 %sext_ln1171_619, i14 16128"   --->   Operation 451 'add' 'add_ln712_2030' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln712_492 = sext i14 %add_ln712_2030"   --->   Operation 452 'sext' 'sext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (1.32ns)   --->   "%add_ln712_2031 = add i15 %sext_ln712_492, i15 %sext_ln1171_628"   --->   Operation 453 'add' 'add_ln712_2031' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (1.33ns)   --->   "%add_ln712_2034 = add i13 %sext_ln1171_629, i13 7904"   --->   Operation 454 'add' 'add_ln712_2034' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln712_494 = sext i13 %add_ln712_2034"   --->   Operation 455 'sext' 'sext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (1.32ns)   --->   "%add_ln712_2035 = add i15 %sext_ln712_494, i15 %sext_ln717_543"   --->   Operation 456 'add' 'add_ln712_2035' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (1.34ns)   --->   "%add_ln712_2038 = add i11 %sext_ln1171_621, i11 256"   --->   Operation 457 'add' 'add_ln712_2038' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i11 %add_ln712_2038"   --->   Operation 458 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (1.32ns)   --->   "%add_ln712_2039 = add i15 %sext_ln712_496, i15 %sext_ln717_544"   --->   Operation 459 'add' 'add_ln712_2039' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (1.32ns)   --->   "%add_ln712_2041 = add i15 %sext_ln717_538, i15 %sext_ln1171_623"   --->   Operation 460 'add' 'add_ln712_2041' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i15 %add_ln712_2041"   --->   Operation 461 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (1.33ns)   --->   "%add_ln712_2042 = add i13 %sext_ln712_395, i13 32"   --->   Operation 462 'add' 'add_ln712_2042' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln712_398 = sext i13 %add_ln712_2042"   --->   Operation 463 'sext' 'sext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (1.32ns)   --->   "%add_ln712_2043 = add i14 %sext_ln712_398, i14 %sext_ln1171_618"   --->   Operation 464 'add' 'add_ln712_2043' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln712_399 = sext i14 %add_ln712_2043"   --->   Operation 465 'sext' 'sext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (1.31ns)   --->   "%add_ln712_2044 = add i16 %sext_ln712_399, i16 %sext_ln712_498"   --->   Operation 466 'add' 'add_ln712_2044' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln717_545 = sext i16 %p_read_419"   --->   Operation 467 'sext' 'sext_ln717_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (3.72ns)   --->   "%mul_ln1171_185 = mul i22 %sext_ln717_545, i22 4194278"   --->   Operation 468 'mul' 'mul_ln1171_185' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_185, i32 6, i32 21"   --->   Operation 469 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (3.72ns)   --->   "%mul_ln717_27 = mul i22 %sext_ln717_545, i22 4194269"   --->   Operation 470 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_27, i32 6, i32 21"   --->   Operation 471 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (3.72ns)   --->   "%mul_ln1171_186 = mul i22 %sext_ln717_545, i22 4194277"   --->   Operation 472 'mul' 'mul_ln1171_186' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_186, i32 6, i32 21"   --->   Operation 473 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln1171_287 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_419, i1 0"   --->   Operation 474 'bitconcatenate' 'shl_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1171_630 = sext i17 %shl_ln1171_287"   --->   Operation 475 'sext' 'sext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (1.32ns)   --->   "%sub_ln1171_546 = sub i18 0, i18 %sext_ln1171_630"   --->   Operation 476 'sub' 'sub_ln1171_546' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln717_290 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_546, i32 6, i32 17"   --->   Operation 477 'partselect' 'trunc_ln717_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln717_546 = sext i12 %trunc_ln717_290"   --->   Operation 478 'sext' 'sext_ln717_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln717_547 = sext i16 %p_read_418"   --->   Operation 479 'sext' 'sext_ln717_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (3.72ns)   --->   "%mul_ln717_28 = mul i22 %sext_ln717_547, i22 4194267"   --->   Operation 480 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln717_293 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_28, i32 6, i32 21"   --->   Operation 481 'partselect' 'trunc_ln717_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_294 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_418, i32 3, i32 15"   --->   Operation 482 'partselect' 'trunc_ln717_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1171_635 = sext i13 %trunc_ln717_294"   --->   Operation 483 'sext' 'sext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln717_550 = sext i16 %p_read_406"   --->   Operation 484 'sext' 'sext_ln717_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln717_295 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_406, i32 3, i32 15"   --->   Operation 485 'partselect' 'trunc_ln717_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1171_636 = sext i13 %trunc_ln717_295"   --->   Operation 486 'sext' 'sext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln1171_289 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_406, i3 0"   --->   Operation 487 'bitconcatenate' 'shl_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1171_637 = sext i19 %shl_ln1171_289"   --->   Operation 488 'sext' 'sext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (1.34ns)   --->   "%add_ln1171_97 = add i20 %sext_ln1171_637, i20 %sext_ln717_550"   --->   Operation 489 'add' 'add_ln1171_97' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_97, i32 6, i32 19"   --->   Operation 490 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln717_551 = sext i14 %trunc_ln717_296"   --->   Operation 491 'sext' 'sext_ln717_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_406, i32 6, i32 15"   --->   Operation 492 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1171_638 = sext i10 %trunc_ln717_297"   --->   Operation 493 'sext' 'sext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln1171_290 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_406, i1 0"   --->   Operation 494 'bitconcatenate' 'shl_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1171_639 = sext i17 %shl_ln1171_290"   --->   Operation 495 'sext' 'sext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (1.34ns)   --->   "%sub_ln1171_549 = sub i20 %sext_ln1171_637, i20 %sext_ln1171_639"   --->   Operation 496 'sub' 'sub_ln1171_549' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_549, i32 6, i32 19"   --->   Operation 497 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1171_640 = sext i14 %trunc_ln717_298"   --->   Operation 498 'sext' 'sext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1171_641 = sext i16 %p_read_405"   --->   Operation 499 'sext' 'sext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln1171_291 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_405, i3 0"   --->   Operation 500 'bitconcatenate' 'shl_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1171_642 = sext i19 %shl_ln1171_291"   --->   Operation 501 'sext' 'sext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln1171_292 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_405, i1 0"   --->   Operation 502 'bitconcatenate' 'shl_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1171_643 = sext i17 %shl_ln1171_292"   --->   Operation 503 'sext' 'sext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1171_644 = sext i17 %shl_ln1171_292"   --->   Operation 504 'sext' 'sext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (1.34ns)   --->   "%sub_ln1171_550 = sub i20 %sext_ln1171_644, i20 %sext_ln1171_642"   --->   Operation 505 'sub' 'sub_ln1171_550' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_550, i32 6, i32 19"   --->   Operation 506 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1171_645 = sext i14 %trunc_ln717_299"   --->   Operation 507 'sext' 'sext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (1.32ns)   --->   "%sub_ln1171_551 = sub i18 0, i18 %sext_ln1171_643"   --->   Operation 508 'sub' 'sub_ln1171_551' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_551, i32 6, i32 17"   --->   Operation 509 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1171_646 = sext i12 %trunc_ln717_300"   --->   Operation 510 'sext' 'sext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.34ns)   --->   "%sub_ln1171_552 = sub i20 %sext_ln1171_642, i20 %sext_ln1171_641"   --->   Operation 511 'sub' 'sub_ln1171_552' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln717_301 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_552, i32 6, i32 19"   --->   Operation 512 'partselect' 'trunc_ln717_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln717_552 = sext i14 %trunc_ln717_301"   --->   Operation 513 'sext' 'sext_ln717_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln717_302 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_405, i32 4, i32 15"   --->   Operation 514 'partselect' 'trunc_ln717_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln712_400 = sext i12 %trunc_ln717_302"   --->   Operation 515 'sext' 'sext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (1.32ns)   --->   "%add_ln712_2046 = add i14 %sext_ln1171_636, i14 16128"   --->   Operation 516 'add' 'add_ln712_2046' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i14 %add_ln712_2046"   --->   Operation 517 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (1.32ns)   --->   "%add_ln712_2047 = add i15 %sext_ln712_499, i15 %sext_ln1171_645"   --->   Operation 518 'add' 'add_ln712_2047' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (1.33ns)   --->   "%add_ln712_2050 = add i13 %sext_ln1171_646, i13 7904"   --->   Operation 519 'add' 'add_ln712_2050' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln712_501 = sext i13 %add_ln712_2050"   --->   Operation 520 'sext' 'sext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (1.32ns)   --->   "%add_ln712_2051 = add i15 %sext_ln712_501, i15 %sext_ln717_551"   --->   Operation 521 'add' 'add_ln712_2051' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (1.34ns)   --->   "%add_ln712_2054 = add i11 %sext_ln1171_638, i11 256"   --->   Operation 522 'add' 'add_ln712_2054' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i11 %add_ln712_2054"   --->   Operation 523 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (1.32ns)   --->   "%add_ln712_2055 = add i15 %sext_ln712_503, i15 %sext_ln717_552"   --->   Operation 524 'add' 'add_ln712_2055' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (1.32ns)   --->   "%add_ln712_2057 = add i15 %sext_ln717_546, i15 %sext_ln1171_640"   --->   Operation 525 'add' 'add_ln712_2057' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln712_505 = sext i15 %add_ln712_2057"   --->   Operation 526 'sext' 'sext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (1.33ns)   --->   "%add_ln712_2058 = add i13 %sext_ln712_400, i13 32"   --->   Operation 527 'add' 'add_ln712_2058' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln712_403 = sext i13 %add_ln712_2058"   --->   Operation 528 'sext' 'sext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (1.32ns)   --->   "%add_ln712_2059 = add i14 %sext_ln712_403, i14 %sext_ln1171_635"   --->   Operation 529 'add' 'add_ln712_2059' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln712_404 = sext i14 %add_ln712_2059"   --->   Operation 530 'sext' 'sext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.31ns)   --->   "%add_ln712_2060 = add i16 %sext_ln712_404, i16 %sext_ln712_505"   --->   Operation 531 'add' 'add_ln712_2060' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln717_553 = sext i16 %p_read_404"   --->   Operation 532 'sext' 'sext_ln717_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (3.72ns)   --->   "%mul_ln1171_187 = mul i22 %sext_ln717_553, i22 4194278"   --->   Operation 533 'mul' 'mul_ln1171_187' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_187, i32 6, i32 21"   --->   Operation 534 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (3.72ns)   --->   "%mul_ln717_29 = mul i22 %sext_ln717_553, i22 4194269"   --->   Operation 535 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln717_304 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_29, i32 6, i32 21"   --->   Operation 536 'partselect' 'trunc_ln717_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (3.72ns)   --->   "%mul_ln1171_188 = mul i22 %sext_ln717_553, i22 4194277"   --->   Operation 537 'mul' 'mul_ln1171_188' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_188, i32 6, i32 21"   --->   Operation 538 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln1171_293 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_404, i1 0"   --->   Operation 539 'bitconcatenate' 'shl_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1171_647 = sext i17 %shl_ln1171_293"   --->   Operation 540 'sext' 'sext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (1.32ns)   --->   "%sub_ln1171_553 = sub i18 0, i18 %sext_ln1171_647"   --->   Operation 541 'sub' 'sub_ln1171_553' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln717_306 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_553, i32 6, i32 17"   --->   Operation 542 'partselect' 'trunc_ln717_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln717_554 = sext i12 %trunc_ln717_306"   --->   Operation 543 'sext' 'sext_ln717_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln717_555 = sext i16 %p_read_403"   --->   Operation 544 'sext' 'sext_ln717_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (3.72ns)   --->   "%mul_ln717_30 = mul i22 %sext_ln717_555, i22 4194267"   --->   Operation 545 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln717_309 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_30, i32 6, i32 21"   --->   Operation 546 'partselect' 'trunc_ln717_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_403, i32 3, i32 15"   --->   Operation 547 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1171_652 = sext i13 %trunc_ln717_310"   --->   Operation 548 'sext' 'sext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln717_558 = sext i16 %p_read_395"   --->   Operation 549 'sext' 'sext_ln717_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_395, i32 3, i32 15"   --->   Operation 550 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1171_653 = sext i13 %trunc_ln717_311"   --->   Operation 551 'sext' 'sext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln1171_295 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_395, i3 0"   --->   Operation 552 'bitconcatenate' 'shl_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1171_654 = sext i19 %shl_ln1171_295"   --->   Operation 553 'sext' 'sext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (1.34ns)   --->   "%add_ln1171_98 = add i20 %sext_ln1171_654, i20 %sext_ln717_558"   --->   Operation 554 'add' 'add_ln1171_98' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_98, i32 6, i32 19"   --->   Operation 555 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln717_559 = sext i14 %trunc_ln717_312"   --->   Operation 556 'sext' 'sext_ln717_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_395, i32 6, i32 15"   --->   Operation 557 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1171_655 = sext i10 %trunc_ln717_313"   --->   Operation 558 'sext' 'sext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln1171_296 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_395, i1 0"   --->   Operation 559 'bitconcatenate' 'shl_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_656 = sext i17 %shl_ln1171_296"   --->   Operation 560 'sext' 'sext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (1.34ns)   --->   "%sub_ln1171_556 = sub i20 %sext_ln1171_654, i20 %sext_ln1171_656"   --->   Operation 561 'sub' 'sub_ln1171_556' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln717_314 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_556, i32 6, i32 19"   --->   Operation 562 'partselect' 'trunc_ln717_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1171_657 = sext i14 %trunc_ln717_314"   --->   Operation 563 'sext' 'sext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1171_658 = sext i16 %p_read_394"   --->   Operation 564 'sext' 'sext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1171_297 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_394, i3 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1171_659 = sext i19 %shl_ln1171_297"   --->   Operation 566 'sext' 'sext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln1171_298 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_394, i1 0"   --->   Operation 567 'bitconcatenate' 'shl_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1171_660 = sext i17 %shl_ln1171_298"   --->   Operation 568 'sext' 'sext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1171_661 = sext i17 %shl_ln1171_298"   --->   Operation 569 'sext' 'sext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (1.34ns)   --->   "%sub_ln1171_557 = sub i20 %sext_ln1171_661, i20 %sext_ln1171_659"   --->   Operation 570 'sub' 'sub_ln1171_557' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln717_315 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_557, i32 6, i32 19"   --->   Operation 571 'partselect' 'trunc_ln717_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1171_662 = sext i14 %trunc_ln717_315"   --->   Operation 572 'sext' 'sext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (1.32ns)   --->   "%sub_ln1171_558 = sub i18 0, i18 %sext_ln1171_660"   --->   Operation 573 'sub' 'sub_ln1171_558' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln717_316 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_558, i32 6, i32 17"   --->   Operation 574 'partselect' 'trunc_ln717_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1171_663 = sext i12 %trunc_ln717_316"   --->   Operation 575 'sext' 'sext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (1.34ns)   --->   "%sub_ln1171_559 = sub i20 %sext_ln1171_659, i20 %sext_ln1171_658"   --->   Operation 576 'sub' 'sub_ln1171_559' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_559, i32 6, i32 19"   --->   Operation 577 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln717_560 = sext i14 %trunc_ln717_317"   --->   Operation 578 'sext' 'sext_ln717_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_394, i32 4, i32 15"   --->   Operation 579 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln712_405 = sext i12 %trunc_ln717_318"   --->   Operation 580 'sext' 'sext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (1.32ns)   --->   "%add_ln712_2062 = add i14 %sext_ln1171_653, i14 16128"   --->   Operation 581 'add' 'add_ln712_2062' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln712_506 = sext i14 %add_ln712_2062"   --->   Operation 582 'sext' 'sext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (1.32ns)   --->   "%add_ln712_2063 = add i15 %sext_ln712_506, i15 %sext_ln1171_662"   --->   Operation 583 'add' 'add_ln712_2063' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (1.33ns)   --->   "%add_ln712_2066 = add i13 %sext_ln1171_663, i13 7904"   --->   Operation 584 'add' 'add_ln712_2066' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i13 %add_ln712_2066"   --->   Operation 585 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (1.32ns)   --->   "%add_ln712_2067 = add i15 %sext_ln712_508, i15 %sext_ln717_559"   --->   Operation 586 'add' 'add_ln712_2067' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (1.34ns)   --->   "%add_ln712_2070 = add i11 %sext_ln1171_655, i11 256"   --->   Operation 587 'add' 'add_ln712_2070' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i11 %add_ln712_2070"   --->   Operation 588 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (1.32ns)   --->   "%add_ln712_2071 = add i15 %sext_ln712_510, i15 %sext_ln717_560"   --->   Operation 589 'add' 'add_ln712_2071' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (1.32ns)   --->   "%add_ln712_2073 = add i15 %sext_ln717_554, i15 %sext_ln1171_657"   --->   Operation 590 'add' 'add_ln712_2073' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i15 %add_ln712_2073"   --->   Operation 591 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (1.33ns)   --->   "%add_ln712_2074 = add i13 %sext_ln712_405, i13 32"   --->   Operation 592 'add' 'add_ln712_2074' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln712_408 = sext i13 %add_ln712_2074"   --->   Operation 593 'sext' 'sext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.32ns)   --->   "%add_ln712_2075 = add i14 %sext_ln712_408, i14 %sext_ln1171_652"   --->   Operation 594 'add' 'add_ln712_2075' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln712_409 = sext i14 %add_ln712_2075"   --->   Operation 595 'sext' 'sext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (1.31ns)   --->   "%add_ln712_2076 = add i16 %sext_ln712_409, i16 %sext_ln712_512"   --->   Operation 596 'add' 'add_ln712_2076' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln717_561 = sext i16 %p_read30314"   --->   Operation 597 'sext' 'sext_ln717_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (3.72ns)   --->   "%mul_ln1171_189 = mul i22 %sext_ln717_561, i22 4194278"   --->   Operation 598 'mul' 'mul_ln1171_189' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln717_319 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_189, i32 6, i32 21"   --->   Operation 599 'partselect' 'trunc_ln717_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (3.72ns)   --->   "%mul_ln717_31 = mul i22 %sext_ln717_561, i22 4194269"   --->   Operation 600 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_31, i32 6, i32 21"   --->   Operation 601 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (3.72ns)   --->   "%mul_ln1171_190 = mul i22 %sext_ln717_561, i22 4194277"   --->   Operation 602 'mul' 'mul_ln1171_190' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln717_321 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_190, i32 6, i32 21"   --->   Operation 603 'partselect' 'trunc_ln717_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln1171_299 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read30314, i1 0"   --->   Operation 604 'bitconcatenate' 'shl_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1171_664 = sext i17 %shl_ln1171_299"   --->   Operation 605 'sext' 'sext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (1.32ns)   --->   "%sub_ln1171_560 = sub i18 0, i18 %sext_ln1171_664"   --->   Operation 606 'sub' 'sub_ln1171_560' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln717_322 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_560, i32 6, i32 17"   --->   Operation 607 'partselect' 'trunc_ln717_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln717_562 = sext i12 %trunc_ln717_322"   --->   Operation 608 'sext' 'sext_ln717_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln717_563 = sext i16 %p_read_402"   --->   Operation 609 'sext' 'sext_ln717_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (3.72ns)   --->   "%mul_ln717_32 = mul i22 %sext_ln717_563, i22 4194267"   --->   Operation 610 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln717_325 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_32, i32 6, i32 21"   --->   Operation 611 'partselect' 'trunc_ln717_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln717_326 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_402, i32 3, i32 15"   --->   Operation 612 'partselect' 'trunc_ln717_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1171_669 = sext i13 %trunc_ln717_326"   --->   Operation 613 'sext' 'sext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln717_566 = sext i16 %p_read_393"   --->   Operation 614 'sext' 'sext_ln717_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_393, i32 3, i32 15"   --->   Operation 615 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1171_670 = sext i13 %trunc_ln717_327"   --->   Operation 616 'sext' 'sext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln1171_301 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_393, i3 0"   --->   Operation 617 'bitconcatenate' 'shl_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1171_671 = sext i19 %shl_ln1171_301"   --->   Operation 618 'sext' 'sext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.34ns)   --->   "%add_ln1171_99 = add i20 %sext_ln1171_671, i20 %sext_ln717_566"   --->   Operation 619 'add' 'add_ln1171_99' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_99, i32 6, i32 19"   --->   Operation 620 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln717_567 = sext i14 %trunc_ln717_328"   --->   Operation 621 'sext' 'sext_ln717_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln717_329 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_393, i32 6, i32 15"   --->   Operation 622 'partselect' 'trunc_ln717_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1171_672 = sext i10 %trunc_ln717_329"   --->   Operation 623 'sext' 'sext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln1171_302 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_393, i1 0"   --->   Operation 624 'bitconcatenate' 'shl_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1171_673 = sext i17 %shl_ln1171_302"   --->   Operation 625 'sext' 'sext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (1.34ns)   --->   "%sub_ln1171_563 = sub i20 %sext_ln1171_671, i20 %sext_ln1171_673"   --->   Operation 626 'sub' 'sub_ln1171_563' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_563, i32 6, i32 19"   --->   Operation 627 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1171_674 = sext i14 %trunc_ln717_330"   --->   Operation 628 'sext' 'sext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1171_675 = sext i16 %p_read_392"   --->   Operation 629 'sext' 'sext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln1171_303 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_392, i3 0"   --->   Operation 630 'bitconcatenate' 'shl_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1171_676 = sext i19 %shl_ln1171_303"   --->   Operation 631 'sext' 'sext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln1171_304 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_392, i1 0"   --->   Operation 632 'bitconcatenate' 'shl_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1171_677 = sext i17 %shl_ln1171_304"   --->   Operation 633 'sext' 'sext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1171_678 = sext i17 %shl_ln1171_304"   --->   Operation 634 'sext' 'sext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (1.34ns)   --->   "%sub_ln1171_564 = sub i20 %sext_ln1171_678, i20 %sext_ln1171_676"   --->   Operation 635 'sub' 'sub_ln1171_564' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln717_331 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_564, i32 6, i32 19"   --->   Operation 636 'partselect' 'trunc_ln717_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1171_679 = sext i14 %trunc_ln717_331"   --->   Operation 637 'sext' 'sext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (1.32ns)   --->   "%sub_ln1171_565 = sub i18 0, i18 %sext_ln1171_677"   --->   Operation 638 'sub' 'sub_ln1171_565' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_565, i32 6, i32 17"   --->   Operation 639 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1171_680 = sext i12 %trunc_ln717_332"   --->   Operation 640 'sext' 'sext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (1.34ns)   --->   "%sub_ln1171_566 = sub i20 %sext_ln1171_676, i20 %sext_ln1171_675"   --->   Operation 641 'sub' 'sub_ln1171_566' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln717_333 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_566, i32 6, i32 19"   --->   Operation 642 'partselect' 'trunc_ln717_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln717_568 = sext i14 %trunc_ln717_333"   --->   Operation 643 'sext' 'sext_ln717_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln717_334 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_392, i32 4, i32 15"   --->   Operation 644 'partselect' 'trunc_ln717_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln712_410 = sext i12 %trunc_ln717_334"   --->   Operation 645 'sext' 'sext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (1.32ns)   --->   "%add_ln712_2078 = add i14 %sext_ln1171_670, i14 16128"   --->   Operation 646 'add' 'add_ln712_2078' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i14 %add_ln712_2078"   --->   Operation 647 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.32ns)   --->   "%add_ln712_2079 = add i15 %sext_ln712_513, i15 %sext_ln1171_679"   --->   Operation 648 'add' 'add_ln712_2079' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (1.33ns)   --->   "%add_ln712_2082 = add i13 %sext_ln1171_680, i13 7904"   --->   Operation 649 'add' 'add_ln712_2082' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln712_515 = sext i13 %add_ln712_2082"   --->   Operation 650 'sext' 'sext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (1.32ns)   --->   "%add_ln712_2083 = add i15 %sext_ln712_515, i15 %sext_ln717_567"   --->   Operation 651 'add' 'add_ln712_2083' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (1.34ns)   --->   "%add_ln712_2086 = add i11 %sext_ln1171_672, i11 256"   --->   Operation 652 'add' 'add_ln712_2086' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i11 %add_ln712_2086"   --->   Operation 653 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (1.32ns)   --->   "%add_ln712_2087 = add i15 %sext_ln712_517, i15 %sext_ln717_568"   --->   Operation 654 'add' 'add_ln712_2087' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (1.32ns)   --->   "%add_ln712_2089 = add i15 %sext_ln717_562, i15 %sext_ln1171_674"   --->   Operation 655 'add' 'add_ln712_2089' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i15 %add_ln712_2089"   --->   Operation 656 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (1.33ns)   --->   "%add_ln712_2090 = add i13 %sext_ln712_410, i13 32"   --->   Operation 657 'add' 'add_ln712_2090' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln712_413 = sext i13 %add_ln712_2090"   --->   Operation 658 'sext' 'sext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (1.32ns)   --->   "%add_ln712_2091 = add i14 %sext_ln712_413, i14 %sext_ln1171_669"   --->   Operation 659 'add' 'add_ln712_2091' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln712_414 = sext i14 %add_ln712_2091"   --->   Operation 660 'sext' 'sext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (1.31ns)   --->   "%add_ln712_2092 = add i16 %sext_ln712_414, i16 %sext_ln712_519"   --->   Operation 661 'add' 'add_ln712_2092' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln717_569 = sext i16 %p_read_401"   --->   Operation 662 'sext' 'sext_ln717_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (3.72ns)   --->   "%mul_ln1171_191 = mul i22 %sext_ln717_569, i22 4194278"   --->   Operation 663 'mul' 'mul_ln1171_191' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_191, i32 6, i32 21"   --->   Operation 664 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (3.72ns)   --->   "%mul_ln717_33 = mul i22 %sext_ln717_569, i22 4194269"   --->   Operation 665 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_33, i32 6, i32 21"   --->   Operation 666 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (3.72ns)   --->   "%mul_ln1171_192 = mul i22 %sext_ln717_569, i22 4194277"   --->   Operation 667 'mul' 'mul_ln1171_192' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_192, i32 6, i32 21"   --->   Operation 668 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln1171_305 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_401, i1 0"   --->   Operation 669 'bitconcatenate' 'shl_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1171_681 = sext i17 %shl_ln1171_305"   --->   Operation 670 'sext' 'sext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (1.32ns)   --->   "%sub_ln1171_567 = sub i18 0, i18 %sext_ln1171_681"   --->   Operation 671 'sub' 'sub_ln1171_567' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_567, i32 6, i32 17"   --->   Operation 672 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln717_570 = sext i12 %trunc_ln717_338"   --->   Operation 673 'sext' 'sext_ln717_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln717_571 = sext i16 %p_read_400"   --->   Operation 674 'sext' 'sext_ln717_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (3.72ns)   --->   "%mul_ln717_34 = mul i22 %sext_ln717_571, i22 4194267"   --->   Operation 675 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln717_341 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_34, i32 6, i32 21"   --->   Operation 676 'partselect' 'trunc_ln717_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_400, i32 3, i32 15"   --->   Operation 677 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1171_686 = sext i13 %trunc_ln717_342"   --->   Operation 678 'sext' 'sext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln717_574 = sext i16 %p_read_391"   --->   Operation 679 'sext' 'sext_ln717_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_391, i32 3, i32 15"   --->   Operation 680 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1171_687 = sext i13 %trunc_ln717_343"   --->   Operation 681 'sext' 'sext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln1171_307 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_391, i3 0"   --->   Operation 682 'bitconcatenate' 'shl_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln1171_688 = sext i19 %shl_ln1171_307"   --->   Operation 683 'sext' 'sext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (1.34ns)   --->   "%add_ln1171_100 = add i20 %sext_ln1171_688, i20 %sext_ln717_574"   --->   Operation 684 'add' 'add_ln1171_100' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_100, i32 6, i32 19"   --->   Operation 685 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln717_575 = sext i14 %trunc_ln717_344"   --->   Operation 686 'sext' 'sext_ln717_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln717_345 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_391, i32 6, i32 15"   --->   Operation 687 'partselect' 'trunc_ln717_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1171_689 = sext i10 %trunc_ln717_345"   --->   Operation 688 'sext' 'sext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln1171_308 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_391, i1 0"   --->   Operation 689 'bitconcatenate' 'shl_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1171_690 = sext i17 %shl_ln1171_308"   --->   Operation 690 'sext' 'sext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (1.34ns)   --->   "%sub_ln1171_570 = sub i20 %sext_ln1171_688, i20 %sext_ln1171_690"   --->   Operation 691 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_570, i32 6, i32 19"   --->   Operation 692 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1171_691 = sext i14 %trunc_ln717_346"   --->   Operation 693 'sext' 'sext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln1171_692 = sext i16 %p_read_390"   --->   Operation 694 'sext' 'sext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%shl_ln1171_309 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_390, i3 0"   --->   Operation 695 'bitconcatenate' 'shl_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1171_693 = sext i19 %shl_ln1171_309"   --->   Operation 696 'sext' 'sext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%shl_ln1171_310 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_390, i1 0"   --->   Operation 697 'bitconcatenate' 'shl_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1171_694 = sext i17 %shl_ln1171_310"   --->   Operation 698 'sext' 'sext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1171_695 = sext i17 %shl_ln1171_310"   --->   Operation 699 'sext' 'sext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (1.34ns)   --->   "%sub_ln1171_571 = sub i20 %sext_ln1171_695, i20 %sext_ln1171_693"   --->   Operation 700 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln717_347 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_571, i32 6, i32 19"   --->   Operation 701 'partselect' 'trunc_ln717_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln1171_696 = sext i14 %trunc_ln717_347"   --->   Operation 702 'sext' 'sext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (1.32ns)   --->   "%sub_ln1171_572 = sub i18 0, i18 %sext_ln1171_694"   --->   Operation 703 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_572, i32 6, i32 17"   --->   Operation 704 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1171_697 = sext i12 %trunc_ln717_348"   --->   Operation 705 'sext' 'sext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.34ns)   --->   "%sub_ln1171_573 = sub i20 %sext_ln1171_693, i20 %sext_ln1171_692"   --->   Operation 706 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln717_349 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_573, i32 6, i32 19"   --->   Operation 707 'partselect' 'trunc_ln717_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln717_576 = sext i14 %trunc_ln717_349"   --->   Operation 708 'sext' 'sext_ln717_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln717_350 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_390, i32 4, i32 15"   --->   Operation 709 'partselect' 'trunc_ln717_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln712_415 = sext i12 %trunc_ln717_350"   --->   Operation 710 'sext' 'sext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (1.32ns)   --->   "%add_ln712_2094 = add i14 %sext_ln1171_687, i14 16128"   --->   Operation 711 'add' 'add_ln712_2094' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_2094"   --->   Operation 712 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (1.32ns)   --->   "%add_ln712_2095 = add i15 %sext_ln712_520, i15 %sext_ln1171_696"   --->   Operation 713 'add' 'add_ln712_2095' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (1.33ns)   --->   "%add_ln712_2098 = add i13 %sext_ln1171_697, i13 7904"   --->   Operation 714 'add' 'add_ln712_2098' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i13 %add_ln712_2098"   --->   Operation 715 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (1.32ns)   --->   "%add_ln712_2099 = add i15 %sext_ln712_522, i15 %sext_ln717_575"   --->   Operation 716 'add' 'add_ln712_2099' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (1.34ns)   --->   "%add_ln712_2102 = add i11 %sext_ln1171_689, i11 256"   --->   Operation 717 'add' 'add_ln712_2102' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln712_524 = sext i11 %add_ln712_2102"   --->   Operation 718 'sext' 'sext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (1.32ns)   --->   "%add_ln712_2103 = add i15 %sext_ln712_524, i15 %sext_ln717_576"   --->   Operation 719 'add' 'add_ln712_2103' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (1.32ns)   --->   "%add_ln712_2105 = add i15 %sext_ln717_570, i15 %sext_ln1171_691"   --->   Operation 720 'add' 'add_ln712_2105' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln712_526 = sext i15 %add_ln712_2105"   --->   Operation 721 'sext' 'sext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (1.33ns)   --->   "%add_ln712_2106 = add i13 %sext_ln712_415, i13 32"   --->   Operation 722 'add' 'add_ln712_2106' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln712_418 = sext i13 %add_ln712_2106"   --->   Operation 723 'sext' 'sext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (1.32ns)   --->   "%add_ln712_2107 = add i14 %sext_ln712_418, i14 %sext_ln1171_686"   --->   Operation 724 'add' 'add_ln712_2107' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln712_419 = sext i14 %add_ln712_2107"   --->   Operation 725 'sext' 'sext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (1.31ns)   --->   "%add_ln712_2108 = add i16 %sext_ln712_419, i16 %sext_ln712_526"   --->   Operation 726 'add' 'add_ln712_2108' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln717_577 = sext i16 %p_read_399"   --->   Operation 727 'sext' 'sext_ln717_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (3.72ns)   --->   "%mul_ln1171_193 = mul i22 %sext_ln717_577, i22 4194278"   --->   Operation 728 'mul' 'mul_ln1171_193' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln717_351 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_193, i32 6, i32 21"   --->   Operation 729 'partselect' 'trunc_ln717_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (3.72ns)   --->   "%mul_ln717_35 = mul i22 %sext_ln717_577, i22 4194269"   --->   Operation 730 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln717_352 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_35, i32 6, i32 21"   --->   Operation 731 'partselect' 'trunc_ln717_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (3.72ns)   --->   "%mul_ln1171_194 = mul i22 %sext_ln717_577, i22 4194277"   --->   Operation 732 'mul' 'mul_ln1171_194' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln717_353 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_194, i32 6, i32 21"   --->   Operation 733 'partselect' 'trunc_ln717_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln1171_311 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_399, i1 0"   --->   Operation 734 'bitconcatenate' 'shl_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1171_698 = sext i17 %shl_ln1171_311"   --->   Operation 735 'sext' 'sext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (1.32ns)   --->   "%sub_ln1171_574 = sub i18 0, i18 %sext_ln1171_698"   --->   Operation 736 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln717_354 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_574, i32 6, i32 17"   --->   Operation 737 'partselect' 'trunc_ln717_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln717_578 = sext i12 %trunc_ln717_354"   --->   Operation 738 'sext' 'sext_ln717_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln717_579 = sext i16 %p_read_398"   --->   Operation 739 'sext' 'sext_ln717_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (3.72ns)   --->   "%mul_ln717_36 = mul i22 %sext_ln717_579, i22 4194267"   --->   Operation 740 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln717_357 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_36, i32 6, i32 21"   --->   Operation 741 'partselect' 'trunc_ln717_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln717_358 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_398, i32 3, i32 15"   --->   Operation 742 'partselect' 'trunc_ln717_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1171_703 = sext i13 %trunc_ln717_358"   --->   Operation 743 'sext' 'sext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln717_582 = sext i16 %p_read_389"   --->   Operation 744 'sext' 'sext_ln717_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln717_359 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_389, i32 3, i32 15"   --->   Operation 745 'partselect' 'trunc_ln717_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1171_704 = sext i13 %trunc_ln717_359"   --->   Operation 746 'sext' 'sext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln1171_313 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_389, i3 0"   --->   Operation 747 'bitconcatenate' 'shl_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln1171_705 = sext i19 %shl_ln1171_313"   --->   Operation 748 'sext' 'sext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (1.34ns)   --->   "%add_ln1171_101 = add i20 %sext_ln1171_705, i20 %sext_ln717_582"   --->   Operation 749 'add' 'add_ln1171_101' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln717_360 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_101, i32 6, i32 19"   --->   Operation 750 'partselect' 'trunc_ln717_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln717_583 = sext i14 %trunc_ln717_360"   --->   Operation 751 'sext' 'sext_ln717_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_361 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_389, i32 6, i32 15"   --->   Operation 752 'partselect' 'trunc_ln717_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1171_706 = sext i10 %trunc_ln717_361"   --->   Operation 753 'sext' 'sext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln1171_314 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_389, i1 0"   --->   Operation 754 'bitconcatenate' 'shl_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1171_707 = sext i17 %shl_ln1171_314"   --->   Operation 755 'sext' 'sext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (1.34ns)   --->   "%sub_ln1171_577 = sub i20 %sext_ln1171_705, i20 %sext_ln1171_707"   --->   Operation 756 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln717_362 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_577, i32 6, i32 19"   --->   Operation 757 'partselect' 'trunc_ln717_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1171_708 = sext i14 %trunc_ln717_362"   --->   Operation 758 'sext' 'sext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1171_709 = sext i16 %p_read_388"   --->   Operation 759 'sext' 'sext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln1171_315 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_388, i3 0"   --->   Operation 760 'bitconcatenate' 'shl_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1171_710 = sext i19 %shl_ln1171_315"   --->   Operation 761 'sext' 'sext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln1171_316 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_388, i1 0"   --->   Operation 762 'bitconcatenate' 'shl_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln1171_711 = sext i17 %shl_ln1171_316"   --->   Operation 763 'sext' 'sext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1171_712 = sext i17 %shl_ln1171_316"   --->   Operation 764 'sext' 'sext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (1.34ns)   --->   "%sub_ln1171_578 = sub i20 %sext_ln1171_712, i20 %sext_ln1171_710"   --->   Operation 765 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln717_363 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_578, i32 6, i32 19"   --->   Operation 766 'partselect' 'trunc_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1171_713 = sext i14 %trunc_ln717_363"   --->   Operation 767 'sext' 'sext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (1.32ns)   --->   "%sub_ln1171_579 = sub i18 0, i18 %sext_ln1171_711"   --->   Operation 768 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln717_364 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_579, i32 6, i32 17"   --->   Operation 769 'partselect' 'trunc_ln717_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1171_714 = sext i12 %trunc_ln717_364"   --->   Operation 770 'sext' 'sext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (1.34ns)   --->   "%sub_ln1171_580 = sub i20 %sext_ln1171_710, i20 %sext_ln1171_709"   --->   Operation 771 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln717_365 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_580, i32 6, i32 19"   --->   Operation 772 'partselect' 'trunc_ln717_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln717_584 = sext i14 %trunc_ln717_365"   --->   Operation 773 'sext' 'sext_ln717_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln717_366 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_388, i32 4, i32 15"   --->   Operation 774 'partselect' 'trunc_ln717_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln712_420 = sext i12 %trunc_ln717_366"   --->   Operation 775 'sext' 'sext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (1.32ns)   --->   "%add_ln712_2110 = add i14 %sext_ln1171_704, i14 16128"   --->   Operation 776 'add' 'add_ln712_2110' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln712_527 = sext i14 %add_ln712_2110"   --->   Operation 777 'sext' 'sext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (1.32ns)   --->   "%add_ln712_2111 = add i15 %sext_ln712_527, i15 %sext_ln1171_713"   --->   Operation 778 'add' 'add_ln712_2111' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (1.33ns)   --->   "%add_ln712_2114 = add i13 %sext_ln1171_714, i13 7904"   --->   Operation 779 'add' 'add_ln712_2114' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln712_529 = sext i13 %add_ln712_2114"   --->   Operation 780 'sext' 'sext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (1.32ns)   --->   "%add_ln712_2115 = add i15 %sext_ln712_529, i15 %sext_ln717_583"   --->   Operation 781 'add' 'add_ln712_2115' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (1.34ns)   --->   "%add_ln712_2118 = add i11 %sext_ln1171_706, i11 256"   --->   Operation 782 'add' 'add_ln712_2118' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln712_531 = sext i11 %add_ln712_2118"   --->   Operation 783 'sext' 'sext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (1.32ns)   --->   "%add_ln712_2119 = add i15 %sext_ln712_531, i15 %sext_ln717_584"   --->   Operation 784 'add' 'add_ln712_2119' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (1.32ns)   --->   "%add_ln712_2121 = add i15 %sext_ln717_578, i15 %sext_ln1171_708"   --->   Operation 785 'add' 'add_ln712_2121' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln712_533 = sext i15 %add_ln712_2121"   --->   Operation 786 'sext' 'sext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (1.33ns)   --->   "%add_ln712_2122 = add i13 %sext_ln712_420, i13 32"   --->   Operation 787 'add' 'add_ln712_2122' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln712_423 = sext i13 %add_ln712_2122"   --->   Operation 788 'sext' 'sext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (1.32ns)   --->   "%add_ln712_2123 = add i14 %sext_ln712_423, i14 %sext_ln1171_703"   --->   Operation 789 'add' 'add_ln712_2123' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln712_424 = sext i14 %add_ln712_2123"   --->   Operation 790 'sext' 'sext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (1.31ns)   --->   "%add_ln712_2124 = add i16 %sext_ln712_424, i16 %sext_ln712_533"   --->   Operation 791 'add' 'add_ln712_2124' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln717_585 = sext i16 %p_read_397"   --->   Operation 792 'sext' 'sext_ln717_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (3.72ns)   --->   "%mul_ln1171_195 = mul i22 %sext_ln717_585, i22 4194278"   --->   Operation 793 'mul' 'mul_ln1171_195' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln717_367 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_195, i32 6, i32 21"   --->   Operation 794 'partselect' 'trunc_ln717_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (3.72ns)   --->   "%mul_ln717_37 = mul i22 %sext_ln717_585, i22 4194269"   --->   Operation 795 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln717_368 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_37, i32 6, i32 21"   --->   Operation 796 'partselect' 'trunc_ln717_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (3.72ns)   --->   "%mul_ln1171_196 = mul i22 %sext_ln717_585, i22 4194277"   --->   Operation 797 'mul' 'mul_ln1171_196' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln717_369 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_196, i32 6, i32 21"   --->   Operation 798 'partselect' 'trunc_ln717_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln1171_317 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_397, i1 0"   --->   Operation 799 'bitconcatenate' 'shl_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1171_715 = sext i17 %shl_ln1171_317"   --->   Operation 800 'sext' 'sext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (1.32ns)   --->   "%sub_ln1171_581 = sub i18 0, i18 %sext_ln1171_715"   --->   Operation 801 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln717_370 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_581, i32 6, i32 17"   --->   Operation 802 'partselect' 'trunc_ln717_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln717_586 = sext i12 %trunc_ln717_370"   --->   Operation 803 'sext' 'sext_ln717_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln717_587 = sext i16 %p_read_396"   --->   Operation 804 'sext' 'sext_ln717_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (3.72ns)   --->   "%mul_ln717_38 = mul i22 %sext_ln717_587, i22 4194267"   --->   Operation 805 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln717_373 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_38, i32 6, i32 21"   --->   Operation 806 'partselect' 'trunc_ln717_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln717_374 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_396, i32 3, i32 15"   --->   Operation 807 'partselect' 'trunc_ln717_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln1171_720 = sext i13 %trunc_ln717_374"   --->   Operation 808 'sext' 'sext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln717_590 = sext i16 %p_read50330"   --->   Operation 809 'sext' 'sext_ln717_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln717_375 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read50330, i32 3, i32 15"   --->   Operation 810 'partselect' 'trunc_ln717_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1171_721 = sext i13 %trunc_ln717_375"   --->   Operation 811 'sext' 'sext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln1171_319 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read50330, i3 0"   --->   Operation 812 'bitconcatenate' 'shl_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1171_722 = sext i19 %shl_ln1171_319"   --->   Operation 813 'sext' 'sext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (1.34ns)   --->   "%add_ln1171_102 = add i20 %sext_ln1171_722, i20 %sext_ln717_590"   --->   Operation 814 'add' 'add_ln1171_102' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln717_376 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_102, i32 6, i32 19"   --->   Operation 815 'partselect' 'trunc_ln717_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln717_591 = sext i14 %trunc_ln717_376"   --->   Operation 816 'sext' 'sext_ln717_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln717_377 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read50330, i32 6, i32 15"   --->   Operation 817 'partselect' 'trunc_ln717_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1171_723 = sext i10 %trunc_ln717_377"   --->   Operation 818 'sext' 'sext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln1171_320 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read50330, i1 0"   --->   Operation 819 'bitconcatenate' 'shl_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1171_724 = sext i17 %shl_ln1171_320"   --->   Operation 820 'sext' 'sext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (1.34ns)   --->   "%sub_ln1171_584 = sub i20 %sext_ln1171_722, i20 %sext_ln1171_724"   --->   Operation 821 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln717_378 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_584, i32 6, i32 19"   --->   Operation 822 'partselect' 'trunc_ln717_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln1171_725 = sext i14 %trunc_ln717_378"   --->   Operation 823 'sext' 'sext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1171_726 = sext i16 %p_read_387"   --->   Operation 824 'sext' 'sext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln1171_321 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_387, i3 0"   --->   Operation 825 'bitconcatenate' 'shl_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1171_727 = sext i19 %shl_ln1171_321"   --->   Operation 826 'sext' 'sext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln1171_322 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_387, i1 0"   --->   Operation 827 'bitconcatenate' 'shl_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln1171_728 = sext i17 %shl_ln1171_322"   --->   Operation 828 'sext' 'sext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1171_729 = sext i17 %shl_ln1171_322"   --->   Operation 829 'sext' 'sext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (1.34ns)   --->   "%sub_ln1171_585 = sub i20 %sext_ln1171_729, i20 %sext_ln1171_727"   --->   Operation 830 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln717_379 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_585, i32 6, i32 19"   --->   Operation 831 'partselect' 'trunc_ln717_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1171_730 = sext i14 %trunc_ln717_379"   --->   Operation 832 'sext' 'sext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (1.32ns)   --->   "%sub_ln1171_586 = sub i18 0, i18 %sext_ln1171_728"   --->   Operation 833 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln717_380 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_586, i32 6, i32 17"   --->   Operation 834 'partselect' 'trunc_ln717_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1171_731 = sext i12 %trunc_ln717_380"   --->   Operation 835 'sext' 'sext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (1.34ns)   --->   "%sub_ln1171_587 = sub i20 %sext_ln1171_727, i20 %sext_ln1171_726"   --->   Operation 836 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln717_381 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_587, i32 6, i32 19"   --->   Operation 837 'partselect' 'trunc_ln717_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln717_592 = sext i14 %trunc_ln717_381"   --->   Operation 838 'sext' 'sext_ln717_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln717_382 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_387, i32 4, i32 15"   --->   Operation 839 'partselect' 'trunc_ln717_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln712_425 = sext i12 %trunc_ln717_382"   --->   Operation 840 'sext' 'sext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (1.32ns)   --->   "%add_ln712_2126 = add i14 %sext_ln1171_721, i14 16128"   --->   Operation 841 'add' 'add_ln712_2126' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln712_534 = sext i14 %add_ln712_2126"   --->   Operation 842 'sext' 'sext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (1.32ns)   --->   "%add_ln712_2127 = add i15 %sext_ln712_534, i15 %sext_ln1171_730"   --->   Operation 843 'add' 'add_ln712_2127' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (1.33ns)   --->   "%add_ln712_2130 = add i13 %sext_ln1171_731, i13 7904"   --->   Operation 844 'add' 'add_ln712_2130' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln712_536 = sext i13 %add_ln712_2130"   --->   Operation 845 'sext' 'sext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (1.32ns)   --->   "%add_ln712_2131 = add i15 %sext_ln712_536, i15 %sext_ln717_591"   --->   Operation 846 'add' 'add_ln712_2131' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (1.34ns)   --->   "%add_ln712_2134 = add i11 %sext_ln1171_723, i11 256"   --->   Operation 847 'add' 'add_ln712_2134' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln712_538 = sext i11 %add_ln712_2134"   --->   Operation 848 'sext' 'sext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (1.32ns)   --->   "%add_ln712_2135 = add i15 %sext_ln712_538, i15 %sext_ln717_592"   --->   Operation 849 'add' 'add_ln712_2135' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (1.32ns)   --->   "%add_ln712_2137 = add i15 %sext_ln717_586, i15 %sext_ln1171_725"   --->   Operation 850 'add' 'add_ln712_2137' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln712_540 = sext i15 %add_ln712_2137"   --->   Operation 851 'sext' 'sext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (1.33ns)   --->   "%add_ln712_2138 = add i13 %sext_ln712_425, i13 32"   --->   Operation 852 'add' 'add_ln712_2138' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln712_428 = sext i13 %add_ln712_2138"   --->   Operation 853 'sext' 'sext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (1.32ns)   --->   "%add_ln712_2139 = add i14 %sext_ln712_428, i14 %sext_ln1171_720"   --->   Operation 854 'add' 'add_ln712_2139' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln712_429 = sext i14 %add_ln712_2139"   --->   Operation 855 'sext' 'sext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (1.31ns)   --->   "%add_ln712_2140 = add i16 %sext_ln712_429, i16 %sext_ln712_540"   --->   Operation 856 'add' 'add_ln712_2140' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln717_593 = sext i16 %p_read_386"   --->   Operation 857 'sext' 'sext_ln717_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (3.72ns)   --->   "%mul_ln1171_197 = mul i22 %sext_ln717_593, i22 4194278"   --->   Operation 858 'mul' 'mul_ln1171_197' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln717_383 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_197, i32 6, i32 21"   --->   Operation 859 'partselect' 'trunc_ln717_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (3.72ns)   --->   "%mul_ln717_39 = mul i22 %sext_ln717_593, i22 4194269"   --->   Operation 860 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln717_384 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_39, i32 6, i32 21"   --->   Operation 861 'partselect' 'trunc_ln717_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (3.72ns)   --->   "%mul_ln1171_198 = mul i22 %sext_ln717_593, i22 4194277"   --->   Operation 862 'mul' 'mul_ln1171_198' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln717_385 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_198, i32 6, i32 21"   --->   Operation 863 'partselect' 'trunc_ln717_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln1171_323 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_386, i1 0"   --->   Operation 864 'bitconcatenate' 'shl_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1171_732 = sext i17 %shl_ln1171_323"   --->   Operation 865 'sext' 'sext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (1.32ns)   --->   "%sub_ln1171_588 = sub i18 0, i18 %sext_ln1171_732"   --->   Operation 866 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln717_386 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_588, i32 6, i32 17"   --->   Operation 867 'partselect' 'trunc_ln717_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln717_594 = sext i12 %trunc_ln717_386"   --->   Operation 868 'sext' 'sext_ln717_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln717_595 = sext i16 %p_read_385"   --->   Operation 869 'sext' 'sext_ln717_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (3.72ns)   --->   "%mul_ln717_40 = mul i22 %sext_ln717_595, i22 4194267"   --->   Operation 870 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln717_389 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_40, i32 6, i32 21"   --->   Operation 871 'partselect' 'trunc_ln717_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln717_390 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_385, i32 3, i32 15"   --->   Operation 872 'partselect' 'trunc_ln717_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1171_737 = sext i13 %trunc_ln717_390"   --->   Operation 873 'sext' 'sext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln717_598 = sext i16 %p_read70346"   --->   Operation 874 'sext' 'sext_ln717_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln717_391 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read70346, i32 3, i32 15"   --->   Operation 875 'partselect' 'trunc_ln717_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1171_738 = sext i13 %trunc_ln717_391"   --->   Operation 876 'sext' 'sext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%shl_ln1171_325 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read70346, i3 0"   --->   Operation 877 'bitconcatenate' 'shl_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1171_739 = sext i19 %shl_ln1171_325"   --->   Operation 878 'sext' 'sext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (1.34ns)   --->   "%add_ln1171_103 = add i20 %sext_ln1171_739, i20 %sext_ln717_598"   --->   Operation 879 'add' 'add_ln1171_103' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_392 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_103, i32 6, i32 19"   --->   Operation 880 'partselect' 'trunc_ln717_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln717_599 = sext i14 %trunc_ln717_392"   --->   Operation 881 'sext' 'sext_ln717_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln717_393 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read70346, i32 6, i32 15"   --->   Operation 882 'partselect' 'trunc_ln717_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1171_740 = sext i10 %trunc_ln717_393"   --->   Operation 883 'sext' 'sext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%shl_ln1171_326 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read70346, i1 0"   --->   Operation 884 'bitconcatenate' 'shl_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1171_741 = sext i17 %shl_ln1171_326"   --->   Operation 885 'sext' 'sext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (1.34ns)   --->   "%sub_ln1171_591 = sub i20 %sext_ln1171_739, i20 %sext_ln1171_741"   --->   Operation 886 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln717_394 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_591, i32 6, i32 19"   --->   Operation 887 'partselect' 'trunc_ln717_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1171_742 = sext i14 %trunc_ln717_394"   --->   Operation 888 'sext' 'sext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1171_743 = sext i16 %p_read_373"   --->   Operation 889 'sext' 'sext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln1171_327 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_373, i3 0"   --->   Operation 890 'bitconcatenate' 'shl_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1171_744 = sext i19 %shl_ln1171_327"   --->   Operation 891 'sext' 'sext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln1171_328 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_373, i1 0"   --->   Operation 892 'bitconcatenate' 'shl_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1171_745 = sext i17 %shl_ln1171_328"   --->   Operation 893 'sext' 'sext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1171_746 = sext i17 %shl_ln1171_328"   --->   Operation 894 'sext' 'sext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (1.34ns)   --->   "%sub_ln1171_592 = sub i20 %sext_ln1171_746, i20 %sext_ln1171_744"   --->   Operation 895 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln717_395 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_592, i32 6, i32 19"   --->   Operation 896 'partselect' 'trunc_ln717_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1171_747 = sext i14 %trunc_ln717_395"   --->   Operation 897 'sext' 'sext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (1.32ns)   --->   "%sub_ln1171_593 = sub i18 0, i18 %sext_ln1171_745"   --->   Operation 898 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln717_396 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_593, i32 6, i32 17"   --->   Operation 899 'partselect' 'trunc_ln717_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln1171_748 = sext i12 %trunc_ln717_396"   --->   Operation 900 'sext' 'sext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (1.34ns)   --->   "%sub_ln1171_594 = sub i20 %sext_ln1171_744, i20 %sext_ln1171_743"   --->   Operation 901 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln717_397 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_594, i32 6, i32 19"   --->   Operation 902 'partselect' 'trunc_ln717_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln717_600 = sext i14 %trunc_ln717_397"   --->   Operation 903 'sext' 'sext_ln717_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln717_398 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_373, i32 4, i32 15"   --->   Operation 904 'partselect' 'trunc_ln717_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln712_430 = sext i12 %trunc_ln717_398"   --->   Operation 905 'sext' 'sext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (1.32ns)   --->   "%add_ln712_2142 = add i14 %sext_ln1171_738, i14 16128"   --->   Operation 906 'add' 'add_ln712_2142' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln712_541 = sext i14 %add_ln712_2142"   --->   Operation 907 'sext' 'sext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (1.32ns)   --->   "%add_ln712_2143 = add i15 %sext_ln712_541, i15 %sext_ln1171_747"   --->   Operation 908 'add' 'add_ln712_2143' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (1.33ns)   --->   "%add_ln712_2146 = add i13 %sext_ln1171_748, i13 7904"   --->   Operation 909 'add' 'add_ln712_2146' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln712_543 = sext i13 %add_ln712_2146"   --->   Operation 910 'sext' 'sext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (1.32ns)   --->   "%add_ln712_2147 = add i15 %sext_ln712_543, i15 %sext_ln717_599"   --->   Operation 911 'add' 'add_ln712_2147' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (1.34ns)   --->   "%add_ln712_2150 = add i11 %sext_ln1171_740, i11 256"   --->   Operation 912 'add' 'add_ln712_2150' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln712_545 = sext i11 %add_ln712_2150"   --->   Operation 913 'sext' 'sext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (1.32ns)   --->   "%add_ln712_2151 = add i15 %sext_ln712_545, i15 %sext_ln717_600"   --->   Operation 914 'add' 'add_ln712_2151' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (1.32ns)   --->   "%add_ln712_2153 = add i15 %sext_ln717_594, i15 %sext_ln1171_742"   --->   Operation 915 'add' 'add_ln712_2153' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln712_547 = sext i15 %add_ln712_2153"   --->   Operation 916 'sext' 'sext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (1.33ns)   --->   "%add_ln712_2154 = add i13 %sext_ln712_430, i13 32"   --->   Operation 917 'add' 'add_ln712_2154' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln712_433 = sext i13 %add_ln712_2154"   --->   Operation 918 'sext' 'sext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (1.32ns)   --->   "%add_ln712_2155 = add i14 %sext_ln712_433, i14 %sext_ln1171_737"   --->   Operation 919 'add' 'add_ln712_2155' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln712_434 = sext i14 %add_ln712_2155"   --->   Operation 920 'sext' 'sext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (1.31ns)   --->   "%add_ln712_2156 = add i16 %sext_ln712_434, i16 %sext_ln712_547"   --->   Operation 921 'add' 'add_ln712_2156' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln717_601 = sext i16 %p_read_384"   --->   Operation 922 'sext' 'sext_ln717_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (3.72ns)   --->   "%mul_ln1171_199 = mul i22 %sext_ln717_601, i22 4194278"   --->   Operation 923 'mul' 'mul_ln1171_199' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln717_399 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_199, i32 6, i32 21"   --->   Operation 924 'partselect' 'trunc_ln717_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (3.72ns)   --->   "%mul_ln717_41 = mul i22 %sext_ln717_601, i22 4194269"   --->   Operation 925 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln717_400 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_41, i32 6, i32 21"   --->   Operation 926 'partselect' 'trunc_ln717_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (3.72ns)   --->   "%mul_ln1171_200 = mul i22 %sext_ln717_601, i22 4194277"   --->   Operation 927 'mul' 'mul_ln1171_200' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln717_401 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_200, i32 6, i32 21"   --->   Operation 928 'partselect' 'trunc_ln717_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%shl_ln1171_329 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_384, i1 0"   --->   Operation 929 'bitconcatenate' 'shl_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1171_749 = sext i17 %shl_ln1171_329"   --->   Operation 930 'sext' 'sext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (1.32ns)   --->   "%sub_ln1171_595 = sub i18 0, i18 %sext_ln1171_749"   --->   Operation 931 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln717_402 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_595, i32 6, i32 17"   --->   Operation 932 'partselect' 'trunc_ln717_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln717_602 = sext i12 %trunc_ln717_402"   --->   Operation 933 'sext' 'sext_ln717_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln717_603 = sext i16 %p_read_383"   --->   Operation 934 'sext' 'sext_ln717_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (3.72ns)   --->   "%mul_ln717_42 = mul i22 %sext_ln717_603, i22 4194267"   --->   Operation 935 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln717_405 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_42, i32 6, i32 21"   --->   Operation 936 'partselect' 'trunc_ln717_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln717_406 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_383, i32 3, i32 15"   --->   Operation 937 'partselect' 'trunc_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1171_754 = sext i13 %trunc_ln717_406"   --->   Operation 938 'sext' 'sext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln717_606 = sext i16 %p_read_372"   --->   Operation 939 'sext' 'sext_ln717_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln717_407 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_372, i32 3, i32 15"   --->   Operation 940 'partselect' 'trunc_ln717_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1171_755 = sext i13 %trunc_ln717_407"   --->   Operation 941 'sext' 'sext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%shl_ln1171_331 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_372, i3 0"   --->   Operation 942 'bitconcatenate' 'shl_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1171_756 = sext i19 %shl_ln1171_331"   --->   Operation 943 'sext' 'sext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (1.34ns)   --->   "%add_ln1171_104 = add i20 %sext_ln1171_756, i20 %sext_ln717_606"   --->   Operation 944 'add' 'add_ln1171_104' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln717_408 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_104, i32 6, i32 19"   --->   Operation 945 'partselect' 'trunc_ln717_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln717_607 = sext i14 %trunc_ln717_408"   --->   Operation 946 'sext' 'sext_ln717_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln717_409 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_372, i32 6, i32 15"   --->   Operation 947 'partselect' 'trunc_ln717_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln1171_757 = sext i10 %trunc_ln717_409"   --->   Operation 948 'sext' 'sext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln1171_332 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_372, i1 0"   --->   Operation 949 'bitconcatenate' 'shl_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln1171_758 = sext i17 %shl_ln1171_332"   --->   Operation 950 'sext' 'sext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (1.34ns)   --->   "%sub_ln1171_598 = sub i20 %sext_ln1171_756, i20 %sext_ln1171_758"   --->   Operation 951 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln717_410 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_598, i32 6, i32 19"   --->   Operation 952 'partselect' 'trunc_ln717_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln1171_759 = sext i14 %trunc_ln717_410"   --->   Operation 953 'sext' 'sext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1171_760 = sext i16 %p_read_371"   --->   Operation 954 'sext' 'sext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln1171_333 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_371, i3 0"   --->   Operation 955 'bitconcatenate' 'shl_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln1171_761 = sext i19 %shl_ln1171_333"   --->   Operation 956 'sext' 'sext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln1171_334 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_371, i1 0"   --->   Operation 957 'bitconcatenate' 'shl_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1171_762 = sext i17 %shl_ln1171_334"   --->   Operation 958 'sext' 'sext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln1171_763 = sext i17 %shl_ln1171_334"   --->   Operation 959 'sext' 'sext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (1.34ns)   --->   "%sub_ln1171_599 = sub i20 %sext_ln1171_763, i20 %sext_ln1171_761"   --->   Operation 960 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln717_411 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_599, i32 6, i32 19"   --->   Operation 961 'partselect' 'trunc_ln717_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1171_764 = sext i14 %trunc_ln717_411"   --->   Operation 962 'sext' 'sext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (1.32ns)   --->   "%sub_ln1171_600 = sub i18 0, i18 %sext_ln1171_762"   --->   Operation 963 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln717_412 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_600, i32 6, i32 17"   --->   Operation 964 'partselect' 'trunc_ln717_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1171_765 = sext i12 %trunc_ln717_412"   --->   Operation 965 'sext' 'sext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (1.34ns)   --->   "%sub_ln1171_601 = sub i20 %sext_ln1171_761, i20 %sext_ln1171_760"   --->   Operation 966 'sub' 'sub_ln1171_601' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln717_413 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_601, i32 6, i32 19"   --->   Operation 967 'partselect' 'trunc_ln717_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln717_608 = sext i14 %trunc_ln717_413"   --->   Operation 968 'sext' 'sext_ln717_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln717_414 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_371, i32 4, i32 15"   --->   Operation 969 'partselect' 'trunc_ln717_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln712_435 = sext i12 %trunc_ln717_414"   --->   Operation 970 'sext' 'sext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (1.32ns)   --->   "%add_ln712_2158 = add i14 %sext_ln1171_755, i14 16128"   --->   Operation 971 'add' 'add_ln712_2158' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln712_548 = sext i14 %add_ln712_2158"   --->   Operation 972 'sext' 'sext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (1.32ns)   --->   "%add_ln712_2159 = add i15 %sext_ln712_548, i15 %sext_ln1171_764"   --->   Operation 973 'add' 'add_ln712_2159' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (1.33ns)   --->   "%add_ln712_2162 = add i13 %sext_ln1171_765, i13 7904"   --->   Operation 974 'add' 'add_ln712_2162' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln712_550 = sext i13 %add_ln712_2162"   --->   Operation 975 'sext' 'sext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (1.32ns)   --->   "%add_ln712_2163 = add i15 %sext_ln712_550, i15 %sext_ln717_607"   --->   Operation 976 'add' 'add_ln712_2163' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (1.34ns)   --->   "%add_ln712_2166 = add i11 %sext_ln1171_757, i11 256"   --->   Operation 977 'add' 'add_ln712_2166' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln712_552 = sext i11 %add_ln712_2166"   --->   Operation 978 'sext' 'sext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (1.32ns)   --->   "%add_ln712_2167 = add i15 %sext_ln712_552, i15 %sext_ln717_608"   --->   Operation 979 'add' 'add_ln712_2167' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (1.32ns)   --->   "%add_ln712_2169 = add i15 %sext_ln717_602, i15 %sext_ln1171_759"   --->   Operation 980 'add' 'add_ln712_2169' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln712_554 = sext i15 %add_ln712_2169"   --->   Operation 981 'sext' 'sext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (1.33ns)   --->   "%add_ln712_2170 = add i13 %sext_ln712_435, i13 32"   --->   Operation 982 'add' 'add_ln712_2170' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln712_438 = sext i13 %add_ln712_2170"   --->   Operation 983 'sext' 'sext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (1.32ns)   --->   "%add_ln712_2171 = add i14 %sext_ln712_438, i14 %sext_ln1171_754"   --->   Operation 984 'add' 'add_ln712_2171' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln712_439 = sext i14 %add_ln712_2171"   --->   Operation 985 'sext' 'sext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (1.31ns)   --->   "%add_ln712_2172 = add i16 %sext_ln712_439, i16 %sext_ln712_554"   --->   Operation 986 'add' 'add_ln712_2172' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln717_609 = sext i16 %p_read60336"   --->   Operation 987 'sext' 'sext_ln717_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (3.72ns)   --->   "%mul_ln1171_201 = mul i22 %sext_ln717_609, i22 4194278"   --->   Operation 988 'mul' 'mul_ln1171_201' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln717_415 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_201, i32 6, i32 21"   --->   Operation 989 'partselect' 'trunc_ln717_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (3.72ns)   --->   "%mul_ln717_43 = mul i22 %sext_ln717_609, i22 4194269"   --->   Operation 990 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln717_416 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_43, i32 6, i32 21"   --->   Operation 991 'partselect' 'trunc_ln717_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (3.72ns)   --->   "%mul_ln1171_202 = mul i22 %sext_ln717_609, i22 4194277"   --->   Operation 992 'mul' 'mul_ln1171_202' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln717_417 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_202, i32 6, i32 21"   --->   Operation 993 'partselect' 'trunc_ln717_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln1171_335 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read60336, i1 0"   --->   Operation 994 'bitconcatenate' 'shl_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln1171_766 = sext i17 %shl_ln1171_335"   --->   Operation 995 'sext' 'sext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (1.32ns)   --->   "%sub_ln1171_602 = sub i18 0, i18 %sext_ln1171_766"   --->   Operation 996 'sub' 'sub_ln1171_602' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln717_418 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_602, i32 6, i32 17"   --->   Operation 997 'partselect' 'trunc_ln717_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln717_610 = sext i12 %trunc_ln717_418"   --->   Operation 998 'sext' 'sext_ln717_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln717_611 = sext i16 %p_read_382"   --->   Operation 999 'sext' 'sext_ln717_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (3.72ns)   --->   "%mul_ln717_44 = mul i22 %sext_ln717_611, i22 4194267"   --->   Operation 1000 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln717_421 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_44, i32 6, i32 21"   --->   Operation 1001 'partselect' 'trunc_ln717_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln717_422 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_382, i32 3, i32 15"   --->   Operation 1002 'partselect' 'trunc_ln717_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln1171_771 = sext i13 %trunc_ln717_422"   --->   Operation 1003 'sext' 'sext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln717_614 = sext i16 %p_read_370"   --->   Operation 1004 'sext' 'sext_ln717_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln717_423 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_370, i32 3, i32 15"   --->   Operation 1005 'partselect' 'trunc_ln717_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1171_772 = sext i13 %trunc_ln717_423"   --->   Operation 1006 'sext' 'sext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln1171_337 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_370, i3 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln1171_773 = sext i19 %shl_ln1171_337"   --->   Operation 1008 'sext' 'sext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (1.34ns)   --->   "%add_ln1171_105 = add i20 %sext_ln1171_773, i20 %sext_ln717_614"   --->   Operation 1009 'add' 'add_ln1171_105' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln717_424 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_105, i32 6, i32 19"   --->   Operation 1010 'partselect' 'trunc_ln717_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln717_615 = sext i14 %trunc_ln717_424"   --->   Operation 1011 'sext' 'sext_ln717_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln717_425 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_370, i32 6, i32 15"   --->   Operation 1012 'partselect' 'trunc_ln717_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1171_774 = sext i10 %trunc_ln717_425"   --->   Operation 1013 'sext' 'sext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%shl_ln1171_338 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_370, i1 0"   --->   Operation 1014 'bitconcatenate' 'shl_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1171_775 = sext i17 %shl_ln1171_338"   --->   Operation 1015 'sext' 'sext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (1.34ns)   --->   "%sub_ln1171_605 = sub i20 %sext_ln1171_773, i20 %sext_ln1171_775"   --->   Operation 1016 'sub' 'sub_ln1171_605' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln717_426 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_605, i32 6, i32 19"   --->   Operation 1017 'partselect' 'trunc_ln717_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1171_776 = sext i14 %trunc_ln717_426"   --->   Operation 1018 'sext' 'sext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1171_777 = sext i16 %p_read_369"   --->   Operation 1019 'sext' 'sext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln1171_339 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_369, i3 0"   --->   Operation 1020 'bitconcatenate' 'shl_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1171_778 = sext i19 %shl_ln1171_339"   --->   Operation 1021 'sext' 'sext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln1171_340 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_369, i1 0"   --->   Operation 1022 'bitconcatenate' 'shl_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1171_779 = sext i17 %shl_ln1171_340"   --->   Operation 1023 'sext' 'sext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1171_780 = sext i17 %shl_ln1171_340"   --->   Operation 1024 'sext' 'sext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (1.34ns)   --->   "%sub_ln1171_606 = sub i20 %sext_ln1171_780, i20 %sext_ln1171_778"   --->   Operation 1025 'sub' 'sub_ln1171_606' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln717_427 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_606, i32 6, i32 19"   --->   Operation 1026 'partselect' 'trunc_ln717_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln1171_781 = sext i14 %trunc_ln717_427"   --->   Operation 1027 'sext' 'sext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (1.32ns)   --->   "%sub_ln1171_607 = sub i18 0, i18 %sext_ln1171_779"   --->   Operation 1028 'sub' 'sub_ln1171_607' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln717_428 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_607, i32 6, i32 17"   --->   Operation 1029 'partselect' 'trunc_ln717_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1171_782 = sext i12 %trunc_ln717_428"   --->   Operation 1030 'sext' 'sext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (1.34ns)   --->   "%sub_ln1171_608 = sub i20 %sext_ln1171_778, i20 %sext_ln1171_777"   --->   Operation 1031 'sub' 'sub_ln1171_608' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln717_429 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_608, i32 6, i32 19"   --->   Operation 1032 'partselect' 'trunc_ln717_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln717_616 = sext i14 %trunc_ln717_429"   --->   Operation 1033 'sext' 'sext_ln717_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln717_430 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_369, i32 4, i32 15"   --->   Operation 1034 'partselect' 'trunc_ln717_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln712_440 = sext i12 %trunc_ln717_430"   --->   Operation 1035 'sext' 'sext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (1.32ns)   --->   "%add_ln712_2174 = add i14 %sext_ln1171_772, i14 16128"   --->   Operation 1036 'add' 'add_ln712_2174' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln712_555 = sext i14 %add_ln712_2174"   --->   Operation 1037 'sext' 'sext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (1.32ns)   --->   "%add_ln712_2175 = add i15 %sext_ln712_555, i15 %sext_ln1171_781"   --->   Operation 1038 'add' 'add_ln712_2175' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (1.33ns)   --->   "%add_ln712_2178 = add i13 %sext_ln1171_782, i13 7904"   --->   Operation 1039 'add' 'add_ln712_2178' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln712_557 = sext i13 %add_ln712_2178"   --->   Operation 1040 'sext' 'sext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (1.32ns)   --->   "%add_ln712_2179 = add i15 %sext_ln712_557, i15 %sext_ln717_615"   --->   Operation 1041 'add' 'add_ln712_2179' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (1.34ns)   --->   "%add_ln712_2182 = add i11 %sext_ln1171_774, i11 256"   --->   Operation 1042 'add' 'add_ln712_2182' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln712_559 = sext i11 %add_ln712_2182"   --->   Operation 1043 'sext' 'sext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (1.32ns)   --->   "%add_ln712_2183 = add i15 %sext_ln712_559, i15 %sext_ln717_616"   --->   Operation 1044 'add' 'add_ln712_2183' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (1.32ns)   --->   "%add_ln712_2185 = add i15 %sext_ln717_610, i15 %sext_ln1171_776"   --->   Operation 1045 'add' 'add_ln712_2185' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln712_561 = sext i15 %add_ln712_2185"   --->   Operation 1046 'sext' 'sext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (1.33ns)   --->   "%add_ln712_2186 = add i13 %sext_ln712_440, i13 32"   --->   Operation 1047 'add' 'add_ln712_2186' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln712_443 = sext i13 %add_ln712_2186"   --->   Operation 1048 'sext' 'sext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (1.32ns)   --->   "%add_ln712_2187 = add i14 %sext_ln712_443, i14 %sext_ln1171_771"   --->   Operation 1049 'add' 'add_ln712_2187' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln712_444 = sext i14 %add_ln712_2187"   --->   Operation 1050 'sext' 'sext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (1.31ns)   --->   "%add_ln712_2188 = add i16 %sext_ln712_444, i16 %sext_ln712_561"   --->   Operation 1051 'add' 'add_ln712_2188' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln717_617 = sext i16 %p_read_381"   --->   Operation 1052 'sext' 'sext_ln717_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (3.72ns)   --->   "%mul_ln1171_203 = mul i22 %sext_ln717_617, i22 4194278"   --->   Operation 1053 'mul' 'mul_ln1171_203' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln717_431 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_203, i32 6, i32 21"   --->   Operation 1054 'partselect' 'trunc_ln717_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (3.72ns)   --->   "%mul_ln717_45 = mul i22 %sext_ln717_617, i22 4194269"   --->   Operation 1055 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln717_432 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_45, i32 6, i32 21"   --->   Operation 1056 'partselect' 'trunc_ln717_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (3.72ns)   --->   "%mul_ln1171_204 = mul i22 %sext_ln717_617, i22 4194277"   --->   Operation 1057 'mul' 'mul_ln1171_204' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln717_433 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_204, i32 6, i32 21"   --->   Operation 1058 'partselect' 'trunc_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln1171_341 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_381, i1 0"   --->   Operation 1059 'bitconcatenate' 'shl_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1171_783 = sext i17 %shl_ln1171_341"   --->   Operation 1060 'sext' 'sext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (1.32ns)   --->   "%sub_ln1171_609 = sub i18 0, i18 %sext_ln1171_783"   --->   Operation 1061 'sub' 'sub_ln1171_609' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln717_434 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_609, i32 6, i32 17"   --->   Operation 1062 'partselect' 'trunc_ln717_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln717_618 = sext i12 %trunc_ln717_434"   --->   Operation 1063 'sext' 'sext_ln717_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln717_619 = sext i16 %p_read_380"   --->   Operation 1064 'sext' 'sext_ln717_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (3.72ns)   --->   "%mul_ln717_46 = mul i22 %sext_ln717_619, i22 4194267"   --->   Operation 1065 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln717_437 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_46, i32 6, i32 21"   --->   Operation 1066 'partselect' 'trunc_ln717_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln717_438 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_380, i32 3, i32 15"   --->   Operation 1067 'partselect' 'trunc_ln717_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln1171_788 = sext i13 %trunc_ln717_438"   --->   Operation 1068 'sext' 'sext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln717_622 = sext i16 %p_read_368"   --->   Operation 1069 'sext' 'sext_ln717_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln717_439 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_368, i32 3, i32 15"   --->   Operation 1070 'partselect' 'trunc_ln717_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln1171_789 = sext i13 %trunc_ln717_439"   --->   Operation 1071 'sext' 'sext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%shl_ln1171_343 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_368, i3 0"   --->   Operation 1072 'bitconcatenate' 'shl_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln1171_790 = sext i19 %shl_ln1171_343"   --->   Operation 1073 'sext' 'sext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (1.34ns)   --->   "%add_ln1171_106 = add i20 %sext_ln1171_790, i20 %sext_ln717_622"   --->   Operation 1074 'add' 'add_ln1171_106' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln717_440 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_106, i32 6, i32 19"   --->   Operation 1075 'partselect' 'trunc_ln717_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln717_623 = sext i14 %trunc_ln717_440"   --->   Operation 1076 'sext' 'sext_ln717_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln717_441 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_368, i32 6, i32 15"   --->   Operation 1077 'partselect' 'trunc_ln717_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1171_791 = sext i10 %trunc_ln717_441"   --->   Operation 1078 'sext' 'sext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln1171_344 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_368, i1 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1171_792 = sext i17 %shl_ln1171_344"   --->   Operation 1080 'sext' 'sext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (1.34ns)   --->   "%sub_ln1171_612 = sub i20 %sext_ln1171_790, i20 %sext_ln1171_792"   --->   Operation 1081 'sub' 'sub_ln1171_612' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln717_442 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_612, i32 6, i32 19"   --->   Operation 1082 'partselect' 'trunc_ln717_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1171_793 = sext i14 %trunc_ln717_442"   --->   Operation 1083 'sext' 'sext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln1171_794 = sext i16 %p_read_367"   --->   Operation 1084 'sext' 'sext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln1171_345 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_367, i3 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1171_795 = sext i19 %shl_ln1171_345"   --->   Operation 1086 'sext' 'sext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%shl_ln1171_346 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_367, i1 0"   --->   Operation 1087 'bitconcatenate' 'shl_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1171_796 = sext i17 %shl_ln1171_346"   --->   Operation 1088 'sext' 'sext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1171_797 = sext i17 %shl_ln1171_346"   --->   Operation 1089 'sext' 'sext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (1.34ns)   --->   "%sub_ln1171_613 = sub i20 %sext_ln1171_797, i20 %sext_ln1171_795"   --->   Operation 1090 'sub' 'sub_ln1171_613' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln717_443 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_613, i32 6, i32 19"   --->   Operation 1091 'partselect' 'trunc_ln717_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1171_798 = sext i14 %trunc_ln717_443"   --->   Operation 1092 'sext' 'sext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (1.32ns)   --->   "%sub_ln1171_614 = sub i18 0, i18 %sext_ln1171_796"   --->   Operation 1093 'sub' 'sub_ln1171_614' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln717_444 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_614, i32 6, i32 17"   --->   Operation 1094 'partselect' 'trunc_ln717_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln1171_799 = sext i12 %trunc_ln717_444"   --->   Operation 1095 'sext' 'sext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (1.34ns)   --->   "%sub_ln1171_615 = sub i20 %sext_ln1171_795, i20 %sext_ln1171_794"   --->   Operation 1096 'sub' 'sub_ln1171_615' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln717_445 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_615, i32 6, i32 19"   --->   Operation 1097 'partselect' 'trunc_ln717_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln717_624 = sext i14 %trunc_ln717_445"   --->   Operation 1098 'sext' 'sext_ln717_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln717_446 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_367, i32 4, i32 15"   --->   Operation 1099 'partselect' 'trunc_ln717_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln712_445 = sext i12 %trunc_ln717_446"   --->   Operation 1100 'sext' 'sext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (1.32ns)   --->   "%add_ln712_2190 = add i14 %sext_ln1171_789, i14 16128"   --->   Operation 1101 'add' 'add_ln712_2190' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln712_562 = sext i14 %add_ln712_2190"   --->   Operation 1102 'sext' 'sext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (1.32ns)   --->   "%add_ln712_2191 = add i15 %sext_ln712_562, i15 %sext_ln1171_798"   --->   Operation 1103 'add' 'add_ln712_2191' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (1.33ns)   --->   "%add_ln712_2194 = add i13 %sext_ln1171_799, i13 7904"   --->   Operation 1104 'add' 'add_ln712_2194' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln712_564 = sext i13 %add_ln712_2194"   --->   Operation 1105 'sext' 'sext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (1.32ns)   --->   "%add_ln712_2195 = add i15 %sext_ln712_564, i15 %sext_ln717_623"   --->   Operation 1106 'add' 'add_ln712_2195' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (1.34ns)   --->   "%add_ln712_2198 = add i11 %sext_ln1171_791, i11 256"   --->   Operation 1107 'add' 'add_ln712_2198' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln712_566 = sext i11 %add_ln712_2198"   --->   Operation 1108 'sext' 'sext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (1.32ns)   --->   "%add_ln712_2199 = add i15 %sext_ln712_566, i15 %sext_ln717_624"   --->   Operation 1109 'add' 'add_ln712_2199' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (1.32ns)   --->   "%add_ln712_2201 = add i15 %sext_ln717_618, i15 %sext_ln1171_793"   --->   Operation 1110 'add' 'add_ln712_2201' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln712_568 = sext i15 %add_ln712_2201"   --->   Operation 1111 'sext' 'sext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (1.33ns)   --->   "%add_ln712_2202 = add i13 %sext_ln712_445, i13 32"   --->   Operation 1112 'add' 'add_ln712_2202' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln712_448 = sext i13 %add_ln712_2202"   --->   Operation 1113 'sext' 'sext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (1.32ns)   --->   "%add_ln712_2203 = add i14 %sext_ln712_448, i14 %sext_ln1171_788"   --->   Operation 1114 'add' 'add_ln712_2203' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln712_449 = sext i14 %add_ln712_2203"   --->   Operation 1115 'sext' 'sext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (1.31ns)   --->   "%add_ln712_2204 = add i16 %sext_ln712_449, i16 %sext_ln712_568"   --->   Operation 1116 'add' 'add_ln712_2204' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln717_625 = sext i16 %p_read_379"   --->   Operation 1117 'sext' 'sext_ln717_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (3.72ns)   --->   "%mul_ln1171_205 = mul i22 %sext_ln717_625, i22 4194278"   --->   Operation 1118 'mul' 'mul_ln1171_205' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln717_447 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_205, i32 6, i32 21"   --->   Operation 1119 'partselect' 'trunc_ln717_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (3.72ns)   --->   "%mul_ln717_47 = mul i22 %sext_ln717_625, i22 4194269"   --->   Operation 1120 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln717_448 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_47, i32 6, i32 21"   --->   Operation 1121 'partselect' 'trunc_ln717_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (3.72ns)   --->   "%mul_ln1171_206 = mul i22 %sext_ln717_625, i22 4194277"   --->   Operation 1122 'mul' 'mul_ln1171_206' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln717_449 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_206, i32 6, i32 21"   --->   Operation 1123 'partselect' 'trunc_ln717_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln1171_347 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_379, i1 0"   --->   Operation 1124 'bitconcatenate' 'shl_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1171_800 = sext i17 %shl_ln1171_347"   --->   Operation 1125 'sext' 'sext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (1.32ns)   --->   "%sub_ln1171_616 = sub i18 0, i18 %sext_ln1171_800"   --->   Operation 1126 'sub' 'sub_ln1171_616' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln717_450 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_616, i32 6, i32 17"   --->   Operation 1127 'partselect' 'trunc_ln717_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln717_626 = sext i12 %trunc_ln717_450"   --->   Operation 1128 'sext' 'sext_ln717_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln717_627 = sext i16 %p_read_378"   --->   Operation 1129 'sext' 'sext_ln717_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (3.72ns)   --->   "%mul_ln717_48 = mul i22 %sext_ln717_627, i22 4194267"   --->   Operation 1130 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln717_453 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_48, i32 6, i32 21"   --->   Operation 1131 'partselect' 'trunc_ln717_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln717_454 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_378, i32 3, i32 15"   --->   Operation 1132 'partselect' 'trunc_ln717_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1171_805 = sext i13 %trunc_ln717_454"   --->   Operation 1133 'sext' 'sext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln717_630 = sext i16 %p_read_366"   --->   Operation 1134 'sext' 'sext_ln717_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln717_455 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_366, i32 3, i32 15"   --->   Operation 1135 'partselect' 'trunc_ln717_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1171_806 = sext i13 %trunc_ln717_455"   --->   Operation 1136 'sext' 'sext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%shl_ln1171_349 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_366, i3 0"   --->   Operation 1137 'bitconcatenate' 'shl_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1171_807 = sext i19 %shl_ln1171_349"   --->   Operation 1138 'sext' 'sext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (1.34ns)   --->   "%add_ln1171_107 = add i20 %sext_ln1171_807, i20 %sext_ln717_630"   --->   Operation 1139 'add' 'add_ln1171_107' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln717_456 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_107, i32 6, i32 19"   --->   Operation 1140 'partselect' 'trunc_ln717_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln717_631 = sext i14 %trunc_ln717_456"   --->   Operation 1141 'sext' 'sext_ln717_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln717_457 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_366, i32 6, i32 15"   --->   Operation 1142 'partselect' 'trunc_ln717_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1171_808 = sext i10 %trunc_ln717_457"   --->   Operation 1143 'sext' 'sext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%shl_ln1171_350 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_366, i1 0"   --->   Operation 1144 'bitconcatenate' 'shl_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1171_809 = sext i17 %shl_ln1171_350"   --->   Operation 1145 'sext' 'sext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (1.34ns)   --->   "%sub_ln1171_619 = sub i20 %sext_ln1171_807, i20 %sext_ln1171_809"   --->   Operation 1146 'sub' 'sub_ln1171_619' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln717_458 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_619, i32 6, i32 19"   --->   Operation 1147 'partselect' 'trunc_ln717_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1171_810 = sext i14 %trunc_ln717_458"   --->   Operation 1148 'sext' 'sext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1171_811 = sext i16 %p_read_365"   --->   Operation 1149 'sext' 'sext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln1171_351 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_365, i3 0"   --->   Operation 1150 'bitconcatenate' 'shl_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1171_812 = sext i19 %shl_ln1171_351"   --->   Operation 1151 'sext' 'sext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%shl_ln1171_352 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_365, i1 0"   --->   Operation 1152 'bitconcatenate' 'shl_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1171_813 = sext i17 %shl_ln1171_352"   --->   Operation 1153 'sext' 'sext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln1171_814 = sext i17 %shl_ln1171_352"   --->   Operation 1154 'sext' 'sext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (1.34ns)   --->   "%sub_ln1171_620 = sub i20 %sext_ln1171_814, i20 %sext_ln1171_812"   --->   Operation 1155 'sub' 'sub_ln1171_620' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln717_459 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_620, i32 6, i32 19"   --->   Operation 1156 'partselect' 'trunc_ln717_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1171_815 = sext i14 %trunc_ln717_459"   --->   Operation 1157 'sext' 'sext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (1.32ns)   --->   "%sub_ln1171_621 = sub i18 0, i18 %sext_ln1171_813"   --->   Operation 1158 'sub' 'sub_ln1171_621' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln717_460 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_621, i32 6, i32 17"   --->   Operation 1159 'partselect' 'trunc_ln717_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln1171_816 = sext i12 %trunc_ln717_460"   --->   Operation 1160 'sext' 'sext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (1.34ns)   --->   "%sub_ln1171_622 = sub i20 %sext_ln1171_812, i20 %sext_ln1171_811"   --->   Operation 1161 'sub' 'sub_ln1171_622' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln717_461 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_622, i32 6, i32 19"   --->   Operation 1162 'partselect' 'trunc_ln717_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln717_632 = sext i14 %trunc_ln717_461"   --->   Operation 1163 'sext' 'sext_ln717_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln717_462 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_365, i32 4, i32 15"   --->   Operation 1164 'partselect' 'trunc_ln717_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln712_450 = sext i12 %trunc_ln717_462"   --->   Operation 1165 'sext' 'sext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (1.32ns)   --->   "%add_ln712_2206 = add i14 %sext_ln1171_806, i14 16128"   --->   Operation 1166 'add' 'add_ln712_2206' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln712_569 = sext i14 %add_ln712_2206"   --->   Operation 1167 'sext' 'sext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (1.32ns)   --->   "%add_ln712_2207 = add i15 %sext_ln712_569, i15 %sext_ln1171_815"   --->   Operation 1168 'add' 'add_ln712_2207' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1169 [1/1] (1.33ns)   --->   "%add_ln712_2210 = add i13 %sext_ln1171_816, i13 7904"   --->   Operation 1169 'add' 'add_ln712_2210' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln712_571 = sext i13 %add_ln712_2210"   --->   Operation 1170 'sext' 'sext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.32ns)   --->   "%add_ln712_2211 = add i15 %sext_ln712_571, i15 %sext_ln717_631"   --->   Operation 1171 'add' 'add_ln712_2211' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (1.34ns)   --->   "%add_ln712_2214 = add i11 %sext_ln1171_808, i11 256"   --->   Operation 1172 'add' 'add_ln712_2214' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln712_573 = sext i11 %add_ln712_2214"   --->   Operation 1173 'sext' 'sext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (1.32ns)   --->   "%add_ln712_2215 = add i15 %sext_ln712_573, i15 %sext_ln717_632"   --->   Operation 1174 'add' 'add_ln712_2215' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (1.32ns)   --->   "%add_ln712_2217 = add i15 %sext_ln717_626, i15 %sext_ln1171_810"   --->   Operation 1175 'add' 'add_ln712_2217' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln712_575 = sext i15 %add_ln712_2217"   --->   Operation 1176 'sext' 'sext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (1.33ns)   --->   "%add_ln712_2218 = add i13 %sext_ln712_450, i13 32"   --->   Operation 1177 'add' 'add_ln712_2218' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln712_453 = sext i13 %add_ln712_2218"   --->   Operation 1178 'sext' 'sext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (1.32ns)   --->   "%add_ln712_2219 = add i14 %sext_ln712_453, i14 %sext_ln1171_805"   --->   Operation 1179 'add' 'add_ln712_2219' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln712_454 = sext i14 %add_ln712_2219"   --->   Operation 1180 'sext' 'sext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (1.31ns)   --->   "%add_ln712_2220 = add i16 %sext_ln712_454, i16 %sext_ln712_575"   --->   Operation 1181 'add' 'add_ln712_2220' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln717_633 = sext i16 %p_read_377"   --->   Operation 1182 'sext' 'sext_ln717_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (3.72ns)   --->   "%mul_ln1171_207 = mul i22 %sext_ln717_633, i22 4194278"   --->   Operation 1183 'mul' 'mul_ln1171_207' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln717_463 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_207, i32 6, i32 21"   --->   Operation 1184 'partselect' 'trunc_ln717_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (3.72ns)   --->   "%mul_ln717_49 = mul i22 %sext_ln717_633, i22 4194269"   --->   Operation 1185 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln717_464 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_49, i32 6, i32 21"   --->   Operation 1186 'partselect' 'trunc_ln717_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln1171_353 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_377, i1 0"   --->   Operation 1187 'bitconcatenate' 'shl_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1171_817 = sext i17 %shl_ln1171_353"   --->   Operation 1188 'sext' 'sext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (1.32ns)   --->   "%sub_ln1171_623 = sub i18 0, i18 %sext_ln1171_817"   --->   Operation 1189 'sub' 'sub_ln1171_623' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln717_466 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_623, i32 6, i32 17"   --->   Operation 1190 'partselect' 'trunc_ln717_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln717_634 = sext i12 %trunc_ln717_466"   --->   Operation 1191 'sext' 'sext_ln717_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln717_638 = sext i16 %p_read80356"   --->   Operation 1192 'sext' 'sext_ln717_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln717_471 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read80356, i32 3, i32 15"   --->   Operation 1193 'partselect' 'trunc_ln717_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1171_823 = sext i13 %trunc_ln717_471"   --->   Operation 1194 'sext' 'sext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%shl_ln1171_355 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read80356, i3 0"   --->   Operation 1195 'bitconcatenate' 'shl_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln1171_824 = sext i19 %shl_ln1171_355"   --->   Operation 1196 'sext' 'sext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (1.34ns)   --->   "%add_ln1171_108 = add i20 %sext_ln1171_824, i20 %sext_ln717_638"   --->   Operation 1197 'add' 'add_ln1171_108' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln717_472 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_108, i32 6, i32 19"   --->   Operation 1198 'partselect' 'trunc_ln717_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln717_639 = sext i14 %trunc_ln717_472"   --->   Operation 1199 'sext' 'sext_ln717_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln717_473 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read80356, i32 6, i32 15"   --->   Operation 1200 'partselect' 'trunc_ln717_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1171_825 = sext i10 %trunc_ln717_473"   --->   Operation 1201 'sext' 'sext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln1171_356 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read80356, i1 0"   --->   Operation 1202 'bitconcatenate' 'shl_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln1171_826 = sext i17 %shl_ln1171_356"   --->   Operation 1203 'sext' 'sext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (1.34ns)   --->   "%sub_ln1171_626 = sub i20 %sext_ln1171_824, i20 %sext_ln1171_826"   --->   Operation 1204 'sub' 'sub_ln1171_626' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln717_474 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_626, i32 6, i32 19"   --->   Operation 1205 'partselect' 'trunc_ln717_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1171_827 = sext i14 %trunc_ln717_474"   --->   Operation 1206 'sext' 'sext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln1171_828 = sext i16 %p_read_364"   --->   Operation 1207 'sext' 'sext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%shl_ln1171_357 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_364, i3 0"   --->   Operation 1208 'bitconcatenate' 'shl_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1171_829 = sext i19 %shl_ln1171_357"   --->   Operation 1209 'sext' 'sext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%shl_ln1171_358 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_364, i1 0"   --->   Operation 1210 'bitconcatenate' 'shl_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln1171_830 = sext i17 %shl_ln1171_358"   --->   Operation 1211 'sext' 'sext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1171_831 = sext i17 %shl_ln1171_358"   --->   Operation 1212 'sext' 'sext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (1.34ns)   --->   "%sub_ln1171_627 = sub i20 %sext_ln1171_831, i20 %sext_ln1171_829"   --->   Operation 1213 'sub' 'sub_ln1171_627' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln717_475 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_627, i32 6, i32 19"   --->   Operation 1214 'partselect' 'trunc_ln717_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln1171_832 = sext i14 %trunc_ln717_475"   --->   Operation 1215 'sext' 'sext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (1.32ns)   --->   "%sub_ln1171_628 = sub i18 0, i18 %sext_ln1171_830"   --->   Operation 1216 'sub' 'sub_ln1171_628' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln717_476 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_628, i32 6, i32 17"   --->   Operation 1217 'partselect' 'trunc_ln717_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1171_833 = sext i12 %trunc_ln717_476"   --->   Operation 1218 'sext' 'sext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (1.34ns)   --->   "%sub_ln1171_629 = sub i20 %sext_ln1171_829, i20 %sext_ln1171_828"   --->   Operation 1219 'sub' 'sub_ln1171_629' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln717_477 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_629, i32 6, i32 19"   --->   Operation 1220 'partselect' 'trunc_ln717_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln717_640 = sext i14 %trunc_ln717_477"   --->   Operation 1221 'sext' 'sext_ln717_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln717_478 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_364, i32 4, i32 15"   --->   Operation 1222 'partselect' 'trunc_ln717_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (1.32ns)   --->   "%add_ln712_2222 = add i14 %sext_ln1171_823, i14 16128"   --->   Operation 1223 'add' 'add_ln712_2222' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln712_576 = sext i14 %add_ln712_2222"   --->   Operation 1224 'sext' 'sext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (1.32ns)   --->   "%add_ln712_2223 = add i15 %sext_ln712_576, i15 %sext_ln1171_832"   --->   Operation 1225 'add' 'add_ln712_2223' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1226 [1/1] (1.33ns)   --->   "%add_ln712_2226 = add i13 %sext_ln1171_833, i13 7904"   --->   Operation 1226 'add' 'add_ln712_2226' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln712_578 = sext i13 %add_ln712_2226"   --->   Operation 1227 'sext' 'sext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (1.32ns)   --->   "%add_ln712_2227 = add i15 %sext_ln712_578, i15 %sext_ln717_639"   --->   Operation 1228 'add' 'add_ln712_2227' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (1.34ns)   --->   "%add_ln712_2230 = add i11 %sext_ln1171_825, i11 256"   --->   Operation 1229 'add' 'add_ln712_2230' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln712_580 = sext i11 %add_ln712_2230"   --->   Operation 1230 'sext' 'sext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (1.32ns)   --->   "%add_ln712_2231 = add i15 %sext_ln712_580, i15 %sext_ln717_640"   --->   Operation 1231 'add' 'add_ln712_2231' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (1.32ns)   --->   "%add_ln712_2233 = add i15 %sext_ln717_634, i15 %sext_ln1171_827"   --->   Operation 1232 'add' 'add_ln712_2233' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln717_646 = sext i16 %p_read_363"   --->   Operation 1233 'sext' 'sext_ln717_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln717_487 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_363, i32 3, i32 15"   --->   Operation 1234 'partselect' 'trunc_ln717_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1171_840 = sext i13 %trunc_ln717_487"   --->   Operation 1235 'sext' 'sext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%shl_ln1171_361 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_363, i3 0"   --->   Operation 1236 'bitconcatenate' 'shl_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1171_841 = sext i19 %shl_ln1171_361"   --->   Operation 1237 'sext' 'sext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (1.34ns)   --->   "%add_ln1171_109 = add i20 %sext_ln1171_841, i20 %sext_ln717_646"   --->   Operation 1238 'add' 'add_ln1171_109' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln717_488 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_109, i32 6, i32 19"   --->   Operation 1239 'partselect' 'trunc_ln717_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln717_647 = sext i14 %trunc_ln717_488"   --->   Operation 1240 'sext' 'sext_ln717_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln717_489 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_363, i32 6, i32 15"   --->   Operation 1241 'partselect' 'trunc_ln717_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1171_842 = sext i10 %trunc_ln717_489"   --->   Operation 1242 'sext' 'sext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%shl_ln1171_362 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_363, i1 0"   --->   Operation 1243 'bitconcatenate' 'shl_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1171_843 = sext i17 %shl_ln1171_362"   --->   Operation 1244 'sext' 'sext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (1.34ns)   --->   "%sub_ln1171_633 = sub i20 %sext_ln1171_841, i20 %sext_ln1171_843"   --->   Operation 1245 'sub' 'sub_ln1171_633' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln717_490 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_633, i32 6, i32 19"   --->   Operation 1246 'partselect' 'trunc_ln717_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln1171_845 = sext i16 %p_read_362"   --->   Operation 1247 'sext' 'sext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln1171_363 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_362, i3 0"   --->   Operation 1248 'bitconcatenate' 'shl_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln1171_846 = sext i19 %shl_ln1171_363"   --->   Operation 1249 'sext' 'sext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%shl_ln1171_364 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_362, i1 0"   --->   Operation 1250 'bitconcatenate' 'shl_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln1171_847 = sext i17 %shl_ln1171_364"   --->   Operation 1251 'sext' 'sext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1171_848 = sext i17 %shl_ln1171_364"   --->   Operation 1252 'sext' 'sext_ln1171_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (1.34ns)   --->   "%sub_ln1171_634 = sub i20 %sext_ln1171_848, i20 %sext_ln1171_846"   --->   Operation 1253 'sub' 'sub_ln1171_634' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln717_491 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_634, i32 6, i32 19"   --->   Operation 1254 'partselect' 'trunc_ln717_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln1171_849 = sext i14 %trunc_ln717_491"   --->   Operation 1255 'sext' 'sext_ln1171_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (1.32ns)   --->   "%sub_ln1171_635 = sub i18 0, i18 %sext_ln1171_847"   --->   Operation 1256 'sub' 'sub_ln1171_635' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln717_492 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_635, i32 6, i32 17"   --->   Operation 1257 'partselect' 'trunc_ln717_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln1171_850 = sext i12 %trunc_ln717_492"   --->   Operation 1258 'sext' 'sext_ln1171_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (1.34ns)   --->   "%sub_ln1171_636 = sub i20 %sext_ln1171_846, i20 %sext_ln1171_845"   --->   Operation 1259 'sub' 'sub_ln1171_636' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln717_493 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_636, i32 6, i32 19"   --->   Operation 1260 'partselect' 'trunc_ln717_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln717_648 = sext i14 %trunc_ln717_493"   --->   Operation 1261 'sext' 'sext_ln717_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln717_494 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_362, i32 4, i32 15"   --->   Operation 1262 'partselect' 'trunc_ln717_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (1.32ns)   --->   "%add_ln712_2238 = add i14 %sext_ln1171_840, i14 16128"   --->   Operation 1263 'add' 'add_ln712_2238' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln712_583 = sext i14 %add_ln712_2238"   --->   Operation 1264 'sext' 'sext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (1.32ns)   --->   "%add_ln712_2239 = add i15 %sext_ln712_583, i15 %sext_ln1171_849"   --->   Operation 1265 'add' 'add_ln712_2239' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (1.33ns)   --->   "%add_ln712_2242 = add i13 %sext_ln1171_850, i13 7904"   --->   Operation 1266 'add' 'add_ln712_2242' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln712_585 = sext i13 %add_ln712_2242"   --->   Operation 1267 'sext' 'sext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (1.32ns)   --->   "%add_ln712_2243 = add i15 %sext_ln712_585, i15 %sext_ln717_647"   --->   Operation 1268 'add' 'add_ln712_2243' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (1.34ns)   --->   "%add_ln712_2246 = add i11 %sext_ln1171_842, i11 256"   --->   Operation 1269 'add' 'add_ln712_2246' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln712_587 = sext i11 %add_ln712_2246"   --->   Operation 1270 'sext' 'sext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (1.32ns)   --->   "%add_ln712_2247 = add i15 %sext_ln712_587, i15 %sext_ln717_648"   --->   Operation 1271 'add' 'add_ln712_2247' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 1, void @empty_2"   --->   Operation 1272 'speclatency' 'speclatency_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%specresourcelimit_ln29 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 70, void @empty_1, void @empty_2, void @empty_2, void @empty_2" [src/nnet_utils/nnet_conv2d_latency.h:29->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1273 'specresourcelimit' 'specresourcelimit_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%p_read_374 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read69" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1274 'read' 'p_read_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%p_read_375 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read68" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1275 'read' 'p_read_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%p_read_376 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read67" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1276 'read' 'p_read_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln1171_530 = sext i16 %p_read1285"   --->   Operation 1277 'sext' 'sext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln1171_531 = sext i16 %p_read1285"   --->   Operation 1278 'sext' 'sext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1285, i3 0"   --->   Operation 1279 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1171_532 = sext i19 %shl_ln1171_s"   --->   Operation 1280 'sext' 'sext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (1.34ns)   --->   "%sub_ln1171_505 = sub i20 %sext_ln1171_532, i20 %sext_ln1171_530"   --->   Operation 1281 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_505, i32 6, i32 19"   --->   Operation 1282 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln717_500 = sext i14 %trunc_ln717_195"   --->   Operation 1283 'sext' 'sext_ln717_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read1285, i2 0"   --->   Operation 1284 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %tmp"   --->   Operation 1285 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (1.33ns)   --->   "%sub_ln1171_506 = sub i19 %sext_ln1171_531, i19 %sext_ln1171"   --->   Operation 1286 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln717_196 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_506, i32 6, i32 18"   --->   Operation 1287 'partselect' 'trunc_ln717_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln717_501 = sext i13 %trunc_ln717_196"   --->   Operation 1288 'sext' 'sext_ln717_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i16 %trunc_ln, i16 %sext_ln717_500"   --->   Operation 1289 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln712_447 = sext i15 %add_ln712_1951"   --->   Operation 1290 'sext' 'sext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1291 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1952 = add i16 %sext_ln712_447, i16 %add_ln712"   --->   Operation 1291 'add' 'add_ln712_1952' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1953 = add i16 %trunc_ln717_s, i16 %sext_ln717_501"   --->   Operation 1292 'add' 'add_ln712_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln712_452 = sext i15 %add_ln712_1955"   --->   Operation 1293 'sext' 'sext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1956 = add i16 %sext_ln712_452, i16 %add_ln712_1953"   --->   Operation 1294 'add' 'add_ln712_1956' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1957 = add i16 %trunc_ln717_193, i16 %trunc_ln717_197"   --->   Operation 1295 'add' 'add_ln712_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln712_457 = sext i15 %add_ln712_1959"   --->   Operation 1296 'sext' 'sext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1960 = add i16 %sext_ln712_457, i16 %add_ln712_1957"   --->   Operation 1297 'add' 'add_ln712_1960' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1171_546 = sext i16 %p_read3287"   --->   Operation 1298 'sext' 'sext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1171_547 = sext i16 %p_read3287"   --->   Operation 1299 'sext' 'sext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%shl_ln1171_258 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3287, i3 0"   --->   Operation 1300 'bitconcatenate' 'shl_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln1171_548 = sext i19 %shl_ln1171_258"   --->   Operation 1301 'sext' 'sext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (1.34ns)   --->   "%sub_ln1171_512 = sub i20 %sext_ln1171_548, i20 %sext_ln1171_546"   --->   Operation 1302 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_512, i32 6, i32 19"   --->   Operation 1303 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln717_508 = sext i14 %trunc_ln717_211"   --->   Operation 1304 'sext' 'sext_ln717_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read3287, i2 0"   --->   Operation 1305 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln1171_549 = sext i18 %tmp_s"   --->   Operation 1306 'sext' 'sext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (1.33ns)   --->   "%sub_ln1171_513 = sub i19 %sext_ln1171_547, i19 %sext_ln1171_549"   --->   Operation 1307 'sub' 'sub_ln1171_513' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_513, i32 6, i32 18"   --->   Operation 1308 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln717_509 = sext i13 %trunc_ln717_212"   --->   Operation 1309 'sext' 'sext_ln717_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1965 = add i16 %trunc_ln717_207, i16 %sext_ln717_508"   --->   Operation 1310 'add' 'add_ln712_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i15 %add_ln712_1967"   --->   Operation 1311 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1968 = add i16 %sext_ln712_465, i16 %add_ln712_1965"   --->   Operation 1312 'add' 'add_ln712_1968' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1969 = add i16 %trunc_ln717_208, i16 %sext_ln717_509"   --->   Operation 1313 'add' 'add_ln712_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i15 %add_ln712_1971"   --->   Operation 1314 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1972 = add i16 %sext_ln712_467, i16 %add_ln712_1969"   --->   Operation 1315 'add' 'add_ln712_1972' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1973 = add i16 %trunc_ln717_209, i16 %trunc_ln717_213"   --->   Operation 1316 'add' 'add_ln712_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i15 %add_ln712_1975"   --->   Operation 1317 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1976 = add i16 %sext_ln712_469, i16 %add_ln712_1973"   --->   Operation 1318 'add' 'add_ln712_1976' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1171_563 = sext i16 %p_read5289"   --->   Operation 1319 'sext' 'sext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1171_564 = sext i16 %p_read5289"   --->   Operation 1320 'sext' 'sext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%shl_ln1171_264 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read5289, i3 0"   --->   Operation 1321 'bitconcatenate' 'shl_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln1171_565 = sext i19 %shl_ln1171_264"   --->   Operation 1322 'sext' 'sext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (1.34ns)   --->   "%sub_ln1171_519 = sub i20 %sext_ln1171_565, i20 %sext_ln1171_563"   --->   Operation 1323 'sub' 'sub_ln1171_519' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_519, i32 6, i32 19"   --->   Operation 1324 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln717_516 = sext i14 %trunc_ln717_227"   --->   Operation 1325 'sext' 'sext_ln717_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read5289, i2 0"   --->   Operation 1326 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln1171_566 = sext i18 %tmp_149"   --->   Operation 1327 'sext' 'sext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (1.33ns)   --->   "%sub_ln1171_520 = sub i19 %sext_ln1171_564, i19 %sext_ln1171_566"   --->   Operation 1328 'sub' 'sub_ln1171_520' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_520, i32 6, i32 18"   --->   Operation 1329 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln717_517 = sext i13 %trunc_ln717_228"   --->   Operation 1330 'sext' 'sext_ln717_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1981 = add i16 %trunc_ln717_223, i16 %sext_ln717_516"   --->   Operation 1331 'add' 'add_ln712_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i15 %add_ln712_1983"   --->   Operation 1332 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1984 = add i16 %sext_ln712_472, i16 %add_ln712_1981"   --->   Operation 1333 'add' 'add_ln712_1984' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1985 = add i16 %trunc_ln717_224, i16 %sext_ln717_517"   --->   Operation 1334 'add' 'add_ln712_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i15 %add_ln712_1987"   --->   Operation 1335 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1988 = add i16 %sext_ln712_474, i16 %add_ln712_1985"   --->   Operation 1336 'add' 'add_ln712_1988' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1989 = add i16 %trunc_ln717_225, i16 %trunc_ln717_229"   --->   Operation 1337 'add' 'add_ln712_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i15 %add_ln712_1991"   --->   Operation 1338 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1992 = add i16 %sext_ln712_476, i16 %add_ln712_1989"   --->   Operation 1339 'add' 'add_ln712_1992' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln1171_580 = sext i16 %p_read7291"   --->   Operation 1340 'sext' 'sext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln1171_581 = sext i16 %p_read7291"   --->   Operation 1341 'sext' 'sext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%shl_ln1171_270 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read7291, i3 0"   --->   Operation 1342 'bitconcatenate' 'shl_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1171_582 = sext i19 %shl_ln1171_270"   --->   Operation 1343 'sext' 'sext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (1.34ns)   --->   "%sub_ln1171_526 = sub i20 %sext_ln1171_582, i20 %sext_ln1171_580"   --->   Operation 1344 'sub' 'sub_ln1171_526' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln717_243 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_526, i32 6, i32 19"   --->   Operation 1345 'partselect' 'trunc_ln717_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln717_524 = sext i14 %trunc_ln717_243"   --->   Operation 1346 'sext' 'sext_ln717_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read7291, i2 0"   --->   Operation 1347 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln1171_583 = sext i18 %tmp_150"   --->   Operation 1348 'sext' 'sext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (1.33ns)   --->   "%sub_ln1171_527 = sub i19 %sext_ln1171_581, i19 %sext_ln1171_583"   --->   Operation 1349 'sub' 'sub_ln1171_527' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln717_244 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_527, i32 6, i32 18"   --->   Operation 1350 'partselect' 'trunc_ln717_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln717_525 = sext i13 %trunc_ln717_244"   --->   Operation 1351 'sext' 'sext_ln717_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1997 = add i16 %trunc_ln717_239, i16 %sext_ln717_524"   --->   Operation 1352 'add' 'add_ln712_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1999"   --->   Operation 1353 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2000 = add i16 %sext_ln712_479, i16 %add_ln712_1997"   --->   Operation 1354 'add' 'add_ln712_2000' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2001 = add i16 %trunc_ln717_240, i16 %sext_ln717_525"   --->   Operation 1355 'add' 'add_ln712_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i15 %add_ln712_2003"   --->   Operation 1356 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1357 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2004 = add i16 %sext_ln712_481, i16 %add_ln712_2001"   --->   Operation 1357 'add' 'add_ln712_2004' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2005 = add i16 %trunc_ln717_241, i16 %trunc_ln717_245"   --->   Operation 1358 'add' 'add_ln712_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i15 %add_ln712_2007"   --->   Operation 1359 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2008 = add i16 %sext_ln712_483, i16 %add_ln712_2005"   --->   Operation 1360 'add' 'add_ln712_2008' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1171_597 = sext i16 %p_read9293"   --->   Operation 1361 'sext' 'sext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln1171_598 = sext i16 %p_read9293"   --->   Operation 1362 'sext' 'sext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%shl_ln1171_276 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read9293, i3 0"   --->   Operation 1363 'bitconcatenate' 'shl_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1171_599 = sext i19 %shl_ln1171_276"   --->   Operation 1364 'sext' 'sext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (1.34ns)   --->   "%sub_ln1171_533 = sub i20 %sext_ln1171_599, i20 %sext_ln1171_597"   --->   Operation 1365 'sub' 'sub_ln1171_533' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_533, i32 6, i32 19"   --->   Operation 1366 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln717_532 = sext i14 %trunc_ln717_259"   --->   Operation 1367 'sext' 'sext_ln717_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read9293, i2 0"   --->   Operation 1368 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln1171_600 = sext i18 %tmp_151"   --->   Operation 1369 'sext' 'sext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (1.33ns)   --->   "%sub_ln1171_534 = sub i19 %sext_ln1171_598, i19 %sext_ln1171_600"   --->   Operation 1370 'sub' 'sub_ln1171_534' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_534, i32 6, i32 18"   --->   Operation 1371 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln717_533 = sext i13 %trunc_ln717_260"   --->   Operation 1372 'sext' 'sext_ln717_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2013 = add i16 %trunc_ln717_255, i16 %sext_ln717_532"   --->   Operation 1373 'add' 'add_ln712_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i15 %add_ln712_2015"   --->   Operation 1374 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2016 = add i16 %sext_ln712_486, i16 %add_ln712_2013"   --->   Operation 1375 'add' 'add_ln712_2016' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2017 = add i16 %trunc_ln717_256, i16 %sext_ln717_533"   --->   Operation 1376 'add' 'add_ln712_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i15 %add_ln712_2019"   --->   Operation 1377 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1378 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2020 = add i16 %sext_ln712_488, i16 %add_ln712_2017"   --->   Operation 1378 'add' 'add_ln712_2020' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2021 = add i16 %trunc_ln717_257, i16 %trunc_ln717_261"   --->   Operation 1379 'add' 'add_ln712_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i15 %add_ln712_2023"   --->   Operation 1380 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2024 = add i16 %sext_ln712_490, i16 %add_ln712_2021"   --->   Operation 1381 'add' 'add_ln712_2024' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1171_614 = sext i16 %p_read_420"   --->   Operation 1382 'sext' 'sext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln1171_615 = sext i16 %p_read_420"   --->   Operation 1383 'sext' 'sext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%shl_ln1171_282 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_420, i3 0"   --->   Operation 1384 'bitconcatenate' 'shl_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1171_616 = sext i19 %shl_ln1171_282"   --->   Operation 1385 'sext' 'sext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (1.34ns)   --->   "%sub_ln1171_540 = sub i20 %sext_ln1171_616, i20 %sext_ln1171_614"   --->   Operation 1386 'sub' 'sub_ln1171_540' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_540, i32 6, i32 19"   --->   Operation 1387 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln717_540 = sext i14 %trunc_ln717_275"   --->   Operation 1388 'sext' 'sext_ln717_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_420, i2 0"   --->   Operation 1389 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln1171_617 = sext i18 %tmp_152"   --->   Operation 1390 'sext' 'sext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (1.33ns)   --->   "%sub_ln1171_541 = sub i19 %sext_ln1171_615, i19 %sext_ln1171_617"   --->   Operation 1391 'sub' 'sub_ln1171_541' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_541, i32 6, i32 18"   --->   Operation 1392 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln717_541 = sext i13 %trunc_ln717_276"   --->   Operation 1393 'sext' 'sext_ln717_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2029 = add i16 %trunc_ln717_271, i16 %sext_ln717_540"   --->   Operation 1394 'add' 'add_ln712_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln712_493 = sext i15 %add_ln712_2031"   --->   Operation 1395 'sext' 'sext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2032 = add i16 %sext_ln712_493, i16 %add_ln712_2029"   --->   Operation 1396 'add' 'add_ln712_2032' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2033 = add i16 %trunc_ln717_272, i16 %sext_ln717_541"   --->   Operation 1397 'add' 'add_ln712_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i15 %add_ln712_2035"   --->   Operation 1398 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2036 = add i16 %sext_ln712_495, i16 %add_ln712_2033"   --->   Operation 1399 'add' 'add_ln712_2036' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2037 = add i16 %trunc_ln717_273, i16 %trunc_ln717_277"   --->   Operation 1400 'add' 'add_ln712_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i15 %add_ln712_2039"   --->   Operation 1401 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2040 = add i16 %sext_ln712_497, i16 %add_ln712_2037"   --->   Operation 1402 'add' 'add_ln712_2040' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln1171_631 = sext i16 %p_read_418"   --->   Operation 1403 'sext' 'sext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln1171_632 = sext i16 %p_read_418"   --->   Operation 1404 'sext' 'sext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%shl_ln1171_288 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_418, i3 0"   --->   Operation 1405 'bitconcatenate' 'shl_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1171_633 = sext i19 %shl_ln1171_288"   --->   Operation 1406 'sext' 'sext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (1.34ns)   --->   "%sub_ln1171_547 = sub i20 %sext_ln1171_633, i20 %sext_ln1171_631"   --->   Operation 1407 'sub' 'sub_ln1171_547' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln717_291 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_547, i32 6, i32 19"   --->   Operation 1408 'partselect' 'trunc_ln717_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln717_548 = sext i14 %trunc_ln717_291"   --->   Operation 1409 'sext' 'sext_ln717_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_418, i2 0"   --->   Operation 1410 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1171_634 = sext i18 %tmp_153"   --->   Operation 1411 'sext' 'sext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (1.33ns)   --->   "%sub_ln1171_548 = sub i19 %sext_ln1171_632, i19 %sext_ln1171_634"   --->   Operation 1412 'sub' 'sub_ln1171_548' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln717_292 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_548, i32 6, i32 18"   --->   Operation 1413 'partselect' 'trunc_ln717_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln717_549 = sext i13 %trunc_ln717_292"   --->   Operation 1414 'sext' 'sext_ln717_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2045 = add i16 %trunc_ln717_287, i16 %sext_ln717_548"   --->   Operation 1415 'add' 'add_ln712_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i15 %add_ln712_2047"   --->   Operation 1416 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2048 = add i16 %sext_ln712_500, i16 %add_ln712_2045"   --->   Operation 1417 'add' 'add_ln712_2048' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2049 = add i16 %trunc_ln717_288, i16 %sext_ln717_549"   --->   Operation 1418 'add' 'add_ln712_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln712_502 = sext i15 %add_ln712_2051"   --->   Operation 1419 'sext' 'sext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2052 = add i16 %sext_ln712_502, i16 %add_ln712_2049"   --->   Operation 1420 'add' 'add_ln712_2052' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2053 = add i16 %trunc_ln717_289, i16 %trunc_ln717_293"   --->   Operation 1421 'add' 'add_ln712_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i15 %add_ln712_2055"   --->   Operation 1422 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1423 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2056 = add i16 %sext_ln712_504, i16 %add_ln712_2053"   --->   Operation 1423 'add' 'add_ln712_2056' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1171_648 = sext i16 %p_read_403"   --->   Operation 1424 'sext' 'sext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1171_649 = sext i16 %p_read_403"   --->   Operation 1425 'sext' 'sext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%shl_ln1171_294 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_403, i3 0"   --->   Operation 1426 'bitconcatenate' 'shl_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln1171_650 = sext i19 %shl_ln1171_294"   --->   Operation 1427 'sext' 'sext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (1.34ns)   --->   "%sub_ln1171_554 = sub i20 %sext_ln1171_650, i20 %sext_ln1171_648"   --->   Operation 1428 'sub' 'sub_ln1171_554' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln717_307 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_554, i32 6, i32 19"   --->   Operation 1429 'partselect' 'trunc_ln717_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln717_556 = sext i14 %trunc_ln717_307"   --->   Operation 1430 'sext' 'sext_ln717_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_403, i2 0"   --->   Operation 1431 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln1171_651 = sext i18 %tmp_154"   --->   Operation 1432 'sext' 'sext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (1.33ns)   --->   "%sub_ln1171_555 = sub i19 %sext_ln1171_649, i19 %sext_ln1171_651"   --->   Operation 1433 'sub' 'sub_ln1171_555' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_555, i32 6, i32 18"   --->   Operation 1434 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln717_557 = sext i13 %trunc_ln717_308"   --->   Operation 1435 'sext' 'sext_ln717_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2061 = add i16 %trunc_ln717_303, i16 %sext_ln717_556"   --->   Operation 1436 'add' 'add_ln712_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i15 %add_ln712_2063"   --->   Operation 1437 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2064 = add i16 %sext_ln712_507, i16 %add_ln712_2061"   --->   Operation 1438 'add' 'add_ln712_2064' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2065 = add i16 %trunc_ln717_304, i16 %sext_ln717_557"   --->   Operation 1439 'add' 'add_ln712_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i15 %add_ln712_2067"   --->   Operation 1440 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2068 = add i16 %sext_ln712_509, i16 %add_ln712_2065"   --->   Operation 1441 'add' 'add_ln712_2068' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2069 = add i16 %trunc_ln717_305, i16 %trunc_ln717_309"   --->   Operation 1442 'add' 'add_ln712_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i15 %add_ln712_2071"   --->   Operation 1443 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2072 = add i16 %sext_ln712_511, i16 %add_ln712_2069"   --->   Operation 1444 'add' 'add_ln712_2072' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln1171_665 = sext i16 %p_read_402"   --->   Operation 1445 'sext' 'sext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln1171_666 = sext i16 %p_read_402"   --->   Operation 1446 'sext' 'sext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%shl_ln1171_300 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_402, i3 0"   --->   Operation 1447 'bitconcatenate' 'shl_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln1171_667 = sext i19 %shl_ln1171_300"   --->   Operation 1448 'sext' 'sext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (1.34ns)   --->   "%sub_ln1171_561 = sub i20 %sext_ln1171_667, i20 %sext_ln1171_665"   --->   Operation 1449 'sub' 'sub_ln1171_561' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln717_323 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_561, i32 6, i32 19"   --->   Operation 1450 'partselect' 'trunc_ln717_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln717_564 = sext i14 %trunc_ln717_323"   --->   Operation 1451 'sext' 'sext_ln717_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_402, i2 0"   --->   Operation 1452 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln1171_668 = sext i18 %tmp_155"   --->   Operation 1453 'sext' 'sext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (1.33ns)   --->   "%sub_ln1171_562 = sub i19 %sext_ln1171_666, i19 %sext_ln1171_668"   --->   Operation 1454 'sub' 'sub_ln1171_562' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_562, i32 6, i32 18"   --->   Operation 1455 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln717_565 = sext i13 %trunc_ln717_324"   --->   Operation 1456 'sext' 'sext_ln717_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2077 = add i16 %trunc_ln717_319, i16 %sext_ln717_564"   --->   Operation 1457 'add' 'add_ln712_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln712_514 = sext i15 %add_ln712_2079"   --->   Operation 1458 'sext' 'sext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2080 = add i16 %sext_ln712_514, i16 %add_ln712_2077"   --->   Operation 1459 'add' 'add_ln712_2080' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2081 = add i16 %trunc_ln717_320, i16 %sext_ln717_565"   --->   Operation 1460 'add' 'add_ln712_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i15 %add_ln712_2083"   --->   Operation 1461 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2084 = add i16 %sext_ln712_516, i16 %add_ln712_2081"   --->   Operation 1462 'add' 'add_ln712_2084' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2085 = add i16 %trunc_ln717_321, i16 %trunc_ln717_325"   --->   Operation 1463 'add' 'add_ln712_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i15 %add_ln712_2087"   --->   Operation 1464 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2088 = add i16 %sext_ln712_518, i16 %add_ln712_2085"   --->   Operation 1465 'add' 'add_ln712_2088' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1171_682 = sext i16 %p_read_400"   --->   Operation 1466 'sext' 'sext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln1171_683 = sext i16 %p_read_400"   --->   Operation 1467 'sext' 'sext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%shl_ln1171_306 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_400, i3 0"   --->   Operation 1468 'bitconcatenate' 'shl_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1171_684 = sext i19 %shl_ln1171_306"   --->   Operation 1469 'sext' 'sext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (1.34ns)   --->   "%sub_ln1171_568 = sub i20 %sext_ln1171_684, i20 %sext_ln1171_682"   --->   Operation 1470 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_568, i32 6, i32 19"   --->   Operation 1471 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln717_572 = sext i14 %trunc_ln717_339"   --->   Operation 1472 'sext' 'sext_ln717_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_400, i2 0"   --->   Operation 1473 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln1171_685 = sext i18 %tmp_156"   --->   Operation 1474 'sext' 'sext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (1.33ns)   --->   "%sub_ln1171_569 = sub i19 %sext_ln1171_683, i19 %sext_ln1171_685"   --->   Operation 1475 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln717_340 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_569, i32 6, i32 18"   --->   Operation 1476 'partselect' 'trunc_ln717_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln717_573 = sext i13 %trunc_ln717_340"   --->   Operation 1477 'sext' 'sext_ln717_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2093 = add i16 %trunc_ln717_335, i16 %sext_ln717_572"   --->   Operation 1478 'add' 'add_ln712_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i15 %add_ln712_2095"   --->   Operation 1479 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2096 = add i16 %sext_ln712_521, i16 %add_ln712_2093"   --->   Operation 1480 'add' 'add_ln712_2096' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2097 = add i16 %trunc_ln717_336, i16 %sext_ln717_573"   --->   Operation 1481 'add' 'add_ln712_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln712_523 = sext i15 %add_ln712_2099"   --->   Operation 1482 'sext' 'sext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2100 = add i16 %sext_ln712_523, i16 %add_ln712_2097"   --->   Operation 1483 'add' 'add_ln712_2100' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2101 = add i16 %trunc_ln717_337, i16 %trunc_ln717_341"   --->   Operation 1484 'add' 'add_ln712_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln712_525 = sext i15 %add_ln712_2103"   --->   Operation 1485 'sext' 'sext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2104 = add i16 %sext_ln712_525, i16 %add_ln712_2101"   --->   Operation 1486 'add' 'add_ln712_2104' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln1171_699 = sext i16 %p_read_398"   --->   Operation 1487 'sext' 'sext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln1171_700 = sext i16 %p_read_398"   --->   Operation 1488 'sext' 'sext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns)   --->   "%shl_ln1171_312 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_398, i3 0"   --->   Operation 1489 'bitconcatenate' 'shl_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln1171_701 = sext i19 %shl_ln1171_312"   --->   Operation 1490 'sext' 'sext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (1.34ns)   --->   "%sub_ln1171_575 = sub i20 %sext_ln1171_701, i20 %sext_ln1171_699"   --->   Operation 1491 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln717_355 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_575, i32 6, i32 19"   --->   Operation 1492 'partselect' 'trunc_ln717_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln717_580 = sext i14 %trunc_ln717_355"   --->   Operation 1493 'sext' 'sext_ln717_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_157 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_398, i2 0"   --->   Operation 1494 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln1171_702 = sext i18 %tmp_157"   --->   Operation 1495 'sext' 'sext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (1.33ns)   --->   "%sub_ln1171_576 = sub i19 %sext_ln1171_700, i19 %sext_ln1171_702"   --->   Operation 1496 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln717_356 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_576, i32 6, i32 18"   --->   Operation 1497 'partselect' 'trunc_ln717_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln717_581 = sext i13 %trunc_ln717_356"   --->   Operation 1498 'sext' 'sext_ln717_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2109 = add i16 %trunc_ln717_351, i16 %sext_ln717_580"   --->   Operation 1499 'add' 'add_ln712_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln712_528 = sext i15 %add_ln712_2111"   --->   Operation 1500 'sext' 'sext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2112 = add i16 %sext_ln712_528, i16 %add_ln712_2109"   --->   Operation 1501 'add' 'add_ln712_2112' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2113 = add i16 %trunc_ln717_352, i16 %sext_ln717_581"   --->   Operation 1502 'add' 'add_ln712_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln712_530 = sext i15 %add_ln712_2115"   --->   Operation 1503 'sext' 'sext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2116 = add i16 %sext_ln712_530, i16 %add_ln712_2113"   --->   Operation 1504 'add' 'add_ln712_2116' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2117 = add i16 %trunc_ln717_353, i16 %trunc_ln717_357"   --->   Operation 1505 'add' 'add_ln712_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln712_532 = sext i15 %add_ln712_2119"   --->   Operation 1506 'sext' 'sext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2120 = add i16 %sext_ln712_532, i16 %add_ln712_2117"   --->   Operation 1507 'add' 'add_ln712_2120' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1171_716 = sext i16 %p_read_396"   --->   Operation 1508 'sext' 'sext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1171_717 = sext i16 %p_read_396"   --->   Operation 1509 'sext' 'sext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%shl_ln1171_318 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_396, i3 0"   --->   Operation 1510 'bitconcatenate' 'shl_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1171_718 = sext i19 %shl_ln1171_318"   --->   Operation 1511 'sext' 'sext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (1.34ns)   --->   "%sub_ln1171_582 = sub i20 %sext_ln1171_718, i20 %sext_ln1171_716"   --->   Operation 1512 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln717_371 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_582, i32 6, i32 19"   --->   Operation 1513 'partselect' 'trunc_ln717_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln717_588 = sext i14 %trunc_ln717_371"   --->   Operation 1514 'sext' 'sext_ln717_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_158 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_396, i2 0"   --->   Operation 1515 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln1171_719 = sext i18 %tmp_158"   --->   Operation 1516 'sext' 'sext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (1.33ns)   --->   "%sub_ln1171_583 = sub i19 %sext_ln1171_717, i19 %sext_ln1171_719"   --->   Operation 1517 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln717_372 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_583, i32 6, i32 18"   --->   Operation 1518 'partselect' 'trunc_ln717_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln717_589 = sext i13 %trunc_ln717_372"   --->   Operation 1519 'sext' 'sext_ln717_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2125 = add i16 %trunc_ln717_367, i16 %sext_ln717_588"   --->   Operation 1520 'add' 'add_ln712_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln712_535 = sext i15 %add_ln712_2127"   --->   Operation 1521 'sext' 'sext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2128 = add i16 %sext_ln712_535, i16 %add_ln712_2125"   --->   Operation 1522 'add' 'add_ln712_2128' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2129 = add i16 %trunc_ln717_368, i16 %sext_ln717_589"   --->   Operation 1523 'add' 'add_ln712_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln712_537 = sext i15 %add_ln712_2131"   --->   Operation 1524 'sext' 'sext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2132 = add i16 %sext_ln712_537, i16 %add_ln712_2129"   --->   Operation 1525 'add' 'add_ln712_2132' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2133 = add i16 %trunc_ln717_369, i16 %trunc_ln717_373"   --->   Operation 1526 'add' 'add_ln712_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln712_539 = sext i15 %add_ln712_2135"   --->   Operation 1527 'sext' 'sext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2136 = add i16 %sext_ln712_539, i16 %add_ln712_2133"   --->   Operation 1528 'add' 'add_ln712_2136' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln1171_733 = sext i16 %p_read_385"   --->   Operation 1529 'sext' 'sext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1171_734 = sext i16 %p_read_385"   --->   Operation 1530 'sext' 'sext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns)   --->   "%shl_ln1171_324 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_385, i3 0"   --->   Operation 1531 'bitconcatenate' 'shl_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln1171_735 = sext i19 %shl_ln1171_324"   --->   Operation 1532 'sext' 'sext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (1.34ns)   --->   "%sub_ln1171_589 = sub i20 %sext_ln1171_735, i20 %sext_ln1171_733"   --->   Operation 1533 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln717_387 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_589, i32 6, i32 19"   --->   Operation 1534 'partselect' 'trunc_ln717_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln717_596 = sext i14 %trunc_ln717_387"   --->   Operation 1535 'sext' 'sext_ln717_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_385, i2 0"   --->   Operation 1536 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln1171_736 = sext i18 %tmp_159"   --->   Operation 1537 'sext' 'sext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (1.33ns)   --->   "%sub_ln1171_590 = sub i19 %sext_ln1171_734, i19 %sext_ln1171_736"   --->   Operation 1538 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln717_388 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_590, i32 6, i32 18"   --->   Operation 1539 'partselect' 'trunc_ln717_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln717_597 = sext i13 %trunc_ln717_388"   --->   Operation 1540 'sext' 'sext_ln717_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2141 = add i16 %trunc_ln717_383, i16 %sext_ln717_596"   --->   Operation 1541 'add' 'add_ln712_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln712_542 = sext i15 %add_ln712_2143"   --->   Operation 1542 'sext' 'sext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2144 = add i16 %sext_ln712_542, i16 %add_ln712_2141"   --->   Operation 1543 'add' 'add_ln712_2144' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2145 = add i16 %trunc_ln717_384, i16 %sext_ln717_597"   --->   Operation 1544 'add' 'add_ln712_2145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln712_544 = sext i15 %add_ln712_2147"   --->   Operation 1545 'sext' 'sext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2148 = add i16 %sext_ln712_544, i16 %add_ln712_2145"   --->   Operation 1546 'add' 'add_ln712_2148' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2149 = add i16 %trunc_ln717_385, i16 %trunc_ln717_389"   --->   Operation 1547 'add' 'add_ln712_2149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln712_546 = sext i15 %add_ln712_2151"   --->   Operation 1548 'sext' 'sext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2152 = add i16 %sext_ln712_546, i16 %add_ln712_2149"   --->   Operation 1549 'add' 'add_ln712_2152' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1171_750 = sext i16 %p_read_383"   --->   Operation 1550 'sext' 'sext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1171_751 = sext i16 %p_read_383"   --->   Operation 1551 'sext' 'sext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (0.00ns)   --->   "%shl_ln1171_330 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_383, i3 0"   --->   Operation 1552 'bitconcatenate' 'shl_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1171_752 = sext i19 %shl_ln1171_330"   --->   Operation 1553 'sext' 'sext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (1.34ns)   --->   "%sub_ln1171_596 = sub i20 %sext_ln1171_752, i20 %sext_ln1171_750"   --->   Operation 1554 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln717_403 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_596, i32 6, i32 19"   --->   Operation 1555 'partselect' 'trunc_ln717_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln717_604 = sext i14 %trunc_ln717_403"   --->   Operation 1556 'sext' 'sext_ln717_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_383, i2 0"   --->   Operation 1557 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln1171_753 = sext i18 %tmp_160"   --->   Operation 1558 'sext' 'sext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (1.33ns)   --->   "%sub_ln1171_597 = sub i19 %sext_ln1171_751, i19 %sext_ln1171_753"   --->   Operation 1559 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln717_404 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_597, i32 6, i32 18"   --->   Operation 1560 'partselect' 'trunc_ln717_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln717_605 = sext i13 %trunc_ln717_404"   --->   Operation 1561 'sext' 'sext_ln717_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2157 = add i16 %trunc_ln717_399, i16 %sext_ln717_604"   --->   Operation 1562 'add' 'add_ln712_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln712_549 = sext i15 %add_ln712_2159"   --->   Operation 1563 'sext' 'sext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2160 = add i16 %sext_ln712_549, i16 %add_ln712_2157"   --->   Operation 1564 'add' 'add_ln712_2160' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2161 = add i16 %trunc_ln717_400, i16 %sext_ln717_605"   --->   Operation 1565 'add' 'add_ln712_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln712_551 = sext i15 %add_ln712_2163"   --->   Operation 1566 'sext' 'sext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2164 = add i16 %sext_ln712_551, i16 %add_ln712_2161"   --->   Operation 1567 'add' 'add_ln712_2164' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2165 = add i16 %trunc_ln717_401, i16 %trunc_ln717_405"   --->   Operation 1568 'add' 'add_ln712_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln712_553 = sext i15 %add_ln712_2167"   --->   Operation 1569 'sext' 'sext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2168 = add i16 %sext_ln712_553, i16 %add_ln712_2165"   --->   Operation 1570 'add' 'add_ln712_2168' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1171_767 = sext i16 %p_read_382"   --->   Operation 1571 'sext' 'sext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1171_768 = sext i16 %p_read_382"   --->   Operation 1572 'sext' 'sext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%shl_ln1171_336 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_382, i3 0"   --->   Operation 1573 'bitconcatenate' 'shl_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1171_769 = sext i19 %shl_ln1171_336"   --->   Operation 1574 'sext' 'sext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (1.34ns)   --->   "%sub_ln1171_603 = sub i20 %sext_ln1171_769, i20 %sext_ln1171_767"   --->   Operation 1575 'sub' 'sub_ln1171_603' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln717_419 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_603, i32 6, i32 19"   --->   Operation 1576 'partselect' 'trunc_ln717_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln717_612 = sext i14 %trunc_ln717_419"   --->   Operation 1577 'sext' 'sext_ln717_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_161 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_382, i2 0"   --->   Operation 1578 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln1171_770 = sext i18 %tmp_161"   --->   Operation 1579 'sext' 'sext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (1.33ns)   --->   "%sub_ln1171_604 = sub i19 %sext_ln1171_768, i19 %sext_ln1171_770"   --->   Operation 1580 'sub' 'sub_ln1171_604' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln717_420 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_604, i32 6, i32 18"   --->   Operation 1581 'partselect' 'trunc_ln717_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln717_613 = sext i13 %trunc_ln717_420"   --->   Operation 1582 'sext' 'sext_ln717_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2173 = add i16 %trunc_ln717_415, i16 %sext_ln717_612"   --->   Operation 1583 'add' 'add_ln712_2173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln712_556 = sext i15 %add_ln712_2175"   --->   Operation 1584 'sext' 'sext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2176 = add i16 %sext_ln712_556, i16 %add_ln712_2173"   --->   Operation 1585 'add' 'add_ln712_2176' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2177 = add i16 %trunc_ln717_416, i16 %sext_ln717_613"   --->   Operation 1586 'add' 'add_ln712_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln712_558 = sext i15 %add_ln712_2179"   --->   Operation 1587 'sext' 'sext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2180 = add i16 %sext_ln712_558, i16 %add_ln712_2177"   --->   Operation 1588 'add' 'add_ln712_2180' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2181 = add i16 %trunc_ln717_417, i16 %trunc_ln717_421"   --->   Operation 1589 'add' 'add_ln712_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln712_560 = sext i15 %add_ln712_2183"   --->   Operation 1590 'sext' 'sext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2184 = add i16 %sext_ln712_560, i16 %add_ln712_2181"   --->   Operation 1591 'add' 'add_ln712_2184' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln1171_784 = sext i16 %p_read_380"   --->   Operation 1592 'sext' 'sext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln1171_785 = sext i16 %p_read_380"   --->   Operation 1593 'sext' 'sext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%shl_ln1171_342 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_380, i3 0"   --->   Operation 1594 'bitconcatenate' 'shl_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln1171_786 = sext i19 %shl_ln1171_342"   --->   Operation 1595 'sext' 'sext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (1.34ns)   --->   "%sub_ln1171_610 = sub i20 %sext_ln1171_786, i20 %sext_ln1171_784"   --->   Operation 1596 'sub' 'sub_ln1171_610' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln717_435 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_610, i32 6, i32 19"   --->   Operation 1597 'partselect' 'trunc_ln717_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln717_620 = sext i14 %trunc_ln717_435"   --->   Operation 1598 'sext' 'sext_ln717_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_162 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_380, i2 0"   --->   Operation 1599 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln1171_787 = sext i18 %tmp_162"   --->   Operation 1600 'sext' 'sext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (1.33ns)   --->   "%sub_ln1171_611 = sub i19 %sext_ln1171_785, i19 %sext_ln1171_787"   --->   Operation 1601 'sub' 'sub_ln1171_611' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln717_436 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_611, i32 6, i32 18"   --->   Operation 1602 'partselect' 'trunc_ln717_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln717_621 = sext i13 %trunc_ln717_436"   --->   Operation 1603 'sext' 'sext_ln717_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2189 = add i16 %trunc_ln717_431, i16 %sext_ln717_620"   --->   Operation 1604 'add' 'add_ln712_2189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln712_563 = sext i15 %add_ln712_2191"   --->   Operation 1605 'sext' 'sext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2192 = add i16 %sext_ln712_563, i16 %add_ln712_2189"   --->   Operation 1606 'add' 'add_ln712_2192' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2193 = add i16 %trunc_ln717_432, i16 %sext_ln717_621"   --->   Operation 1607 'add' 'add_ln712_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln712_565 = sext i15 %add_ln712_2195"   --->   Operation 1608 'sext' 'sext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2196 = add i16 %sext_ln712_565, i16 %add_ln712_2193"   --->   Operation 1609 'add' 'add_ln712_2196' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2197 = add i16 %trunc_ln717_433, i16 %trunc_ln717_437"   --->   Operation 1610 'add' 'add_ln712_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln712_567 = sext i15 %add_ln712_2199"   --->   Operation 1611 'sext' 'sext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2200 = add i16 %sext_ln712_567, i16 %add_ln712_2197"   --->   Operation 1612 'add' 'add_ln712_2200' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln1171_801 = sext i16 %p_read_378"   --->   Operation 1613 'sext' 'sext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln1171_802 = sext i16 %p_read_378"   --->   Operation 1614 'sext' 'sext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln1171_348 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_378, i3 0"   --->   Operation 1615 'bitconcatenate' 'shl_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln1171_803 = sext i19 %shl_ln1171_348"   --->   Operation 1616 'sext' 'sext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (1.34ns)   --->   "%sub_ln1171_617 = sub i20 %sext_ln1171_803, i20 %sext_ln1171_801"   --->   Operation 1617 'sub' 'sub_ln1171_617' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%trunc_ln717_451 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_617, i32 6, i32 19"   --->   Operation 1618 'partselect' 'trunc_ln717_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln717_628 = sext i14 %trunc_ln717_451"   --->   Operation 1619 'sext' 'sext_ln717_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_163 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_378, i2 0"   --->   Operation 1620 'bitconcatenate' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln1171_804 = sext i18 %tmp_163"   --->   Operation 1621 'sext' 'sext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (1.33ns)   --->   "%sub_ln1171_618 = sub i19 %sext_ln1171_802, i19 %sext_ln1171_804"   --->   Operation 1622 'sub' 'sub_ln1171_618' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln717_452 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_618, i32 6, i32 18"   --->   Operation 1623 'partselect' 'trunc_ln717_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln717_629 = sext i13 %trunc_ln717_452"   --->   Operation 1624 'sext' 'sext_ln717_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2205 = add i16 %trunc_ln717_447, i16 %sext_ln717_628"   --->   Operation 1625 'add' 'add_ln712_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln712_570 = sext i15 %add_ln712_2207"   --->   Operation 1626 'sext' 'sext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2208 = add i16 %sext_ln712_570, i16 %add_ln712_2205"   --->   Operation 1627 'add' 'add_ln712_2208' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2209 = add i16 %trunc_ln717_448, i16 %sext_ln717_629"   --->   Operation 1628 'add' 'add_ln712_2209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln712_572 = sext i15 %add_ln712_2211"   --->   Operation 1629 'sext' 'sext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2212 = add i16 %sext_ln712_572, i16 %add_ln712_2209"   --->   Operation 1630 'add' 'add_ln712_2212' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2213 = add i16 %trunc_ln717_449, i16 %trunc_ln717_453"   --->   Operation 1631 'add' 'add_ln712_2213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln712_574 = sext i15 %add_ln712_2215"   --->   Operation 1632 'sext' 'sext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2216 = add i16 %sext_ln712_574, i16 %add_ln712_2213"   --->   Operation 1633 'add' 'add_ln712_2216' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1634 [1/1] (3.72ns)   --->   "%mul_ln1171_208 = mul i22 %sext_ln717_633, i22 4194277"   --->   Operation 1634 'mul' 'mul_ln1171_208' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln717_465 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_208, i32 6, i32 21"   --->   Operation 1635 'partselect' 'trunc_ln717_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln717_635 = sext i16 %p_read_376"   --->   Operation 1636 'sext' 'sext_ln717_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln1171_818 = sext i16 %p_read_376"   --->   Operation 1637 'sext' 'sext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1171_819 = sext i16 %p_read_376"   --->   Operation 1638 'sext' 'sext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%shl_ln1171_354 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_376, i3 0"   --->   Operation 1639 'bitconcatenate' 'shl_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln1171_820 = sext i19 %shl_ln1171_354"   --->   Operation 1640 'sext' 'sext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (1.34ns)   --->   "%sub_ln1171_624 = sub i20 %sext_ln1171_820, i20 %sext_ln1171_818"   --->   Operation 1641 'sub' 'sub_ln1171_624' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln717_467 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_624, i32 6, i32 19"   --->   Operation 1642 'partselect' 'trunc_ln717_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln717_636 = sext i14 %trunc_ln717_467"   --->   Operation 1643 'sext' 'sext_ln717_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_164 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_376, i2 0"   --->   Operation 1644 'bitconcatenate' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1171_821 = sext i18 %tmp_164"   --->   Operation 1645 'sext' 'sext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (1.33ns)   --->   "%sub_ln1171_625 = sub i19 %sext_ln1171_819, i19 %sext_ln1171_821"   --->   Operation 1646 'sub' 'sub_ln1171_625' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln717_468 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_625, i32 6, i32 18"   --->   Operation 1647 'partselect' 'trunc_ln717_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln717_637 = sext i13 %trunc_ln717_468"   --->   Operation 1648 'sext' 'sext_ln717_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (3.72ns)   --->   "%mul_ln717_50 = mul i22 %sext_ln717_635, i22 4194267"   --->   Operation 1649 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln717_469 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_50, i32 6, i32 21"   --->   Operation 1650 'partselect' 'trunc_ln717_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln717_470 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_376, i32 3, i32 15"   --->   Operation 1651 'partselect' 'trunc_ln717_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln1171_822 = sext i13 %trunc_ln717_470"   --->   Operation 1652 'sext' 'sext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln712_455 = sext i12 %trunc_ln717_478"   --->   Operation 1653 'sext' 'sext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2221 = add i16 %trunc_ln717_463, i16 %sext_ln717_636"   --->   Operation 1654 'add' 'add_ln712_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln712_577 = sext i15 %add_ln712_2223"   --->   Operation 1655 'sext' 'sext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2224 = add i16 %sext_ln712_577, i16 %add_ln712_2221"   --->   Operation 1656 'add' 'add_ln712_2224' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2225 = add i16 %trunc_ln717_464, i16 %sext_ln717_637"   --->   Operation 1657 'add' 'add_ln712_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln712_579 = sext i15 %add_ln712_2227"   --->   Operation 1658 'sext' 'sext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2228 = add i16 %sext_ln712_579, i16 %add_ln712_2225"   --->   Operation 1659 'add' 'add_ln712_2228' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2229 = add i16 %trunc_ln717_465, i16 %trunc_ln717_469"   --->   Operation 1660 'add' 'add_ln712_2229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln712_581 = sext i15 %add_ln712_2231"   --->   Operation 1661 'sext' 'sext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2232 = add i16 %sext_ln712_581, i16 %add_ln712_2229"   --->   Operation 1662 'add' 'add_ln712_2232' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln712_582 = sext i15 %add_ln712_2233"   --->   Operation 1663 'sext' 'sext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (1.33ns)   --->   "%add_ln712_2234 = add i13 %sext_ln712_455, i13 32"   --->   Operation 1664 'add' 'add_ln712_2234' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln712_458 = sext i13 %add_ln712_2234"   --->   Operation 1665 'sext' 'sext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (1.32ns)   --->   "%add_ln712_2235 = add i14 %sext_ln712_458, i14 %sext_ln1171_822"   --->   Operation 1666 'add' 'add_ln712_2235' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln712_459 = sext i14 %add_ln712_2235"   --->   Operation 1667 'sext' 'sext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (1.31ns)   --->   "%add_ln712_2236 = add i16 %sext_ln712_459, i16 %sext_ln712_582"   --->   Operation 1668 'add' 'add_ln712_2236' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln717_641 = sext i16 %p_read_375"   --->   Operation 1669 'sext' 'sext_ln717_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (3.72ns)   --->   "%mul_ln1171_209 = mul i22 %sext_ln717_641, i22 4194278"   --->   Operation 1670 'mul' 'mul_ln1171_209' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln717_479 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_209, i32 6, i32 21"   --->   Operation 1671 'partselect' 'trunc_ln717_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (3.72ns)   --->   "%mul_ln717_51 = mul i22 %sext_ln717_641, i22 4194269"   --->   Operation 1672 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln717_480 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_51, i32 6, i32 21"   --->   Operation 1673 'partselect' 'trunc_ln717_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (3.72ns)   --->   "%mul_ln1171_210 = mul i22 %sext_ln717_641, i22 4194277"   --->   Operation 1674 'mul' 'mul_ln1171_210' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln717_481 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_210, i32 6, i32 21"   --->   Operation 1675 'partselect' 'trunc_ln717_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%shl_ln1171_359 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_375, i1 0"   --->   Operation 1676 'bitconcatenate' 'shl_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln1171_834 = sext i17 %shl_ln1171_359"   --->   Operation 1677 'sext' 'sext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (1.32ns)   --->   "%sub_ln1171_630 = sub i18 0, i18 %sext_ln1171_834"   --->   Operation 1678 'sub' 'sub_ln1171_630' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%trunc_ln717_482 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_630, i32 6, i32 17"   --->   Operation 1679 'partselect' 'trunc_ln717_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln717_642 = sext i12 %trunc_ln717_482"   --->   Operation 1680 'sext' 'sext_ln717_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln717_643 = sext i16 %p_read_374"   --->   Operation 1681 'sext' 'sext_ln717_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1171_835 = sext i16 %p_read_374"   --->   Operation 1682 'sext' 'sext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln1171_836 = sext i16 %p_read_374"   --->   Operation 1683 'sext' 'sext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%shl_ln1171_360 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_374, i3 0"   --->   Operation 1684 'bitconcatenate' 'shl_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln1171_837 = sext i19 %shl_ln1171_360"   --->   Operation 1685 'sext' 'sext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1686 [1/1] (1.34ns)   --->   "%sub_ln1171_631 = sub i20 %sext_ln1171_837, i20 %sext_ln1171_835"   --->   Operation 1686 'sub' 'sub_ln1171_631' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln717_483 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_631, i32 6, i32 19"   --->   Operation 1687 'partselect' 'trunc_ln717_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln717_644 = sext i14 %trunc_ln717_483"   --->   Operation 1688 'sext' 'sext_ln717_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_165 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_374, i2 0"   --->   Operation 1689 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1171_838 = sext i18 %tmp_165"   --->   Operation 1690 'sext' 'sext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (1.33ns)   --->   "%sub_ln1171_632 = sub i19 %sext_ln1171_836, i19 %sext_ln1171_838"   --->   Operation 1691 'sub' 'sub_ln1171_632' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln717_484 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_632, i32 6, i32 18"   --->   Operation 1692 'partselect' 'trunc_ln717_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln717_645 = sext i13 %trunc_ln717_484"   --->   Operation 1693 'sext' 'sext_ln717_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (3.72ns)   --->   "%mul_ln717_52 = mul i22 %sext_ln717_643, i22 4194267"   --->   Operation 1694 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln717_485 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_52, i32 6, i32 21"   --->   Operation 1695 'partselect' 'trunc_ln717_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%trunc_ln717_486 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_374, i32 3, i32 15"   --->   Operation 1696 'partselect' 'trunc_ln717_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1171_839 = sext i13 %trunc_ln717_486"   --->   Operation 1697 'sext' 'sext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1171_844 = sext i14 %trunc_ln717_490"   --->   Operation 1698 'sext' 'sext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln712_460 = sext i12 %trunc_ln717_494"   --->   Operation 1699 'sext' 'sext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2237 = add i16 %trunc_ln717_479, i16 %sext_ln717_644"   --->   Operation 1700 'add' 'add_ln712_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln712_584 = sext i15 %add_ln712_2239"   --->   Operation 1701 'sext' 'sext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2240 = add i16 %sext_ln712_584, i16 %add_ln712_2237"   --->   Operation 1702 'add' 'add_ln712_2240' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2241 = add i16 %trunc_ln717_480, i16 %sext_ln717_645"   --->   Operation 1703 'add' 'add_ln712_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln712_586 = sext i15 %add_ln712_2243"   --->   Operation 1704 'sext' 'sext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2244 = add i16 %sext_ln712_586, i16 %add_ln712_2241"   --->   Operation 1705 'add' 'add_ln712_2244' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2245 = add i16 %trunc_ln717_481, i16 %trunc_ln717_485"   --->   Operation 1706 'add' 'add_ln712_2245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln712_588 = sext i15 %add_ln712_2247"   --->   Operation 1707 'sext' 'sext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2248 = add i16 %sext_ln712_588, i16 %add_ln712_2245"   --->   Operation 1708 'add' 'add_ln712_2248' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1709 [1/1] (1.32ns)   --->   "%add_ln712_2249 = add i15 %sext_ln717_642, i15 %sext_ln1171_844"   --->   Operation 1709 'add' 'add_ln712_2249' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln712_589 = sext i15 %add_ln712_2249"   --->   Operation 1710 'sext' 'sext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1711 [1/1] (1.33ns)   --->   "%add_ln712_2250 = add i13 %sext_ln712_460, i13 32"   --->   Operation 1711 'add' 'add_ln712_2250' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln712_463 = sext i13 %add_ln712_2250"   --->   Operation 1712 'sext' 'sext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1713 [1/1] (1.32ns)   --->   "%add_ln712_2251 = add i14 %sext_ln712_463, i14 %sext_ln1171_839"   --->   Operation 1713 'add' 'add_ln712_2251' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln712_464 = sext i14 %add_ln712_2251"   --->   Operation 1714 'sext' 'sext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1715 [1/1] (1.31ns)   --->   "%add_ln712_2252 = add i16 %sext_ln712_464, i16 %sext_ln712_589"   --->   Operation 1715 'add' 'add_ln712_2252' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_conv_2d_latency_cl_MD_ap_fixed_MD_16_MC_AC_6_MC, i32 %rbegin" [src/nnet_utils/nnet_conv2d.h:54]   --->   Operation 1716 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1717 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i1216 <undef>, i16 %add_ln712_1952"   --->   Operation 1717 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i1216 %newret1, i16 %add_ln712_1956"   --->   Operation 1718 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i1216 %newret3, i16 %add_ln712_1960"   --->   Operation 1719 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i1216 %newret5, i16 %add_ln712_1964"   --->   Operation 1720 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i1216 %newret7, i16 %add_ln712_1968"   --->   Operation 1721 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i1216 %newret9, i16 %add_ln712_1972"   --->   Operation 1722 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (0.00ns)   --->   "%newret13 = insertvalue i1216 %newret11, i16 %add_ln712_1976"   --->   Operation 1723 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1724 [1/1] (0.00ns)   --->   "%newret15 = insertvalue i1216 %newret13, i16 %add_ln712_1980"   --->   Operation 1724 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "%newret17 = insertvalue i1216 %newret15, i16 %add_ln712_1984"   --->   Operation 1725 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%newret19 = insertvalue i1216 %newret17, i16 %add_ln712_1988"   --->   Operation 1726 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "%newret21 = insertvalue i1216 %newret19, i16 %add_ln712_1992"   --->   Operation 1727 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "%newret23 = insertvalue i1216 %newret21, i16 %add_ln712_1996"   --->   Operation 1728 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%newret25 = insertvalue i1216 %newret23, i16 %add_ln712_2000"   --->   Operation 1729 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%newret27 = insertvalue i1216 %newret25, i16 %add_ln712_2004"   --->   Operation 1730 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns)   --->   "%newret29 = insertvalue i1216 %newret27, i16 %add_ln712_2008"   --->   Operation 1731 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%newret31 = insertvalue i1216 %newret29, i16 %add_ln712_2012"   --->   Operation 1732 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%newret33 = insertvalue i1216 %newret31, i16 %add_ln712_2016"   --->   Operation 1733 'insertvalue' 'newret33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns)   --->   "%newret35 = insertvalue i1216 %newret33, i16 %add_ln712_2020"   --->   Operation 1734 'insertvalue' 'newret35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "%newret37 = insertvalue i1216 %newret35, i16 %add_ln712_2024"   --->   Operation 1735 'insertvalue' 'newret37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%newret39 = insertvalue i1216 %newret37, i16 %add_ln712_2028"   --->   Operation 1736 'insertvalue' 'newret39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "%newret41 = insertvalue i1216 %newret39, i16 %add_ln712_2032"   --->   Operation 1737 'insertvalue' 'newret41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%newret43 = insertvalue i1216 %newret41, i16 %add_ln712_2036"   --->   Operation 1738 'insertvalue' 'newret43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%newret45 = insertvalue i1216 %newret43, i16 %add_ln712_2040"   --->   Operation 1739 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%newret47 = insertvalue i1216 %newret45, i16 %add_ln712_2044"   --->   Operation 1740 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%newret49 = insertvalue i1216 %newret47, i16 %add_ln712_2048"   --->   Operation 1741 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%newret51 = insertvalue i1216 %newret49, i16 %add_ln712_2052"   --->   Operation 1742 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%newret53 = insertvalue i1216 %newret51, i16 %add_ln712_2056"   --->   Operation 1743 'insertvalue' 'newret53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%newret55 = insertvalue i1216 %newret53, i16 %add_ln712_2060"   --->   Operation 1744 'insertvalue' 'newret55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (0.00ns)   --->   "%newret57 = insertvalue i1216 %newret55, i16 %add_ln712_2064"   --->   Operation 1745 'insertvalue' 'newret57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%newret59 = insertvalue i1216 %newret57, i16 %add_ln712_2068"   --->   Operation 1746 'insertvalue' 'newret59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%newret61 = insertvalue i1216 %newret59, i16 %add_ln712_2072"   --->   Operation 1747 'insertvalue' 'newret61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (0.00ns)   --->   "%newret63 = insertvalue i1216 %newret61, i16 %add_ln712_2076"   --->   Operation 1748 'insertvalue' 'newret63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%newret65 = insertvalue i1216 %newret63, i16 %add_ln712_2080"   --->   Operation 1749 'insertvalue' 'newret65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%newret67 = insertvalue i1216 %newret65, i16 %add_ln712_2084"   --->   Operation 1750 'insertvalue' 'newret67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (0.00ns)   --->   "%newret69 = insertvalue i1216 %newret67, i16 %add_ln712_2088"   --->   Operation 1751 'insertvalue' 'newret69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%newret71 = insertvalue i1216 %newret69, i16 %add_ln712_2092"   --->   Operation 1752 'insertvalue' 'newret71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1753 [1/1] (0.00ns)   --->   "%newret73 = insertvalue i1216 %newret71, i16 %add_ln712_2096"   --->   Operation 1753 'insertvalue' 'newret73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%newret75 = insertvalue i1216 %newret73, i16 %add_ln712_2100"   --->   Operation 1754 'insertvalue' 'newret75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.00ns)   --->   "%newret77 = insertvalue i1216 %newret75, i16 %add_ln712_2104"   --->   Operation 1755 'insertvalue' 'newret77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%newret79 = insertvalue i1216 %newret77, i16 %add_ln712_2108"   --->   Operation 1756 'insertvalue' 'newret79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1757 [1/1] (0.00ns)   --->   "%newret81 = insertvalue i1216 %newret79, i16 %add_ln712_2112"   --->   Operation 1757 'insertvalue' 'newret81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%newret83 = insertvalue i1216 %newret81, i16 %add_ln712_2116"   --->   Operation 1758 'insertvalue' 'newret83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1759 [1/1] (0.00ns)   --->   "%newret85 = insertvalue i1216 %newret83, i16 %add_ln712_2120"   --->   Operation 1759 'insertvalue' 'newret85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%newret87 = insertvalue i1216 %newret85, i16 %add_ln712_2124"   --->   Operation 1760 'insertvalue' 'newret87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1761 [1/1] (0.00ns)   --->   "%newret89 = insertvalue i1216 %newret87, i16 %add_ln712_2128"   --->   Operation 1761 'insertvalue' 'newret89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%newret91 = insertvalue i1216 %newret89, i16 %add_ln712_2132"   --->   Operation 1762 'insertvalue' 'newret91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1763 [1/1] (0.00ns)   --->   "%newret93 = insertvalue i1216 %newret91, i16 %add_ln712_2136"   --->   Operation 1763 'insertvalue' 'newret93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%newret95 = insertvalue i1216 %newret93, i16 %add_ln712_2140"   --->   Operation 1764 'insertvalue' 'newret95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1765 [1/1] (0.00ns)   --->   "%newret97 = insertvalue i1216 %newret95, i16 %add_ln712_2144"   --->   Operation 1765 'insertvalue' 'newret97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%newret99 = insertvalue i1216 %newret97, i16 %add_ln712_2148"   --->   Operation 1766 'insertvalue' 'newret99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns)   --->   "%newret101 = insertvalue i1216 %newret99, i16 %add_ln712_2152"   --->   Operation 1767 'insertvalue' 'newret101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (0.00ns)   --->   "%newret103 = insertvalue i1216 %newret101, i16 %add_ln712_2156"   --->   Operation 1768 'insertvalue' 'newret103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%newret105 = insertvalue i1216 %newret103, i16 %add_ln712_2160"   --->   Operation 1769 'insertvalue' 'newret105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%newret107 = insertvalue i1216 %newret105, i16 %add_ln712_2164"   --->   Operation 1770 'insertvalue' 'newret107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (0.00ns)   --->   "%newret109 = insertvalue i1216 %newret107, i16 %add_ln712_2168"   --->   Operation 1771 'insertvalue' 'newret109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%newret111 = insertvalue i1216 %newret109, i16 %add_ln712_2172"   --->   Operation 1772 'insertvalue' 'newret111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns)   --->   "%newret113 = insertvalue i1216 %newret111, i16 %add_ln712_2176"   --->   Operation 1773 'insertvalue' 'newret113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns)   --->   "%newret115 = insertvalue i1216 %newret113, i16 %add_ln712_2180"   --->   Operation 1774 'insertvalue' 'newret115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%newret117 = insertvalue i1216 %newret115, i16 %add_ln712_2184"   --->   Operation 1775 'insertvalue' 'newret117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%newret119 = insertvalue i1216 %newret117, i16 %add_ln712_2188"   --->   Operation 1776 'insertvalue' 'newret119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%newret121 = insertvalue i1216 %newret119, i16 %add_ln712_2192"   --->   Operation 1777 'insertvalue' 'newret121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%newret123 = insertvalue i1216 %newret121, i16 %add_ln712_2196"   --->   Operation 1778 'insertvalue' 'newret123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (0.00ns)   --->   "%newret125 = insertvalue i1216 %newret123, i16 %add_ln712_2200"   --->   Operation 1779 'insertvalue' 'newret125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1780 [1/1] (0.00ns)   --->   "%newret127 = insertvalue i1216 %newret125, i16 %add_ln712_2204"   --->   Operation 1780 'insertvalue' 'newret127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%newret129 = insertvalue i1216 %newret127, i16 %add_ln712_2208"   --->   Operation 1781 'insertvalue' 'newret129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%newret131 = insertvalue i1216 %newret129, i16 %add_ln712_2212"   --->   Operation 1782 'insertvalue' 'newret131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%newret133 = insertvalue i1216 %newret131, i16 %add_ln712_2216"   --->   Operation 1783 'insertvalue' 'newret133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%newret135 = insertvalue i1216 %newret133, i16 %add_ln712_2220"   --->   Operation 1784 'insertvalue' 'newret135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.00ns)   --->   "%newret137 = insertvalue i1216 %newret135, i16 %add_ln712_2224"   --->   Operation 1785 'insertvalue' 'newret137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1786 [1/1] (0.00ns)   --->   "%newret139 = insertvalue i1216 %newret137, i16 %add_ln712_2228"   --->   Operation 1786 'insertvalue' 'newret139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%newret141 = insertvalue i1216 %newret139, i16 %add_ln712_2232"   --->   Operation 1787 'insertvalue' 'newret141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%newret143 = insertvalue i1216 %newret141, i16 %add_ln712_2236"   --->   Operation 1788 'insertvalue' 'newret143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.00ns)   --->   "%newret145 = insertvalue i1216 %newret143, i16 %add_ln712_2240"   --->   Operation 1789 'insertvalue' 'newret145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%newret = insertvalue i1216 %newret145, i16 %add_ln712_2244"   --->   Operation 1790 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.00ns)   --->   "%newret147 = insertvalue i1216 %newret, i16 %add_ln712_2248"   --->   Operation 1791 'insertvalue' 'newret147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%newret148 = insertvalue i1216 %newret147, i16 %add_ln712_2252"   --->   Operation 1792 'insertvalue' 'newret148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i1216 %newret148"   --->   Operation 1793 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 3.98ns
The critical path consists of the following:
	wire read operation ('data.V[14]', src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) on port 'p_read14' (src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) [141]  (0 ns)
	'sub' operation ('sub_ln1171_507') [197]  (1.35 ns)
	'add' operation ('add_ln712_1961') [235]  (1.32 ns)
	'add' operation ('add_ln712_1964') [241]  (1.32 ns)

 <State 2>: 5.76ns
The critical path consists of the following:
	wire read operation ('data.V[67]', src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) on port 'p_read67' (src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) [96]  (0 ns)
	'mul' operation ('mul_ln717_50') [1643]  (3.72 ns)
	'add' operation ('add_ln712_2229') [1691]  (0 ns)
	'add' operation ('add_ln712_2232') [1696]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
