{
  "module_name": "hal.h",
  "hash_id": "e05435ea5a21101a823e730a93312afcdd85b278259f5d18f9e95d00bb7e9b65",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/wcn36xx/hal.h",
  "human_readable_source": " \n\n#ifndef _HAL_H_\n#define _HAL_H_\n\n \n#define WCN36XX_HAL_VER_MAJOR 1\n#define WCN36XX_HAL_VER_MINOR 4\n#define WCN36XX_HAL_VER_VERSION 1\n#define WCN36XX_HAL_VER_REVISION 2\n\n \n#define WCN36XX_HAL_MAX_ENUM_SIZE    0x7FFFFFFF\n#define WCN36XX_HAL_MSG_TYPE_MAX_ENUM_SIZE    0x7FFF\n\n \n#define STACFG_MAX_TC    8\n\n \n#define WCN36XX_HAL_MAX_AC  4\n\n#define WCN36XX_HAL_IPV4_ADDR_LEN       4\n\n#define WCN36XX_HAL_STA_INVALID_IDX 0xFF\n#define WCN36XX_HAL_BSS_INVALID_IDX 0xFF\n\n \n#define BEACON_TEMPLATE_SIZE 0x180\n\n \n#define TIM_MIN_PVM_SIZE 6\n\n \n#define PARAM_BCN_INTERVAL_CHANGED                      (1 << 0)\n#define PARAM_SHORT_PREAMBLE_CHANGED                 (1 << 1)\n#define PARAM_SHORT_SLOT_TIME_CHANGED                 (1 << 2)\n#define PARAM_llACOEXIST_CHANGED                            (1 << 3)\n#define PARAM_llBCOEXIST_CHANGED                            (1 << 4)\n#define PARAM_llGCOEXIST_CHANGED                            (1 << 5)\n#define PARAM_HT20MHZCOEXIST_CHANGED                  (1<<6)\n#define PARAM_NON_GF_DEVICES_PRESENT_CHANGED (1<<7)\n#define PARAM_RIFS_MODE_CHANGED                            (1<<8)\n#define PARAM_LSIG_TXOP_FULL_SUPPORT_CHANGED   (1<<9)\n#define PARAM_OBSS_MODE_CHANGED                               (1<<10)\n#define PARAM_BEACON_UPDATE_MASK \\\n\t(PARAM_BCN_INTERVAL_CHANGED |\t\t\t\t\t\\\n\t PARAM_SHORT_PREAMBLE_CHANGED |\t\t\t\t\t\\\n\t PARAM_SHORT_SLOT_TIME_CHANGED |\t\t\t\t\\\n\t PARAM_llACOEXIST_CHANGED |\t\t\t\t\t\\\n\t PARAM_llBCOEXIST_CHANGED |\t\t\t\t\t\\\n\t PARAM_llGCOEXIST_CHANGED |\t\t\t\t\t\\\n\t PARAM_HT20MHZCOEXIST_CHANGED |\t\t\t\t\t\\\n\t PARAM_NON_GF_DEVICES_PRESENT_CHANGED |\t\t\t\t\\\n\t PARAM_RIFS_MODE_CHANGED |\t\t\t\t\t\\\n\t PARAM_LSIG_TXOP_FULL_SUPPORT_CHANGED |\t\t\t\t\\\n\t PARAM_OBSS_MODE_CHANGED)\n\n \n#define DUMPCMD_RSP_BUFFER 100\n\n \n#define WCN36XX_HAL_VERSION_LENGTH  64\n\n \n#define WCN36XX_AMPDU_START_THRESH\t20\n\n#define WCN36XX_MAX_SCAN_SSIDS\t\t9\n#define WCN36XX_MAX_SCAN_IE_LEN\t\t500\n\n \nenum wcn36xx_hal_host_msg_type {\n\t \n\tWCN36XX_HAL_START_REQ = 0,\n\tWCN36XX_HAL_START_RSP = 1,\n\tWCN36XX_HAL_STOP_REQ = 2,\n\tWCN36XX_HAL_STOP_RSP = 3,\n\n\t \n\tWCN36XX_HAL_INIT_SCAN_REQ = 4,\n\tWCN36XX_HAL_INIT_SCAN_RSP = 5,\n\tWCN36XX_HAL_START_SCAN_REQ = 6,\n\tWCN36XX_HAL_START_SCAN_RSP = 7,\n\tWCN36XX_HAL_END_SCAN_REQ = 8,\n\tWCN36XX_HAL_END_SCAN_RSP = 9,\n\tWCN36XX_HAL_FINISH_SCAN_REQ = 10,\n\tWCN36XX_HAL_FINISH_SCAN_RSP = 11,\n\n\t \n\tWCN36XX_HAL_CONFIG_STA_REQ = 12,\n\tWCN36XX_HAL_CONFIG_STA_RSP = 13,\n\tWCN36XX_HAL_DELETE_STA_REQ = 14,\n\tWCN36XX_HAL_DELETE_STA_RSP = 15,\n\tWCN36XX_HAL_CONFIG_BSS_REQ = 16,\n\tWCN36XX_HAL_CONFIG_BSS_RSP = 17,\n\tWCN36XX_HAL_DELETE_BSS_REQ = 18,\n\tWCN36XX_HAL_DELETE_BSS_RSP = 19,\n\n\t \n\tWCN36XX_HAL_JOIN_REQ = 20,\n\tWCN36XX_HAL_JOIN_RSP = 21,\n\tWCN36XX_HAL_POST_ASSOC_REQ = 22,\n\tWCN36XX_HAL_POST_ASSOC_RSP = 23,\n\n\t \n\tWCN36XX_HAL_SET_BSSKEY_REQ = 24,\n\tWCN36XX_HAL_SET_BSSKEY_RSP = 25,\n\tWCN36XX_HAL_SET_STAKEY_REQ = 26,\n\tWCN36XX_HAL_SET_STAKEY_RSP = 27,\n\tWCN36XX_HAL_RMV_BSSKEY_REQ = 28,\n\tWCN36XX_HAL_RMV_BSSKEY_RSP = 29,\n\tWCN36XX_HAL_RMV_STAKEY_REQ = 30,\n\tWCN36XX_HAL_RMV_STAKEY_RSP = 31,\n\n\t \n\tWCN36XX_HAL_ADD_TS_REQ = 32,\n\tWCN36XX_HAL_ADD_TS_RSP = 33,\n\tWCN36XX_HAL_DEL_TS_REQ = 34,\n\tWCN36XX_HAL_DEL_TS_RSP = 35,\n\tWCN36XX_HAL_UPD_EDCA_PARAMS_REQ = 36,\n\tWCN36XX_HAL_UPD_EDCA_PARAMS_RSP = 37,\n\tWCN36XX_HAL_ADD_BA_REQ = 38,\n\tWCN36XX_HAL_ADD_BA_RSP = 39,\n\tWCN36XX_HAL_DEL_BA_REQ = 40,\n\tWCN36XX_HAL_DEL_BA_RSP = 41,\n\n\tWCN36XX_HAL_CH_SWITCH_REQ = 42,\n\tWCN36XX_HAL_CH_SWITCH_RSP = 43,\n\tWCN36XX_HAL_SET_LINK_ST_REQ = 44,\n\tWCN36XX_HAL_SET_LINK_ST_RSP = 45,\n\tWCN36XX_HAL_GET_STATS_REQ = 46,\n\tWCN36XX_HAL_GET_STATS_RSP = 47,\n\tWCN36XX_HAL_UPDATE_CFG_REQ = 48,\n\tWCN36XX_HAL_UPDATE_CFG_RSP = 49,\n\n\tWCN36XX_HAL_MISSED_BEACON_IND = 50,\n\tWCN36XX_HAL_UNKNOWN_ADDR2_FRAME_RX_IND = 51,\n\tWCN36XX_HAL_MIC_FAILURE_IND = 52,\n\tWCN36XX_HAL_FATAL_ERROR_IND = 53,\n\tWCN36XX_HAL_SET_KEYDONE_MSG = 54,\n\n\t \n\tWCN36XX_HAL_DOWNLOAD_NV_REQ = 55,\n\tWCN36XX_HAL_DOWNLOAD_NV_RSP = 56,\n\n\tWCN36XX_HAL_ADD_BA_SESSION_REQ = 57,\n\tWCN36XX_HAL_ADD_BA_SESSION_RSP = 58,\n\tWCN36XX_HAL_TRIGGER_BA_REQ = 59,\n\tWCN36XX_HAL_TRIGGER_BA_RSP = 60,\n\tWCN36XX_HAL_UPDATE_BEACON_REQ = 61,\n\tWCN36XX_HAL_UPDATE_BEACON_RSP = 62,\n\tWCN36XX_HAL_SEND_BEACON_REQ = 63,\n\tWCN36XX_HAL_SEND_BEACON_RSP = 64,\n\n\tWCN36XX_HAL_SET_BCASTKEY_REQ = 65,\n\tWCN36XX_HAL_SET_BCASTKEY_RSP = 66,\n\tWCN36XX_HAL_DELETE_STA_CONTEXT_IND = 67,\n\tWCN36XX_HAL_UPDATE_PROBE_RSP_TEMPLATE_REQ = 68,\n\tWCN36XX_HAL_UPDATE_PROBE_RSP_TEMPLATE_RSP = 69,\n\n\t \n\tWCN36XX_HAL_PROCESS_PTT_REQ = 70,\n\tWCN36XX_HAL_PROCESS_PTT_RSP = 71,\n\n\t \n\tWCN36XX_HAL_SIGNAL_BTAMP_EVENT_REQ = 72,\n\tWCN36XX_HAL_SIGNAL_BTAMP_EVENT_RSP = 73,\n\tWCN36XX_HAL_TL_HAL_FLUSH_AC_REQ = 74,\n\tWCN36XX_HAL_TL_HAL_FLUSH_AC_RSP = 75,\n\n\tWCN36XX_HAL_ENTER_IMPS_REQ = 76,\n\tWCN36XX_HAL_EXIT_IMPS_REQ = 77,\n\tWCN36XX_HAL_ENTER_BMPS_REQ = 78,\n\tWCN36XX_HAL_EXIT_BMPS_REQ = 79,\n\tWCN36XX_HAL_ENTER_UAPSD_REQ = 80,\n\tWCN36XX_HAL_EXIT_UAPSD_REQ = 81,\n\tWCN36XX_HAL_UPDATE_UAPSD_PARAM_REQ = 82,\n\tWCN36XX_HAL_CONFIGURE_RXP_FILTER_REQ = 83,\n\tWCN36XX_HAL_ADD_BCN_FILTER_REQ = 84,\n\tWCN36XX_HAL_REM_BCN_FILTER_REQ = 85,\n\tWCN36XX_HAL_ADD_WOWL_BCAST_PTRN = 86,\n\tWCN36XX_HAL_DEL_WOWL_BCAST_PTRN = 87,\n\tWCN36XX_HAL_ENTER_WOWL_REQ = 88,\n\tWCN36XX_HAL_EXIT_WOWL_REQ = 89,\n\tWCN36XX_HAL_HOST_OFFLOAD_REQ = 90,\n\tWCN36XX_HAL_SET_RSSI_THRESH_REQ = 91,\n\tWCN36XX_HAL_GET_RSSI_REQ = 92,\n\tWCN36XX_HAL_SET_UAPSD_AC_PARAMS_REQ = 93,\n\tWCN36XX_HAL_CONFIGURE_APPS_CPU_WAKEUP_STATE_REQ = 94,\n\n\tWCN36XX_HAL_ENTER_IMPS_RSP = 95,\n\tWCN36XX_HAL_EXIT_IMPS_RSP = 96,\n\tWCN36XX_HAL_ENTER_BMPS_RSP = 97,\n\tWCN36XX_HAL_EXIT_BMPS_RSP = 98,\n\tWCN36XX_HAL_ENTER_UAPSD_RSP = 99,\n\tWCN36XX_HAL_EXIT_UAPSD_RSP = 100,\n\tWCN36XX_HAL_SET_UAPSD_AC_PARAMS_RSP = 101,\n\tWCN36XX_HAL_UPDATE_UAPSD_PARAM_RSP = 102,\n\tWCN36XX_HAL_CONFIGURE_RXP_FILTER_RSP = 103,\n\tWCN36XX_HAL_ADD_BCN_FILTER_RSP = 104,\n\tWCN36XX_HAL_REM_BCN_FILTER_RSP = 105,\n\tWCN36XX_HAL_SET_RSSI_THRESH_RSP = 106,\n\tWCN36XX_HAL_HOST_OFFLOAD_RSP = 107,\n\tWCN36XX_HAL_ADD_WOWL_BCAST_PTRN_RSP = 108,\n\tWCN36XX_HAL_DEL_WOWL_BCAST_PTRN_RSP = 109,\n\tWCN36XX_HAL_ENTER_WOWL_RSP = 110,\n\tWCN36XX_HAL_EXIT_WOWL_RSP = 111,\n\tWCN36XX_HAL_RSSI_NOTIFICATION_IND = 112,\n\tWCN36XX_HAL_GET_RSSI_RSP = 113,\n\tWCN36XX_HAL_CONFIGURE_APPS_CPU_WAKEUP_STATE_RSP = 114,\n\n\t \n\tWCN36XX_HAL_SET_MAX_TX_POWER_REQ = 115,\n\tWCN36XX_HAL_SET_MAX_TX_POWER_RSP = 116,\n\n\t \n\tWCN36XX_HAL_AGGR_ADD_TS_REQ = 117,\n\tWCN36XX_HAL_AGGR_ADD_TS_RSP = 118,\n\n\t \n\tWCN36XX_HAL_SET_P2P_GONOA_REQ = 119,\n\tWCN36XX_HAL_SET_P2P_GONOA_RSP = 120,\n\n\t \n\tWCN36XX_HAL_DUMP_COMMAND_REQ = 121,\n\tWCN36XX_HAL_DUMP_COMMAND_RSP = 122,\n\n\t \n\tWCN36XX_HAL_START_OEM_DATA_REQ = 123,\n\tWCN36XX_HAL_START_OEM_DATA_RSP = 124,\n\n\t \n\tWCN36XX_HAL_ADD_STA_SELF_REQ = 125,\n\tWCN36XX_HAL_ADD_STA_SELF_RSP = 126,\n\n\t \n\tWCN36XX_HAL_DEL_STA_SELF_REQ = 127,\n\tWCN36XX_HAL_DEL_STA_SELF_RSP = 128,\n\n\t \n\tWCN36XX_HAL_COEX_IND = 129,\n\n\t \n\tWCN36XX_HAL_OTA_TX_COMPL_IND = 130,\n\n\t \n\tWCN36XX_HAL_HOST_SUSPEND_IND = 131,\n\tWCN36XX_HAL_HOST_RESUME_REQ = 132,\n\tWCN36XX_HAL_HOST_RESUME_RSP = 133,\n\n\tWCN36XX_HAL_SET_TX_POWER_REQ = 134,\n\tWCN36XX_HAL_SET_TX_POWER_RSP = 135,\n\tWCN36XX_HAL_GET_TX_POWER_REQ = 136,\n\tWCN36XX_HAL_GET_TX_POWER_RSP = 137,\n\n\tWCN36XX_HAL_P2P_NOA_ATTR_IND = 138,\n\n\tWCN36XX_HAL_ENABLE_RADAR_DETECT_REQ = 139,\n\tWCN36XX_HAL_ENABLE_RADAR_DETECT_RSP = 140,\n\tWCN36XX_HAL_GET_TPC_REPORT_REQ = 141,\n\tWCN36XX_HAL_GET_TPC_REPORT_RSP = 142,\n\tWCN36XX_HAL_RADAR_DETECT_IND = 143,\n\tWCN36XX_HAL_RADAR_DETECT_INTR_IND = 144,\n\tWCN36XX_HAL_KEEP_ALIVE_REQ = 145,\n\tWCN36XX_HAL_KEEP_ALIVE_RSP = 146,\n\n\t \n\tWCN36XX_HAL_SET_PREF_NETWORK_REQ = 147,\n\tWCN36XX_HAL_SET_PREF_NETWORK_RSP = 148,\n\tWCN36XX_HAL_SET_RSSI_FILTER_REQ = 149,\n\tWCN36XX_HAL_SET_RSSI_FILTER_RSP = 150,\n\tWCN36XX_HAL_UPDATE_SCAN_PARAM_REQ = 151,\n\tWCN36XX_HAL_UPDATE_SCAN_PARAM_RSP = 152,\n\tWCN36XX_HAL_PREF_NETW_FOUND_IND = 153,\n\n\tWCN36XX_HAL_SET_TX_PER_TRACKING_REQ = 154,\n\tWCN36XX_HAL_SET_TX_PER_TRACKING_RSP = 155,\n\tWCN36XX_HAL_TX_PER_HIT_IND = 156,\n\n\tWCN36XX_HAL_8023_MULTICAST_LIST_REQ = 157,\n\tWCN36XX_HAL_8023_MULTICAST_LIST_RSP = 158,\n\n\tWCN36XX_HAL_SET_PACKET_FILTER_REQ = 159,\n\tWCN36XX_HAL_SET_PACKET_FILTER_RSP = 160,\n\tWCN36XX_HAL_PACKET_FILTER_MATCH_COUNT_REQ = 161,\n\tWCN36XX_HAL_PACKET_FILTER_MATCH_COUNT_RSP = 162,\n\tWCN36XX_HAL_CLEAR_PACKET_FILTER_REQ = 163,\n\tWCN36XX_HAL_CLEAR_PACKET_FILTER_RSP = 164,\n\n\t \n\tWCN36XX_HAL_INIT_SCAN_CON_REQ = 165,\n\n\tWCN36XX_HAL_SET_POWER_PARAMS_REQ = 166,\n\tWCN36XX_HAL_SET_POWER_PARAMS_RSP = 167,\n\n\tWCN36XX_HAL_TSM_STATS_REQ = 168,\n\tWCN36XX_HAL_TSM_STATS_RSP = 169,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_IND = 170,\n\n\t \n\tWCN36XX_HAL_GTK_OFFLOAD_REQ = 171,\n\tWCN36XX_HAL_GTK_OFFLOAD_RSP = 172,\n\tWCN36XX_HAL_GTK_OFFLOAD_GETINFO_REQ = 173,\n\tWCN36XX_HAL_GTK_OFFLOAD_GETINFO_RSP = 174,\n\n\tWCN36XX_HAL_FEATURE_CAPS_EXCHANGE_REQ = 175,\n\tWCN36XX_HAL_FEATURE_CAPS_EXCHANGE_RSP = 176,\n\tWCN36XX_HAL_EXCLUDE_UNENCRYPTED_IND = 177,\n\n\tWCN36XX_HAL_SET_THERMAL_MITIGATION_REQ = 178,\n\tWCN36XX_HAL_SET_THERMAL_MITIGATION_RSP = 179,\n\n\tWCN36XX_HAL_UPDATE_VHT_OP_MODE_REQ = 182,\n\tWCN36XX_HAL_UPDATE_VHT_OP_MODE_RSP = 183,\n\n\tWCN36XX_HAL_P2P_NOA_START_IND = 184,\n\n\tWCN36XX_HAL_GET_ROAM_RSSI_REQ = 185,\n\tWCN36XX_HAL_GET_ROAM_RSSI_RSP = 186,\n\n\tWCN36XX_HAL_CLASS_B_STATS_IND = 187,\n\tWCN36XX_HAL_DEL_BA_IND = 188,\n\tWCN36XX_HAL_DHCP_START_IND = 189,\n\tWCN36XX_HAL_DHCP_STOP_IND = 190,\n\n\t \n\tWCN36XX_HAL_START_SCAN_OFFLOAD_REQ = 204,\n\tWCN36XX_HAL_START_SCAN_OFFLOAD_RSP = 205,\n\tWCN36XX_HAL_STOP_SCAN_OFFLOAD_REQ = 206,\n\tWCN36XX_HAL_STOP_SCAN_OFFLOAD_RSP = 207,\n\tWCN36XX_HAL_UPDATE_CHANNEL_LIST_REQ = 208,\n\tWCN36XX_HAL_UPDATE_CHANNEL_LIST_RSP = 209,\n\tWCN36XX_HAL_SCAN_OFFLOAD_IND = 210,\n\n\tWCN36XX_HAL_AVOID_FREQ_RANGE_IND = 233,\n\n\tWCN36XX_HAL_PRINT_REG_INFO_IND = 259,\n\n\tWCN36XX_HAL_MSG_MAX = WCN36XX_HAL_MSG_TYPE_MAX_ENUM_SIZE\n};\n\n \nenum wcn36xx_hal_host_msg_version {\n\tWCN36XX_HAL_MSG_VERSION0 = 0,\n\tWCN36XX_HAL_MSG_VERSION1 = 1,\n\t \n\tWCN36XX_HAL_MSG_WCNSS_CTRL_VERSION = 0x7FFF,\n\tWCN36XX_HAL_MSG_VERSION_MAX_FIELD = WCN36XX_HAL_MSG_WCNSS_CTRL_VERSION\n};\n\nenum driver_type {\n\tDRIVER_TYPE_PRODUCTION = 0,\n\tDRIVER_TYPE_MFG = 1,\n\tDRIVER_TYPE_DVT = 2,\n\tDRIVER_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum wcn36xx_hal_stop_type {\n\tHAL_STOP_TYPE_SYS_RESET,\n\tHAL_STOP_TYPE_SYS_DEEP_SLEEP,\n\tHAL_STOP_TYPE_RF_KILL,\n\tHAL_STOP_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum wcn36xx_hal_sys_mode {\n\tHAL_SYS_MODE_NORMAL,\n\tHAL_SYS_MODE_LEARN,\n\tHAL_SYS_MODE_SCAN,\n\tHAL_SYS_MODE_PROMISC,\n\tHAL_SYS_MODE_SUSPEND_LINK,\n\tHAL_SYS_MODE_ROAM_SCAN,\n\tHAL_SYS_MODE_ROAM_SUSPEND_LINK,\n\tHAL_SYS_MODE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum phy_chan_bond_state {\n\t \n\tPHY_SINGLE_CHANNEL_CENTERED = 0,\n\n\t \n\tPHY_DOUBLE_CHANNEL_LOW_PRIMARY = 1,\n\n\t \n\tPHY_DOUBLE_CHANNEL_CENTERED = 2,\n\n\t \n\tPHY_DOUBLE_CHANNEL_HIGH_PRIMARY = 3,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_LOW_40MHZ_CENTERED = 4,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_CENTERED_40MHZ_CENTERED = 5,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_HIGH_40MHZ_CENTERED = 6,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_LOW_40MHZ_LOW = 7,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_HIGH_40MHZ_LOW = 8,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_LOW_40MHZ_HIGH = 9,\n\n\t \n\tPHY_QUADRUPLE_CHANNEL_20MHZ_HIGH_40MHZ_HIGH = 10,\n\n\tPHY_CHANNEL_BONDING_STATE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nenum wcn36xx_hal_ht_mimo_state {\n\t \n\tWCN36XX_HAL_HT_MIMO_PS_STATIC = 0,\n\n\t \n\tWCN36XX_HAL_HT_MIMO_PS_DYNAMIC = 1,\n\n\t \n\tWCN36XX_HAL_HT_MIMO_PS_NA = 2,\n\n\t \n\tWCN36XX_HAL_HT_MIMO_PS_NO_LIMIT = 3,\n\n\tWCN36XX_HAL_HT_MIMO_PS_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nenum sta_rate_mode {\n\tSTA_TAURUS = 0,\n\tSTA_TITAN,\n\tSTA_POLARIS,\n\tSTA_11b,\n\tSTA_11bg,\n\tSTA_11a,\n\tSTA_11n,\n\tSTA_11ac,\n\tSTA_INVALID_RATE_MODE = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \n#define WCN36XX_HAL_NUM_DSSS_RATES           4\n\n \n#define WCN36XX_HAL_NUM_OFDM_RATES           8\n\n \n#define WCN36XX_HAL_NUM_POLARIS_RATES       3\n\n#define WCN36XX_HAL_MAC_MAX_SUPPORTED_MCS_SET    16\n\nenum wcn36xx_hal_bss_type {\n\tWCN36XX_HAL_INFRASTRUCTURE_MODE,\n\n\t \n\tWCN36XX_HAL_INFRA_AP_MODE,\n\n\tWCN36XX_HAL_IBSS_MODE,\n\n\t \n\tWCN36XX_HAL_BTAMP_STA_MODE,\n\n\t \n\tWCN36XX_HAL_BTAMP_AP_MODE,\n\n\tWCN36XX_HAL_AUTO_MODE,\n\n\tWCN36XX_HAL_DONOT_USE_BSS_TYPE = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum wcn36xx_hal_nw_type {\n\tWCN36XX_HAL_11A_NW_TYPE,\n\tWCN36XX_HAL_11B_NW_TYPE,\n\tWCN36XX_HAL_11G_NW_TYPE,\n\tWCN36XX_HAL_11N_NW_TYPE,\n\tWCN36XX_HAL_DONOT_USE_NW_TYPE = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n#define WCN36XX_HAL_MAC_RATESET_EID_MAX            12\n\nenum wcn36xx_hal_ht_operating_mode {\n\t \n\tWCN36XX_HAL_HT_OP_MODE_PURE,\n\n\t \n\tWCN36XX_HAL_HT_OP_MODE_OVERLAP_LEGACY,\n\n\t \n\tWCN36XX_HAL_HT_OP_MODE_NO_LEGACY_20MHZ_HT,\n\n\t \n\tWCN36XX_HAL_HT_OP_MODE_MIXED,\n\n\tWCN36XX_HAL_HT_OP_MODE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nenum ani_ed_type {\n\tWCN36XX_HAL_ED_NONE,\n\tWCN36XX_HAL_ED_WEP40,\n\tWCN36XX_HAL_ED_WEP104,\n\tWCN36XX_HAL_ED_TKIP,\n\tWCN36XX_HAL_ED_CCMP,\n\tWCN36XX_HAL_ED_WPI,\n\tWCN36XX_HAL_ED_AES_128_CMAC,\n\tWCN36XX_HAL_ED_NOT_IMPLEMENTED = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n#define WLAN_MAX_KEY_RSC_LEN                16\n#define WLAN_WAPI_KEY_RSC_LEN               16\n\n \n#define WCN36XX_HAL_MAC_MAX_KEY_LENGTH              32\n#define WCN36XX_HAL_MAC_MAX_NUM_OF_DEFAULT_KEYS     4\n\n \nenum ani_key_direction {\n\tWCN36XX_HAL_TX_ONLY,\n\tWCN36XX_HAL_RX_ONLY,\n\tWCN36XX_HAL_TX_RX,\n\tWCN36XX_HAL_TX_DEFAULT,\n\tWCN36XX_HAL_DONOT_USE_KEY_DIRECTION = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum ani_wep_type {\n\tWCN36XX_HAL_WEP_STATIC,\n\tWCN36XX_HAL_WEP_DYNAMIC,\n\tWCN36XX_HAL_WEP_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum wcn36xx_hal_link_state {\n\n\tWCN36XX_HAL_LINK_IDLE_STATE = 0,\n\tWCN36XX_HAL_LINK_PREASSOC_STATE = 1,\n\tWCN36XX_HAL_LINK_POSTASSOC_STATE = 2,\n\tWCN36XX_HAL_LINK_AP_STATE = 3,\n\tWCN36XX_HAL_LINK_IBSS_STATE = 4,\n\n\t \n\tWCN36XX_HAL_LINK_BTAMP_PREASSOC_STATE = 5,\n\tWCN36XX_HAL_LINK_BTAMP_POSTASSOC_STATE = 6,\n\tWCN36XX_HAL_LINK_BTAMP_AP_STATE = 7,\n\tWCN36XX_HAL_LINK_BTAMP_STA_STATE = 8,\n\n\t \n\tWCN36XX_HAL_LINK_LEARN_STATE = 9,\n\tWCN36XX_HAL_LINK_SCAN_STATE = 10,\n\tWCN36XX_HAL_LINK_FINISH_SCAN_STATE = 11,\n\tWCN36XX_HAL_LINK_INIT_CAL_STATE = 12,\n\tWCN36XX_HAL_LINK_FINISH_CAL_STATE = 13,\n\tWCN36XX_HAL_LINK_LISTEN_STATE = 14,\n\n\tWCN36XX_HAL_LINK_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nenum wcn36xx_hal_stats_mask {\n\tHAL_SUMMARY_STATS_INFO = 0x00000001,\n\tHAL_GLOBAL_CLASS_A_STATS_INFO = 0x00000002,\n\tHAL_GLOBAL_CLASS_B_STATS_INFO = 0x00000004,\n\tHAL_GLOBAL_CLASS_C_STATS_INFO = 0x00000008,\n\tHAL_GLOBAL_CLASS_D_STATS_INFO = 0x00000010,\n\tHAL_PER_STA_STATS_INFO = 0x00000020\n};\n\n \nenum bt_amp_event_type {\n\tBTAMP_EVENT_CONNECTION_START,\n\tBTAMP_EVENT_CONNECTION_STOP,\n\tBTAMP_EVENT_CONNECTION_TERMINATED,\n\n\t \n\tBTAMP_EVENT_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE,\n};\n\n \nenum pe_stats_mask {\n\tPE_SUMMARY_STATS_INFO = 0x00000001,\n\tPE_GLOBAL_CLASS_A_STATS_INFO = 0x00000002,\n\tPE_GLOBAL_CLASS_B_STATS_INFO = 0x00000004,\n\tPE_GLOBAL_CLASS_C_STATS_INFO = 0x00000008,\n\tPE_GLOBAL_CLASS_D_STATS_INFO = 0x00000010,\n\tPE_PER_STA_STATS_INFO = 0x00000020,\n\n\t \n\tPE_STATS_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \n#define WCN36XX_HAL_CFG_STA_ID\t\t\t\t0\n#define WCN36XX_HAL_CFG_CURRENT_TX_ANTENNA\t\t1\n#define WCN36XX_HAL_CFG_CURRENT_RX_ANTENNA\t\t2\n#define WCN36XX_HAL_CFG_LOW_GAIN_OVERRIDE\t\t3\n#define WCN36XX_HAL_CFG_POWER_STATE_PER_CHAIN\t\t4\n#define WCN36XX_HAL_CFG_CAL_PERIOD\t\t\t5\n#define WCN36XX_HAL_CFG_CAL_CONTROL\t\t\t6\n#define WCN36XX_HAL_CFG_PROXIMITY\t\t\t7\n#define WCN36XX_HAL_CFG_NETWORK_DENSITY\t\t\t8\n#define WCN36XX_HAL_CFG_MAX_MEDIUM_TIME\t\t\t9\n#define WCN36XX_HAL_CFG_MAX_MPDUS_IN_AMPDU\t\t10\n#define WCN36XX_HAL_CFG_RTS_THRESHOLD\t\t\t11\n#define WCN36XX_HAL_CFG_SHORT_RETRY_LIMIT\t\t12\n#define WCN36XX_HAL_CFG_LONG_RETRY_LIMIT\t\t13\n#define WCN36XX_HAL_CFG_FRAGMENTATION_THRESHOLD\t\t14\n#define WCN36XX_HAL_CFG_DYNAMIC_THRESHOLD_ZERO\t\t15\n#define WCN36XX_HAL_CFG_DYNAMIC_THRESHOLD_ONE\t\t16\n#define WCN36XX_HAL_CFG_DYNAMIC_THRESHOLD_TWO\t\t17\n#define WCN36XX_HAL_CFG_FIXED_RATE\t\t\t18\n#define WCN36XX_HAL_CFG_RETRYRATE_POLICY\t\t19\n#define WCN36XX_HAL_CFG_RETRYRATE_SECONDARY\t\t20\n#define WCN36XX_HAL_CFG_RETRYRATE_TERTIARY\t\t21\n#define WCN36XX_HAL_CFG_FORCE_POLICY_PROTECTION\t\t22\n#define WCN36XX_HAL_CFG_FIXED_RATE_MULTICAST_24GHZ\t23\n#define WCN36XX_HAL_CFG_FIXED_RATE_MULTICAST_5GHZ\t24\n#define WCN36XX_HAL_CFG_DEFAULT_RATE_INDEX_24GHZ\t25\n#define WCN36XX_HAL_CFG_DEFAULT_RATE_INDEX_5GHZ\t\t26\n#define WCN36XX_HAL_CFG_MAX_BA_SESSIONS\t\t\t27\n#define WCN36XX_HAL_CFG_PS_DATA_INACTIVITY_TIMEOUT\t28\n#define WCN36XX_HAL_CFG_PS_ENABLE_BCN_FILTER\t\t29\n#define WCN36XX_HAL_CFG_PS_ENABLE_RSSI_MONITOR\t\t30\n#define WCN36XX_HAL_CFG_NUM_BEACON_PER_RSSI_AVERAGE\t31\n#define WCN36XX_HAL_CFG_STATS_PERIOD\t\t\t32\n#define WCN36XX_HAL_CFG_CFP_MAX_DURATION\t\t33\n#define WCN36XX_HAL_CFG_FRAME_TRANS_ENABLED\t\t34\n#define WCN36XX_HAL_CFG_DTIM_PERIOD\t\t\t35\n#define WCN36XX_HAL_CFG_EDCA_WMM_ACBK\t\t\t36\n#define WCN36XX_HAL_CFG_EDCA_WMM_ACBE\t\t\t37\n#define WCN36XX_HAL_CFG_EDCA_WMM_ACVO\t\t\t38\n#define WCN36XX_HAL_CFG_EDCA_WMM_ACVI\t\t\t39\n#define WCN36XX_HAL_CFG_BA_THRESHOLD_HIGH\t\t40\n#define WCN36XX_HAL_CFG_MAX_BA_BUFFERS\t\t\t41\n#define WCN36XX_HAL_CFG_RPE_POLLING_THRESHOLD\t\t42\n#define WCN36XX_HAL_CFG_RPE_AGING_THRESHOLD_FOR_AC0_REG\t43\n#define WCN36XX_HAL_CFG_RPE_AGING_THRESHOLD_FOR_AC1_REG\t44\n#define WCN36XX_HAL_CFG_RPE_AGING_THRESHOLD_FOR_AC2_REG\t45\n#define WCN36XX_HAL_CFG_RPE_AGING_THRESHOLD_FOR_AC3_REG\t46\n#define WCN36XX_HAL_CFG_NO_OF_ONCHIP_REORDER_SESSIONS\t47\n#define WCN36XX_HAL_CFG_PS_LISTEN_INTERVAL\t\t48\n#define WCN36XX_HAL_CFG_PS_HEART_BEAT_THRESHOLD\t\t49\n#define WCN36XX_HAL_CFG_PS_NTH_BEACON_FILTER\t\t50\n#define WCN36XX_HAL_CFG_PS_MAX_PS_POLL\t\t\t51\n#define WCN36XX_HAL_CFG_PS_MIN_RSSI_THRESHOLD\t\t52\n#define WCN36XX_HAL_CFG_PS_RSSI_FILTER_PERIOD\t\t53\n#define WCN36XX_HAL_CFG_PS_BROADCAST_FRAME_FILTER_ENABLE 54\n#define WCN36XX_HAL_CFG_PS_IGNORE_DTIM\t\t\t55\n#define WCN36XX_HAL_CFG_PS_ENABLE_BCN_EARLY_TERM\t56\n#define WCN36XX_HAL_CFG_DYNAMIC_PS_POLL_VALUE\t\t57\n#define WCN36XX_HAL_CFG_PS_NULLDATA_AP_RESP_TIMEOUT\t58\n#define WCN36XX_HAL_CFG_TELE_BCN_WAKEUP_EN\t\t59\n#define WCN36XX_HAL_CFG_TELE_BCN_TRANS_LI\t\t60\n#define WCN36XX_HAL_CFG_TELE_BCN_TRANS_LI_IDLE_BCNS\t61\n#define WCN36XX_HAL_CFG_TELE_BCN_MAX_LI\t\t\t62\n#define WCN36XX_HAL_CFG_TELE_BCN_MAX_LI_IDLE_BCNS\t63\n#define WCN36XX_HAL_CFG_TX_PWR_CTRL_ENABLE\t\t64\n#define WCN36XX_HAL_CFG_VALID_RADAR_CHANNEL_LIST\t65\n#define WCN36XX_HAL_CFG_TX_POWER_24_20\t\t\t66\n#define WCN36XX_HAL_CFG_TX_POWER_24_40\t\t\t67\n#define WCN36XX_HAL_CFG_TX_POWER_50_20\t\t\t68\n#define WCN36XX_HAL_CFG_TX_POWER_50_40\t\t\t69\n#define WCN36XX_HAL_CFG_MCAST_BCAST_FILTER_SETTING\t70\n#define WCN36XX_HAL_CFG_BCN_EARLY_TERM_WAKEUP_INTERVAL\t71\n#define WCN36XX_HAL_CFG_MAX_TX_POWER_2_4\t\t72\n#define WCN36XX_HAL_CFG_MAX_TX_POWER_5\t\t\t73\n#define WCN36XX_HAL_CFG_INFRA_STA_KEEP_ALIVE_PERIOD\t74\n#define WCN36XX_HAL_CFG_ENABLE_CLOSE_LOOP\t\t75\n#define WCN36XX_HAL_CFG_BTC_EXECUTION_MODE\t\t76\n#define WCN36XX_HAL_CFG_BTC_DHCP_BT_SLOTS_TO_BLOCK\t77\n#define WCN36XX_HAL_CFG_BTC_A2DP_DHCP_BT_SUB_INTERVALS\t78\n#define WCN36XX_HAL_CFG_PS_TX_INACTIVITY_TIMEOUT\t79\n#define WCN36XX_HAL_CFG_WCNSS_API_VERSION\t\t80\n#define WCN36XX_HAL_CFG_AP_KEEPALIVE_TIMEOUT\t\t81\n#define WCN36XX_HAL_CFG_GO_KEEPALIVE_TIMEOUT\t\t82\n#define WCN36XX_HAL_CFG_ENABLE_MC_ADDR_LIST\t\t83\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_INQ_BT\t\t84\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_PAGE_BT\t\t85\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_CONN_BT\t\t86\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_LE_BT\t\t87\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_INQ_WLAN\t\t88\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_PAGE_WLAN\t89\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_CONN_WLAN\t90\n#define WCN36XX_HAL_CFG_BTC_STATIC_LEN_LE_WLAN\t\t91\n#define WCN36XX_HAL_CFG_BTC_DYN_MAX_LEN_BT\t\t92\n#define WCN36XX_HAL_CFG_BTC_DYN_MAX_LEN_WLAN\t\t93\n#define WCN36XX_HAL_CFG_BTC_MAX_SCO_BLOCK_PERC\t\t94\n#define WCN36XX_HAL_CFG_BTC_DHCP_PROT_ON_A2DP\t\t95\n#define WCN36XX_HAL_CFG_BTC_DHCP_PROT_ON_SCO\t\t96\n#define WCN36XX_HAL_CFG_ENABLE_UNICAST_FILTER\t\t97\n#define WCN36XX_HAL_CFG_MAX_ASSOC_LIMIT\t\t\t98\n#define WCN36XX_HAL_CFG_ENABLE_LPWR_IMG_TRANSITION\t99\n#define WCN36XX_HAL_CFG_ENABLE_MCC_ADAPTIVE_SCHEDULER\t100\n#define WCN36XX_HAL_CFG_ENABLE_DETECT_PS_SUPPORT\t101\n#define WCN36XX_HAL_CFG_AP_LINK_MONITOR_TIMEOUT\t\t102\n#define WCN36XX_HAL_CFG_BTC_DWELL_TIME_MULTIPLIER\t103\n#define WCN36XX_HAL_CFG_ENABLE_TDLS_OXYGEN_MODE\t\t104\n#define WCN36XX_HAL_CFG_ENABLE_NAT_KEEP_ALIVE_FILTER\t105\n#define WCN36XX_HAL_CFG_ENABLE_SAP_OBSS_PROT\t\t106\n#define WCN36XX_HAL_CFG_PSPOLL_DATA_RECEP_TIMEOUT\t107\n#define WCN36XX_HAL_CFG_TDLS_PUAPSD_BUFFER_STA_CAPABLE\t108\n#define WCN36XX_HAL_CFG_TDLS_PUAPSD_MASK\t\t109\n#define WCN36XX_HAL_CFG_TDLS_PUAPSD_INACTIVITY_TIME\t110\n#define WCN36XX_HAL_CFG_TDLS_PUAPSD_RX_FRAME_THRESHOLD\t111\n#define WCN36XX_HAL_CFG_ANTENNA_DIVERSITY\t\t112\n#define WCN36XX_HAL_CFG_ATH_DISABLE\t\t\t113\n#define WCN36XX_HAL_CFG_FLEXCONNECT_POWER_FACTOR\t114\n#define WCN36XX_HAL_CFG_ENABLE_ADAPTIVE_RX_DRAIN\t115\n#define WCN36XX_HAL_CFG_TDLS_OFF_CHANNEL_CAPABLE\t116\n#define WCN36XX_HAL_CFG_MWS_COEX_V1_WAN_FREQ\t\t117\n#define WCN36XX_HAL_CFG_MWS_COEX_V1_WLAN_FREQ\t\t118\n#define WCN36XX_HAL_CFG_MWS_COEX_V1_CONFIG\t\t119\n#define WCN36XX_HAL_CFG_MWS_COEX_V1_CONFIG2\t\t120\n#define WCN36XX_HAL_CFG_MWS_COEX_V2_WAN_FREQ\t\t121\n#define WCN36XX_HAL_CFG_MWS_COEX_V2_WLAN_FREQ\t\t122\n#define WCN36XX_HAL_CFG_MWS_COEX_V2_CONFIG\t\t123\n#define WCN36XX_HAL_CFG_MWS_COEX_V2_CONFIG2\t\t124\n#define WCN36XX_HAL_CFG_MWS_COEX_V3_WAN_FREQ\t\t125\n#define WCN36XX_HAL_CFG_MWS_COEX_V3_WLAN_FREQ\t\t126\n#define WCN36XX_HAL_CFG_MWS_COEX_V3_CONFIG\t\t127\n#define WCN36XX_HAL_CFG_MWS_COEX_V3_CONFIG2\t\t128\n#define WCN36XX_HAL_CFG_MWS_COEX_V4_WAN_FREQ\t\t129\n#define WCN36XX_HAL_CFG_MWS_COEX_V4_WLAN_FREQ\t\t130\n#define WCN36XX_HAL_CFG_MWS_COEX_V4_CONFIG\t\t131\n#define WCN36XX_HAL_CFG_MWS_COEX_V4_CONFIG2\t\t132\n#define WCN36XX_HAL_CFG_MWS_COEX_V5_WAN_FREQ\t\t133\n#define WCN36XX_HAL_CFG_MWS_COEX_V5_WLAN_FREQ\t\t134\n#define WCN36XX_HAL_CFG_MWS_COEX_V5_CONFIG\t\t135\n#define WCN36XX_HAL_CFG_MWS_COEX_V5_CONFIG2\t\t136\n#define WCN36XX_HAL_CFG_MWS_COEX_V6_WAN_FREQ\t\t137\n#define WCN36XX_HAL_CFG_MWS_COEX_V6_WLAN_FREQ\t\t138\n#define WCN36XX_HAL_CFG_MWS_COEX_V6_CONFIG\t\t139\n#define WCN36XX_HAL_CFG_MWS_COEX_V6_CONFIG2\t\t140\n#define WCN36XX_HAL_CFG_MWS_COEX_V7_WAN_FREQ\t\t141\n#define WCN36XX_HAL_CFG_MWS_COEX_V7_WLAN_FREQ\t\t142\n#define WCN36XX_HAL_CFG_MWS_COEX_V7_CONFIG\t\t143\n#define WCN36XX_HAL_CFG_MWS_COEX_V7_CONFIG2\t\t144\n#define WCN36XX_HAL_CFG_MWS_COEX_V8_WAN_FREQ\t\t145\n#define WCN36XX_HAL_CFG_MWS_COEX_V8_WLAN_FREQ\t\t146\n#define WCN36XX_HAL_CFG_MWS_COEX_V8_CONFIG\t\t147\n#define WCN36XX_HAL_CFG_MWS_COEX_V8_CONFIG2\t\t148\n#define WCN36XX_HAL_CFG_MWS_COEX_V9_WAN_FREQ\t\t149\n#define WCN36XX_HAL_CFG_MWS_COEX_V9_WLAN_FREQ\t\t150\n#define WCN36XX_HAL_CFG_MWS_COEX_V9_CONFIG\t\t151\n#define WCN36XX_HAL_CFG_MWS_COEX_V9_CONFIG2\t\t152\n#define WCN36XX_HAL_CFG_MWS_COEX_V10_WAN_FREQ\t\t153\n#define WCN36XX_HAL_CFG_MWS_COEX_V10_WLAN_FREQ\t\t154\n#define WCN36XX_HAL_CFG_MWS_COEX_V10_CONFIG\t\t155\n#define WCN36XX_HAL_CFG_MWS_COEX_V10_CONFIG2\t\t156\n#define WCN36XX_HAL_CFG_MWS_COEX_MODEM_BACKOFF\t\t157\n#define WCN36XX_HAL_CFG_MWS_COEX_CONFIG1\t\t158\n#define WCN36XX_HAL_CFG_MWS_COEX_CONFIG2\t\t159\n#define WCN36XX_HAL_CFG_MWS_COEX_CONFIG3\t\t160\n#define WCN36XX_HAL_CFG_MWS_COEX_CONFIG4\t\t161\n#define WCN36XX_HAL_CFG_MWS_COEX_CONFIG5\t\t162\n#define WCN36XX_HAL_CFG_MWS_COEX_CONFIG6\t\t163\n#define WCN36XX_HAL_CFG_SAR_POWER_BACKOFF\t\t164\n#define WCN36XX_HAL_CFG_GO_LINK_MONITOR_TIMEOUT\t\t165\n#define WCN36XX_HAL_CFG_BTC_STATIC_OPP_WLAN_ACTIVE_WLAN_LEN\t166\n#define WCN36XX_HAL_CFG_BTC_STATIC_OPP_WLAN_ACTIVE_BT_LEN\t167\n#define WCN36XX_HAL_CFG_BTC_SAP_STATIC_OPP_ACTIVE_WLAN_LEN\t168\n#define WCN36XX_HAL_CFG_BTC_SAP_STATIC_OPP_ACTIVE_BT_LEN\t169\n#define WCN36XX_HAL_CFG_RMC_FIXED_RATE\t\t\t170\n#define WCN36XX_HAL_CFG_ASD_PROBE_INTERVAL\t\t171\n#define WCN36XX_HAL_CFG_ASD_TRIGGER_THRESHOLD\t\t172\n#define WCN36XX_HAL_CFG_ASD_RTT_RSSI_HYST_THRESHOLD\t173\n#define WCN36XX_HAL_CFG_BTC_CTS2S_ON_STA_DURING_SCO\t174\n#define WCN36XX_HAL_CFG_SHORT_PREAMBLE\t\t\t175\n#define WCN36XX_HAL_CFG_SHORT_SLOT_TIME\t\t\t176\n#define WCN36XX_HAL_CFG_DELAYED_BA\t\t\t177\n#define WCN36XX_HAL_CFG_IMMEDIATE_BA\t\t\t178\n#define WCN36XX_HAL_CFG_DOT11_MODE\t\t\t179\n#define WCN36XX_HAL_CFG_HT_CAPS\t\t\t\t180\n#define WCN36XX_HAL_CFG_AMPDU_PARAMS\t\t\t181\n#define WCN36XX_HAL_CFG_TX_BF_INFO\t\t\t182\n#define WCN36XX_HAL_CFG_ASC_CAP_INFO\t\t\t183\n#define WCN36XX_HAL_CFG_EXT_HT_CAPS\t\t\t184\n#define WCN36XX_HAL_CFG_QOS_ENABLED\t\t\t185\n#define WCN36XX_HAL_CFG_WME_ENABLED\t\t\t186\n#define WCN36XX_HAL_CFG_WSM_ENABLED\t\t\t187\n#define WCN36XX_HAL_CFG_WMM_ENABLED\t\t\t188\n#define WCN36XX_HAL_CFG_UAPSD_PER_AC_BITMASK\t\t189\n#define WCN36XX_HAL_CFG_MCS_RATES\t\t\t190\n#define WCN36XX_HAL_CFG_VHT_CAPS\t\t\t191\n#define WCN36XX_HAL_CFG_VHT_RX_SUPP_MCS\t\t\t192\n#define WCN36XX_HAL_CFG_VHT_TX_SUPP_MCS\t\t\t193\n#define WCN36XX_HAL_CFG_RA_FILTER_ENABLE\t\t194\n#define WCN36XX_HAL_CFG_RA_RATE_LIMIT_INTERVAL\t\t195\n#define WCN36XX_HAL_CFG_BTC_FATAL_HID_NSNIFF_BLK\t196\n#define WCN36XX_HAL_CFG_BTC_CRITICAL_HID_NSNIFF_BLK\t197\n#define WCN36XX_HAL_CFG_BTC_DYN_A2DP_TX_QUEUE_THOLD\t198\n#define WCN36XX_HAL_CFG_BTC_DYN_OPP_TX_QUEUE_THOLD\t199\n#define WCN36XX_HAL_CFG_LINK_FAIL_TIMEOUT\t\t200\n#define WCN36XX_HAL_CFG_MAX_UAPSD_CONSEC_SP\t\t201\n#define WCN36XX_HAL_CFG_MAX_UAPSD_CONSEC_RX_CNT\t\t202\n#define WCN36XX_HAL_CFG_MAX_UAPSD_CONSEC_TX_CNT\t\t203\n#define WCN36XX_HAL_CFG_MAX_UAPSD_CONSEC_RX_CNT_MEAS_WINDOW\t204\n#define WCN36XX_HAL_CFG_MAX_UAPSD_CONSEC_TX_CNT_MEAS_WINDOW\t205\n#define WCN36XX_HAL_CFG_MAX_PSPOLL_IN_WMM_UAPSD_PS_MODE\t206\n#define WCN36XX_HAL_CFG_MAX_UAPSD_INACTIVITY_INTERVALS\t207\n#define WCN36XX_HAL_CFG_ENABLE_DYNAMIC_WMMPS\t\t208\n#define WCN36XX_HAL_CFG_BURST_MODE_BE_TXOP_VALUE\t209\n#define WCN36XX_HAL_CFG_ENABLE_DYNAMIC_RA_START_RATE\t210\n#define WCN36XX_HAL_CFG_BTC_FAST_WLAN_CONN_PREF\t\t211\n#define WCN36XX_HAL_CFG_ENABLE_RTSCTS_HTVHT\t\t212\n#define WCN36XX_HAL_CFG_BTC_STATIC_OPP_WLAN_IDLE_WLAN_LEN\t213\n#define WCN36XX_HAL_CFG_BTC_STATIC_OPP_WLAN_IDLE_BT_LEN\t214\n#define WCN36XX_HAL_CFG_LINK_FAIL_TX_CNT\t\t215\n#define WCN36XX_HAL_CFG_TOGGLE_ARP_BDRATES\t\t216\n#define WCN36XX_HAL_CFG_OPTIMIZE_CA_EVENT\t\t217\n#define WCN36XX_HAL_CFG_EXT_SCAN_CONC_MODE\t\t218\n#define WCN36XX_HAL_CFG_BAR_WAKEUP_HOST_DISABLE\t\t219\n#define WCN36XX_HAL_CFG_SAR_BOFFSET_CORRECTION_ENABLE\t220\n#define WCN36XX_HAL_CFG_UNITS_OF_BCN_WAIT_TIME\t\t221\n#define WCN36XX_HAL_CFG_CONS_BCNMISS_COUNT\t\t222\n#define WCN36XX_HAL_CFG_BTC_DISABLE_WLAN_LINK_CRITICAL\t223\n#define WCN36XX_HAL_CFG_DISABLE_SCAN_DURING_SCO\t\t224\n#define WCN36XX_HAL_CFG_TRIGGER_NULLFRAME_BEFORE_HB\t225\n#define WCN36XX_HAL_CFG_ENABLE_POWERSAVE_OFFLOAD\t226\n#define WCN36XX_HAL_CFG_MAX_PARAMS\t\t\t227\n\n \n#define WCN36XX_HAL_CFG_ENABLE_DYNAMIC_RA_START_RATE\t210\n\n \n\n \nstruct wcnss_wlan_version {\n\tu8 revision;\n\tu8 version;\n\tu8 minor;\n\tu8 major;\n} __packed;\n\n \nstruct wcn36xx_hal_keys {\n\tu8 id;\n\n\t \n\tu8 unicast;\n\n\tenum ani_key_direction direction;\n\n\t \n\tu8 rsc[WLAN_MAX_KEY_RSC_LEN];\n\n\t \n\tu8 pae_role;\n\n\tu16 length;\n\tu8 key[WCN36XX_HAL_MAC_MAX_KEY_LENGTH];\n} __packed;\n\n \nstruct wcn36xx_hal_set_sta_key_params {\n\t \n\tu16 sta_index;\n\n\t \n\tenum ani_ed_type enc_type;\n\n\t \n\tenum ani_wep_type wep_type;\n\n\t \n\tu8 def_wep_idx;\n\n\t \n\tstruct wcn36xx_hal_keys key[WCN36XX_HAL_MAC_MAX_NUM_OF_DEFAULT_KEYS];\n\n\t \n\tu8 single_tid_rc;\n\n} __packed;\n\n \nstruct wcn36xx_hal_msg_header {\n\tenum wcn36xx_hal_host_msg_type msg_type:16;\n\tenum wcn36xx_hal_host_msg_version msg_version:16;\n\tu32 len;\n} __packed;\n\n \nstruct wcn36xx_hal_cfg {\n\t \n\tu16 id;\n\n\t \n\tu16 len;\n\n\t \n\tu16 pad_bytes;\n\n\t \n\tu16 reserve;\n\n\t \n} __packed;\n\nstruct wcn36xx_hal_mac_start_parameters {\n\t \n\tenum driver_type type;\n\n\t \n\tu32 len;\n\n\t \n} __packed;\n\nstruct wcn36xx_hal_mac_start_req_msg {\n\t \n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_mac_start_parameters params;\n} __packed;\n\nstruct wcn36xx_hal_mac_start_rsp_params {\n\t \n\tu16 status;\n\n\t \n\tu8 stations;\n\n\t \n\tu8 bssids;\n\n\t \n\tstruct wcnss_wlan_version version;\n\n\t \n\tu8 crm_version[WCN36XX_HAL_VERSION_LENGTH];\n\n\t \n\tu8 wlan_version[WCN36XX_HAL_VERSION_LENGTH];\n\n} __packed;\n\nstruct wcn36xx_hal_mac_start_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_mac_start_rsp_params start_rsp_params;\n} __packed;\n\nstruct wcn36xx_hal_mac_stop_req_params {\n\t \n\tenum wcn36xx_hal_stop_type reason;\n\n} __packed;\n\nstruct wcn36xx_hal_mac_stop_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_mac_stop_req_params stop_req_params;\n} __packed;\n\nstruct wcn36xx_hal_mac_stop_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nstruct wcn36xx_hal_update_cfg_req_msg {\n\t \n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 len;\n\n\t \n\n} __packed;\n\nstruct wcn36xx_hal_update_cfg_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n} __packed;\n\n \nstruct wcn36xx_hal_mac_frame_ctl {\n\n#ifndef ANI_LITTLE_BIT_ENDIAN\n\n\tu8 subType:4;\n\tu8 type:2;\n\tu8 protVer:2;\n\n\tu8 order:1;\n\tu8 wep:1;\n\tu8 moreData:1;\n\tu8 powerMgmt:1;\n\tu8 retry:1;\n\tu8 moreFrag:1;\n\tu8 fromDS:1;\n\tu8 toDS:1;\n\n#else\n\n\tu8 protVer:2;\n\tu8 type:2;\n\tu8 subType:4;\n\n\tu8 toDS:1;\n\tu8 fromDS:1;\n\tu8 moreFrag:1;\n\tu8 retry:1;\n\tu8 powerMgmt:1;\n\tu8 moreData:1;\n\tu8 wep:1;\n\tu8 order:1;\n\n#endif\n\n};\n\n \nstruct wcn36xx_hal_mac_seq_ctl {\n\tu8 fragNum:4;\n\tu8 seqNumLo:4;\n\tu8 seqNumHi:8;\n};\n\n \nstruct wcn36xx_hal_mac_mgmt_hdr {\n\tstruct wcn36xx_hal_mac_frame_ctl fc;\n\tu8 durationLo;\n\tu8 durationHi;\n\tu8 da[6];\n\tu8 sa[6];\n\tu8 bssId[6];\n\tstruct wcn36xx_hal_mac_seq_ctl seqControl;\n};\n\n \n#define WCN36XX_HAL_NUM_BSSID               2\n\n \nstruct wcn36xx_hal_scan_entry {\n\tu8 bss_index[WCN36XX_HAL_NUM_BSSID];\n\tu8 active_bss_count;\n};\n\nstruct wcn36xx_hal_init_scan_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tenum wcn36xx_hal_sys_mode mode;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 notify;\n\n\t \n\tu8 frame_type;\n\n\t \n\tu8 frame_len;\n\n\t \n\tstruct wcn36xx_hal_mac_mgmt_hdr mac_mgmt_hdr;\n\n\t \n\tstruct wcn36xx_hal_scan_entry scan_entry;\n};\n\nstruct wcn36xx_hal_init_scan_con_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tenum wcn36xx_hal_sys_mode mode;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 notify;\n\n\t \n\tu8 frame_type;\n\n\t \n\tu8 frame_length;\n\n\t \n\tstruct wcn36xx_hal_mac_mgmt_hdr mac_mgmt_hdr;\n\n\t \n\tstruct wcn36xx_hal_scan_entry scan_entry;\n\n\t \n\tu8 use_noa;\n\n\t \n\tu16 scan_duration;\n\n};\n\nstruct wcn36xx_hal_init_scan_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n} __packed;\n\nstruct wcn36xx_hal_start_scan_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 scan_channel;\n} __packed;\n\nstruct wcn36xx_hal_start_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu32 start_tsf[2];\n\tu8 tx_mgmt_power;\n\n} __packed;\n\nstruct wcn36xx_hal_end_scan_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 scan_channel;\n} __packed;\n\nstruct wcn36xx_hal_end_scan_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nstruct wcn36xx_hal_finish_scan_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tenum wcn36xx_hal_sys_mode mode;\n\n\t \n\tu8 oper_channel;\n\n\t \n\tenum phy_chan_bond_state cb_state;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 notify;\n\n\t \n\tu8 frame_type;\n\n\t \n\tu8 frame_length;\n\n\t \n\tstruct wcn36xx_hal_mac_mgmt_hdr mac_mgmt_hdr;\n\n\t \n\tstruct wcn36xx_hal_scan_entry scan_entry;\n\n} __packed;\n\nstruct wcn36xx_hal_finish_scan_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n} __packed;\n\nenum wcn36xx_hal_scan_type {\n\tWCN36XX_HAL_SCAN_TYPE_PASSIVE = 0x00,\n\tWCN36XX_HAL_SCAN_TYPE_ACTIVE = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nstruct wcn36xx_hal_mac_ssid {\n\tu8 length;\n\tu8 ssid[32];\n} __packed;\n\nstruct wcn36xx_hal_start_scan_offload_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 num_bssid;\n\tu8 bssids[4][ETH_ALEN];\n\n\t \n\tu8 num_ssid;\n\tstruct wcn36xx_hal_mac_ssid ssids[10];\n\n\t \n\tu8 scan_hidden;\n\n\t \n\tu8 mac[ETH_ALEN];\n\n\t \n\tenum wcn36xx_hal_bss_type bss_type;\n\n\t \n\tenum wcn36xx_hal_scan_type scan_type;\n\n\t \n\tu32 min_ch_time;\n\n\t \n\tu32 max_ch_time;\n\n\t \n\tu8 p2p_search;\n\n\t \n\tu8 num_channel;\n\tu8 channels[80];\n\n\t \n\tu16 ie_len;\n\tu8 ie[WCN36XX_MAX_SCAN_IE_LEN];\n} __packed;\n\nstruct wcn36xx_hal_start_scan_offload_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nenum wcn36xx_hal_scan_offload_ind_type {\n\t \n\tWCN36XX_HAL_SCAN_IND_STARTED = 0x01,\n\t \n\tWCN36XX_HAL_SCAN_IND_COMPLETED = 0x02,\n\t \n\tWCN36XX_HAL_SCAN_IND_FOREIGN_CHANNEL = 0x08,\n\t \n\tWCN36XX_HAL_SCAN_IND_DEQUEUED = 0x10,\n\t \n\tWCN36XX_HAL_SCAN_IND_PREEMPTED = 0x20,\n\t \n\tWCN36XX_HAL_SCAN_IND_FAILED = 0x40,\n\t  \n\tWCN36XX_HAL_SCAN_IND_RESTARTED = 0x80,\n\tWCN36XX_HAL_SCAN_IND_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\nstruct wcn36xx_hal_scan_offload_ind {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 type;\n\tu32 channel_mhz;\n\tu32 scan_id;\n} __packed;\n\nstruct wcn36xx_hal_stop_scan_offload_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n} __packed;\n\nstruct wcn36xx_hal_stop_scan_offload_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\n#define WCN36XX_HAL_CHAN_REG1_MIN_PWR_MASK  0x000000ff\n#define WCN36XX_HAL_CHAN_REG1_MAX_PWR_MASK  0x0000ff00\n#define WCN36XX_HAL_CHAN_REG1_REG_PWR_MASK  0x00ff0000\n#define WCN36XX_HAL_CHAN_REG1_CLASS_ID_MASK 0xff000000\n#define WCN36XX_HAL_CHAN_REG2_ANT_GAIN_MASK 0x000000ff\n#define WCN36XX_HAL_CHAN_INFO_FLAG_PASSIVE  BIT(7)\n#define WCN36XX_HAL_CHAN_INFO_FLAG_DFS      BIT(10)\n#define WCN36XX_HAL_CHAN_INFO_FLAG_HT       BIT(11)\n#define WCN36XX_HAL_CHAN_INFO_FLAG_VHT      BIT(12)\n#define WCN36XX_HAL_CHAN_INFO_PHY_11A       0\n#define WCN36XX_HAL_CHAN_INFO_PHY_11BG      1\n#define WCN36XX_HAL_DEFAULT_ANT_GAIN        6\n#define WCN36XX_HAL_DEFAULT_MIN_POWER       6\n\nstruct wcn36xx_hal_channel_param {\n\tu32 mhz;\n\tu32 band_center_freq1;\n\tu32 band_center_freq2;\n\tu32 channel_info;\n\tu32 reg_info_1;\n\tu32 reg_info_2;\n} __packed;\n\nstruct wcn36xx_hal_update_channel_list_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 num_channel;\n\tstruct wcn36xx_hal_channel_param channels[80];\n} __packed;\n\nenum wcn36xx_hal_rate_index {\n\tHW_RATE_INDEX_1MBPS\t= 0x82,\n\tHW_RATE_INDEX_2MBPS\t= 0x84,\n\tHW_RATE_INDEX_5_5MBPS\t= 0x8B,\n\tHW_RATE_INDEX_6MBPS\t= 0x0C,\n\tHW_RATE_INDEX_9MBPS\t= 0x12,\n\tHW_RATE_INDEX_11MBPS\t= 0x96,\n\tHW_RATE_INDEX_12MBPS\t= 0x18,\n\tHW_RATE_INDEX_18MBPS\t= 0x24,\n\tHW_RATE_INDEX_24MBPS\t= 0x30,\n\tHW_RATE_INDEX_36MBPS\t= 0x48,\n\tHW_RATE_INDEX_48MBPS\t= 0x60,\n\tHW_RATE_INDEX_54MBPS\t= 0x6C\n};\n\nstruct wcn36xx_hal_supported_rates {\n\t \n\n\tenum sta_rate_mode op_rate_mode;\n\n\t \n\tu16 dsss_rates[WCN36XX_HAL_NUM_DSSS_RATES];\n\tu16 ofdm_rates[WCN36XX_HAL_NUM_OFDM_RATES];\n\tu16 legacy_rates[WCN36XX_HAL_NUM_POLARIS_RATES];\n\tu16 reserved;\n\n\t \n\t \n\tu32 enhanced_rate_bitmap;\n\n\t \n\tu8 supported_mcs_set[WCN36XX_HAL_MAC_MAX_SUPPORTED_MCS_SET];\n\n\t \n\tu16 rx_highest_data_rate;\n\n} __packed;\n\nstruct wcn36xx_hal_config_sta_params {\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu16 aid;\n\n\t \n\tu8 type;\n\n\t \n\tu8 short_preamble_supported;\n\n\t \n\tu8 mac[ETH_ALEN];\n\n\t \n\tu16 listen_interval;\n\n\t \n\tu8 wmm_enabled;\n\n\t \n\tu8 ht_capable;\n\n\t \n\tu8 tx_channel_width_set;\n\n\t \n\tu8 rifs_mode;\n\n\t \n\tu8 lsig_txop_protection;\n\n\t \n\tu8 max_ampdu_size;\n\n\t \n\tu8 max_ampdu_density;\n\n\t \n\tu8 max_amsdu_size;\n\n\t \n\tu8 sgi_40mhz;\n\n\t \n\tu8 sgi_20Mhz;\n\n\t \n\t \n\tstruct wcn36xx_hal_supported_rates supported_rates;\n\n\t \n\tu8 rmf;\n\n\t \n\tu32 encrypt_type;\n\n\t \n\tu8 action;\n\n\t \n\tu8 uapsd;\n\n\t \n\tu8 max_sp_len;\n\n\t \n\tu8 green_field_capable;\n\n\t \n\tenum wcn36xx_hal_ht_mimo_state mimo_ps;\n\n\t \n\tu8 delayed_ba_support;\n\n\t \n\tu8 max_ampdu_duration;\n\n\t \n\tu8 dsss_cck_mode_40mhz;\n\n\t \n\tu8 sta_index;\n\n\t \n\tu8 bssid_index;\n\n\tu8 p2p;\n\n\t \n\t \n\t \n} __packed;\n\nstruct wcn36xx_hal_config_sta_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_config_sta_params sta_params;\n} __packed;\n\nstruct wcn36xx_hal_supported_rates_v1 {\n\t \n\n\tenum sta_rate_mode op_rate_mode;\n\n\t \n\tu16 dsss_rates[WCN36XX_HAL_NUM_DSSS_RATES];\n\tu16 ofdm_rates[WCN36XX_HAL_NUM_OFDM_RATES];\n\tu16 legacy_rates[WCN36XX_HAL_NUM_POLARIS_RATES];\n\tu16 reserved;\n\n\t \n\tu32 enhanced_rate_bitmap;\n\n\t \n\tu8 supported_mcs_set[WCN36XX_HAL_MAC_MAX_SUPPORTED_MCS_SET];\n\n\t \n\tu16 rx_highest_data_rate;\n\n\t \n\tu16 vht_rx_mcs_map;\n\n\t \n\tu16 vht_rx_highest_data_rate;\n\n\t \n\tu16 vht_tx_mcs_map;\n\n\t \n\tu16 vht_tx_highest_data_rate;\n} __packed;\n\nstruct wcn36xx_hal_config_sta_params_v1 {\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu16 aid;\n\n\t \n\tu8 type;\n\n\t \n\tu8 short_preamble_supported;\n\n\t \n\tu8 mac[ETH_ALEN];\n\n\t \n\tu16 listen_interval;\n\n\t \n\tu8 wmm_enabled;\n\n\t \n\tu8 ht_capable;\n\n\t \n\tu8 tx_channel_width_set;\n\n\t \n\tu8 rifs_mode;\n\n\t \n\tu8 lsig_txop_protection;\n\n\t \n\tu8 max_ampdu_size;\n\n\t \n\tu8 max_ampdu_density;\n\n\t \n\tu8 max_amsdu_size;\n\n\t \n\tu8 sgi_40mhz;\n\n\t \n\tu8 sgi_20Mhz;\n\n\t \n\tu8 rmf;\n\n\t \n\tu32 encrypt_type;\n\n\t \n\tu8 action;\n\n\t \n\tu8 uapsd;\n\n\t \n\tu8 max_sp_len;\n\n\t \n\tu8 green_field_capable;\n\n\t \n\tenum wcn36xx_hal_ht_mimo_state mimo_ps;\n\n\t \n\tu8 delayed_ba_support;\n\n\t \n\tu8 max_ampdu_duration;\n\n\t \n\tu8 dsss_cck_mode_40mhz;\n\n\t \n\tu8 sta_index;\n\n\t \n\tu8 bssid_index;\n\n\tu8 p2p;\n\n\t \n\tu8 ht_ldpc_enabled:1;\n\tu8 vht_ldpc_enabled:1;\n\tu8 vht_tx_bf_enabled:1;\n\tu8 vht_tx_mu_beamformee_capable:1;\n\tu8 reserved:4;\n\n\t \n\tstruct wcn36xx_hal_supported_rates_v1 supported_rates;\n\n\tu8 vht_capable;\n\tu8 vht_tx_channel_width_set;\n\n} __packed;\n\n#define WCN36XX_DIFF_STA_PARAMS_V1_NOVHT 10\n\nstruct wcn36xx_hal_config_sta_req_msg_v1 {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_config_sta_params_v1 sta_params;\n} __packed;\n\nstruct config_sta_rsp_params {\n\t \n\tu32 status;\n\n\t \n\tu8 sta_index;\n\n\t \n\tu8 bssid_index;\n\n\t \n\tu8 dpu_index;\n\n\t \n\tu8 bcast_dpu_index;\n\n\t \n\tu8 bcast_mgmt_dpu_idx;\n\n\t \n\tu8 uc_ucast_sig;\n\n\t \n\tu8 uc_bcast_sig;\n\n\t \n\tu8 uc_mgmt_sig;\n\n\tu8 p2p;\n\n} __packed;\n\nstruct wcn36xx_hal_config_sta_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tstruct config_sta_rsp_params params;\n} __packed;\n\n \nstruct wcn36xx_hal_delete_sta_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 sta_index;\n\n} __packed;\n\n \nstruct wcn36xx_hal_delete_sta_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 sta_id;\n} __packed;\n\n \nstruct wcn36xx_hal_rate_set {\n\tu8 num_rates;\n\tu8 rate[WCN36XX_HAL_MAC_RATESET_EID_MAX];\n} __packed;\n\n \nstruct wcn36xx_hal_aci_aifsn {\n#ifndef ANI_LITTLE_BIT_ENDIAN\n\tu8 rsvd:1;\n\tu8 aci:2;\n\tu8 acm:1;\n\tu8 aifsn:4;\n#else\n\tu8 aifsn:4;\n\tu8 acm:1;\n\tu8 aci:2;\n\tu8 rsvd:1;\n#endif\n} __packed;\n\n \nstruct wcn36xx_hal_mac_cw {\n#ifndef ANI_LITTLE_BIT_ENDIAN\n\tu8 max:4;\n\tu8 min:4;\n#else\n\tu8 min:4;\n\tu8 max:4;\n#endif\n} __packed;\n\nstruct wcn36xx_hal_edca_param_record {\n\tstruct wcn36xx_hal_aci_aifsn aci;\n\tstruct wcn36xx_hal_mac_cw cw;\n\tu16 txop_limit;\n} __packed;\n\n \nenum wcn36xx_hal_con_mode {\n\tWCN36XX_HAL_STA_MODE = 0,\n\n\t \n\tWCN36XX_HAL_STA_SAP_MODE = 1,\n\n\tWCN36XX_HAL_P2P_CLIENT_MODE,\n\tWCN36XX_HAL_P2P_GO_MODE,\n\tWCN36XX_HAL_MONITOR_MODE,\n};\n\n \nenum wcn36xx_hal_concurrency_mode {\n\tHAL_STA = 1,\n\tHAL_SAP = 2,\n\n\t \n\tHAL_STA_SAP = 3,\n\n\tHAL_P2P_CLIENT = 4,\n\tHAL_P2P_GO = 8,\n\tHAL_MAX_CONCURRENCY_PERSONA = 4\n};\n\nstruct wcn36xx_hal_config_bss_params {\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 self_mac_addr[ETH_ALEN];\n\n\t \n\tenum wcn36xx_hal_bss_type bss_type;\n\n\t \n\tu8 oper_mode;\n\n\t \n\tenum wcn36xx_hal_nw_type nw_type;\n\n\t \n\tu8 short_slot_time_supported;\n\n\t \n\tu8 lla_coexist;\n\n\t \n\tu8 llb_coexist;\n\n\t \n\tu8 llg_coexist;\n\n\t \n\tu8 ht20_coexist;\n\n\t \n\tu8 lln_non_gf_coexist;\n\n\t \n\tu8 lsig_tx_op_protection_full_support;\n\n\t \n\tu8 rifs_mode;\n\n\t \n\tu16 beacon_interval;\n\n\t \n\tu8 dtim_period;\n\n\t \n\tu8 tx_channel_width_set;\n\n\t \n\tu8 oper_channel;\n\n\t \n\tu8 ext_channel;\n\n\t \n\tu8 reserved;\n\n\t \n\t \n\tstruct wcn36xx_hal_config_sta_params sta;\n\t \n\tstruct wcn36xx_hal_mac_ssid ssid;\n\n\t \n\tu8 action;\n\n\t \n\tstruct wcn36xx_hal_rate_set rateset;\n\n\t \n\tu8 ht;\n\n\t \n\tu8 obss_prot_enabled;\n\n\t \n\tu8 rmf;\n\n\t \n\tenum wcn36xx_hal_ht_operating_mode ht_oper_mode;\n\n\t \n\tu8 dual_cts_protection;\n\n\t \n\tu8 max_probe_resp_retry_limit;\n\n\t \n\tu8 hidden_ssid;\n\n\t \n\tu8 proxy_probe_resp;\n\n\t \n\tu8 edca_params_valid;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acbe;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acbk;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acvi;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acvo;\n\n\t \n\tu8 ext_set_sta_key_param_valid;\n\n\t \n\tstruct wcn36xx_hal_set_sta_key_params ext_set_sta_key_param;\n\n\t \n\tu8 wcn36xx_hal_persona;\n\n\tu8 spectrum_mgt_enable;\n\n\t \n\ts8 tx_mgmt_power;\n\n\t \n\ts8 max_tx_power;\n} __packed;\n\nstruct wcn36xx_hal_config_bss_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_config_bss_params bss_params;\n} __packed;\n\nstruct wcn36xx_hal_config_bss_params_v1 {\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 self_mac_addr[ETH_ALEN];\n\n\t \n\tenum wcn36xx_hal_bss_type bss_type;\n\n\t \n\tu8 oper_mode;\n\n\t \n\tenum wcn36xx_hal_nw_type nw_type;\n\n\t \n\tu8 short_slot_time_supported;\n\n\t \n\tu8 lla_coexist;\n\n\t \n\tu8 llb_coexist;\n\n\t \n\tu8 llg_coexist;\n\n\t \n\tu8 ht20_coexist;\n\n\t \n\tu8 lln_non_gf_coexist;\n\n\t \n\tu8 lsig_tx_op_protection_full_support;\n\n\t \n\tu8 rifs_mode;\n\n\t \n\tu16 beacon_interval;\n\n\t \n\tu8 dtim_period;\n\n\t \n\tu8 tx_channel_width_set;\n\n\t \n\tu8 oper_channel;\n\n\t \n\tu8 ext_channel;\n\n\t \n\tu8 reserved;\n\n\t \n\tstruct wcn36xx_hal_mac_ssid ssid;\n\n\t \n\tu8 action;\n\n\t \n\tstruct wcn36xx_hal_rate_set rateset;\n\n\t \n\tu8 ht;\n\n\t \n\tu8 obss_prot_enabled;\n\n\t \n\tu8 rmf;\n\n\t \n\tenum wcn36xx_hal_ht_operating_mode ht_oper_mode;\n\n\t \n\tu8 dual_cts_protection;\n\n\t \n\tu8 max_probe_resp_retry_limit;\n\n\t \n\tu8 hidden_ssid;\n\n\t \n\tu8 proxy_probe_resp;\n\n\t \n\tu8 edca_params_valid;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acbe;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acbk;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acvi;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acvo;\n\n\t \n\tu8 ext_set_sta_key_param_valid;\n\n\t \n\tstruct wcn36xx_hal_set_sta_key_params ext_set_sta_key_param;\n\n\t \n\tu8 wcn36xx_hal_persona;\n\n\tu8 spectrum_mgt_enable;\n\n\t \n\ts8 tx_mgmt_power;\n\n\t \n\ts8 max_tx_power;\n\n\t \n\tstruct wcn36xx_hal_config_sta_params_v1 sta;\n\n\tu8 vht_capable;\n\tu8 vht_tx_channel_width_set;\n\n} __packed;\n\n#define WCN36XX_DIFF_BSS_PARAMS_V1_NOVHT (WCN36XX_DIFF_STA_PARAMS_V1_NOVHT + 2)\n\nstruct wcn36xx_hal_config_bss_req_msg_v1 {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_config_bss_params_v1 bss_params;\n} __packed;\n\nstruct wcn36xx_hal_config_bss_rsp_params {\n\t \n\tu32 status;\n\n\t \n\tu8 bss_index;\n\n\t \n\tu8 dpu_desc_index;\n\n\t \n\tu8 ucast_dpu_signature;\n\n\t \n\tu8 bcast_dpu_desc_indx;\n\n\t \n\tu8 bcast_dpu_signature;\n\n\t \n\tu8 mgmt_dpu_desc_index;\n\n\t \n\tu8 mgmt_dpu_signature;\n\n\t \n\tu8 bss_sta_index;\n\n\t \n\tu8 bss_self_sta_index;\n\n\t \n\tu8 bss_bcast_sta_idx;\n\n\t \n\tu8 mac[ETH_ALEN];\n\n\t \n\ts8 tx_mgmt_power;\n\n} __packed;\n\nstruct wcn36xx_hal_config_bss_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_config_bss_rsp_params bss_rsp_params;\n} __packed;\n\nstruct wcn36xx_hal_delete_bss_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bss_index;\n\n} __packed;\n\nstruct wcn36xx_hal_delete_bss_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 bss_index;\n\n} __packed;\n\nstruct wcn36xx_hal_join_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 channel;\n\n\t \n\tu8 self_sta_mac_addr[ETH_ALEN];\n\n\t \n\tu8 local_power_constraint;\n\n\t \n\tenum phy_chan_bond_state secondary_channel_offset;\n\n\t \n\tenum wcn36xx_hal_link_state link_state;\n\n\t \n\ts8 max_tx_power;\n} __packed;\n\nstruct wcn36xx_hal_join_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 tx_mgmt_power;\n} __packed;\n\nstruct post_assoc_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tstruct wcn36xx_hal_config_sta_params sta_params;\n\tstruct wcn36xx_hal_config_bss_params bss_params;\n};\n\nstruct post_assoc_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct config_sta_rsp_params sta_rsp_params;\n\tstruct wcn36xx_hal_config_bss_rsp_params bss_rsp_params;\n};\n\n \nstruct wcn36xx_hal_set_bss_key_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bss_idx;\n\n\t \n\tenum ani_ed_type enc_type;\n\n\t \n\tu8 num_keys;\n\n\t \n\tstruct wcn36xx_hal_keys keys[WCN36XX_HAL_MAC_MAX_NUM_OF_DEFAULT_KEYS];\n\n\t \n\tu8 single_tid_rc;\n} __packed;\n\n \nstruct wcn36xx_hal_set_bss_key_req_msg_tagged {\n\tstruct wcn36xx_hal_set_bss_key_req_msg Msg;\n\tu32 tag;\n} __packed;\n\nstruct wcn36xx_hal_set_bss_key_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\n \nstruct wcn36xx_hal_set_sta_key_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_set_sta_key_params set_sta_key_params;\n} __packed;\n\nstruct wcn36xx_hal_set_sta_key_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nstruct wcn36xx_hal_remove_bss_key_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bss_idx;\n\n\t \n\tenum ani_ed_type enc_type;\n\n\t \n\tu8 key_id;\n\n\t \n\tenum ani_wep_type wep_type;\n} __packed;\n\nstruct wcn36xx_hal_remove_bss_key_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\n \nstruct wcn36xx_hal_remove_sta_key_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 sta_idx;\n\n\t \n\tenum ani_ed_type enc_type;\n\n\t \n\tu8 key_id;\n\n\t \n\tu8 unicast;\n\n} __packed;\n\nstruct wcn36xx_hal_remove_sta_key_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n} __packed;\n\n#ifdef FEATURE_OEM_DATA_SUPPORT\n\n#ifndef OEM_DATA_REQ_SIZE\n#define OEM_DATA_REQ_SIZE 134\n#endif\n\n#ifndef OEM_DATA_RSP_SIZE\n#define OEM_DATA_RSP_SIZE 1968\n#endif\n\nstruct start_oem_data_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 status;\n\ttSirMacAddr self_mac_addr;\n\tu8 oem_data_req[OEM_DATA_REQ_SIZE];\n\n};\n\nstruct start_oem_data_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 oem_data_rsp[OEM_DATA_RSP_SIZE];\n};\n\n#endif\n\nstruct wcn36xx_hal_switch_channel_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 channel_number;\n\n\t \n\tu8 local_power_constraint;\n\n\t \n\tenum phy_chan_bond_state secondary_channel_offset;\n\n\t \n\tu8 tx_mgmt_power;\n\n\t \n\tu8 max_tx_power;\n\n\t \n\tu8 self_sta_mac_addr[ETH_ALEN];\n\n\t \n\tu8 bssid[ETH_ALEN];\n} __packed;\n\nstruct wcn36xx_hal_switch_channel_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 channel_number;\n\n\t \n\tu8 tx_mgmt_power;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n} __packed;\n\nstruct wcn36xx_hal_process_ptt_msg_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 ptt_msg[];\n} __packed;\n\nstruct wcn36xx_hal_process_ptt_msg_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 ptt_msg_resp_status;\n\t \n\tu8 ptt_msg[];\n} __packed;\n\nstruct update_edca_params_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 bss_index;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acbe;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acbk;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acvi;\n\n\t \n\tstruct wcn36xx_hal_edca_param_record acvo;\n};\n\nstruct update_edca_params_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct dpu_stats_params {\n\t \n\tu16 sta_index;\n\n\t \n\tu8 enc_mode;\n\n\t \n\tu32 status;\n\n\t \n\tu32 send_blocks;\n\tu32 recv_blocks;\n\tu32 replays;\n\tu8 mic_error_cnt;\n\tu32 prot_excl_cnt;\n\tu16 format_err_cnt;\n\tu16 un_decryptable_cnt;\n\tu32 decrypt_err_cnt;\n\tu32 decrypt_ok_cnt;\n};\n\nstruct wcn36xx_hal_stats_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 sta_id;\n\n\t \n\tu32 stats_mask;\n};\n\nstruct ani_summary_stats_info {\n\t \n\tu32 retry_cnt[4];\n\n\t \n\tu32 multiple_retry_cnt[4];\n\n\t \n\tu32 tx_frm_cnt[4];\n\n\t \n\tu32 rx_frm_cnt;\n\n\t \n\tu32 frm_dup_cnt;\n\n\t \n\tu32 fail_cnt[4];\n\n\t \n\tu32 rts_fail_cnt;\n\n\t \n\tu32 ack_fail_cnt;\n\n\t \n\tu32 rts_succ_cnt;\n\n\t \n\tu32 rx_discard_cnt;\n\n\t \n\tu32 rx_error_cnt;\n\n\t \n\tu32 tx_byte_cnt;\n};\n\n \nenum tx_rate_info {\n\t \n\tHAL_TX_RATE_LEGACY = 0x1,\n\n\t \n\tHAL_TX_RATE_HT20 = 0x2,\n\n\t \n\tHAL_TX_RATE_HT40 = 0x4,\n\n\t \n\tHAL_TX_RATE_SGI = 0x8,\n\n\t \n\tHAL_TX_RATE_LGI = 0x10,\n\n\t \n\tHAL_TX_RATE_VHT20  = 0x20,\n\tHAL_TX_RATE_VHT40  = 0x40,\n\tHAL_TX_RATE_VHT80  = 0x80,\n};\n\nstruct ani_global_class_a_stats_info {\n\t \n\tu32 rx_frag_cnt;\n\n\t \n\tu32 promiscuous_rx_frag_cnt;\n\n\t \n\tu32 rx_input_sensitivity;\n\n\t \n\tu32 max_pwr;\n\n\t \n\tu32 sync_fail_cnt;\n\n\t \n\tu32 tx_rate;\n\n\t \n\tu32 mcs_index;\n\n\t \n\tu32 tx_rate_flags;\n};\n\nstruct ani_global_security_stats {\n\t \n\tu32 rx_wep_unencrypted_frm_cnt;\n\n\t \n\tu32 rx_mic_fail_cnt;\n\n\t \n\tu32 tkip_icv_err;\n\n\t \n\tu32 aes_ccmp_format_err;\n\n\t \n\tu32 aes_ccmp_replay_cnt;\n\n\t \n\tu32 aes_ccmp_decrpt_err;\n\n\t \n\tu32 wep_undecryptable_cnt;\n\n\t \n\tu32 wep_icv_err;\n\n\t \n\tu32 rx_decrypt_succ_cnt;\n\n\t \n\tu32 rx_decrypt_fail_cnt;\n};\n\nstruct ani_global_class_b_stats_info {\n\tstruct ani_global_security_stats uc_stats;\n\tstruct ani_global_security_stats mc_bc_stats;\n};\n\nstruct ani_global_class_c_stats_info {\n\t \n\tu32 rx_amsdu_cnt;\n\n\t \n\tu32 rx_ampdu_cnt;\n\n\t \n\tu32 tx_20_frm_cnt;\n\n\t \n\tu32 rx_20_frm_cnt;\n\n\t \n\tu32 rx_mpdu_in_ampdu_cnt;\n\n\t \n\tu32 ampdu_delimiter_crc_err;\n};\n\nstruct ani_per_sta_stats_info {\n\t \n\tu32 tx_frag_cnt[4];\n\n\t \n\tu32 tx_ampdu_cnt;\n\n\t \n\tu32 tx_mpdu_in_ampdu_cnt;\n};\n\nstruct wcn36xx_hal_stats_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu32 sta_index;\n\n\t \n\tu32 stats_mask;\n\n\t \n\tu16 msg_type;\n\n\t \n\tu16 msg_len;\n};\n\nstruct wcn36xx_hal_set_link_state_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bssid[ETH_ALEN];\n\tenum wcn36xx_hal_link_state state;\n\tu8 self_mac_addr[ETH_ALEN];\n\n} __packed;\n\nstruct set_link_state_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\n \nstruct wcn36xx_hal_ts_info_tfc {\n#ifndef ANI_LITTLE_BIT_ENDIAN\n\tu16 ackPolicy:2;\n\tu16 userPrio:3;\n\tu16 psb:1;\n\tu16 aggregation:1;\n\tu16 accessPolicy:2;\n\tu16 direction:2;\n\tu16 tsid:4;\n\tu16 trafficType:1;\n#else\n\tu16 trafficType:1;\n\tu16 tsid:4;\n\tu16 direction:2;\n\tu16 accessPolicy:2;\n\tu16 aggregation:1;\n\tu16 psb:1;\n\tu16 userPrio:3;\n\tu16 ackPolicy:2;\n#endif\n};\n\n \nstruct wcn36xx_hal_ts_info_sch {\n#ifndef ANI_LITTLE_BIT_ENDIAN\n\tu8 rsvd:7;\n\tu8 schedule:1;\n#else\n\tu8 schedule:1;\n\tu8 rsvd:7;\n#endif\n};\n\n \nstruct wcn36xx_hal_ts_info {\n\tstruct wcn36xx_hal_ts_info_tfc traffic;\n\tstruct wcn36xx_hal_ts_info_sch schedule;\n};\n\n \nstruct wcn36xx_hal_tspec_ie {\n\tu8 type;\n\tu8 length;\n\tstruct wcn36xx_hal_ts_info ts_info;\n\tu16 nom_msdu_size;\n\tu16 max_msdu_size;\n\tu32 min_svc_interval;\n\tu32 max_svc_interval;\n\tu32 inact_interval;\n\tu32 suspend_interval;\n\tu32 svc_start_time;\n\tu32 min_data_rate;\n\tu32 mean_data_rate;\n\tu32 peak_data_rate;\n\tu32 max_burst_sz;\n\tu32 delay_bound;\n\tu32 min_phy_rate;\n\tu16 surplus_bw;\n\tu16 medium_time;\n};\n\nstruct add_ts_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 sta_index;\n\n\t \n\tu16 tspec_index;\n\n\t \n\tstruct wcn36xx_hal_tspec_ie tspec;\n\n\t \n\tu8 uapsd;\n\n\t \n\n\t \n\tu32 service_interval[WCN36XX_HAL_MAX_AC];\n\n\t \n\tu32 suspend_interval[WCN36XX_HAL_MAX_AC];\n\n\t \n\tu32 delay_interval[WCN36XX_HAL_MAX_AC];\n};\n\nstruct add_rs_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct del_ts_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 sta_index;\n\n\t \n\tu16 tspec_index;\n\n\t \n\tu8 bssid[ETH_ALEN];\n};\n\nstruct del_ts_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\n \n\n \n\nstruct wcn36xx_hal_add_ba_session_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 sta_index;\n\n\t \n\tu8 mac_addr[ETH_ALEN];\n\n\t \n\tu8 dialog_token;\n\n\t \n\tu8 tid;\n\n\t \n\tu8 policy;\n\n\t \n\tu16 buffer_size;\n\n\t \n\tu16 timeout;\n\n\t \n\tu16 ssn;\n\n\t \n\tu8 direction;\n} __packed;\n\nstruct wcn36xx_hal_add_ba_session_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 dialog_token;\n\n\t \n\tu8 ba_tid;\n\n\t \n\tu8 ba_buffer_size;\n\n\tu8 ba_session_id;\n\n\t \n\tu8 win_size;\n\n\t \n\tu8 sta_index;\n\n\t \n\tu16 ssn;\n} __packed;\n\nstruct wcn36xx_hal_add_ba_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 session_id;\n\n\t \n\tu8 win_size;\n \n#ifdef FEATURE_ON_CHIP_REORDERING\n\tu8 reordering_done_on_chip;\n#endif\n} __packed;\n\nstruct wcn36xx_hal_add_ba_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 dialog_token;\n} __packed;\n\nstruct add_ba_info {\n\tu16 ba_enable:1;\n\tu16 starting_seq_num:12;\n\tu16 reserved:3;\n};\n\nstruct wcn36xx_hal_trigger_ba_rsp_candidate {\n\tu8 sta_addr[ETH_ALEN];\n\tstruct add_ba_info ba_info[STACFG_MAX_TC];\n} __packed;\n\nstruct wcn36xx_hal_trigger_ba_req_candidate {\n\tu8 sta_index;\n\tu8 tid_bitmap;\n} __packed;\n\nstruct wcn36xx_hal_trigger_ba_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 session_id;\n\n\t \n\tu16 candidate_cnt;\n\n} __packed;\n\nstruct wcn36xx_hal_trigger_ba_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu32 status;\n\n\t \n\tu16 candidate_cnt;\n} __packed;\n\nstruct wcn36xx_hal_del_ba_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 sta_index;\n\n\t \n\tu8 tid;\n\n\t \n\tu8 direction;\n} __packed;\n\nstruct wcn36xx_hal_del_ba_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nstruct tsm_stats_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 tid;\n\n\tu8 bssid[ETH_ALEN];\n};\n\nstruct tsm_stats_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu16 uplink_pkt_queue_delay;\n\n\t \n\tu16 uplink_pkt_queue_delay_hist[4];\n\n\t \n\tu32 uplink_pkt_tx_delay;\n\n\t \n\tu16 uplink_pkt_loss;\n\n\t \n\tu16 uplink_pkt_count;\n\n\t \n\tu8 roaming_count;\n\n\t \n\tu16 roaming_delay;\n};\n\nstruct set_key_done_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bssidx;\n\tu8 enc_type;\n};\n\nstruct wcn36xx_hal_nv_img_download_req_msg {\n\t \n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 frag_number;\n\n\t \n\tu16 last_fragment;\n\n\t \n\tu32 nv_img_buffer_size;\n\n\t \n} __packed;\n\nstruct wcn36xx_hal_nv_img_download_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nstruct wcn36xx_hal_nv_store_ind {\n\t \n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 table_id;\n\n\t \n\tu32 nv_blob_size;\n\n\t \n};\n\n \n\n#define WCN36XX_HAL_CIPHER_SEQ_CTR_SIZE 6\n\n \nstruct mic_failure_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 src_addr[ETH_ALEN];\n\n\t \n\tu8 ta_addr[ETH_ALEN];\n\n\tu8 dst_addr[ETH_ALEN];\n\n\tu8 multicast;\n\n\t \n\tu8 iv1;\n\n\t \n\tu8 key_id;\n\n\t \n\tu8 tsc[WCN36XX_HAL_CIPHER_SEQ_CTR_SIZE];\n\n\t \n\tu8 rx_addr[ETH_ALEN];\n};\n\nstruct update_vht_op_mode_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu16 op_mode;\n\tu16 sta_id;\n};\n\nstruct update_vht_op_mode_params_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 status;\n};\n\nstruct update_beacon_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bss_index;\n\n\t \n\tu8 short_preamble;\n\n\t \n\tu8 short_slot_time;\n\n\t \n\tu16 beacon_interval;\n\n\t \n\tu8 lla_coexist;\n\tu8 llb_coexist;\n\tu8 llg_coexist;\n\tu8 ht20_coexist;\n\tu8 lln_non_gf_coexist;\n\tu8 lsig_tx_op_protection_full_support;\n\tu8 rifs_mode;\n\n\tu16 param_change_bitmap;\n};\n\nstruct update_beacon_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tu32 status;\n};\n\nstruct wcn36xx_hal_send_beacon_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 beacon_length6;\n\n\t \n\tu32 beacon_length;\n\n\t \n\tu8 beacon[BEACON_TEMPLATE_SIZE - sizeof(u32)];\n\n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu32 tim_ie_offset;\n\n\t \n\tu16 p2p_ie_offset;\n} __packed;\n\nstruct send_beacon_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tu32 status;\n} __packed;\n\nstruct enable_radar_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bssid[ETH_ALEN];\n\tu8 channel;\n};\n\nstruct enable_radar_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu32 status;\n};\n\nstruct radar_detect_intr_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 radar_det_channel;\n};\n\nstruct radar_detect_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 channel_number;\n\n\t \n\tu16 radar_pulse_width;\n\n\t \n\tu16 num_radar_pulse;\n};\n\nstruct wcn36xx_hal_get_tpc_report_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 sta[ETH_ALEN];\n\tu8 dialog_token;\n\tu8 txpower;\n};\n\nstruct wcn36xx_hal_get_tpc_report_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_send_probe_resp_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 probe_resp_template[BEACON_TEMPLATE_SIZE];\n\tu32 probe_resp_template_len;\n\tu32 proxy_probe_req_valid_ie_bmap[8];\n\tu8 bssid[ETH_ALEN];\n};\n\nstruct send_probe_resp_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct send_unknown_frame_rx_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_delete_sta_context_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu16 aid;\n\tu16 sta_id;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\t \n\tu8 addr2[ETH_ALEN];\n\n\t \n\tu16 reason_code;\n} __packed;\n\nstruct indicate_del_sta {\n\tstruct wcn36xx_hal_msg_header header;\n\tu8 aid;\n\tu8 sta_index;\n\tu8 bss_index;\n\tu8 reason_code;\n\tu32 status;\n};\n\nstruct bt_amp_event_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tenum bt_amp_event_type btAmpEventType;\n};\n\nstruct bt_amp_event_rsp {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct tl_hal_flush_ac_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 sta_id;\n\n\t \n\tu8 tid;\n};\n\nstruct tl_hal_flush_ac_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 sta_id;\n\n\t \n\tu8 tid;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_enter_imps_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n} __packed;\n\nstruct wcn36xx_hal_exit_imps_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n} __packed;\n\nstruct wcn36xx_hal_enter_bmps_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bss_index;\n\n\t \n#ifndef BUILD_QWPTTSTATIC\n\tu64 tbtt;\n#endif\n\tu8 dtim_count;\n\n\t \n\tu8 dtim_period;\n\n\t \n\tu32 rssi_filter_period;\n\n\tu32 num_beacon_per_rssi_average;\n\tu8 rssi_filter_enable;\n} __packed;\n\nstruct wcn36xx_hal_exit_bmps_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 send_data_null;\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_missed_beacon_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bss_index;\n} __packed;\n\n \n\nstruct beacon_filter_ie {\n\tu8 element_id;\n\tu8 check_ie_presence;\n\tu8 offset;\n\tu8 value;\n\tu8 bitmask;\n\tu8 ref;\n} __packed;\n\n#define WCN36XX_FILTER_CAPABILITY_MASK\t\t0x73cf\n#define WCN36XX_FILTER_IE_DS_CHANNEL_MASK\t0x00\n#define WCN36XX_FILTER_IE_ERP_FILTER_MASK\t0xF8\n#define WCN36XX_FILTER_IE_EDCA_FILTER_MASK\t0xF0\n#define WCN36XX_FILTER_IE_QOS_FILTER_MASK\t0xF0\n#define WCN36XX_FILTER_IE_CHANNEL_SWITCH_MASK\t0x00\n#define WCN36XX_FILTER_IE_HT_BYTE0_FILTER_MASK\t0x00\n#define WCN36XX_FILTER_IE_HT_BYTE1_FILTER_MASK\t0xF8\n#define WCN36XX_FILTER_IE_HT_BYTE2_FILTER_MASK\t0xEB\n#define WCN36XX_FILTER_IE_HT_BYTE5_FILTER_MASK\t0xFD\n#define WCN36XX_FILTER_IE_PWR_CONSTRAINT_MASK\t0x00\n#define WCN36XX_FILTER_IE_OPMODE_NOTIF_MASK\t0x00\n#define WCN36XX_FILTER_IE_VHTOP_CHWIDTH_MASK\t0xFC\n#define WCN36XX_FILTER_IE_RSN_MASK\t\t0x00\n#define WCN36XX_FILTER_IE_VENDOR_MASK\t\t0x00\n\n \n\nstruct wcn36xx_hal_add_bcn_filter_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu16 capability_info;\n\tu16 capability_mask;\n\tu16 beacon_interval;\n\tu16 ie_num;\n\tu8 bss_index;\n\tu8 reserved;\n} __packed;\n\nstruct wcn36xx_hal_rem_bcn_filter_req {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 ie_Count;\n\tu8 rem_ie_id[1];\n} __packed;\n\n#define WCN36XX_HAL_IPV4_ARP_REPLY_OFFLOAD                  0\n#define WCN36XX_HAL_IPV6_NEIGHBOR_DISCOVERY_OFFLOAD         1\n#define WCN36XX_HAL_IPV6_NS_OFFLOAD                         2\n#define WCN36XX_HAL_IPV6_ADDR_LEN                           16\n#define WCN36XX_HAL_OFFLOAD_DISABLE                         0\n#define WCN36XX_HAL_OFFLOAD_ENABLE                          1\n#define WCN36XX_HAL_OFFLOAD_BCAST_FILTER_ENABLE             0x2\n#define WCN36XX_HAL_OFFLOAD_MCAST_FILTER_ENABLE             0x4\n#define WCN36XX_HAL_OFFLOAD_NS_AND_MCAST_FILTER_ENABLE\t\\\n\t(WCN36XX_HAL_OFFLOAD_ENABLE | WCN36XX_HAL_OFFLOAD_MCAST_FILTER_ENABLE)\n#define WCN36XX_HAL_OFFLOAD_ARP_AND_BCAST_FILTER_ENABLE\t\\\n\t(WCN36XX_HAL_OFFLOAD_ENABLE | WCN36XX_HAL_OFFLOAD_BCAST_FILTER_ENABLE)\n#define WCN36XX_HAL_IPV6_OFFLOAD_ADDR_MAX\t\t0x02\n\nstruct wcn36xx_hal_ns_offload_params {\n\tu8 src_ipv6_addr[WCN36XX_HAL_IPV6_ADDR_LEN];\n\tu8 self_ipv6_addr[WCN36XX_HAL_IPV6_ADDR_LEN];\n\n\t \n\tu8 target_ipv6_addr1[WCN36XX_HAL_IPV6_ADDR_LEN];\n\tu8 target_ipv6_addr2[WCN36XX_HAL_IPV6_ADDR_LEN];\n\n\tu8 self_addr[ETH_ALEN];\n\tu8 src_ipv6_addr_valid:1;\n\tu8 target_ipv6_addr1_valid:1;\n\tu8 target_ipv6_addr2_valid:1;\n\tu8 reserved1:5;\n\n\t \n\tu8 reserved2;\n\n\t \n\tu32 slot_index;\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_host_offload_req {\n\tu8 offload_type;\n\n\t \n\tu8 enable;\n\n\tunion {\n\t\tu8 host_ipv4_addr[4];\n\t\tu8 host_ipv6_addr[WCN36XX_HAL_IPV6_ADDR_LEN];\n\t} u;\n} __packed;\n\nstruct wcn36xx_hal_host_offload_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_host_offload_req host_offload_params;\n\tstruct wcn36xx_hal_ns_offload_params ns_offload_params;\n} __packed;\n\n \n#define WCN36XX_HAL_KEEP_ALIVE_NULL_PKT              1\n#define WCN36XX_HAL_KEEP_ALIVE_UNSOLICIT_ARP_RSP     2\n\n \n#define WCN36XX_HAL_KEEP_ALIVE_DISABLE   0\n#define WCN36XX_HAL_KEEP_ALIVE_ENABLE    1\n#define WCN36XX_KEEP_ALIVE_TIME_PERIOD\t 30  \n\n \nstruct wcn36xx_hal_keep_alive_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 packet_type;\n\tu32 time_period;\n\tu8 host_ipv4_addr[WCN36XX_HAL_IPV4_ADDR_LEN];\n\tu8 dest_ipv4_addr[WCN36XX_HAL_IPV4_ADDR_LEN];\n\tu8 dest_addr[ETH_ALEN];\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_rssi_threshold_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\ts8 threshold1:8;\n\ts8 threshold2:8;\n\ts8 threshold3:8;\n\tu8 thres1_pos_notify:1;\n\tu8 thres1_neg_notify:1;\n\tu8 thres2_pos_notify:1;\n\tu8 thres2_neg_notify:1;\n\tu8 thres3_pos_notify:1;\n\tu8 thres3_neg_notify:1;\n\tu8 reserved10:2;\n};\n\nstruct wcn36xx_hal_enter_uapsd_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bk_delivery:1;\n\tu8 be_delivery:1;\n\tu8 vi_delivery:1;\n\tu8 vo_delivery:1;\n\tu8 bk_trigger:1;\n\tu8 be_trigger:1;\n\tu8 vi_trigger:1;\n\tu8 vo_trigger:1;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_exit_uapsd_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tu8 bss_index;\n};\n\n#define WCN36XX_HAL_WOWL_BCAST_PATTERN_MAX_SIZE 128\n#define WCN36XX_HAL_WOWL_BCAST_MAX_NUM_PATTERNS 16\n\nstruct wcn36xx_hal_wowl_add_bcast_ptrn_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 id;\n\n\t \n\tu8 byte_Offset;\n\n\t \n\tu8 size;\n\n\t \n\tu8 pattern[WCN36XX_HAL_WOWL_BCAST_PATTERN_MAX_SIZE];\n\n\t \n\tu8 mask_size;\n\n\t \n\tu8 mask[WCN36XX_HAL_WOWL_BCAST_PATTERN_MAX_SIZE];\n\n\t \n\tu8 extra[WCN36XX_HAL_WOWL_BCAST_PATTERN_MAX_SIZE];\n\n\t \n\tu8 mask_extra[WCN36XX_HAL_WOWL_BCAST_PATTERN_MAX_SIZE];\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_wow_del_bcast_ptrn_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 id;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_wowl_enter_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 magic_packet_enable;\n\n\t \n\tu8 magic_pattern[ETH_ALEN];\n\n\t \n\tu8 pattern_filtering_enable;\n\n\t \n\tu8 ucast_pattern_filtering_enable;\n\n\t \n\tu8 wow_channel_switch_receive;\n\n\t \n\tu8 wow_deauth_receive;\n\n\t \n\tu8 wow_disassoc_receive;\n\n\t \n\tu8 wow_max_missed_beacons;\n\n\t \n\tu8 wow_max_sleep;\n\n\t \n\tu8 wow_eap_id_request_enable;\n\n\t \n\tu8 wow_eapol_4way_enable;\n\n\t \n\tu8 wow_net_scan_offload_match;\n\n\t \n\tu8 wow_gtk_rekey_error;\n\n\t \n\tu8 wow_bss_connection_loss;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_wowl_exit_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_get_rssi_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n};\n\nstruct wcn36xx_hal_get_roam_rssi_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 sta_id;\n};\n\nstruct wcn36xx_hal_set_uapsd_ac_params_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 sta_idx;\n\n\t \n\tu8 ac;\n\n\t \n\tu8 up;\n\n\t \n\tu32 service_interval;\n\n\t \n\tu32 suspend_interval;\n\n\t \n\tu32 delay_interval;\n};\n\nstruct wcn36xx_hal_configure_rxp_filter_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 set_mcst_bcst_filter_setting;\n\tu8 set_mcst_bcst_filter;\n};\n\nstruct wcn36xx_hal_enter_imps_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_exit_imps_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_enter_bmps_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_exit_bmps_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_enter_uapsd_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_exit_uapsd_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_rssi_notification_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 rssi_thres1_pos_cross:1;\n\tu32 rssi_thres1_neg_cross:1;\n\tu32 rssi_thres2_pos_cross:1;\n\tu32 rssi_thres2_neg_cross:1;\n\tu32 rssi_thres3_pos_cross:1;\n\tu32 rssi_thres3_neg_cross:1;\n\tu32 avg_rssi:8;\n\tu32 reserved:18;\n\n};\n\nstruct wcn36xx_hal_get_rssio_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\ts8 rssi;\n\n};\n\nstruct wcn36xx_hal_get_roam_rssi_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 sta_id;\n\ts8 rssi;\n};\n\nstruct wcn36xx_hal_wowl_enter_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_wowl_exit_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_add_bcn_filter_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_rem_bcn_filter_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_add_wowl_bcast_ptrn_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_del_wowl_bcast_ptrn_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_host_offload_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_keep_alive_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_set_rssi_thresh_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_set_uapsd_ac_params_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_configure_rxp_filter_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct set_max_tx_pwr_req {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 bssid[ETH_ALEN];\n\n\tu8 self_addr[ETH_ALEN];\n\n\t \n\tu8 power;\n};\n\nstruct set_max_tx_pwr_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 power;\n\n\t \n\tu32 status;\n};\n\nstruct set_tx_pwr_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 tx_power;\n\n\tu8 bss_index;\n};\n\nstruct set_tx_pwr_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct get_tx_pwr_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 sta_id;\n};\n\nstruct get_tx_pwr_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu32 tx_power;\n};\n\nstruct set_p2p_gonoa_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 opp_ps;\n\tu32 ct_window;\n\tu8 count;\n\tu32 duration;\n\tu32 interval;\n\tu32 single_noa_duration;\n\tu8 ps_selection;\n};\n\nstruct set_p2p_gonoa_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_add_sta_self_req {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 self_addr[ETH_ALEN];\n\tu32 status;\n} __packed;\n\nstruct wcn36xx_hal_add_sta_self_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu8 self_sta_index;\n\n\t \n\tu8 dpu_index;\n\n\t \n\tu8 dpu_signature;\n} __packed;\n\nstruct wcn36xx_hal_del_sta_self_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 self_addr[ETH_ALEN];\n} __packed;\n\nstruct wcn36xx_hal_del_sta_self_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 self_addr[ETH_ALEN];\n} __packed;\n\nstruct aggr_add_ts_req {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu16 sta_idx;\n\n\t \n\tu16 tspec_index;\n\n\t \n\tstruct wcn36xx_hal_tspec_ie tspec[WCN36XX_HAL_MAX_AC];\n\n\t \n\tu8 uapsd;\n\n\t \n\n\t \n\tu32 service_interval[WCN36XX_HAL_MAX_AC];\n\n\t \n\tu32 suspend_interval[WCN36XX_HAL_MAX_AC];\n\n\t \n\tu32 delay_interval[WCN36XX_HAL_MAX_AC];\n};\n\nstruct aggr_add_ts_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status0;\n\n\t \n\tu32 status1;\n};\n\nstruct wcn36xx_hal_configure_apps_cpu_wakeup_state_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 is_apps_cpu_awake;\n};\n\nstruct wcn36xx_hal_configure_apps_cpu_wakeup_state_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_dump_cmd_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 arg1;\n\tu32 arg2;\n\tu32 arg3;\n\tu32 arg4;\n\tu32 arg5;\n} __packed;\n\nstruct wcn36xx_hal_dump_cmd_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu32 rsp_length;\n\n\t \n\tu8 rsp_buffer[DUMPCMD_RSP_BUFFER];\n} __packed;\n\n#define WLAN_COEX_IND_DATA_SIZE (4)\n#define WLAN_COEX_IND_TYPE_DISABLE_HB_MONITOR (0)\n#define WLAN_COEX_IND_TYPE_ENABLE_HB_MONITOR (1)\n\nstruct coex_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 type;\n\n\t \n\tu32 data[WLAN_COEX_IND_DATA_SIZE];\n};\n\nstruct wcn36xx_hal_tx_compl_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_wlan_host_suspend_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 configured_mcst_bcst_filter_setting;\n\tu32 active_session_count;\n};\n\nstruct wcn36xx_hal_wlan_exclude_unencrpted_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 dot11_exclude_unencrypted;\n\tu8 bssid[ETH_ALEN];\n};\n\nstruct noa_attr_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 index;\n\tu8 opp_ps_flag;\n\tu16 ctwin;\n\n\tu16 noa1_interval_count;\n\tu16 bss_index;\n\tu32 noa1_duration;\n\tu32 noa1_interval;\n\tu32 noa1_starttime;\n\n\tu16 noa2_interval_count;\n\tu16 reserved2;\n\tu32 noa2_duration;\n\tu32 noa2_interval;\n\tu32 noa2_start_time;\n\n\tu32 status;\n};\n\nstruct noa_start_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 status;\n\tu32 bss_index;\n};\n\nstruct wcn36xx_hal_wlan_host_resume_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 configured_mcst_bcst_filter_setting;\n};\n\nstruct wcn36xx_hal_host_resume_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\nstruct wcn36xx_hal_del_ba_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu16 sta_idx;\n\n\t \n\tu8 peer_addr[ETH_ALEN];\n\n\t \n\tu8 ba_tid;\n\n\t \n\tu8 direction;\n\n\tu32 reason_code;\n\n\t \n\tu8 bssid[ETH_ALEN];\n};\n\n \n\n \n#define WCN36XX_HAL_PNO_MAX_NETW_CHANNELS  26\n\n \n#define WCN36XX_HAL_PNO_MAX_NETW_CHANNELS_EX  60\n\n \n#define WCN36XX_HAL_PNO_MAX_SUPP_NETWORKS  16\n\n \n#define WCN36XX_HAL_PNO_MAX_SCAN_TIMERS    10\n\n \n#define WCN36XX_HAL_PNO_MAX_PROBE_SIZE     450\n\n \nenum pno_mode {\n\tPNO_MODE_IMMEDIATE,\n\tPNO_MODE_ON_SUSPEND,\n\tPNO_MODE_ON_RESUME,\n\tPNO_MODE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nenum auth_type {\n\tAUTH_TYPE_ANY = 0,\n\tAUTH_TYPE_OPEN_SYSTEM = 1,\n\n\t \n\tAUTH_TYPE_WPA = 2,\n\tAUTH_TYPE_WPA_PSK = 3,\n\n\tAUTH_TYPE_RSN = 4,\n\tAUTH_TYPE_RSN_PSK = 5,\n\tAUTH_TYPE_FT_RSN = 6,\n\tAUTH_TYPE_FT_RSN_PSK = 7,\n\tAUTH_TYPE_WAPI_WAI_CERTIFICATE = 8,\n\tAUTH_TYPE_WAPI_WAI_PSK = 9,\n\n\tAUTH_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nenum ed_type {\n\tED_ANY = 0,\n\tED_NONE = 1,\n\tED_WEP = 2,\n\tED_TKIP = 3,\n\tED_CCMP = 4,\n\tED_WPI = 5,\n\n\tED_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nenum ssid_bcast_type {\n\tBCAST_UNKNOWN = 0,\n\tBCAST_NORMAL = 1,\n\tBCAST_HIDDEN = 2,\n\n\tBCAST_TYPE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE\n};\n\n \nstruct network_type {\n\t \n\tstruct wcn36xx_hal_mac_ssid ssid;\n\n\t \n\tenum auth_type authentication;\n\n\t \n\tenum ed_type encryption;\n\n\t \n\tu8 channel_count;\n\tu8 channels[WCN36XX_HAL_PNO_MAX_NETW_CHANNELS];\n\n\t \n\tu8 rssi_threshold;\n};\n\nstruct scan_timer {\n\t \n\tu32 value;\n\n\t \n\tu32 repeat;\n\n\t \n};\n\n \nstruct scan_timers_type {\n\t \n\tu8 count;\n\n\t \n\tstruct scan_timer values[WCN36XX_HAL_PNO_MAX_SCAN_TIMERS];\n};\n\n \nstruct set_pref_netw_list_req {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 enable;\n\n\t \n\tenum pno_mode mode;\n\n\t \n\tu32 networks_count;\n\n\t \n\tstruct network_type networks[WCN36XX_HAL_PNO_MAX_SUPP_NETWORKS];\n\n\t \n\tstruct scan_timers_type scan_timers;\n\n\t \n\tu16 band_24g_probe_size;\n\tu8 band_24g_probe_template[WCN36XX_HAL_PNO_MAX_PROBE_SIZE];\n\n\t \n\tu16 band_5g_probe_size;\n\tu8 band_5g_probe_template[WCN36XX_HAL_PNO_MAX_PROBE_SIZE];\n};\n\n \nstruct network_type_new {\n\t \n\tstruct wcn36xx_hal_mac_ssid ssid;\n\n\t \n\tenum auth_type authentication;\n\n\t \n\tenum ed_type encryption;\n\n\t \n\tenum ssid_bcast_type bcast_network_type;\n\n\t \n\tu8 channel_count;\n\tu8 channels[WCN36XX_HAL_PNO_MAX_NETW_CHANNELS];\n\n\t \n\tu8 rssi_threshold;\n};\n\n \nstruct set_pref_netw_list_req_new {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 enable;\n\n\t \n\tenum pno_mode mode;\n\n\t \n\tu32 networks_count;\n\n\t \n\tstruct network_type_new networks[WCN36XX_HAL_PNO_MAX_SUPP_NETWORKS];\n\n\t \n\tstruct scan_timers_type scan_timers;\n\n\t \n\tu16 band_24g_probe_size;\n\tu8 band_24g_probe_template[WCN36XX_HAL_PNO_MAX_PROBE_SIZE];\n\n\t \n\tu16 band_5g_probe_size;\n\tu8 band_5g_probe_template[WCN36XX_HAL_PNO_MAX_PROBE_SIZE];\n};\n\n \nstruct set_pref_netw_list_resp {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\n \nstruct pref_netw_found_ind {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tstruct wcn36xx_hal_mac_ssid ssid;\n\n\t \n\tu8 rssi;\n};\n\n \nstruct set_rssi_filter_req {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 rssi_threshold;\n};\n\n \nstruct set_rssi_filter_resp {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\n \nstruct wcn36xx_hal_update_scan_params_req {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 dot11d_enabled;\n\n\t \n\tu8 dot11d_resolved;\n\n\t \n\tu8 channel_count;\n\tu8 channels[WCN36XX_HAL_PNO_MAX_NETW_CHANNELS];\n\n\t \n\tu16 active_min_ch_time;\n\n\t \n\tu16 active_max_ch_time;\n\n\t \n\tu16 passive_min_ch_time;\n\n\t \n\tu16 passive_max_ch_time;\n\n\t \n\tenum phy_chan_bond_state state;\n} __packed;\n\n \nstruct wcn36xx_hal_update_scan_params_req_ex {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 dot11d_enabled;\n\n\t \n\tu8 dot11d_resolved;\n\n\t \n\tu8 channel_count;\n\tu8 channels[WCN36XX_HAL_PNO_MAX_NETW_CHANNELS_EX];\n\n\t \n\tu16 active_min_ch_time;\n\n\t \n\tu16 active_max_ch_time;\n\n\t \n\tu16 passive_min_ch_time;\n\n\t \n\tu16 passive_max_ch_time;\n\n\t \n\tenum phy_chan_bond_state state;\n} __packed;\n\n \nstruct wcn36xx_hal_update_scan_params_resp {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\nstruct wcn36xx_hal_set_tx_per_tracking_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu8 tx_per_tracking_enable;\n\n\t \n\tu8 tx_per_tracking_period;\n\n\t \n\tu8 tx_per_tracking_ratio;\n\n\t \n\tu32 tx_per_tracking_watermark;\n};\n\nstruct wcn36xx_hal_set_tx_per_tracking_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n};\n\nstruct tx_per_hit_ind_msg {\n\tstruct wcn36xx_hal_msg_header header;\n};\n\n \n#define    WCN36XX_HAL_PROTOCOL_DATA_LEN                  8\n#define    WCN36XX_HAL_MAX_NUM_MULTICAST_ADDRESS        240\n#define    WCN36XX_HAL_MAX_NUM_FILTERS                   20\n#define    WCN36XX_HAL_MAX_CMP_PER_FILTER                10\n\nenum wcn36xx_hal_receive_packet_filter_type {\n\tHAL_RCV_FILTER_TYPE_INVALID,\n\tHAL_RCV_FILTER_TYPE_FILTER_PKT,\n\tHAL_RCV_FILTER_TYPE_BUFFER_PKT,\n\tHAL_RCV_FILTER_TYPE_MAX_ENUM_SIZE\n};\n\nenum wcn36xx_hal_rcv_pkt_flt_protocol_type {\n\tHAL_FILTER_PROTO_TYPE_INVALID,\n\tHAL_FILTER_PROTO_TYPE_MAC,\n\tHAL_FILTER_PROTO_TYPE_ARP,\n\tHAL_FILTER_PROTO_TYPE_IPV4,\n\tHAL_FILTER_PROTO_TYPE_IPV6,\n\tHAL_FILTER_PROTO_TYPE_UDP,\n\tHAL_FILTER_PROTO_TYPE_MAX\n};\n\nenum wcn36xx_hal_rcv_pkt_flt_cmp_flag_type {\n\tHAL_FILTER_CMP_TYPE_INVALID,\n\tHAL_FILTER_CMP_TYPE_EQUAL,\n\tHAL_FILTER_CMP_TYPE_MASK_EQUAL,\n\tHAL_FILTER_CMP_TYPE_NOT_EQUAL,\n\tHAL_FILTER_CMP_TYPE_MAX\n};\n\nstruct wcn36xx_hal_rcv_pkt_filter_params {\n\tu8 protocol_layer;\n\tu8 cmp_flag;\n\n\t \n\tu16 data_length;\n\n\t \n\tu8 data_offset;\n\n\t \n\tu8 reserved;\n\n\t \n\tu8 compare_data[WCN36XX_HAL_PROTOCOL_DATA_LEN];\n\n\t \n\tu8 data_mask[WCN36XX_HAL_PROTOCOL_DATA_LEN];\n};\n\nstruct wcn36xx_hal_sessionized_rcv_pkt_filter_cfg_type {\n\tu8 id;\n\tu8 type;\n\tu8 params_count;\n\tu32 coleasce_time;\n\tu8 bss_index;\n\tstruct wcn36xx_hal_rcv_pkt_filter_params params[1];\n};\n\nstruct wcn36xx_hal_set_rcv_pkt_filter_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 id;\n\tu8 type;\n\tu8 params_count;\n\tu32 coalesce_time;\n\tstruct wcn36xx_hal_rcv_pkt_filter_params params[1];\n};\n\nstruct wcn36xx_hal_rcv_flt_mc_addr_list_type {\n\t \n\tu8 data_offset;\n\n\tu32 mc_addr_count;\n\tu8 mc_addr[WCN36XX_HAL_MAX_NUM_MULTICAST_ADDRESS][ETH_ALEN];\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_set_pkt_filter_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_match_cnt_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_match_cnt {\n\tu8 id;\n\tu32 match_cnt;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_match_cnt_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu32 match_count;\n\tstruct wcn36xx_hal_rcv_flt_pkt_match_cnt\n\t\tmatches[WCN36XX_HAL_MAX_NUM_FILTERS];\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_clear_param {\n\t \n\tu32 status;\n\tu8 id;\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_clear_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_rcv_flt_pkt_clear_param param;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_clear_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_rcv_flt_pkt_clear_param param;\n};\n\nstruct wcn36xx_hal_rcv_flt_pkt_set_mc_list_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tstruct wcn36xx_hal_rcv_flt_mc_addr_list_type mc_addr_list;\n} __packed;\n\nstruct wcn36xx_hal_rcv_flt_pkt_set_mc_list_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tu32 status;\n\tu8 bss_index;\n};\n\n \n\nstruct wcn36xx_hal_set_power_params_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 ignore_dtim;\n\n\t \n\tu32 dtim_period;\n\n\t \n\tu32 listen_interval;\n\n\t \n\tu32 bcast_mcast_filter;\n\n\t \n\tu32 enable_bet;\n\n\t \n\tu32 bet_interval;\n} __packed;\n\nstruct wcn36xx_hal_set_power_params_resp {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n} __packed;\n\n#define WCN36XX_HAL_CAPS_SIZE 4\n\nstruct wcn36xx_hal_feat_caps_msg {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 feat_caps[WCN36XX_HAL_CAPS_SIZE];\n} __packed;\n\n \nenum gtk_rekey_status {\n\tWCN36XX_HAL_GTK_REKEY_STATUS_SUCCESS = 0,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_NOT_HANDLED = 1,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_MIC_ERROR = 2,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_DECRYPT_ERROR = 3,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_REPLAY_ERROR = 4,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_MISSING_KDE = 5,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_MISSING_IGTK_KDE = 6,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_INSTALL_ERROR = 7,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_IGTK_INSTALL_ERROR = 8,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_RESP_TX_ERROR = 9,\n\n\t \n\tWCN36XX_HAL_GTK_REKEY_STATUS_GEN_ERROR = 255\n};\n\n \nenum wake_reason_type {\n\tWCN36XX_HAL_WAKE_REASON_NONE = 0,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_MAGIC_PACKET = 1,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_PATTERN_MATCH = 2,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_EAPID_PACKET = 3,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_EAPOL4WAY_PACKET = 4,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_NETSCAN_OFFL_MATCH = 5,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_GTK_REKEY_STATUS = 6,\n\n\t \n\tWCN36XX_HAL_WAKE_REASON_BSS_CONN_LOST = 7,\n};\n\n \n\n \nstruct wcn36xx_hal_wake_reason_ind {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 reason;\n\n\t \n\tu32 reason_arg;\n\n\t \n\tu32 stored_data_len;\n\n\t \n\tu32 actual_data_len;\n\n\t \n\tu8 data_start[1];\n\n\tu32 bss_index:8;\n\tu32 reserved:24;\n};\n\n#define WCN36XX_HAL_GTK_KEK_BYTES 16\n#define WCN36XX_HAL_GTK_KCK_BYTES 16\n\n#define WCN36XX_HAL_GTK_OFFLOAD_FLAGS_DISABLE (1 << 0)\n\n#define GTK_SET_BSS_KEY_TAG  0x1234AA55\n\nstruct wcn36xx_hal_gtk_offload_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 flags;\n\n\t \n\tu8 kck[WCN36XX_HAL_GTK_KCK_BYTES];\n\n\t \n\tu8 kek[WCN36XX_HAL_GTK_KEK_BYTES];\n\n\t \n\tu64 key_replay_counter;\n\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_gtk_offload_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\tu8 bss_index;\n};\n\nstruct wcn36xx_hal_gtk_offload_get_info_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\tu8 bss_index;\n} __packed;\n\nstruct wcn36xx_hal_gtk_offload_get_info_rsp_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n\n\t \n\tu32 last_rekey_status;\n\n\t \n\tu64 key_replay_counter;\n\n\t \n\tu32 total_rekey_count;\n\n\t \n\tu32 gtk_rekey_count;\n\n\t \n\tu32 igtk_rekey_count;\n\n\tu8 bss_index;\n} __packed;\n\nstruct dhcp_info {\n\t \n\tu8 device_mode;\n\n\tu8 addr[ETH_ALEN];\n};\n\nstruct dhcp_ind_status {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\n \nenum wcn36xx_hal_thermal_mitigation_mode_type {\n\tHAL_THERMAL_MITIGATION_MODE_INVALID = -1,\n\tHAL_THERMAL_MITIGATION_MODE_0,\n\tHAL_THERMAL_MITIGATION_MODE_1,\n\tHAL_THERMAL_MITIGATION_MODE_2,\n\tHAL_THERMAL_MITIGATION_MODE_MAX = WCN36XX_HAL_MAX_ENUM_SIZE,\n};\n\n\n \nenum wcn36xx_hal_thermal_mitigation_level_type {\n\tHAL_THERMAL_MITIGATION_LEVEL_INVALID = -1,\n\tHAL_THERMAL_MITIGATION_LEVEL_0,\n\tHAL_THERMAL_MITIGATION_LEVEL_1,\n\tHAL_THERMAL_MITIGATION_LEVEL_2,\n\tHAL_THERMAL_MITIGATION_LEVEL_3,\n\tHAL_THERMAL_MITIGATION_LEVEL_4,\n\tHAL_THERMAL_MITIGATION_LEVEL_MAX = WCN36XX_HAL_MAX_ENUM_SIZE,\n};\n\n\n \nstruct set_thermal_mitigation_req_msg {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tenum wcn36xx_hal_thermal_mitigation_mode_type mode;\n\n\t \n\tenum wcn36xx_hal_thermal_mitigation_level_type level;\n};\n\nstruct set_thermal_mitigation_resp {\n\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 status;\n};\n\n \nstruct stats_class_b_ind {\n\tstruct wcn36xx_hal_msg_header header;\n\n\t \n\tu32 duration;\n\n\t \n\n\t \n\tu32 tx_bytes_pushed;\n\tu32 tx_packets_pushed;\n\n\t \n\tu32 rx_bytes_rcvd;\n\tu32 rx_packets_rcvd;\n\tu32 rx_time_total;\n};\n\n \nstruct wcn36xx_hal_print_reg_info_ind {\n\tstruct wcn36xx_hal_msg_header header;\n\n\tu32 count;\n\tu32 scenario;\n\tu32 reason;\n\n\tstruct {\n\t\tu32 addr;\n\t\tu32 value;\n\t} regs[];\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}