# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../vhd/adder.vhd" \
"../../../../../../vhd/multi_port_adder.vhd" \

# Do not sort compile order
nosort
