ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f103xx_CMSIS.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	__NVIC_EnableIRQ:
  24              	.LFB46:
  25              		.file 1 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/core_cm3.h **** /*
   8:Drivers/CMSIS/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/core_cm3.h ****  *
  10:Drivers/CMSIS/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/core_cm3.h ****  *
  12:Drivers/CMSIS/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/core_cm3.h ****  *
  16:Drivers/CMSIS/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/core_cm3.h ****  *
  18:Drivers/CMSIS/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/core_cm3.h ****  */
  24:Drivers/CMSIS/core_cm3.h **** 
  25:Drivers/CMSIS/core_cm3.h **** #include "stm32f103xb.h"
  26:Drivers/CMSIS/core_cm3.h **** #if   defined ( __ICCARM__ )
  27:Drivers/CMSIS/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  28:Drivers/CMSIS/core_cm3.h **** #elif defined (__clang__)
  29:Drivers/CMSIS/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  30:Drivers/CMSIS/core_cm3.h **** #endif
  31:Drivers/CMSIS/core_cm3.h **** 
  32:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 2


  34:Drivers/CMSIS/core_cm3.h **** 
  35:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>
  36:Drivers/CMSIS/core_cm3.h **** 
  37:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  38:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  39:Drivers/CMSIS/core_cm3.h **** #endif
  40:Drivers/CMSIS/core_cm3.h **** 
  41:Drivers/CMSIS/core_cm3.h **** /**
  42:Drivers/CMSIS/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  43:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  44:Drivers/CMSIS/core_cm3.h **** 
  45:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  46:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  47:Drivers/CMSIS/core_cm3.h **** 
  48:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  49:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  50:Drivers/CMSIS/core_cm3.h **** 
  51:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  52:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  53:Drivers/CMSIS/core_cm3.h ****  */
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h **** 
  56:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  57:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  58:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  59:Drivers/CMSIS/core_cm3.h **** /**
  60:Drivers/CMSIS/core_cm3.h ****   \ingroup Cortex_M3
  61:Drivers/CMSIS/core_cm3.h ****   @{
  62:Drivers/CMSIS/core_cm3.h ****  */
  63:Drivers/CMSIS/core_cm3.h **** 
  64:Drivers/CMSIS/core_cm3.h **** #include "cmsis_version.h"
  65:Drivers/CMSIS/core_cm3.h **** 
  66:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  67:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  68:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  69:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  70:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  71:Drivers/CMSIS/core_cm3.h **** 
  72:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  73:Drivers/CMSIS/core_cm3.h **** 
  74:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  75:Drivers/CMSIS/core_cm3.h ****     This core does not support an FPU at all
  76:Drivers/CMSIS/core_cm3.h **** */
  77:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0U
  78:Drivers/CMSIS/core_cm3.h **** 
  79:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
  80:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  81:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  82:Drivers/CMSIS/core_cm3.h ****   #endif
  83:Drivers/CMSIS/core_cm3.h **** 
  84:Drivers/CMSIS/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  85:Drivers/CMSIS/core_cm3.h ****   #if defined __ARM_PCS_VFP
  86:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  87:Drivers/CMSIS/core_cm3.h ****   #endif
  88:Drivers/CMSIS/core_cm3.h **** 
  89:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
  90:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 3


  91:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  92:Drivers/CMSIS/core_cm3.h ****   #endif
  93:Drivers/CMSIS/core_cm3.h **** 
  94:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  95:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
  96:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  97:Drivers/CMSIS/core_cm3.h ****   #endif
  98:Drivers/CMSIS/core_cm3.h **** 
  99:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TI_ARM__ )
 100:Drivers/CMSIS/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 101:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 102:Drivers/CMSIS/core_cm3.h ****   #endif
 103:Drivers/CMSIS/core_cm3.h **** 
 104:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 105:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 106:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 107:Drivers/CMSIS/core_cm3.h ****   #endif
 108:Drivers/CMSIS/core_cm3.h **** 
 109:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )
 110:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 111:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 112:Drivers/CMSIS/core_cm3.h ****   #endif
 113:Drivers/CMSIS/core_cm3.h **** 
 114:Drivers/CMSIS/core_cm3.h **** #endif
 115:Drivers/CMSIS/core_cm3.h **** 
 116:Drivers/CMSIS/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 117:Drivers/CMSIS/core_cm3.h **** 
 118:Drivers/CMSIS/core_cm3.h **** 
 119:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 120:Drivers/CMSIS/core_cm3.h **** }
 121:Drivers/CMSIS/core_cm3.h **** #endif
 122:Drivers/CMSIS/core_cm3.h **** 
 123:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 124:Drivers/CMSIS/core_cm3.h **** 
 125:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 126:Drivers/CMSIS/core_cm3.h **** 
 127:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 129:Drivers/CMSIS/core_cm3.h **** 
 130:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 131:Drivers/CMSIS/core_cm3.h ****  extern "C" {
 132:Drivers/CMSIS/core_cm3.h **** #endif
 133:Drivers/CMSIS/core_cm3.h **** 
 134:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 135:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 136:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 137:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200U
 138:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 139:Drivers/CMSIS/core_cm3.h ****   #endif
 140:Drivers/CMSIS/core_cm3.h **** 
 141:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 142:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0U
 143:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 144:Drivers/CMSIS/core_cm3.h ****   #endif
 145:Drivers/CMSIS/core_cm3.h **** 
 146:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 147:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 4


 148:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 149:Drivers/CMSIS/core_cm3.h ****   #endif
 150:Drivers/CMSIS/core_cm3.h **** 
 151:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 152:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 153:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 154:Drivers/CMSIS/core_cm3.h ****   #endif
 155:Drivers/CMSIS/core_cm3.h **** #endif
 156:Drivers/CMSIS/core_cm3.h **** 
 157:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 158:Drivers/CMSIS/core_cm3.h **** /**
 159:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 160:Drivers/CMSIS/core_cm3.h **** 
 161:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 162:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 163:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 164:Drivers/CMSIS/core_cm3.h **** */
 165:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 167:Drivers/CMSIS/core_cm3.h **** #else
 168:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 169:Drivers/CMSIS/core_cm3.h **** #endif
 170:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 171:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 172:Drivers/CMSIS/core_cm3.h **** 
 173:Drivers/CMSIS/core_cm3.h **** /* following defines should be used for structure members */
 174:Drivers/CMSIS/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 175:Drivers/CMSIS/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 176:Drivers/CMSIS/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 177:Drivers/CMSIS/core_cm3.h **** 
 178:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** 
 181:Drivers/CMSIS/core_cm3.h **** 
 182:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 183:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 184:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 185:Drivers/CMSIS/core_cm3.h ****   - Core Register
 186:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 187:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 188:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 189:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 190:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 191:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 192:Drivers/CMSIS/core_cm3.h **** /**
 193:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 194:Drivers/CMSIS/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 195:Drivers/CMSIS/core_cm3.h **** */
 196:Drivers/CMSIS/core_cm3.h **** 
 197:Drivers/CMSIS/core_cm3.h **** /**
 198:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 199:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 200:Drivers/CMSIS/core_cm3.h ****   \brief      Core Register type definitions.
 201:Drivers/CMSIS/core_cm3.h ****   @{
 202:Drivers/CMSIS/core_cm3.h ****  */
 203:Drivers/CMSIS/core_cm3.h **** 
 204:Drivers/CMSIS/core_cm3.h **** /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 5


 205:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 206:Drivers/CMSIS/core_cm3.h ****  */
 207:Drivers/CMSIS/core_cm3.h **** typedef union
 208:Drivers/CMSIS/core_cm3.h **** {
 209:Drivers/CMSIS/core_cm3.h ****   struct
 210:Drivers/CMSIS/core_cm3.h ****   {
 211:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 212:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 213:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 214:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 215:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 216:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 217:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 218:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 219:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 220:Drivers/CMSIS/core_cm3.h **** 
 221:Drivers/CMSIS/core_cm3.h **** /* APSR Register Definitions */
 222:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 223:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 224:Drivers/CMSIS/core_cm3.h **** 
 225:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 226:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 227:Drivers/CMSIS/core_cm3.h **** 
 228:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 229:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 230:Drivers/CMSIS/core_cm3.h **** 
 231:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 232:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 233:Drivers/CMSIS/core_cm3.h **** 
 234:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 235:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 236:Drivers/CMSIS/core_cm3.h **** 
 237:Drivers/CMSIS/core_cm3.h **** 
 238:Drivers/CMSIS/core_cm3.h **** /**
 239:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:Drivers/CMSIS/core_cm3.h ****  */
 241:Drivers/CMSIS/core_cm3.h **** typedef union
 242:Drivers/CMSIS/core_cm3.h **** {
 243:Drivers/CMSIS/core_cm3.h ****   struct
 244:Drivers/CMSIS/core_cm3.h ****   {
 245:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 246:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 247:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 248:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 249:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 250:Drivers/CMSIS/core_cm3.h **** 
 251:Drivers/CMSIS/core_cm3.h **** /* IPSR Register Definitions */
 252:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 253:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** 
 256:Drivers/CMSIS/core_cm3.h **** /**
 257:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 258:Drivers/CMSIS/core_cm3.h ****  */
 259:Drivers/CMSIS/core_cm3.h **** typedef union
 260:Drivers/CMSIS/core_cm3.h **** {
 261:Drivers/CMSIS/core_cm3.h ****   struct
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 6


 262:Drivers/CMSIS/core_cm3.h ****   {
 263:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 265:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 269:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 273:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 274:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 275:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 276:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 277:Drivers/CMSIS/core_cm3.h **** 
 278:Drivers/CMSIS/core_cm3.h **** /* xPSR Register Definitions */
 279:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 280:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 281:Drivers/CMSIS/core_cm3.h **** 
 282:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 283:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 284:Drivers/CMSIS/core_cm3.h **** 
 285:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 286:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 287:Drivers/CMSIS/core_cm3.h **** 
 288:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 289:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 290:Drivers/CMSIS/core_cm3.h **** 
 291:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 292:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 293:Drivers/CMSIS/core_cm3.h **** 
 294:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 295:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 296:Drivers/CMSIS/core_cm3.h **** 
 297:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 298:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 299:Drivers/CMSIS/core_cm3.h **** 
 300:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 301:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 302:Drivers/CMSIS/core_cm3.h **** 
 303:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 304:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 305:Drivers/CMSIS/core_cm3.h **** 
 306:Drivers/CMSIS/core_cm3.h **** 
 307:Drivers/CMSIS/core_cm3.h **** /**
 308:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 309:Drivers/CMSIS/core_cm3.h ****  */
 310:Drivers/CMSIS/core_cm3.h **** typedef union
 311:Drivers/CMSIS/core_cm3.h **** {
 312:Drivers/CMSIS/core_cm3.h ****   struct
 313:Drivers/CMSIS/core_cm3.h ****   {
 314:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 315:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 316:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 317:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 318:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 7


 319:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
 320:Drivers/CMSIS/core_cm3.h **** 
 321:Drivers/CMSIS/core_cm3.h **** /* CONTROL Register Definitions */
 322:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 323:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 324:Drivers/CMSIS/core_cm3.h **** 
 325:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 326:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 327:Drivers/CMSIS/core_cm3.h **** 
 328:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** 
 331:Drivers/CMSIS/core_cm3.h **** /**
 332:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 333:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 334:Drivers/CMSIS/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 335:Drivers/CMSIS/core_cm3.h ****   @{
 336:Drivers/CMSIS/core_cm3.h ****  */
 337:Drivers/CMSIS/core_cm3.h **** 
 338:Drivers/CMSIS/core_cm3.h **** /**
 339:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 340:Drivers/CMSIS/core_cm3.h ****  */
 341:Drivers/CMSIS/core_cm3.h **** typedef struct
 342:Drivers/CMSIS/core_cm3.h **** {
 343:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 344:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[24U];
 345:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 346:Drivers/CMSIS/core_cm3.h ****         uint32_t RSERVED1[24U];
 347:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 348:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[24U];
 349:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 350:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[24U];
 351:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 352:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[56U];
 353:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 354:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[644U];
 355:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 356:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 357:Drivers/CMSIS/core_cm3.h **** 
 358:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 359:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 360:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 361:Drivers/CMSIS/core_cm3.h **** 
 362:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** 
 365:Drivers/CMSIS/core_cm3.h **** /**
 366:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 367:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 368:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 369:Drivers/CMSIS/core_cm3.h ****   @{
 370:Drivers/CMSIS/core_cm3.h ****  */
 371:Drivers/CMSIS/core_cm3.h **** 
 372:Drivers/CMSIS/core_cm3.h **** /**
 373:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 374:Drivers/CMSIS/core_cm3.h ****  */
 375:Drivers/CMSIS/core_cm3.h **** typedef struct
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 8


 376:Drivers/CMSIS/core_cm3.h **** {
 377:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 378:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 379:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 380:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 381:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 382:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 383:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 384:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 385:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 386:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 387:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 388:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 389:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 390:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 391:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 392:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 393:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 394:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 395:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 396:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[5U];
 397:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 398:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 399:Drivers/CMSIS/core_cm3.h **** 
 400:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 401:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 402:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 403:Drivers/CMSIS/core_cm3.h **** 
 404:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 405:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/core_cm3.h **** 
 407:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 408:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 409:Drivers/CMSIS/core_cm3.h **** 
 410:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 411:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 412:Drivers/CMSIS/core_cm3.h **** 
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 415:Drivers/CMSIS/core_cm3.h **** 
 416:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 419:Drivers/CMSIS/core_cm3.h **** 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 422:Drivers/CMSIS/core_cm3.h **** 
 423:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 424:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 425:Drivers/CMSIS/core_cm3.h **** 
 426:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 427:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 428:Drivers/CMSIS/core_cm3.h **** 
 429:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 430:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 431:Drivers/CMSIS/core_cm3.h **** 
 432:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 9


 433:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 434:Drivers/CMSIS/core_cm3.h **** 
 435:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 436:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 437:Drivers/CMSIS/core_cm3.h **** 
 438:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 439:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 440:Drivers/CMSIS/core_cm3.h **** 
 441:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 442:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 443:Drivers/CMSIS/core_cm3.h **** 
 444:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 445:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 446:Drivers/CMSIS/core_cm3.h **** 
 447:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 448:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/core_cm3.h **** 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 454:Drivers/CMSIS/core_cm3.h **** #else
 455:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 456:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 457:Drivers/CMSIS/core_cm3.h **** #endif
 458:Drivers/CMSIS/core_cm3.h **** 
 459:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 462:Drivers/CMSIS/core_cm3.h **** 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 465:Drivers/CMSIS/core_cm3.h **** 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 468:Drivers/CMSIS/core_cm3.h **** 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 471:Drivers/CMSIS/core_cm3.h **** 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 474:Drivers/CMSIS/core_cm3.h **** 
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 477:Drivers/CMSIS/core_cm3.h **** 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 480:Drivers/CMSIS/core_cm3.h **** 
 481:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 484:Drivers/CMSIS/core_cm3.h **** 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 487:Drivers/CMSIS/core_cm3.h **** 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 489:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 10


 490:Drivers/CMSIS/core_cm3.h **** 
 491:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 492:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 493:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 494:Drivers/CMSIS/core_cm3.h **** 
 495:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 496:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 497:Drivers/CMSIS/core_cm3.h **** 
 498:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 499:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 500:Drivers/CMSIS/core_cm3.h **** 
 501:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 502:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 503:Drivers/CMSIS/core_cm3.h **** 
 504:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 505:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 506:Drivers/CMSIS/core_cm3.h **** 
 507:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 508:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 509:Drivers/CMSIS/core_cm3.h **** 
 510:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 513:Drivers/CMSIS/core_cm3.h **** 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 516:Drivers/CMSIS/core_cm3.h **** 
 517:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 518:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 519:Drivers/CMSIS/core_cm3.h **** 
 520:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 521:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 522:Drivers/CMSIS/core_cm3.h **** 
 523:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 524:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 525:Drivers/CMSIS/core_cm3.h **** 
 526:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 527:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 528:Drivers/CMSIS/core_cm3.h **** 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 531:Drivers/CMSIS/core_cm3.h **** 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 534:Drivers/CMSIS/core_cm3.h **** 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 537:Drivers/CMSIS/core_cm3.h **** 
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 540:Drivers/CMSIS/core_cm3.h **** 
 541:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 543:Drivers/CMSIS/core_cm3.h **** 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 546:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 11


 547:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 549:Drivers/CMSIS/core_cm3.h **** 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 552:Drivers/CMSIS/core_cm3.h **** 
 553:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 554:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 555:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 556:Drivers/CMSIS/core_cm3.h **** 
 557:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 558:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 559:Drivers/CMSIS/core_cm3.h **** 
 560:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 561:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 562:Drivers/CMSIS/core_cm3.h **** 
 563:Drivers/CMSIS/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 564:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 565:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 566:Drivers/CMSIS/core_cm3.h **** 
 567:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 568:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 569:Drivers/CMSIS/core_cm3.h **** 
 570:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 571:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 572:Drivers/CMSIS/core_cm3.h **** 
 573:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 574:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 575:Drivers/CMSIS/core_cm3.h **** 
 576:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 577:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 578:Drivers/CMSIS/core_cm3.h **** 
 579:Drivers/CMSIS/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 580:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 581:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 582:Drivers/CMSIS/core_cm3.h **** 
 583:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 584:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 585:Drivers/CMSIS/core_cm3.h **** 
 586:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 587:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 588:Drivers/CMSIS/core_cm3.h **** 
 589:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 590:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 591:Drivers/CMSIS/core_cm3.h **** 
 592:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 593:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 594:Drivers/CMSIS/core_cm3.h **** 
 595:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 596:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 597:Drivers/CMSIS/core_cm3.h **** 
 598:Drivers/CMSIS/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 599:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 600:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 601:Drivers/CMSIS/core_cm3.h **** 
 602:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 603:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 12


 604:Drivers/CMSIS/core_cm3.h **** 
 605:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 606:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 607:Drivers/CMSIS/core_cm3.h **** 
 608:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 609:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 610:Drivers/CMSIS/core_cm3.h **** 
 611:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 612:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 613:Drivers/CMSIS/core_cm3.h **** 
 614:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 615:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 616:Drivers/CMSIS/core_cm3.h **** 
 617:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 618:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 619:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 620:Drivers/CMSIS/core_cm3.h **** 
 621:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 622:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 623:Drivers/CMSIS/core_cm3.h **** 
 624:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 625:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/core_cm3.h **** 
 627:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 628:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 629:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 630:Drivers/CMSIS/core_cm3.h **** 
 631:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 632:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 633:Drivers/CMSIS/core_cm3.h **** 
 634:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 635:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 636:Drivers/CMSIS/core_cm3.h **** 
 637:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 638:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 639:Drivers/CMSIS/core_cm3.h **** 
 640:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 641:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 642:Drivers/CMSIS/core_cm3.h **** 
 643:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 644:Drivers/CMSIS/core_cm3.h **** 
 645:Drivers/CMSIS/core_cm3.h **** 
 646:Drivers/CMSIS/core_cm3.h **** /**
 647:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 648:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 649:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 650:Drivers/CMSIS/core_cm3.h ****   @{
 651:Drivers/CMSIS/core_cm3.h ****  */
 652:Drivers/CMSIS/core_cm3.h **** 
 653:Drivers/CMSIS/core_cm3.h **** /**
 654:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 655:Drivers/CMSIS/core_cm3.h ****  */
 656:Drivers/CMSIS/core_cm3.h **** typedef struct
 657:Drivers/CMSIS/core_cm3.h **** {
 658:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 659:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 660:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 13


 661:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 662:Drivers/CMSIS/core_cm3.h **** #else
 663:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 664:Drivers/CMSIS/core_cm3.h **** #endif
 665:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 666:Drivers/CMSIS/core_cm3.h **** 
 667:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 668:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 669:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 670:Drivers/CMSIS/core_cm3.h **** 
 671:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 672:Drivers/CMSIS/core_cm3.h **** 
 673:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 674:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 675:Drivers/CMSIS/core_cm3.h **** 
 676:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 677:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 678:Drivers/CMSIS/core_cm3.h **** 
 679:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 680:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 681:Drivers/CMSIS/core_cm3.h **** 
 682:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 683:Drivers/CMSIS/core_cm3.h **** 
 684:Drivers/CMSIS/core_cm3.h **** 
 685:Drivers/CMSIS/core_cm3.h **** /**
 686:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 687:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 688:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 689:Drivers/CMSIS/core_cm3.h ****   @{
 690:Drivers/CMSIS/core_cm3.h ****  */
 691:Drivers/CMSIS/core_cm3.h **** 
 692:Drivers/CMSIS/core_cm3.h **** /**
 693:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 694:Drivers/CMSIS/core_cm3.h ****  */
 695:Drivers/CMSIS/core_cm3.h **** typedef struct
 696:Drivers/CMSIS/core_cm3.h **** {
 697:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 698:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 699:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 700:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 701:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 702:Drivers/CMSIS/core_cm3.h **** 
 703:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 704:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 705:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 706:Drivers/CMSIS/core_cm3.h **** 
 707:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 708:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 709:Drivers/CMSIS/core_cm3.h **** 
 710:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 711:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 712:Drivers/CMSIS/core_cm3.h **** 
 713:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 714:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 715:Drivers/CMSIS/core_cm3.h **** 
 716:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 717:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 14


 718:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 719:Drivers/CMSIS/core_cm3.h **** 
 720:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 721:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 722:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 723:Drivers/CMSIS/core_cm3.h **** 
 724:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 725:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 726:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 727:Drivers/CMSIS/core_cm3.h **** 
 728:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 729:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 730:Drivers/CMSIS/core_cm3.h **** 
 731:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 732:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 733:Drivers/CMSIS/core_cm3.h **** 
 734:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 735:Drivers/CMSIS/core_cm3.h **** 
 736:Drivers/CMSIS/core_cm3.h **** 
 737:Drivers/CMSIS/core_cm3.h **** /**
 738:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 739:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 741:Drivers/CMSIS/core_cm3.h ****   @{
 742:Drivers/CMSIS/core_cm3.h ****  */
 743:Drivers/CMSIS/core_cm3.h **** 
 744:Drivers/CMSIS/core_cm3.h **** /**
 745:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 746:Drivers/CMSIS/core_cm3.h ****  */
 747:Drivers/CMSIS/core_cm3.h **** typedef struct
 748:Drivers/CMSIS/core_cm3.h **** {
 749:Drivers/CMSIS/core_cm3.h ****   __OM  union
 750:Drivers/CMSIS/core_cm3.h ****   {
 751:Drivers/CMSIS/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 752:Drivers/CMSIS/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 753:Drivers/CMSIS/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 754:Drivers/CMSIS/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 755:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[864U];
 756:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 757:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[15U];
 758:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 759:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[15U];
 760:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 761:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[29U];
 762:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 763:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 764:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 765:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[43U];
 766:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 767:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 768:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[6U];
 769:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 15


 775:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 777:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 781:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 782:Drivers/CMSIS/core_cm3.h **** 
 783:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 784:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 785:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 786:Drivers/CMSIS/core_cm3.h **** 
 787:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 788:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 789:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 790:Drivers/CMSIS/core_cm3.h **** 
 791:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 792:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 793:Drivers/CMSIS/core_cm3.h **** 
 794:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 795:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 796:Drivers/CMSIS/core_cm3.h **** 
 797:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 798:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 799:Drivers/CMSIS/core_cm3.h **** 
 800:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 801:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 802:Drivers/CMSIS/core_cm3.h **** 
 803:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 804:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 805:Drivers/CMSIS/core_cm3.h **** 
 806:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 807:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 808:Drivers/CMSIS/core_cm3.h **** 
 809:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 810:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 811:Drivers/CMSIS/core_cm3.h **** 
 812:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 813:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 814:Drivers/CMSIS/core_cm3.h **** 
 815:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 816:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 817:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 818:Drivers/CMSIS/core_cm3.h **** 
 819:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 820:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 821:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 822:Drivers/CMSIS/core_cm3.h **** 
 823:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 824:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 825:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 826:Drivers/CMSIS/core_cm3.h **** 
 827:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 828:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 829:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 830:Drivers/CMSIS/core_cm3.h **** 
 831:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 16


 832:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 833:Drivers/CMSIS/core_cm3.h **** 
 834:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 835:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 836:Drivers/CMSIS/core_cm3.h **** 
 837:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 838:Drivers/CMSIS/core_cm3.h **** 
 839:Drivers/CMSIS/core_cm3.h **** 
 840:Drivers/CMSIS/core_cm3.h **** /**
 841:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 842:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 844:Drivers/CMSIS/core_cm3.h ****   @{
 845:Drivers/CMSIS/core_cm3.h ****  */
 846:Drivers/CMSIS/core_cm3.h **** 
 847:Drivers/CMSIS/core_cm3.h **** /**
 848:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 849:Drivers/CMSIS/core_cm3.h ****  */
 850:Drivers/CMSIS/core_cm3.h **** typedef struct
 851:Drivers/CMSIS/core_cm3.h **** {
 852:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 853:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 854:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 855:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 856:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 857:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 858:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 859:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 860:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 861:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 862:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 863:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 864:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 865:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 866:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 867:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 868:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 869:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 870:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 871:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[1U];
 872:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 873:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 874:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 875:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 876:Drivers/CMSIS/core_cm3.h **** 
 877:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 879:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 880:Drivers/CMSIS/core_cm3.h **** 
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 882:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 883:Drivers/CMSIS/core_cm3.h **** 
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 885:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 886:Drivers/CMSIS/core_cm3.h **** 
 887:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 888:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 17


 889:Drivers/CMSIS/core_cm3.h **** 
 890:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 891:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 892:Drivers/CMSIS/core_cm3.h **** 
 893:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 894:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 895:Drivers/CMSIS/core_cm3.h **** 
 896:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 897:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 898:Drivers/CMSIS/core_cm3.h **** 
 899:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 900:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 901:Drivers/CMSIS/core_cm3.h **** 
 902:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 903:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 904:Drivers/CMSIS/core_cm3.h **** 
 905:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 906:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 907:Drivers/CMSIS/core_cm3.h **** 
 908:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 909:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 910:Drivers/CMSIS/core_cm3.h **** 
 911:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 912:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 913:Drivers/CMSIS/core_cm3.h **** 
 914:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 915:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 916:Drivers/CMSIS/core_cm3.h **** 
 917:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 918:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 919:Drivers/CMSIS/core_cm3.h **** 
 920:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 921:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 922:Drivers/CMSIS/core_cm3.h **** 
 923:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 924:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 925:Drivers/CMSIS/core_cm3.h **** 
 926:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 927:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 928:Drivers/CMSIS/core_cm3.h **** 
 929:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 930:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 931:Drivers/CMSIS/core_cm3.h **** 
 932:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 933:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 934:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 935:Drivers/CMSIS/core_cm3.h **** 
 936:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 937:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 938:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 939:Drivers/CMSIS/core_cm3.h **** 
 940:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 941:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 942:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 943:Drivers/CMSIS/core_cm3.h **** 
 944:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 945:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 18


 946:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 947:Drivers/CMSIS/core_cm3.h **** 
 948:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 949:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 950:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 951:Drivers/CMSIS/core_cm3.h **** 
 952:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 953:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 954:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 955:Drivers/CMSIS/core_cm3.h **** 
 956:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 957:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 958:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 959:Drivers/CMSIS/core_cm3.h **** 
 960:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 961:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 962:Drivers/CMSIS/core_cm3.h **** 
 963:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 964:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 965:Drivers/CMSIS/core_cm3.h **** 
 966:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 967:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 968:Drivers/CMSIS/core_cm3.h **** 
 969:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 970:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 971:Drivers/CMSIS/core_cm3.h **** 
 972:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 973:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 974:Drivers/CMSIS/core_cm3.h **** 
 975:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 976:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 977:Drivers/CMSIS/core_cm3.h **** 
 978:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 979:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 980:Drivers/CMSIS/core_cm3.h **** 
 981:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 982:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 983:Drivers/CMSIS/core_cm3.h **** 
 984:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 985:Drivers/CMSIS/core_cm3.h **** 
 986:Drivers/CMSIS/core_cm3.h **** 
 987:Drivers/CMSIS/core_cm3.h **** /**
 988:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 989:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 990:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 991:Drivers/CMSIS/core_cm3.h ****   @{
 992:Drivers/CMSIS/core_cm3.h ****  */
 993:Drivers/CMSIS/core_cm3.h **** 
 994:Drivers/CMSIS/core_cm3.h **** /**
 995:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 996:Drivers/CMSIS/core_cm3.h ****  */
 997:Drivers/CMSIS/core_cm3.h **** typedef struct
 998:Drivers/CMSIS/core_cm3.h **** {
 999:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1000:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1001:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[2U];
1002:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 19


1003:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[55U];
1004:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1005:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[131U];
1006:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1007:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1008:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1009:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[759U];
1010:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1011:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1012:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1013:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[1U];
1014:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1015:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1016:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1017:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[39U];
1018:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1019:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1020:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED7[8U];
1021:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1022:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1023:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
1024:Drivers/CMSIS/core_cm3.h **** 
1025:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1027:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1028:Drivers/CMSIS/core_cm3.h **** 
1029:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1031:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1032:Drivers/CMSIS/core_cm3.h **** 
1033:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1035:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1036:Drivers/CMSIS/core_cm3.h **** 
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1038:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1039:Drivers/CMSIS/core_cm3.h **** 
1040:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1041:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1042:Drivers/CMSIS/core_cm3.h **** 
1043:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1044:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1045:Drivers/CMSIS/core_cm3.h **** 
1046:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1047:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1048:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1049:Drivers/CMSIS/core_cm3.h **** 
1050:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1051:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1052:Drivers/CMSIS/core_cm3.h **** 
1053:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1054:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1055:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1056:Drivers/CMSIS/core_cm3.h **** 
1057:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1058:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1059:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 20


1060:Drivers/CMSIS/core_cm3.h **** 
1061:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1062:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1063:Drivers/CMSIS/core_cm3.h **** 
1064:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1065:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1066:Drivers/CMSIS/core_cm3.h **** 
1067:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1068:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1069:Drivers/CMSIS/core_cm3.h **** 
1070:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1071:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1072:Drivers/CMSIS/core_cm3.h **** 
1073:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1074:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1075:Drivers/CMSIS/core_cm3.h **** 
1076:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1077:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1078:Drivers/CMSIS/core_cm3.h **** 
1079:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1080:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1081:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1082:Drivers/CMSIS/core_cm3.h **** 
1083:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1084:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1085:Drivers/CMSIS/core_cm3.h **** 
1086:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1087:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1088:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1089:Drivers/CMSIS/core_cm3.h **** 
1090:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1091:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1092:Drivers/CMSIS/core_cm3.h **** 
1093:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1094:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1095:Drivers/CMSIS/core_cm3.h **** 
1096:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1097:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1098:Drivers/CMSIS/core_cm3.h **** 
1099:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1100:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1101:Drivers/CMSIS/core_cm3.h **** 
1102:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1103:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1104:Drivers/CMSIS/core_cm3.h **** 
1105:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1106:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1107:Drivers/CMSIS/core_cm3.h **** 
1108:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1109:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1110:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1111:Drivers/CMSIS/core_cm3.h **** 
1112:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1113:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1114:Drivers/CMSIS/core_cm3.h **** 
1115:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1116:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 21


1117:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1118:Drivers/CMSIS/core_cm3.h **** 
1119:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1120:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1121:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1122:Drivers/CMSIS/core_cm3.h **** 
1123:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1124:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1125:Drivers/CMSIS/core_cm3.h **** 
1126:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1127:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1128:Drivers/CMSIS/core_cm3.h **** 
1129:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1130:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1131:Drivers/CMSIS/core_cm3.h **** 
1132:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1133:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1134:Drivers/CMSIS/core_cm3.h **** 
1135:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1136:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1137:Drivers/CMSIS/core_cm3.h **** 
1138:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1139:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1140:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1141:Drivers/CMSIS/core_cm3.h **** 
1142:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1143:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1144:Drivers/CMSIS/core_cm3.h **** 
1145:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1146:Drivers/CMSIS/core_cm3.h **** 
1147:Drivers/CMSIS/core_cm3.h **** 
1148:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1149:Drivers/CMSIS/core_cm3.h **** /**
1150:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1151:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1152:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1153:Drivers/CMSIS/core_cm3.h ****   @{
1154:Drivers/CMSIS/core_cm3.h ****  */
1155:Drivers/CMSIS/core_cm3.h **** 
1156:Drivers/CMSIS/core_cm3.h **** /**
1157:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1158:Drivers/CMSIS/core_cm3.h ****  */
1159:Drivers/CMSIS/core_cm3.h **** typedef struct
1160:Drivers/CMSIS/core_cm3.h **** {
1161:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1162:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1163:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1164:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1165:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1166:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1167:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1168:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1169:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1170:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1171:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1172:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1173:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 22


1174:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1175:Drivers/CMSIS/core_cm3.h **** 
1176:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register Definitions */
1177:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1178:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1179:Drivers/CMSIS/core_cm3.h **** 
1180:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1181:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1182:Drivers/CMSIS/core_cm3.h **** 
1183:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1184:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1185:Drivers/CMSIS/core_cm3.h **** 
1186:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register Definitions */
1187:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1188:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1189:Drivers/CMSIS/core_cm3.h **** 
1190:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1191:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1192:Drivers/CMSIS/core_cm3.h **** 
1193:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1194:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1195:Drivers/CMSIS/core_cm3.h **** 
1196:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register Definitions */
1197:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1198:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1199:Drivers/CMSIS/core_cm3.h **** 
1200:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1201:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1202:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1203:Drivers/CMSIS/core_cm3.h **** 
1204:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1205:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1206:Drivers/CMSIS/core_cm3.h **** 
1207:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1208:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1209:Drivers/CMSIS/core_cm3.h **** 
1210:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1211:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1212:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1213:Drivers/CMSIS/core_cm3.h **** 
1214:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1215:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1216:Drivers/CMSIS/core_cm3.h **** 
1217:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1218:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1219:Drivers/CMSIS/core_cm3.h **** 
1220:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1221:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1222:Drivers/CMSIS/core_cm3.h **** 
1223:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1224:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1225:Drivers/CMSIS/core_cm3.h **** 
1226:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1227:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1228:Drivers/CMSIS/core_cm3.h **** 
1229:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1230:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 23


1231:Drivers/CMSIS/core_cm3.h **** 
1232:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1233:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1234:Drivers/CMSIS/core_cm3.h **** 
1235:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1236:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1237:Drivers/CMSIS/core_cm3.h **** 
1238:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1239:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1240:Drivers/CMSIS/core_cm3.h **** 
1241:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1242:Drivers/CMSIS/core_cm3.h **** #endif
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** 
1245:Drivers/CMSIS/core_cm3.h **** /**
1246:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1247:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1248:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1249:Drivers/CMSIS/core_cm3.h ****   @{
1250:Drivers/CMSIS/core_cm3.h ****  */
1251:Drivers/CMSIS/core_cm3.h **** 
1252:Drivers/CMSIS/core_cm3.h **** /**
1253:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1254:Drivers/CMSIS/core_cm3.h ****  */
1255:Drivers/CMSIS/core_cm3.h **** typedef struct
1256:Drivers/CMSIS/core_cm3.h **** {
1257:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1258:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1259:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1260:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1261:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1262:Drivers/CMSIS/core_cm3.h **** 
1263:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1264:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1265:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1266:Drivers/CMSIS/core_cm3.h **** 
1267:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1268:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1269:Drivers/CMSIS/core_cm3.h **** 
1270:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1271:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1272:Drivers/CMSIS/core_cm3.h **** 
1273:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1274:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1275:Drivers/CMSIS/core_cm3.h **** 
1276:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1277:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1278:Drivers/CMSIS/core_cm3.h **** 
1279:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1280:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1281:Drivers/CMSIS/core_cm3.h **** 
1282:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1283:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1284:Drivers/CMSIS/core_cm3.h **** 
1285:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1286:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1287:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 24


1288:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1289:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1290:Drivers/CMSIS/core_cm3.h **** 
1291:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1292:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1293:Drivers/CMSIS/core_cm3.h **** 
1294:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1295:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1296:Drivers/CMSIS/core_cm3.h **** 
1297:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1298:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1299:Drivers/CMSIS/core_cm3.h **** 
1300:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1301:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1302:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1303:Drivers/CMSIS/core_cm3.h **** 
1304:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1305:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1306:Drivers/CMSIS/core_cm3.h **** 
1307:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1308:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1309:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1310:Drivers/CMSIS/core_cm3.h **** 
1311:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1312:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1313:Drivers/CMSIS/core_cm3.h **** 
1314:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1315:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1316:Drivers/CMSIS/core_cm3.h **** 
1317:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1318:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1319:Drivers/CMSIS/core_cm3.h **** 
1320:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1321:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1322:Drivers/CMSIS/core_cm3.h **** 
1323:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1324:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1325:Drivers/CMSIS/core_cm3.h **** 
1326:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1327:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1328:Drivers/CMSIS/core_cm3.h **** 
1329:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1330:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1331:Drivers/CMSIS/core_cm3.h **** 
1332:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1333:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1334:Drivers/CMSIS/core_cm3.h **** 
1335:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1336:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1337:Drivers/CMSIS/core_cm3.h **** 
1338:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1339:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1340:Drivers/CMSIS/core_cm3.h **** 
1341:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1342:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1343:Drivers/CMSIS/core_cm3.h **** 
1344:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 25


1345:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1346:Drivers/CMSIS/core_cm3.h **** 
1347:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1348:Drivers/CMSIS/core_cm3.h **** 
1349:Drivers/CMSIS/core_cm3.h **** 
1350:Drivers/CMSIS/core_cm3.h **** /**
1351:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1352:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1353:Drivers/CMSIS/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1354:Drivers/CMSIS/core_cm3.h ****   @{
1355:Drivers/CMSIS/core_cm3.h ****  */
1356:Drivers/CMSIS/core_cm3.h **** 
1357:Drivers/CMSIS/core_cm3.h **** /**
1358:Drivers/CMSIS/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1359:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1360:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1361:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted value.
1362:Drivers/CMSIS/core_cm3.h **** */
1363:Drivers/CMSIS/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1364:Drivers/CMSIS/core_cm3.h **** 
1365:Drivers/CMSIS/core_cm3.h **** /**
1366:Drivers/CMSIS/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1367:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1368:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1369:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted bit field value.
1370:Drivers/CMSIS/core_cm3.h **** */
1371:Drivers/CMSIS/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1372:Drivers/CMSIS/core_cm3.h **** 
1373:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1374:Drivers/CMSIS/core_cm3.h **** 
1375:Drivers/CMSIS/core_cm3.h **** 
1376:Drivers/CMSIS/core_cm3.h **** /**
1377:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1378:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1379:Drivers/CMSIS/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1380:Drivers/CMSIS/core_cm3.h ****   @{
1381:Drivers/CMSIS/core_cm3.h ****  */
1382:Drivers/CMSIS/core_cm3.h **** 
1383:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Core Hardware */
1384:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1385:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1386:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1387:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1388:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1389:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1390:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1391:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1392:Drivers/CMSIS/core_cm3.h **** 
1393:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1394:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1395:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1396:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1397:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1398:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1399:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1400:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1401:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 26


1402:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1403:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1404:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1405:Drivers/CMSIS/core_cm3.h **** #endif
1406:Drivers/CMSIS/core_cm3.h **** 
1407:Drivers/CMSIS/core_cm3.h **** /*@} */
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h **** 
1410:Drivers/CMSIS/core_cm3.h **** 
1411:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1412:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1413:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1414:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1415:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1416:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1417:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1418:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1419:Drivers/CMSIS/core_cm3.h **** /**
1420:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1421:Drivers/CMSIS/core_cm3.h **** */
1422:Drivers/CMSIS/core_cm3.h **** 
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** 
1425:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1426:Drivers/CMSIS/core_cm3.h **** /**
1427:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1428:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1429:Drivers/CMSIS/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1430:Drivers/CMSIS/core_cm3.h ****   @{
1431:Drivers/CMSIS/core_cm3.h ****  */
1432:Drivers/CMSIS/core_cm3.h **** 
1433:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1434:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1435:Drivers/CMSIS/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1436:Drivers/CMSIS/core_cm3.h ****   #endif
1437:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1438:Drivers/CMSIS/core_cm3.h **** #else
1439:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1440:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1441:Drivers/CMSIS/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1442:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1443:Drivers/CMSIS/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1444:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1445:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1446:Drivers/CMSIS/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1447:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1448:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1449:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1450:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1451:Drivers/CMSIS/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1452:Drivers/CMSIS/core_cm3.h **** 
1453:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1454:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1455:Drivers/CMSIS/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1456:Drivers/CMSIS/core_cm3.h ****   #endif
1457:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1458:Drivers/CMSIS/core_cm3.h **** #else
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 27


1459:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1460:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1461:Drivers/CMSIS/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1462:Drivers/CMSIS/core_cm3.h **** 
1463:Drivers/CMSIS/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1464:Drivers/CMSIS/core_cm3.h **** 
1465:Drivers/CMSIS/core_cm3.h **** 
1466:Drivers/CMSIS/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1467:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1468:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1469:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1470:Drivers/CMSIS/core_cm3.h **** 
1471:Drivers/CMSIS/core_cm3.h **** 
1472:Drivers/CMSIS/core_cm3.h **** /**
1473:Drivers/CMSIS/core_cm3.h ****   \brief   Set Priority Grouping
1474:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1475:Drivers/CMSIS/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1476:Drivers/CMSIS/core_cm3.h ****            Only values from 0..7 are used.
1477:Drivers/CMSIS/core_cm3.h ****            In case of a conflict between priority grouping and available
1478:Drivers/CMSIS/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1479:Drivers/CMSIS/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1480:Drivers/CMSIS/core_cm3.h ****  */
1481:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1482:Drivers/CMSIS/core_cm3.h **** {
1483:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1484:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1485:Drivers/CMSIS/core_cm3.h **** 
1486:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1487:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1488:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                   |
1489:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1490:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1491:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1492:Drivers/CMSIS/core_cm3.h **** }
1493:Drivers/CMSIS/core_cm3.h **** 
1494:Drivers/CMSIS/core_cm3.h **** 
1495:Drivers/CMSIS/core_cm3.h **** /**
1496:Drivers/CMSIS/core_cm3.h ****   \brief   Get Priority Grouping
1497:Drivers/CMSIS/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1498:Drivers/CMSIS/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1499:Drivers/CMSIS/core_cm3.h ****  */
1500:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1501:Drivers/CMSIS/core_cm3.h **** {
1502:Drivers/CMSIS/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1503:Drivers/CMSIS/core_cm3.h **** }
1504:Drivers/CMSIS/core_cm3.h **** 
1505:Drivers/CMSIS/core_cm3.h **** 
1506:Drivers/CMSIS/core_cm3.h **** /**
1507:Drivers/CMSIS/core_cm3.h ****   \brief   Enable Interrupt
1508:Drivers/CMSIS/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1509:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1510:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1511:Drivers/CMSIS/core_cm3.h ****  */
1512:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1513:Drivers/CMSIS/core_cm3.h **** {
  26              		.loc 1 1513 1
  27              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 28


  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 FB71     		strb	r3, [r7, #7]
1514:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  40              		.loc 1 1514 6
  41 000a 97F90730 		ldrsb	r3, [r7, #7]
  42 000e 002B     		cmp	r3, #0
  43 0010 0BDB     		blt	.L3
1515:Drivers/CMSIS/core_cm3.h ****   {
1516:Drivers/CMSIS/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  44              		.loc 1 1516 81
  45 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  46 0014 03F01F02 		and	r2, r3, #31
  47              		.loc 1 1516 9
  48 0018 0649     		ldr	r1, .L4
  49              		.loc 1 1516 18
  50 001a 97F90730 		ldrsb	r3, [r7, #7]
  51              		.loc 1 1516 34
  52 001e 5B09     		lsrs	r3, r3, #5
  53              		.loc 1 1516 45
  54 0020 0120     		movs	r0, #1
  55 0022 00FA02F2 		lsl	r2, r0, r2
  56              		.loc 1 1516 43
  57 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  58              	.L3:
1517:Drivers/CMSIS/core_cm3.h ****   }
1518:Drivers/CMSIS/core_cm3.h **** }
  59              		.loc 1 1518 1
  60 002a 00BF     		nop
  61 002c 0C37     		adds	r7, r7, #12
  62              		.cfi_def_cfa_offset 4
  63 002e BD46     		mov	sp, r7
  64              		.cfi_def_cfa_register 13
  65              		@ sp needed
  66 0030 80BC     		pop	{r7}
  67              		.cfi_restore 7
  68              		.cfi_def_cfa_offset 0
  69 0032 7047     		bx	lr
  70              	.L5:
  71              		.align	2
  72              	.L4:
  73 0034 00E100E0 		.word	-536813312
  74              		.cfi_endproc
  75              	.LFE46:
  77              		.section	.text.CMSIS_Debug_init,"ax",%progbits
  78              		.align	1
  79              		.global	CMSIS_Debug_init
  80              		.syntax unified
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 29


  81              		.thumb
  82              		.thumb_func
  84              	CMSIS_Debug_init:
  85              	.LFB65:
  86              		.file 2 "Core/Src/stm32f103xx_CMSIS.c"
   1:Core/Src/stm32f103xx_CMSIS.c **** /**
   2:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   3:Core/Src/stm32f103xx_CMSIS.c ****  *  @file stm32f103xx_CMSIS.c
   4:Core/Src/stm32f103xx_CMSIS.c ****  *  @brief CMSIS    STM32F103C8T6
   5:Core/Src/stm32f103xx_CMSIS.c ****  *  @author  
   6:Core/Src/stm32f103xx_CMSIS.c ****  *  @date 17.07.2022
   7:Core/Src/stm32f103xx_CMSIS.c ****  *
   8:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   9:Core/Src/stm32f103xx_CMSIS.c ****  * @attention
  10:Core/Src/stm32f103xx_CMSIS.c ****  *
  11:Core/Src/stm32f103xx_CMSIS.c ****  *       CMSIS 
  12:Core/Src/stm32f103xx_CMSIS.c ****  *   STM32F103C8T6
  13:Core/Src/stm32f103xx_CMSIS.c ****  *
  14:Core/Src/stm32f103xx_CMSIS.c ****  *  YouTube: https://www.youtube.com/channel/UCzZKTNVpcMSALU57G1THoVw
  15:Core/Src/stm32f103xx_CMSIS.c ****  *  GitHub: https://github.com/Solderingironspb/Lessons-Stm32/blob/master/README.md
  16:Core/Src/stm32f103xx_CMSIS.c ****  *   : https://vk.com/solderingiron.stm32
  17:Core/Src/stm32f103xx_CMSIS.c ****  *    Reference Manual: https://www.st.com/resource/en/reference_manual/cd0017119
  18:Core/Src/stm32f103xx_CMSIS.c ****  *
  19:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
  20:Core/Src/stm32f103xx_CMSIS.c ****  */
  21:Core/Src/stm32f103xx_CMSIS.c **** 
  22:Core/Src/stm32f103xx_CMSIS.c **** #include "stm32f103xx_CMSIS.h"
  23:Core/Src/stm32f103xx_CMSIS.c **** 
  24:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
  25:Core/Src/stm32f103xx_CMSIS.c **** #include "FreeRTOS.h"
  26:Core/Src/stm32f103xx_CMSIS.c **** #endif
  27:Core/Src/stm32f103xx_CMSIS.c **** 
  28:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  DEBUG ======================================
  29:Core/Src/stm32f103xx_CMSIS.c **** 
  30:Core/Src/stm32f103xx_CMSIS.c **** /**
  31:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
  32:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Debug port mapping
  33:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .9.3.5 JTAG/SWD alternate function remapping (. 177)
  34:Core/Src/stm32f103xx_CMSIS.c **** *        ,  
  35:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
  36:Core/Src/stm32f103xx_CMSIS.c **** */
  37:Core/Src/stm32f103xx_CMSIS.c **** 
  38:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Debug_init(void) {
  87              		.loc 2 38 29
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  92 0000 80B4     		push	{r7}
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 00AF     		add	r7, sp, #0
  96              		.cfi_def_cfa_register 7
  39:Core/Src/stm32f103xx_CMSIS.c ****     /**
  40:Core/Src/stm32f103xx_CMSIS.c ****      *  Alternate function GPIO port
  41:Core/Src/stm32f103xx_CMSIS.c ****      *  JTMS / SWDIO PA13
  42:Core/Src/stm32f103xx_CMSIS.c ****      *  JTCK / SWCLK PA14
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 30


  43:Core/Src/stm32f103xx_CMSIS.c ****      *  JTDI PA15
  44:Core/Src/stm32f103xx_CMSIS.c ****      *  JTDO / TRACESWO PB3
  45:Core/Src/stm32f103xx_CMSIS.c ****      *  NJTRST PB4
  46:Core/Src/stm32f103xx_CMSIS.c ****      */
  47:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
  97              		.loc 2 47 5
  98 0004 124B     		ldr	r3, .L7
  99 0006 9B69     		ldr	r3, [r3, #24]
 100 0008 114A     		ldr	r2, .L7
 101 000a 43F00403 		orr	r3, r3, #4
 102 000e 9361     		str	r3, [r2, #24]
  48:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 103              		.loc 2 48 5
 104 0010 0F4B     		ldr	r3, .L7
 105 0012 9B69     		ldr	r3, [r3, #24]
 106 0014 0E4A     		ldr	r2, .L7
 107 0016 43F00103 		orr	r3, r3, #1
 108 001a 9361     		str	r3, [r2, #24]
  49:Core/Src/stm32f103xx_CMSIS.c **** 
  50:Core/Src/stm32f103xx_CMSIS.c ****     /**
  51:Core/Src/stm32f103xx_CMSIS.c ****      *     . 9.4.2 AF remap and debug I/O configuration
  52:Core/Src/stm32f103xx_CMSIS.c ****      */
  53:Core/Src/stm32f103xx_CMSIS.c **** 
  54:Core/Src/stm32f103xx_CMSIS.c ****     /**
  55:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 26:24 SWJ_CFG[2:0]: Serial wire JTAG configuration
  56:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits are write-only (when read, the value is undefined). They are used to configure t
  57:Core/Src/stm32f103xx_CMSIS.c ****      *  SWJ and trace alternate function I/Os. The SWJ (Serial Wire JTAG) supports JTAG or SWD
  58:Core/Src/stm32f103xx_CMSIS.c ****      *  access to the Cortex debug port. The default state after reset is SWJ ON without trace.
  59:Core/Src/stm32f103xx_CMSIS.c ****      *  This allows JTAG or SW mode to be enabled by sending a specific sequence on the JTMS / JTCK
  60:Core/Src/stm32f103xx_CMSIS.c ****      *  000: Full SWJ (JTAG-DP + SW-DP): Reset State          (JTAG 5 pins ) -
  61:Core/Src/stm32f103xx_CMSIS.c ****      *  001: Full SWJ (JTAG-DP + SW-DP) but without NJTRST    (JTAG 4 pins)
  62:Core/Src/stm32f103xx_CMSIS.c ****      *  010: JTAG-DP Disabled and SW-DP Enabled               (Serial wire)
  63:Core/Src/stm32f103xx_CMSIS.c ****      *  100: JTAG-DP Disabled and SW-DP Disabled              (No Debug)
  64:Core/Src/stm32f103xx_CMSIS.c ****      *  Other combinations: no effect
  65:Core/Src/stm32f103xx_CMSIS.c ****      */
  66:Core/Src/stm32f103xx_CMSIS.c **** 
  67:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, 0b010 << AFIO_MAPR_SWJ_CFG_Pos);  // Serial wire
 109              		.loc 2 67 5
 110 001c 0D4B     		ldr	r3, .L7+4
 111 001e 5B68     		ldr	r3, [r3, #4]
 112 0020 23F0E063 		bic	r3, r3, #117440512
 113 0024 0B4A     		ldr	r2, .L7+4
 114 0026 43F00073 		orr	r3, r3, #33554432
 115 002a 5360     		str	r3, [r2, #4]
  68:Core/Src/stm32f103xx_CMSIS.c **** 
  69:Core/Src/stm32f103xx_CMSIS.c ****     /**
  70:Core/Src/stm32f103xx_CMSIS.c ****      *    Serial wire:
  71:Core/Src/stm32f103xx_CMSIS.c ****      *  PA13 /JTMS/SWDIO
  72:Core/Src/stm32f103xx_CMSIS.c ****      *  PA14 /JTCK/SWCLK.
  73:Core/Src/stm32f103xx_CMSIS.c ****      *  PA15, PB3  PB4 
  74:Core/Src/stm32f103xx_CMSIS.c ****      */
  75:Core/Src/stm32f103xx_CMSIS.c ****     /*    
  76:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 116              		.loc 2 76 10
 117 002c 0A4B     		ldr	r3, .L7+8
 118              		.loc 2 76 17
 119 002e 4FF4B032 		mov	r2, #90112
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 31


 120 0032 9A61     		str	r2, [r3, #24]
  77:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR = GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 121              		.loc 2 77 10
 122 0034 084B     		ldr	r3, .L7+8
 123              		.loc 2 77 17
 124 0036 4FF4C042 		mov	r2, #24576
 125 003a 9A61     		str	r2, [r3, #24]
  78:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 126              		.loc 2 78 10
 127 003c 064B     		ldr	r3, .L7+8
 128              		.loc 2 78 17
 129 003e 4FF4B032 		mov	r2, #90112
 130 0042 9A61     		str	r2, [r3, #24]
  79:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR;
 131              		.loc 2 79 10
 132 0044 044B     		ldr	r3, .L7+8
 133 0046 9B69     		ldr	r3, [r3, #24]
  80:Core/Src/stm32f103xx_CMSIS.c **** }
 134              		.loc 2 80 1
 135 0048 00BF     		nop
 136 004a BD46     		mov	sp, r7
 137              		.cfi_def_cfa_register 13
 138              		@ sp needed
 139 004c 80BC     		pop	{r7}
 140              		.cfi_restore 7
 141              		.cfi_def_cfa_offset 0
 142 004e 7047     		bx	lr
 143              	.L8:
 144              		.align	2
 145              	.L7:
 146 0050 00100240 		.word	1073876992
 147 0054 00000140 		.word	1073807360
 148 0058 00080140 		.word	1073809408
 149              		.cfi_endproc
 150              	.LFE65:
 152              		.section	.text.CMSIS_RCC_SystemClock_72MHz,"ax",%progbits
 153              		.align	1
 154              		.global	CMSIS_RCC_SystemClock_72MHz
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	CMSIS_RCC_SystemClock_72MHz:
 160              	.LFB66:
  81:Core/Src/stm32f103xx_CMSIS.c **** 
  82:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  RCC =======================================*/
  83:Core/Src/stm32f103xx_CMSIS.c **** /**
  84:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  85:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   STM32F103C8T6   72MHz   
  86:Core/Src/stm32f103xx_CMSIS.c ****  *      8 MHz
  87:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC   12MHz
  88:Core/Src/stm32f103xx_CMSIS.c ****  *  USB   48MHz
  89:Core/Src/stm32f103xx_CMSIS.c ****  *  MCO   PLL    36MHz
  90:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .7.3 RCC registers (. 99)
  91:Core/Src/stm32f103xx_CMSIS.c ****  *       FLASH  
  92:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .3.2 Memory organization (. 49)
  93:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  94:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 32


  95:Core/Src/stm32f103xx_CMSIS.c **** 
  96:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_SystemClock_72MHz(void) {
 161              		.loc 2 96 40
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 7, -4
 169 0002 00AF     		add	r7, sp, #0
 170              		.cfi_def_cfa_register 7
  97:Core/Src/stm32f103xx_CMSIS.c ****     /*   . 7.3.1 Clock control register (RCC_CR)*/
  98:Core/Src/stm32f103xx_CMSIS.c **** 
  99:Core/Src/stm32f103xx_CMSIS.c ****     /**
 100:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 0 HSION : Internal high - speed clock enable
 101:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software.
 102:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to force the internal 8 MHz RC oscillator ON when leaving Stop or Standby
 103:Core/Src/stm32f103xx_CMSIS.c ****      *  mode or in case of failure of the external 4 - 16 MHz oscillator used directly or indirectl
 104:Core/Src/stm32f103xx_CMSIS.c ****      *  system clock.This bit cannot be reset if the internal 8 MHz RC is used directly or indirect
 105:Core/Src/stm32f103xx_CMSIS.c ****      *  as system clock or is selected to become the system clock.
 106:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : internal 8 MHz RC oscillator OFF
 107:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : internal 8 MHz RC oscillator ON
 108:Core/Src/stm32f103xx_CMSIS.c ****      */
 109:Core/Src/stm32f103xx_CMSIS.c **** 
 110:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_HSION);  //   RC 
 171              		.loc 2 110 5
 172 0004 474B     		ldr	r3, .L13
 173 0006 1B68     		ldr	r3, [r3]
 174 0008 464A     		ldr	r2, .L13
 175 000a 43F00103 		orr	r3, r3, #1
 176 000e 1360     		str	r3, [r2]
 111:Core/Src/stm32f103xx_CMSIS.c **** 
 112:Core/Src/stm32f103xx_CMSIS.c ****     /**
 113:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 1 HSIRDY : Internal high - speed clock ready flag
 114:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that internal 8 MHz RC oscillator is stable.After the HSION bit
 115:Core/Src/stm32f103xx_CMSIS.c ****      *  cleared, HSIRDY goes low after 6 internal 8 MHz RC oscillator clock cycles.
 116:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : internal 8 MHz RC oscillator not ready
 117:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : internal 8 MHz RC oscillator ready
 118:Core/Src/stm32f103xx_CMSIS.c ****      */
 119:Core/Src/stm32f103xx_CMSIS.c **** 
 120:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0);  //   
 177              		.loc 2 120 11
 178 0010 00BF     		nop
 179              	.L10:
 180              		.loc 2 120 12 discriminator 1
 181 0012 444B     		ldr	r3, .L13
 182 0014 1B68     		ldr	r3, [r3]
 183 0016 03F00203 		and	r3, r3, #2
 184              		.loc 2 120 11 discriminator 1
 185 001a 002B     		cmp	r3, #0
 186 001c F9D0     		beq	.L10
 121:Core/Src/stm32f103xx_CMSIS.c **** 
 122:Core/Src/stm32f103xx_CMSIS.c ****     /**
 123:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 2 Reserved, must be kept at reset value.
 124:Core/Src/stm32f103xx_CMSIS.c ****      */
 125:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 33


 126:Core/Src/stm32f103xx_CMSIS.c ****     /**
 127:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 7:3 HSITRIM[4:0]: Internal high-speed clock trimming
 128:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits provide an additional user-programmable trimming value that is added to the
 129:Core/Src/stm32f103xx_CMSIS.c ****      *  HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature
 130:Core/Src/stm32f103xx_CMSIS.c ****      *  that influence the frequency of the internal HSI RC.
 131:Core/Src/stm32f103xx_CMSIS.c ****      *  The default value is 16, which, when added to the HSICAL value, should trim the HSI to 8
 132:Core/Src/stm32f103xx_CMSIS.c ****      *  MHz  1%. The trimming step (Fhsitrim) is around 40 kHz between two consecutive HSICAL ste
 133:Core/Src/stm32f103xx_CMSIS.c ****      */
 134:Core/Src/stm32f103xx_CMSIS.c ****     //   -
 135:Core/Src/stm32f103xx_CMSIS.c **** 
 136:Core/Src/stm32f103xx_CMSIS.c ****     /**
 137:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 15:8 HSICAL[7:0]: Internal high-speed clock calibration
 138:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits are initialized automatically at startup.
 139:Core/Src/stm32f103xx_CMSIS.c ****      */
 140:Core/Src/stm32f103xx_CMSIS.c ****     //      -
 141:Core/Src/stm32f103xx_CMSIS.c **** 
 142:Core/Src/stm32f103xx_CMSIS.c ****     //  -    
 143:Core/Src/stm32f103xx_CMSIS.c **** 
 144:Core/Src/stm32f103xx_CMSIS.c ****     /**
 145:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 18 HSEBYP: External high-speed clock bypass
 146:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to bypass the oscillator with an external clock. The external
 147:Core/Src/stm32f103xx_CMSIS.c ****      *  clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit
 148:Core/Src/stm32f103xx_CMSIS.c ****      *  can be written only if the HSE oscillator is disabled.
 149:Core/Src/stm32f103xx_CMSIS.c ****      *  0: external 4-16 MHz oscillator not bypassed
 150:Core/Src/stm32f103xx_CMSIS.c ****      *  1: external 4-16 MHz oscillator bypassed with external clock
 151:Core/Src/stm32f103xx_CMSIS.c ****      */
 152:Core/Src/stm32f103xx_CMSIS.c **** 
 153:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);  //      0(
 187              		.loc 2 153 5
 188 001e 414B     		ldr	r3, .L13
 189 0020 1B68     		ldr	r3, [r3]
 190 0022 404A     		ldr	r2, .L13
 191 0024 23F48023 		bic	r3, r3, #262144
 192 0028 1360     		str	r3, [r2]
 154:Core/Src/stm32f103xx_CMSIS.c **** 
 155:Core/Src/stm32f103xx_CMSIS.c ****     /**
 156:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 16 HSEON: HSE clock enable
 157:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software.
 158:Core/Src/stm32f103xx_CMSIS.c ****      *  Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This
 159:Core/Src/stm32f103xx_CMSIS.c ****      *  bit cannot be reset if the HSE oscillator is used directly or indirectly as the system cloc
 160:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSE oscillator OFF
 161:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE oscillator ON
 162:Core/Src/stm32f103xx_CMSIS.c ****      */
 163:Core/Src/stm32f103xx_CMSIS.c **** 
 164:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_HSEON);  //    
 193              		.loc 2 164 5
 194 002a 3E4B     		ldr	r3, .L13
 195 002c 1B68     		ldr	r3, [r3]
 196 002e 3D4A     		ldr	r2, .L13
 197 0030 43F48033 		orr	r3, r3, #65536
 198 0034 1360     		str	r3, [r2]
 165:Core/Src/stm32f103xx_CMSIS.c **** 
 166:Core/Src/stm32f103xx_CMSIS.c ****     /**
 167:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 17 HSERDY: External high-speed clock ready flag
 168:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of t
 169:Core/Src/stm32f103xx_CMSIS.c ****      *  HSE oscillator clock to fall down after HSEON reset.
 170:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSE oscillator not ready
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 34


 171:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE oscillator ready
 172:Core/Src/stm32f103xx_CMSIS.c ****      */
 173:Core/Src/stm32f103xx_CMSIS.c **** 
 174:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0);  //   
 199              		.loc 2 174 11
 200 0036 00BF     		nop
 201              	.L11:
 202              		.loc 2 174 12 discriminator 1
 203 0038 3A4B     		ldr	r3, .L13
 204 003a 1B68     		ldr	r3, [r3]
 205 003c 03F40033 		and	r3, r3, #131072
 206              		.loc 2 174 11 discriminator 1
 207 0040 002B     		cmp	r3, #0
 208 0042 F9D0     		beq	.L11
 175:Core/Src/stm32f103xx_CMSIS.c **** 
 176:Core/Src/stm32f103xx_CMSIS.c ****     /**
 177:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 19 CSSON: Clock security system enable
 178:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to enable the clock security system. When CSSON is set, the
 179:Core/Src/stm32f103xx_CMSIS.c ****      *  clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by
 180:Core/Src/stm32f103xx_CMSIS.c ****      *  hardware if a HSE clock failure is detected.
 181:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Clock detector OFF
 182:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Clock detector ON (Clock detector ON if the HSE oscillator is ready , OFF if not).
 183:Core/Src/stm32f103xx_CMSIS.c ****      */
 184:Core/Src/stm32f103xx_CMSIS.c **** 
 185:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_CSSON);  //  CSS
 209              		.loc 2 185 5
 210 0044 374B     		ldr	r3, .L13
 211 0046 1B68     		ldr	r3, [r3]
 212 0048 364A     		ldr	r2, .L13
 213 004a 43F40023 		orr	r3, r3, #524288
 214 004e 1360     		str	r3, [r2]
 186:Core/Src/stm32f103xx_CMSIS.c **** 
 187:Core/Src/stm32f103xx_CMSIS.c ****     /**
 188:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 23 : 20 Reserved, must be kept at reset value.
 189:Core/Src/stm32f103xx_CMSIS.c ****      */
 190:Core/Src/stm32f103xx_CMSIS.c **** 
 191:Core/Src/stm32f103xx_CMSIS.c ****     /**
 192:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 24 PLLON: PLL enable
 193:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to enable PLL.
 194:Core/Src/stm32f103xx_CMSIS.c ****      *  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 195:Core/Src/stm32f103xx_CMSIS.c ****      *  PLL clock is used as system clock or is selected to become the system clock.
 196:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL OFF
 197:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL ON
 198:Core/Src/stm32f103xx_CMSIS.c ****      */
 199:Core/Src/stm32f103xx_CMSIS.c **** 
 200:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL,   , .
 201:Core/Src/stm32f103xx_CMSIS.c **** 
 202:Core/Src/stm32f103xx_CMSIS.c ****     /**
 203:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 25 PLLRDY: PLL clock ready flag
 204:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that the PLL is locked.
 205:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL unlocked
 206:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL locked
 207:Core/Src/stm32f103xx_CMSIS.c ****      */
 208:Core/Src/stm32f103xx_CMSIS.c **** 
 209:Core/Src/stm32f103xx_CMSIS.c ****     // while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //   
 210:Core/Src/stm32f103xx_CMSIS.c **** 
 211:Core/Src/stm32f103xx_CMSIS.c ****     /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 35


 212:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:26 Reserved, must be kept at reset value.
 213:Core/Src/stm32f103xx_CMSIS.c ****      */
 214:Core/Src/stm32f103xx_CMSIS.c **** 
 215:Core/Src/stm32f103xx_CMSIS.c ****     //     7.3.2 Clock configuration register (
 216:Core/Src/stm32f103xx_CMSIS.c ****     //  ,  PPL    ,  
 217:Core/Src/stm32f103xx_CMSIS.c **** 
 218:Core/Src/stm32f103xx_CMSIS.c ****     /**
 219:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 1:0 SW: System clock switch
 220:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to select SYSCLK source.
 221:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of
 222:Core/Src/stm32f103xx_CMSIS.c ****      *  failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Sec
 223:Core/Src/stm32f103xx_CMSIS.c ****      *  00: HSI selected as system clock
 224:Core/Src/stm32f103xx_CMSIS.c ****      *  01: HSE selected as system clock
 225:Core/Src/stm32f103xx_CMSIS.c ****      *  10: PLL selected as system clock
 226:Core/Src/stm32f103xx_CMSIS.c ****      *  11: not allowed
 227:Core/Src/stm32f103xx_CMSIS.c ****      */
 228:Core/Src/stm32f103xx_CMSIS.c **** 
 229:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSE);  //  HSE  
 215              		.loc 2 229 5
 216 0050 344B     		ldr	r3, .L13
 217 0052 5B68     		ldr	r3, [r3, #4]
 218 0054 23F00303 		bic	r3, r3, #3
 219 0058 324A     		ldr	r2, .L13
 220 005a 43F00103 		orr	r3, r3, #1
 221 005e 5360     		str	r3, [r2, #4]
 230:Core/Src/stm32f103xx_CMSIS.c ****     // p.s.  KARMA Electronics  .
 231:Core/Src/stm32f103xx_CMSIS.c **** 
 232:Core/Src/stm32f103xx_CMSIS.c ****     /**
 233:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 3:2 SWS: System clock switch status
 234:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by hardware to indicate which clock source is used as system clock.
 235:Core/Src/stm32f103xx_CMSIS.c ****      *  00: HSI oscillator used as system clock
 236:Core/Src/stm32f103xx_CMSIS.c ****      *  01: HSE oscillator used as system clock
 237:Core/Src/stm32f103xx_CMSIS.c ****      *  10: PLL used as system clock
 238:Core/Src/stm32f103xx_CMSIS.c ****      *  11: not applicable
 239:Core/Src/stm32f103xx_CMSIS.c ****      */
 240:Core/Src/stm32f103xx_CMSIS.c **** 
 241:Core/Src/stm32f103xx_CMSIS.c ****     //  
 242:Core/Src/stm32f103xx_CMSIS.c **** 
 243:Core/Src/stm32f103xx_CMSIS.c ****     /**
 244:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 7:4 HPRE: AHB prescaler
 245:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to control the division factor of the AHB clock.
 246:Core/Src/stm32f103xx_CMSIS.c ****      *  0xxx: SYSCLK not divided
 247:Core/Src/stm32f103xx_CMSIS.c ****      *  1000: SYSCLK divided by 2
 248:Core/Src/stm32f103xx_CMSIS.c ****      *  1001: SYSCLK divided by 4
 249:Core/Src/stm32f103xx_CMSIS.c ****      *  1010: SYSCLK divided by 8
 250:Core/Src/stm32f103xx_CMSIS.c ****      *  1011: SYSCLK divided by 16
 251:Core/Src/stm32f103xx_CMSIS.c ****      *  1100: SYSCLK divided by 64
 252:Core/Src/stm32f103xx_CMSIS.c ****      *  1101: SYSCLK divided by 128
 253:Core/Src/stm32f103xx_CMSIS.c ****      *  1110: SYSCLK divided by 256
 254:Core/Src/stm32f103xx_CMSIS.c ****      *  1111: SYSCLK divided by 512
 255:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the
 256:Core/Src/stm32f103xx_CMSIS.c ****      *  AHB clock. Refer to Reading the Flash memory section for more details.
 257:Core/Src/stm32f103xx_CMSIS.c ****      */
 258:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1);  // APB Prescaler /1
 222              		.loc 2 258 5
 223 0060 304B     		ldr	r3, .L13
 224 0062 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 36


 225 0064 2F4A     		ldr	r2, .L13
 226 0066 23F0F003 		bic	r3, r3, #240
 227 006a 5360     		str	r3, [r2, #4]
 259:Core/Src/stm32f103xx_CMSIS.c ****     //    Note    Flash(. . 58)
 260:Core/Src/stm32f103xx_CMSIS.c **** 
 261:Core/Src/stm32f103xx_CMSIS.c ****     //     Flash (Flash access control register (
 262:Core/Src/stm32f103xx_CMSIS.c **** 
 263:Core/Src/stm32f103xx_CMSIS.c ****     /**
 264:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 2:0 LATENCY: Latency
 265:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits represent the ratio of the SYSCLK (system clock) period to the Flash access time
 266:Core/Src/stm32f103xx_CMSIS.c ****      *  000 Zero wait state, if 0 < SYSCLK <= 24 MHz
 267:Core/Src/stm32f103xx_CMSIS.c ****      *  001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
 268:Core/Src/stm32f103xx_CMSIS.c ****      *  010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz
 269:Core/Src/stm32f103xx_CMSIS.c ****      */
 270:Core/Src/stm32f103xx_CMSIS.c **** 
 271:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, 0b010 << FLASH_ACR_LATENCY_Pos);  // 010 Two wait sta
 228              		.loc 2 271 5
 229 006c 2E4B     		ldr	r3, .L13+4
 230 006e 1B68     		ldr	r3, [r3]
 231 0070 23F00703 		bic	r3, r3, #7
 232 0074 2C4A     		ldr	r2, .L13+4
 233 0076 43F00203 		orr	r3, r3, #2
 234 007a 1360     		str	r3, [r2]
 272:Core/Src/stm32f103xx_CMSIS.c **** 
 273:Core/Src/stm32f103xx_CMSIS.c ****     /**
 274:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 3 HLFCYA: Flash half cycle access enable
 275:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Half cycle is disabled
 276:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Half cycle is enabled
 277:Core/Src/stm32f103xx_CMSIS.c ****      */
 278:Core/Src/stm32f103xx_CMSIS.c ****     //     ,   
 279:Core/Src/stm32f103xx_CMSIS.c **** 
 280:Core/Src/stm32f103xx_CMSIS.c ****     /**
 281:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 4 PRFTBE: Prefetch buffer enable
 282:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Prefetch is disabled
 283:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Prefetch is enabled
 284:Core/Src/stm32f103xx_CMSIS.c ****      */
 285:Core/Src/stm32f103xx_CMSIS.c **** 
 286:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_PRFTBE);  // Prefetch is enabled
 235              		.loc 2 286 5
 236 007c 2A4B     		ldr	r3, .L13+4
 237 007e 1B68     		ldr	r3, [r3]
 238 0080 294A     		ldr	r2, .L13+4
 239 0082 43F01003 		orr	r3, r3, #16
 240 0086 1360     		str	r3, [r2]
 287:Core/Src/stm32f103xx_CMSIS.c **** 
 288:Core/Src/stm32f103xx_CMSIS.c ****     /**
 289:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 5 PRFTBS: Prefetch buffer status
 290:Core/Src/stm32f103xx_CMSIS.c ****      *  This bit provides the status of the prefetch buffer.
 291:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Prefetch buffer is disabled
 292:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Prefetch buffer is enabled
 293:Core/Src/stm32f103xx_CMSIS.c ****      */
 294:Core/Src/stm32f103xx_CMSIS.c **** 
 295:Core/Src/stm32f103xx_CMSIS.c ****     /**
 296:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:6 Reserved, must be kept at reset value
 297:Core/Src/stm32f103xx_CMSIS.c ****      */
 298:Core/Src/stm32f103xx_CMSIS.c **** 
 299:Core/Src/stm32f103xx_CMSIS.c ****     //        7.3.2 Clock
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 37


 300:Core/Src/stm32f103xx_CMSIS.c **** 
 301:Core/Src/stm32f103xx_CMSIS.c ****     /**
 302:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
 303:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to control the division factor of the APB low-speed clock (PCLK
 304:Core/Src/stm32f103xx_CMSIS.c ****      *  Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
 305:Core/Src/stm32f103xx_CMSIS.c ****      *  0xx: HCLK not divided
 306:Core/Src/stm32f103xx_CMSIS.c ****      *  100: HCLK divided by 2
 307:Core/Src/stm32f103xx_CMSIS.c ****      *  101: HCLK divided by 4
 308:Core/Src/stm32f103xx_CMSIS.c ****      *  110: HCLK divided by 8
 309:Core/Src/stm32f103xx_CMSIS.c ****      *  111: HCLK divided by 16
 310:Core/Src/stm32f103xx_CMSIS.c ****      */
 311:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV2);  // APB1 Prescaler /2, .. PCLK1
 241              		.loc 2 311 5
 242 0088 264B     		ldr	r3, .L13
 243 008a 5B68     		ldr	r3, [r3, #4]
 244 008c 23F4E063 		bic	r3, r3, #1792
 245 0090 244A     		ldr	r2, .L13
 246 0092 43F48063 		orr	r3, r3, #1024
 247 0096 5360     		str	r3, [r2, #4]
 312:Core/Src/stm32f103xx_CMSIS.c **** 
 313:Core/Src/stm32f103xx_CMSIS.c ****     /**
 314:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
 315:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to control the division factor of the APB high-speed clock (PCL
 316:Core/Src/stm32f103xx_CMSIS.c ****      *  0xx: HCLK not divided
 317:Core/Src/stm32f103xx_CMSIS.c ****      *  100: HCLK divided by 2
 318:Core/Src/stm32f103xx_CMSIS.c ****      *  101: HCLK divided by 4
 319:Core/Src/stm32f103xx_CMSIS.c ****      *  110: HCLK divided by 8
 320:Core/Src/stm32f103xx_CMSIS.c ****      *  111: HCLK divided by 16
 321:Core/Src/stm32f103xx_CMSIS.c ****      */
 322:Core/Src/stm32f103xx_CMSIS.c **** 
 323:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV1);  // APB2 Prescaler /1.  
 248              		.loc 2 323 5
 249 0098 224B     		ldr	r3, .L13
 250 009a 5B68     		ldr	r3, [r3, #4]
 251 009c 214A     		ldr	r2, .L13
 252 009e 23F46053 		bic	r3, r3, #14336
 253 00a2 5360     		str	r3, [r2, #4]
 324:Core/Src/stm32f103xx_CMSIS.c **** 
 325:Core/Src/stm32f103xx_CMSIS.c ****     /**
 326:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 15:14 ADCPRE: ADC prescaler
 327:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to select the frequency of the clock to the ADCs.
 328:Core/Src/stm32f103xx_CMSIS.c ****      *  00: PCLK2 divided by 2
 329:Core/Src/stm32f103xx_CMSIS.c ****      *  01: PCLK2 divided by 4
 330:Core/Src/stm32f103xx_CMSIS.c ****      *  10: PCLK2 divided by 6
 331:Core/Src/stm32f103xx_CMSIS.c ****      *  11: PCLK2 divided by 8
 332:Core/Src/stm32f103xx_CMSIS.c ****      */
 333:Core/Src/stm32f103xx_CMSIS.c **** 
 334:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, RCC_CFGR_ADCPRE_DIV6);  // ADC Prescaler /6,  
 254              		.loc 2 334 5
 255 00a4 1F4B     		ldr	r3, .L13
 256 00a6 5B68     		ldr	r3, [r3, #4]
 257 00a8 23F44043 		bic	r3, r3, #49152
 258 00ac 1D4A     		ldr	r2, .L13
 259 00ae 43F40043 		orr	r3, r3, #32768
 260 00b2 5360     		str	r3, [r2, #4]
 335:Core/Src/stm32f103xx_CMSIS.c **** 
 336:Core/Src/stm32f103xx_CMSIS.c ****     /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 38


 337:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 16 PLLSRC: PLL entry clock source
 338:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to select PLL clock source. This bit can be written only when P
 339:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSI oscillator clock / 2 selected as PLL input clock
 340:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE oscillator clock selected as PLL input clock
 341:Core/Src/stm32f103xx_CMSIS.c ****      */
 342:Core/Src/stm32f103xx_CMSIS.c **** 
 343:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);  //     
 261              		.loc 2 343 5
 262 00b4 1B4B     		ldr	r3, .L13
 263 00b6 5B68     		ldr	r3, [r3, #4]
 264 00b8 1A4A     		ldr	r2, .L13
 265 00ba 43F48033 		orr	r3, r3, #65536
 266 00be 5360     		str	r3, [r2, #4]
 344:Core/Src/stm32f103xx_CMSIS.c **** 
 345:Core/Src/stm32f103xx_CMSIS.c ****     /**
 346:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 17 PLLXTPRE: HSE divider for PLL entry
 347:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to divide HSE before PLL entry. This bit can be written only wh
 348:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSE clock not divided
 349:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE clock divided by 2
 350:Core/Src/stm32f103xx_CMSIS.c ****      */
 351:Core/Src/stm32f103xx_CMSIS.c **** 
 352:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE_HSE);  //   
 267              		.loc 2 352 5
 268 00c0 184B     		ldr	r3, .L13
 269 00c2 184A     		ldr	r2, .L13
 270 00c4 5B68     		ldr	r3, [r3, #4]
 271 00c6 5360     		str	r3, [r2, #4]
 353:Core/Src/stm32f103xx_CMSIS.c **** 
 354:Core/Src/stm32f103xx_CMSIS.c ****     /**
 355:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 21:18 PLLMUL: PLL multiplication factor
 356:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits are written by software to define the PLL multiplication factor. These bits can 
 357:Core/Src/stm32f103xx_CMSIS.c ****      *  written only when PLL is disabled.
 358:Core/Src/stm32f103xx_CMSIS.c ****      *  Caution: The PLL output frequency must not exceed 72 MHz.
 359:Core/Src/stm32f103xx_CMSIS.c ****      *  0000: PLL input clock x 2
 360:Core/Src/stm32f103xx_CMSIS.c ****      *  0001: PLL input clock x 3
 361:Core/Src/stm32f103xx_CMSIS.c ****      *  0010: PLL input clock x 4
 362:Core/Src/stm32f103xx_CMSIS.c ****      *  0011: PLL input clock x 5
 363:Core/Src/stm32f103xx_CMSIS.c ****      *  0100: PLL input clock x 6
 364:Core/Src/stm32f103xx_CMSIS.c ****      *  0101: PLL input clock x 7
 365:Core/Src/stm32f103xx_CMSIS.c ****      *  0110: PLL input clock x 8
 366:Core/Src/stm32f103xx_CMSIS.c ****      *  0111: PLL input clock x 9
 367:Core/Src/stm32f103xx_CMSIS.c ****      *  1000: PLL input clock x 10
 368:Core/Src/stm32f103xx_CMSIS.c ****      *  1001: PLL input clock x 11
 369:Core/Src/stm32f103xx_CMSIS.c ****      *  1010: PLL input clock x 12
 370:Core/Src/stm32f103xx_CMSIS.c ****      *  1011: PLL input clock x 13
 371:Core/Src/stm32f103xx_CMSIS.c ****      *  1100: PLL input clock x 14
 372:Core/Src/stm32f103xx_CMSIS.c ****      *  1101: PLL input clock x 15
 373:Core/Src/stm32f103xx_CMSIS.c ****      *  1110: PLL input clock x 16
 374:Core/Src/stm32f103xx_CMSIS.c ****      *  1111: PLL input clock x 16
 375:Core/Src/stm32f103xx_CMSIS.c ****      */
 376:Core/Src/stm32f103xx_CMSIS.c **** 
 377:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMULL, RCC_CFGR_PLLMULL9);  // ..    8Mh
 272              		.loc 2 377 5
 273 00c8 164B     		ldr	r3, .L13
 274 00ca 5B68     		ldr	r3, [r3, #4]
 275 00cc 23F47013 		bic	r3, r3, #3932160
 276 00d0 144A     		ldr	r2, .L13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 39


 277 00d2 43F4E013 		orr	r3, r3, #1835008
 278 00d6 5360     		str	r3, [r2, #4]
 378:Core/Src/stm32f103xx_CMSIS.c **** 
 379:Core/Src/stm32f103xx_CMSIS.c ****     /**
 380:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 22 USBPRE: USB prescaler
 381:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to generate 48 MHz USB clock. This bit must be valid before
 382:Core/Src/stm32f103xx_CMSIS.c ****      *  enabling the USB clock in the RCC_APB1ENR register. This bit cant be reset if the USB cl
 383:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL clock is divided by 1.5
 384:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL clock is not divided
 385:Core/Src/stm32f103xx_CMSIS.c ****      */
 386:Core/Src/stm32f103xx_CMSIS.c **** 
 387:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_USBPRE);  //  USB 72MHz/1.5 = 48MHz
 279              		.loc 2 387 5
 280 00d8 124B     		ldr	r3, .L13
 281 00da 5B68     		ldr	r3, [r3, #4]
 282 00dc 114A     		ldr	r2, .L13
 283 00de 23F48003 		bic	r3, r3, #4194304
 284 00e2 5360     		str	r3, [r2, #4]
 388:Core/Src/stm32f103xx_CMSIS.c **** 
 389:Core/Src/stm32f103xx_CMSIS.c ****     /**
 390:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 26:24 MCO: Microcontroller clock output
 391:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software.
 392:Core/Src/stm32f103xx_CMSIS.c ****      *  0xx: No clock
 393:Core/Src/stm32f103xx_CMSIS.c ****      *  100: System clock (SYSCLK) selected
 394:Core/Src/stm32f103xx_CMSIS.c ****      *  101: HSI clock selected
 395:Core/Src/stm32f103xx_CMSIS.c ****      *  110: HSE clock selected
 396:Core/Src/stm32f103xx_CMSIS.c ****      *  111: PLL clock divided by 2 selected
 397:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: This clock output may have some truncated cycles at startup or during MCO clock sourc
 398:Core/Src/stm32f103xx_CMSIS.c ****      *  When the System Clock is selected to output to the MCO pin, make sure that this clock does 
 399:Core/Src/stm32f103xx_CMSIS.c ****      */
 400:Core/Src/stm32f103xx_CMSIS.c **** 
 401:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, 0 << RCC_CFGR_MCO_Pos);  //  MCO
 285              		.loc 2 401 5
 286 00e4 0F4B     		ldr	r3, .L13
 287 00e6 5B68     		ldr	r3, [r3, #4]
 288 00e8 0E4A     		ldr	r2, .L13
 289 00ea 23F0E063 		bic	r3, r3, #117440512
 290 00ee 5360     		str	r3, [r2, #4]
 402:Core/Src/stm32f103xx_CMSIS.c ****     //    MCO,   
 403:Core/Src/stm32f103xx_CMSIS.c **** 
 404:Core/Src/stm32f103xx_CMSIS.c ****     /**
 405:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:27 Reserved, must be kept at reset value.
 406:Core/Src/stm32f103xx_CMSIS.c ****      */
 407:Core/Src/stm32f103xx_CMSIS.c **** 
 408:Core/Src/stm32f103xx_CMSIS.c ****     //  ,   ,    
 409:Core/Src/stm32f103xx_CMSIS.c **** 
 410:Core/Src/stm32f103xx_CMSIS.c ****     /**
 411:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 24 PLLON: PLL enable
 412:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to enable PLL.
 413:Core/Src/stm32f103xx_CMSIS.c ****      *  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 414:Core/Src/stm32f103xx_CMSIS.c ****      *  PLL clock is used as system clock or is selected to become the system clock.
 415:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL OFF
 416:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL ON
 417:Core/Src/stm32f103xx_CMSIS.c ****      */
 418:Core/Src/stm32f103xx_CMSIS.c **** 
 419:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON);  //  PLL
 291              		.loc 2 419 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 40


 292 00f0 0C4B     		ldr	r3, .L13
 293 00f2 1B68     		ldr	r3, [r3]
 294 00f4 0B4A     		ldr	r2, .L13
 295 00f6 43F08073 		orr	r3, r3, #16777216
 296 00fa 1360     		str	r3, [r2]
 420:Core/Src/stm32f103xx_CMSIS.c **** 
 421:Core/Src/stm32f103xx_CMSIS.c ****     // .. PLL  ,     System Clock:
 422:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);  //  PLL  
 297              		.loc 2 422 5
 298 00fc 094B     		ldr	r3, .L13
 299 00fe 5B68     		ldr	r3, [r3, #4]
 300 0100 23F00303 		bic	r3, r3, #3
 301 0104 074A     		ldr	r2, .L13
 302 0106 43F00203 		orr	r3, r3, #2
 303 010a 5360     		str	r3, [r2, #4]
 423:Core/Src/stm32f103xx_CMSIS.c **** 
 424:Core/Src/stm32f103xx_CMSIS.c ****     /**
 425:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 25 PLLRDY: PLL clock ready flag
 426:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that the PLL is locked.
 427:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL unlocked
 428:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL locked
 429:Core/Src/stm32f103xx_CMSIS.c ****      */
 430:Core/Src/stm32f103xx_CMSIS.c **** 
 431:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0);  //   
 304              		.loc 2 431 11
 305 010c 00BF     		nop
 306              	.L12:
 307              		.loc 2 431 12 discriminator 1
 308 010e 054B     		ldr	r3, .L13
 309 0110 1B68     		ldr	r3, [r3]
 310 0112 03F00073 		and	r3, r3, #33554432
 311              		.loc 2 431 11 discriminator 1
 312 0116 002B     		cmp	r3, #0
 313 0118 F9D0     		beq	.L12
 432:Core/Src/stm32f103xx_CMSIS.c **** 
 433:Core/Src/stm32f103xx_CMSIS.c ****     //    :
 434:Core/Src/stm32f103xx_CMSIS.c ****     // RCC->CR == 0x030B5A83
 435:Core/Src/stm32f103xx_CMSIS.c ****     // RCC->CFGR == 0x071D840A
 436:Core/Src/stm32f103xx_CMSIS.c ****     //  ,       
 437:Core/Src/stm32f103xx_CMSIS.c **** }
 314              		.loc 2 437 1
 315 011a 00BF     		nop
 316 011c 00BF     		nop
 317 011e BD46     		mov	sp, r7
 318              		.cfi_def_cfa_register 13
 319              		@ sp needed
 320 0120 80BC     		pop	{r7}
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 0122 7047     		bx	lr
 324              	.L14:
 325              		.align	2
 326              	.L13:
 327 0124 00100240 		.word	1073876992
 328 0128 00200240 		.word	1073881088
 329              		.cfi_endproc
 330              	.LFE66:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 41


 332              		.section	.text.CMSIS_SysTick_Timer_init,"ax",%progbits
 333              		.align	1
 334              		.global	CMSIS_SysTick_Timer_init
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	CMSIS_SysTick_Timer_init:
 340              	.LFB67:
 438:Core/Src/stm32f103xx_CMSIS.c **** /*=========================    ================
 439:Core/Src/stm32f103xx_CMSIS.c **** 
 440:Core/Src/stm32f103xx_CMSIS.c **** /**
 441:Core/Src/stm32f103xx_CMSIS.c ****  *  P.S.        , 
 442:Core/Src/stm32f103xx_CMSIS.c ****  *       (PM0056 STM32F10xxx/20xxx/21xxx/L1xx
 443:Core/Src/stm32f103xx_CMSIS.c ****  *  : https://www.st.com/resource/en/programming_manual/pm0056-stm32f10xxx20xxx21xxxl1x
 444:Core/Src/stm32f103xx_CMSIS.c ****  *   . 4.5 SysTick timer (STK) (. 150),     
 445:Core/Src/stm32f103xx_CMSIS.c ****  */
 446:Core/Src/stm32f103xx_CMSIS.c **** 
 447:Core/Src/stm32f103xx_CMSIS.c **** /*The processor has a 24 - bit system timer, SysTick, that counts down from the reload value to
 448:Core/Src/stm32f103xx_CMSIS.c **** zero, reloads(wraps to) the value in the LOAD register on the next clock edge, then counts
 449:Core/Src/stm32f103xx_CMSIS.c **** down on subsequent clocks.
 450:Core/Src/stm32f103xx_CMSIS.c **** When the processor is halted for debugging the counter does not decrement.*/
 451:Core/Src/stm32f103xx_CMSIS.c **** 
 452:Core/Src/stm32f103xx_CMSIS.c **** /**
 453:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 454:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  SysTick  
 455:Core/Src/stm32f103xx_CMSIS.c ****  *       Delay   HAL_GetTick()
 456:Core/Src/stm32f103xx_CMSIS.c ****  *  PM0056 STM32F10xxx/20xxx/21xxx/L1xxxx Cortex-M3 programming manual/
 457:Core/Src/stm32f103xx_CMSIS.c ****  *  . .4.5 SysTick timer (STK) (. 150)
 458:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 459:Core/Src/stm32f103xx_CMSIS.c ****  */
 460:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SysTick_Timer_init(void) {
 341              		.loc 2 460 37
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 1, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 346 0000 80B4     		push	{r7}
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 00AF     		add	r7, sp, #0
 350              		.cfi_def_cfa_register 7
 461:Core/Src/stm32f103xx_CMSIS.c ****     /* . 4.5.1 SysTick control and status register (STK_CTRL) (. 151)*/
 462:Core/Src/stm32f103xx_CMSIS.c **** 
 463:Core/Src/stm32f103xx_CMSIS.c ****     /**
 464:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 0 ENABLE : Counter enable
 465:Core/Src/stm32f103xx_CMSIS.c ****      *  Enables the counter.When ENABLE is set to 1, the counter loads the RELOAD value from the
 466:Core/Src/stm32f103xx_CMSIS.c ****      *  LOAD register and then counts down.On reaching 0, it sets the COUNTFLAG to 1 and
 467:Core/Src/stm32f103xx_CMSIS.c ****      *  optionally asserts the SysTick depending on the value of TICKINT.It then loads the RELOAD
 468:Core/Src/stm32f103xx_CMSIS.c ****      *  value again, and begins counting.
 469:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : Counter disabled
 470:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : Counter enabled
 471:Core/Src/stm32f103xx_CMSIS.c ****      */
 472:Core/Src/stm32f103xx_CMSIS.c **** 
 473:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);  //    
 351              		.loc 2 473 5
 352 0004 154B     		ldr	r3, .L16
 353 0006 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 42


 354 0008 144A     		ldr	r2, .L16
 355 000a 23F00103 		bic	r3, r3, #1
 356 000e 1360     		str	r3, [r2]
 474:Core/Src/stm32f103xx_CMSIS.c **** 
 475:Core/Src/stm32f103xx_CMSIS.c ****     /**
 476:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 1 TICKINT: SysTick exception request enable
 477:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Counting down to zero does not assert the SysTick exception request
 478:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Counting down to zero to asserts the SysTick exception request.
 479:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.
 480:Core/Src/stm32f103xx_CMSIS.c ****      */
 481:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);  //   
 357              		.loc 2 481 5
 358 0010 124B     		ldr	r3, .L16
 359 0012 1B68     		ldr	r3, [r3]
 360 0014 114A     		ldr	r2, .L16
 361 0016 43F00203 		orr	r3, r3, #2
 362 001a 1360     		str	r3, [r2]
 482:Core/Src/stm32f103xx_CMSIS.c ****     //     ,  
 483:Core/Src/stm32f103xx_CMSIS.c **** 
 484:Core/Src/stm32f103xx_CMSIS.c ****     /**
 485:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 2 CLKSOURCE : Clock source selection
 486:Core/Src/stm32f103xx_CMSIS.c ****      *  Selects the clock source.
 487:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : AHB / 8
 488:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : Processor clock(AHB)
 489:Core/Src/stm32f103xx_CMSIS.c ****      */
 490:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);  //   .
 363              		.loc 2 490 5
 364 001c 0F4B     		ldr	r3, .L16
 365 001e 1B68     		ldr	r3, [r3]
 366 0020 0E4A     		ldr	r2, .L16
 367 0022 43F00403 		orr	r3, r3, #4
 368 0026 1360     		str	r3, [r2]
 491:Core/Src/stm32f103xx_CMSIS.c **** 
 492:Core/Src/stm32f103xx_CMSIS.c ****     /**
 493:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 16 COUNTFLAG:
 494:Core/Src/stm32f103xx_CMSIS.c ****      *  Returns 1 if timer counted to 0 since last time this was read.
 495:Core/Src/stm32f103xx_CMSIS.c ****      */
 496:Core/Src/stm32f103xx_CMSIS.c **** 
 497:Core/Src/stm32f103xx_CMSIS.c ****     /**
 498:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 15:3 Reserved, must be kept cleared.
 499:Core/Src/stm32f103xx_CMSIS.c ****      */
 500:Core/Src/stm32f103xx_CMSIS.c **** 
 501:Core/Src/stm32f103xx_CMSIS.c ****     /* . 4.5.2 SysTick reload value register (STK_LOAD) ( 152)*/
 502:Core/Src/stm32f103xx_CMSIS.c ****     // ,       .
 503:Core/Src/stm32f103xx_CMSIS.c **** 
 504:Core/Src/stm32f103xx_CMSIS.c ****     /**
 505:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 23 : 0 RELOAD[23 : 0] : RELOAD value
 506:Core/Src/stm32f103xx_CMSIS.c ****      *  The LOAD register specifies the start value to load into the VAL register when the counter 
 507:Core/Src/stm32f103xx_CMSIS.c ****      *  enabled and when it reaches 0.
 508:Core/Src/stm32f103xx_CMSIS.c ****      *  Calculating the RELOAD value
 509:Core/Src/stm32f103xx_CMSIS.c ****      *  The RELOAD value can be any value in the range 0x00000001 - 0x00FFFFFF. A start value of
 510:Core/Src/stm32f103xx_CMSIS.c ****      *  0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are
 511:Core/Src/stm32f103xx_CMSIS.c ****      *  activated when counting from 1 to 0.
 512:Core/Src/stm32f103xx_CMSIS.c ****      *  The RELOAD value is calculated according to its use :
 513:Core/Src/stm32f103xx_CMSIS.c ****      *  l To generate a multi - shot timer with a period of N processor clock cycles, use a RELOAD
 514:Core/Src/stm32f103xx_CMSIS.c ****      *  value of N - 1. For example, if the SysTick interrupt is required every 100 clock pulses, s
 515:Core/Src/stm32f103xx_CMSIS.c ****      *  RELOAD to 99.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 43


 516:Core/Src/stm32f103xx_CMSIS.c ****      *  l To deliver a single SysTick interrupt after a delay of N processor clock cycles, use a
 517:Core/Src/stm32f103xx_CMSIS.c ****      *  RELOAD of value N.For example, if a SysTick interrupt is required after 400 clock
 518:Core/Src/stm32f103xx_CMSIS.c ****      *  pulses, set RELOAD to 400.
 519:Core/Src/stm32f103xx_CMSIS.c ****      */
 520:Core/Src/stm32f103xx_CMSIS.c **** 
 521:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 71999 << SysTick_LOAD_RELOAD_Pos);  // 
 369              		.loc 2 521 5
 370 0028 0C4B     		ldr	r3, .L16
 371 002a 5B68     		ldr	r3, [r3, #4]
 372 002c 03F07F42 		and	r2, r3, #-16777216
 373 0030 0A49     		ldr	r1, .L16
 374 0032 0B4B     		ldr	r3, .L16+4
 375 0034 1343     		orrs	r3, r3, r2
 376 0036 4B60     		str	r3, [r1, #4]
 522:Core/Src/stm32f103xx_CMSIS.c **** 
 523:Core/Src/stm32f103xx_CMSIS.c ****     /**
 524:Core/Src/stm32f103xx_CMSIS.c ****     Bits 31:24 Reserved, must be kept cleared.
 525:Core/Src/stm32f103xx_CMSIS.c ****     */
 526:Core/Src/stm32f103xx_CMSIS.c **** 
 527:Core/Src/stm32f103xx_CMSIS.c ****     /* . 4.5.3 SysTick current value register (STK_VAL) (. 153)*/
 528:Core/Src/stm32f103xx_CMSIS.c **** 
 529:Core/Src/stm32f103xx_CMSIS.c ****     /**
 530:Core/Src/stm32f103xx_CMSIS.c ****      *  CURRENT[23:0]: Current counter value
 531:Core/Src/stm32f103xx_CMSIS.c ****      *  The VAL register contains the current value of the SysTick counter.
 532:Core/Src/stm32f103xx_CMSIS.c ****      *  Reads return the current value of the SysTick counter.
 533:Core/Src/stm32f103xx_CMSIS.c ****      *  A write of any value clears the field to 0, and also clears the COUNTFLAG bit in the
 534:Core/Src/stm32f103xx_CMSIS.c ****      *  STK_CTRL register to 0
 535:Core/Src/stm32f103xx_CMSIS.c ****      */
 536:Core/Src/stm32f103xx_CMSIS.c **** 
 537:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 71999 << SysTick_VAL_CURRENT_Pos);  // 
 377              		.loc 2 537 5
 378 0038 084B     		ldr	r3, .L16
 379 003a 9B68     		ldr	r3, [r3, #8]
 380 003c 03F07F42 		and	r2, r3, #-16777216
 381 0040 0649     		ldr	r1, .L16
 382 0042 074B     		ldr	r3, .L16+4
 383 0044 1343     		orrs	r3, r3, r2
 384 0046 8B60     		str	r3, [r1, #8]
 538:Core/Src/stm32f103xx_CMSIS.c **** 
 539:Core/Src/stm32f103xx_CMSIS.c ****     /*    ,     
 540:Core/Src/stm32f103xx_CMSIS.c **** 
 541:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);  //  
 385              		.loc 2 541 5
 386 0048 044B     		ldr	r3, .L16
 387 004a 1B68     		ldr	r3, [r3]
 388 004c 034A     		ldr	r2, .L16
 389 004e 43F00103 		orr	r3, r3, #1
 390 0052 1360     		str	r3, [r2]
 542:Core/Src/stm32f103xx_CMSIS.c **** }
 391              		.loc 2 542 1
 392 0054 00BF     		nop
 393 0056 BD46     		mov	sp, r7
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
 396 0058 80BC     		pop	{r7}
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 44


 399 005a 7047     		bx	lr
 400              	.L17:
 401              		.align	2
 402              	.L16:
 403 005c 10E000E0 		.word	-536813552
 404 0060 3F190100 		.word	71999
 405              		.cfi_endproc
 406              	.LFE67:
 408              		.global	SysTimer_ms
 409              		.section	.bss.SysTimer_ms,"aw",%nobits
 410              		.align	2
 413              	SysTimer_ms:
 414 0000 00000000 		.space	4
 415              		.global	Delay_counter_ms
 416              		.section	.bss.Delay_counter_ms,"aw",%nobits
 417              		.align	2
 420              	Delay_counter_ms:
 421 0000 00000000 		.space	4
 422              		.global	Timeout_counter_ms
 423              		.section	.bss.Timeout_counter_ms,"aw",%nobits
 424              		.align	2
 427              	Timeout_counter_ms:
 428 0000 00000000 		.space	4
 429              		.section	.text.Delay_ms,"ax",%progbits
 430              		.align	1
 431              		.global	Delay_ms
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	Delay_ms:
 437              	.LFB68:
 543:Core/Src/stm32f103xx_CMSIS.c **** 
 544:Core/Src/stm32f103xx_CMSIS.c **** /**
 545:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 546:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  Delay   HAL_GetTick()
 547:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 548:Core/Src/stm32f103xx_CMSIS.c ****  */
 549:Core/Src/stm32f103xx_CMSIS.c **** 
 550:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t SysTimer_ms = 0;         // ,  HAL_GetT
 551:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Delay_counter_ms = 0;    //    Delay_ms
 552:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Timeout_counter_ms = 0;  //    
 553:Core/Src/stm32f103xx_CMSIS.c **** 
 554:Core/Src/stm32f103xx_CMSIS.c **** /**
 555:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 556:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Delay_ms
 557:Core/Src/stm32f103xx_CMSIS.c ****  *  @param   uint32_t Milliseconds -    
 558:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 559:Core/Src/stm32f103xx_CMSIS.c ****  */
 560:Core/Src/stm32f103xx_CMSIS.c **** void Delay_ms(uint32_t Milliseconds) {
 438              		.loc 2 560 38
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 8
 441              		@ frame_needed = 1, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443 0000 80B4     		push	{r7}
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 45


 446 0002 83B0     		sub	sp, sp, #12
 447              		.cfi_def_cfa_offset 16
 448 0004 00AF     		add	r7, sp, #0
 449              		.cfi_def_cfa_register 7
 450 0006 7860     		str	r0, [r7, #4]
 561:Core/Src/stm32f103xx_CMSIS.c ****     Delay_counter_ms = Milliseconds;
 451              		.loc 2 561 22
 452 0008 064A     		ldr	r2, .L20
 453 000a 7B68     		ldr	r3, [r7, #4]
 454 000c 1360     		str	r3, [r2]
 562:Core/Src/stm32f103xx_CMSIS.c ****     while (Delay_counter_ms != 0);
 455              		.loc 2 562 11
 456 000e 00BF     		nop
 457              	.L19:
 458              		.loc 2 562 29 discriminator 1
 459 0010 044B     		ldr	r3, .L20
 460 0012 1B68     		ldr	r3, [r3]
 461              		.loc 2 562 11 discriminator 1
 462 0014 002B     		cmp	r3, #0
 463 0016 FBD1     		bne	.L19
 563:Core/Src/stm32f103xx_CMSIS.c **** }
 464              		.loc 2 563 1
 465 0018 00BF     		nop
 466 001a 00BF     		nop
 467 001c 0C37     		adds	r7, r7, #12
 468              		.cfi_def_cfa_offset 4
 469 001e BD46     		mov	sp, r7
 470              		.cfi_def_cfa_register 13
 471              		@ sp needed
 472 0020 80BC     		pop	{r7}
 473              		.cfi_restore 7
 474              		.cfi_def_cfa_offset 0
 475 0022 7047     		bx	lr
 476              	.L21:
 477              		.align	2
 478              	.L20:
 479 0024 00000000 		.word	Delay_counter_ms
 480              		.cfi_endproc
 481              	.LFE68:
 483              		.section	.text.SysTick_Handler,"ax",%progbits
 484              		.align	1
 485              		.weak	SysTick_Handler
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	SysTick_Handler:
 491              	.LFB69:
 564:Core/Src/stm32f103xx_CMSIS.c **** 
 565:Core/Src/stm32f103xx_CMSIS.c **** /**
 566:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 567:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    COUNTFLAG (. . 4.5.1 SysTick control and stat
 568:Core/Src/stm32f103xx_CMSIS.c ****  *   ()     startup
 569:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 570:Core/Src/stm32f103xx_CMSIS.c ****  */
 571:Core/Src/stm32f103xx_CMSIS.c **** 
 572:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void SysTick_Handler(void) {
 492              		.loc 2 572 35
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 46


 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497 0000 80B4     		push	{r7}
 498              		.cfi_def_cfa_offset 4
 499              		.cfi_offset 7, -4
 500 0002 00AF     		add	r7, sp, #0
 501              		.cfi_def_cfa_register 7
 573:Core/Src/stm32f103xx_CMSIS.c ****     SysTimer_ms++;
 502              		.loc 2 573 16
 503 0004 0D4B     		ldr	r3, .L26
 504 0006 1B68     		ldr	r3, [r3]
 505 0008 0133     		adds	r3, r3, #1
 506 000a 0C4A     		ldr	r2, .L26
 507 000c 1360     		str	r3, [r2]
 574:Core/Src/stm32f103xx_CMSIS.c **** 
 575:Core/Src/stm32f103xx_CMSIS.c ****     if (Delay_counter_ms) {
 508              		.loc 2 575 9
 509 000e 0C4B     		ldr	r3, .L26+4
 510 0010 1B68     		ldr	r3, [r3]
 511              		.loc 2 575 8
 512 0012 002B     		cmp	r3, #0
 513 0014 04D0     		beq	.L23
 576:Core/Src/stm32f103xx_CMSIS.c ****         Delay_counter_ms--;
 514              		.loc 2 576 25
 515 0016 0A4B     		ldr	r3, .L26+4
 516 0018 1B68     		ldr	r3, [r3]
 517 001a 013B     		subs	r3, r3, #1
 518 001c 084A     		ldr	r2, .L26+4
 519 001e 1360     		str	r3, [r2]
 520              	.L23:
 577:Core/Src/stm32f103xx_CMSIS.c ****     }
 578:Core/Src/stm32f103xx_CMSIS.c ****     if (Timeout_counter_ms) {
 521              		.loc 2 578 9
 522 0020 084B     		ldr	r3, .L26+8
 523 0022 1B68     		ldr	r3, [r3]
 524              		.loc 2 578 8
 525 0024 002B     		cmp	r3, #0
 526 0026 04D0     		beq	.L25
 579:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms--;
 527              		.loc 2 579 27
 528 0028 064B     		ldr	r3, .L26+8
 529 002a 1B68     		ldr	r3, [r3]
 530 002c 013B     		subs	r3, r3, #1
 531 002e 054A     		ldr	r2, .L26+8
 532 0030 1360     		str	r3, [r2]
 533              	.L25:
 580:Core/Src/stm32f103xx_CMSIS.c ****     }
 581:Core/Src/stm32f103xx_CMSIS.c **** 
 582:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
 583:Core/Src/stm32f103xx_CMSIS.c ****     xPortSysTickHandler();
 584:Core/Src/stm32f103xx_CMSIS.c **** #endif
 585:Core/Src/stm32f103xx_CMSIS.c **** }
 534              		.loc 2 585 1
 535 0032 00BF     		nop
 536 0034 BD46     		mov	sp, r7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 47


 537              		.cfi_def_cfa_register 13
 538              		@ sp needed
 539 0036 80BC     		pop	{r7}
 540              		.cfi_restore 7
 541              		.cfi_def_cfa_offset 0
 542 0038 7047     		bx	lr
 543              	.L27:
 544 003a 00BF     		.align	2
 545              	.L26:
 546 003c 00000000 		.word	SysTimer_ms
 547 0040 00000000 		.word	Delay_counter_ms
 548 0044 00000000 		.word	Timeout_counter_ms
 549              		.cfi_endproc
 550              	.LFE69:
 552              		.section	.text.CMSIS_PC13_OUTPUT_Push_Pull_init,"ax",%progbits
 553              		.align	1
 554              		.global	CMSIS_PC13_OUTPUT_Push_Pull_init
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	CMSIS_PC13_OUTPUT_Push_Pull_init:
 560              	.LFB70:
 586:Core/Src/stm32f103xx_CMSIS.c **** 
 587:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  GPIO =======================================*/
 588:Core/Src/stm32f103xx_CMSIS.c **** /**
 589:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 590:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  GPIO
 591:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 592:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 593:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 594:Core/Src/stm32f103xx_CMSIS.c ****  */
 595:Core/Src/stm32f103xx_CMSIS.c **** 
 596:Core/Src/stm32f103xx_CMSIS.c **** /*  */
 597:Core/Src/stm32f103xx_CMSIS.c **** 
 598:Core/Src/stm32f103xx_CMSIS.c **** /*    */
 599:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); //  
 600:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); // 
 601:Core/Src/stm32f103xx_CMSIS.c **** 
 602:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); //  
 603:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); // 
 604:Core/Src/stm32f103xx_CMSIS.c **** 
 605:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); //  
 606:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); // 
 607:Core/Src/stm32f103xx_CMSIS.c **** 
 608:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); //  
 609:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); // 
 610:Core/Src/stm32f103xx_CMSIS.c **** 
 611:Core/Src/stm32f103xx_CMSIS.c **** /**
 612:Core/Src/stm32f103xx_CMSIS.c ****  *     2 :
 613:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL  CRH (.  9.2.1 Port configuration register low (GPIOx_CRL) (x=A..G) (. 171)
 614:Core/Src/stm32f103xx_CMSIS.c ****  *   . 9.2.2 Port configuration register high (GPIOx_CRH) (x=A..G) (. 172))
 615:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL     0  7
 616:Core/Src/stm32f103xx_CMSIS.c ****  *  CRH     8  15
 617:Core/Src/stm32f103xx_CMSIS.c ****  */
 618:Core/Src/stm32f103xx_CMSIS.c **** 
 619:Core/Src/stm32f103xx_CMSIS.c **** /**
 620:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 29 : 28, 25 : 24,
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 48


 621:Core/Src/stm32f103xx_CMSIS.c ****  *  21 : 20, 17 : 16, 13 : 12,
 622:Core/Src/stm32f103xx_CMSIS.c ****  *  9 : 8, 5 : 4, 1 : 0
 623:Core/Src/stm32f103xx_CMSIS.c ****  *  MODEy[1 : 0] : Port x mode bits(y = 0 .. 7)
 624:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 625:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 626:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Input mode(reset state)
 627:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Output mode, max speed 10 MHz.
 628:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Output mode, max speed 2 MHz.
 629:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Output mode, max speed 50 MHz
 630:Core/Src/stm32f103xx_CMSIS.c ****  */
 631:Core/Src/stm32f103xx_CMSIS.c **** 
 632:Core/Src/stm32f103xx_CMSIS.c **** // MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b11 << GPIO_CRH_MODE13_Pos); // GPIOC
 633:Core/Src/stm32f103xx_CMSIS.c **** 
 634:Core/Src/stm32f103xx_CMSIS.c **** /**
 635:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31 : 30, 27 : 26,
 636:Core/Src/stm32f103xx_CMSIS.c ****  *  23 : 22, 19 : 18, 15 : 14,
 637:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : 10, 7 : 6, 3 : 2
 638:Core/Src/stm32f103xx_CMSIS.c ****  *  CNFy[1 : 0] : Port x configuration bits(y = 0 .. 7)
 639:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 640:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 641:Core/Src/stm32f103xx_CMSIS.c ****  *  In input mode(MODE[1 : 0] = 00) :
 642:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Analog mode
 643:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Floating input(reset state)
 644:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Input with pull - up / pull - down
 645:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Reserved
 646:Core/Src/stm32f103xx_CMSIS.c ****  *  In output mode(MODE[1 : 0] > 00) :
 647:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : General purpose output push - pull
 648:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : General purpose output Open - drain
 649:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Alternate function output Push - pull
 650:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Alternate function output Open - drain
 651:Core/Src/stm32f103xx_CMSIS.c ****  */
 652:Core/Src/stm32f103xx_CMSIS.c **** 
 653:Core/Src/stm32f103xx_CMSIS.c **** // ..     Output,    :
 654:Core/Src/stm32f103xx_CMSIS.c **** //   In output mode(MODE[1 : 0] > 00) :
 655:Core/Src/stm32f103xx_CMSIS.c **** //   00 : General purpose output push - pull
 656:Core/Src/stm32f103xx_CMSIS.c **** //   01 : General purpose output Open - drain
 657:Core/Src/stm32f103xx_CMSIS.c **** //   10 : Alternate function output Push - pull
 658:Core/Src/stm32f103xx_CMSIS.c **** //   11 : Alternate function output Open - drain
 659:Core/Src/stm32f103xx_CMSIS.c **** 
 660:Core/Src/stm32f103xx_CMSIS.c **** // MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 661:Core/Src/stm32f103xx_CMSIS.c **** 
 662:Core/Src/stm32f103xx_CMSIS.c **** /*   */
 663:Core/Src/stm32f103xx_CMSIS.c **** 
 664:Core/Src/stm32f103xx_CMSIS.c **** /**
 665:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 666:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  PIN PC13     Push-Pull  
 667:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 668:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 669:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 670:Core/Src/stm32f103xx_CMSIS.c ****  */
 671:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PC13_OUTPUT_Push_Pull_init(void) {
 561              		.loc 2 671 45
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 1, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566 0000 80B4     		push	{r7}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 49


 567              		.cfi_def_cfa_offset 4
 568              		.cfi_offset 7, -4
 569 0002 00AF     		add	r7, sp, #0
 570              		.cfi_def_cfa_register 7
 672:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);                             //  
 571              		.loc 2 672 5
 572 0004 0B4B     		ldr	r3, .L29
 573 0006 9B69     		ldr	r3, [r3, #24]
 574 0008 0A4A     		ldr	r2, .L29
 575 000a 43F01003 		orr	r3, r3, #16
 576 000e 9361     		str	r3, [r2, #24]
 673:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b10 << GPIO_CRH_MODE13_Pos);  //  GP
 577              		.loc 2 673 5
 578 0010 094B     		ldr	r3, .L29+4
 579 0012 5B68     		ldr	r3, [r3, #4]
 580 0014 23F44013 		bic	r3, r3, #3145728
 581 0018 074A     		ldr	r2, .L29+4
 582 001a 43F40013 		orr	r3, r3, #2097152
 583 001e 5360     		str	r3, [r2, #4]
 674:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos);    //  GP
 584              		.loc 2 674 5
 585 0020 054B     		ldr	r3, .L29+4
 586 0022 5B68     		ldr	r3, [r3, #4]
 587 0024 044A     		ldr	r2, .L29+4
 588 0026 23F44003 		bic	r3, r3, #12582912
 589 002a 5360     		str	r3, [r2, #4]
 675:Core/Src/stm32f103xx_CMSIS.c **** }
 590              		.loc 2 675 1
 591 002c 00BF     		nop
 592 002e BD46     		mov	sp, r7
 593              		.cfi_def_cfa_register 13
 594              		@ sp needed
 595 0030 80BC     		pop	{r7}
 596              		.cfi_restore 7
 597              		.cfi_def_cfa_offset 0
 598 0032 7047     		bx	lr
 599              	.L30:
 600              		.align	2
 601              	.L29:
 602 0034 00100240 		.word	1073876992
 603 0038 00100140 		.word	1073811456
 604              		.cfi_endproc
 605              	.LFE70:
 607              		.section	.text.CMSIS_GPIO_MODE_Set,"ax",%progbits
 608              		.align	1
 609              		.syntax unified
 610              		.thumb
 611              		.thumb_func
 613              	CMSIS_GPIO_MODE_Set:
 614              	.LFB71:
 676:Core/Src/stm32f103xx_CMSIS.c **** 
 677:Core/Src/stm32f103xx_CMSIS.c **** //  
 678:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_MODE_Set(GPIO_TypeDef* GPIO, uint8_t GPIO_Pin, uint8_t Reg, uint8_t Data) {
 615              		.loc 2 678 98
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 16
 618              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 50


 619              		@ link register save eliminated.
 620 0000 80B4     		push	{r7}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 85B0     		sub	sp, sp, #20
 624              		.cfi_def_cfa_offset 24
 625 0004 00AF     		add	r7, sp, #0
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
 628 0008 0846     		mov	r0, r1
 629 000a 1146     		mov	r1, r2
 630 000c 1A46     		mov	r2, r3
 631 000e 0346     		mov	r3, r0
 632 0010 FB70     		strb	r3, [r7, #3]
 633 0012 0B46     		mov	r3, r1
 634 0014 BB70     		strb	r3, [r7, #2]
 635 0016 1346     		mov	r3, r2
 636 0018 7B70     		strb	r3, [r7, #1]
 679:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Mode = 0;
 637              		.loc 2 679 13
 638 001a 0023     		movs	r3, #0
 639 001c FB73     		strb	r3, [r7, #15]
 680:Core/Src/stm32f103xx_CMSIS.c ****     switch (Reg) {
 640              		.loc 2 680 5
 641 001e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 642 0020 002B     		cmp	r3, #0
 643 0022 02D0     		beq	.L32
 644 0024 012B     		cmp	r3, #1
 645 0026 13D0     		beq	.L33
 681:Core/Src/stm32f103xx_CMSIS.c ****         case (0):
 682:Core/Src/stm32f103xx_CMSIS.c ****             Mode = GPIO_Pin * 4;
 683:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode);
 684:Core/Src/stm32f103xx_CMSIS.c ****             break;
 685:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 686:Core/Src/stm32f103xx_CMSIS.c ****             GPIO_Pin = GPIO_Pin - 8;
 687:Core/Src/stm32f103xx_CMSIS.c ****             Mode = GPIO_Pin * 4;
 688:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode);
 689:Core/Src/stm32f103xx_CMSIS.c ****             break;
 690:Core/Src/stm32f103xx_CMSIS.c ****     }
 691:Core/Src/stm32f103xx_CMSIS.c **** }
 646              		.loc 2 691 1
 647 0028 28E0     		b	.L35
 648              	.L32:
 682:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode);
 649              		.loc 2 682 18
 650 002a FB78     		ldrb	r3, [r7, #3]
 651 002c 9B00     		lsls	r3, r3, #2
 652 002e FB73     		strb	r3, [r7, #15]
 683:Core/Src/stm32f103xx_CMSIS.c ****             break;
 653              		.loc 2 683 13
 654 0030 7B68     		ldr	r3, [r7, #4]
 655 0032 1A68     		ldr	r2, [r3]
 656 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 657 0036 0321     		movs	r1, #3
 658 0038 01FA03F3 		lsl	r3, r1, r3
 659 003c DB43     		mvns	r3, r3
 660 003e 1340     		ands	r3, r3, r2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 51


 661 0040 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 662 0042 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 663 0044 01FA02F2 		lsl	r2, r1, r2
 664 0048 1A43     		orrs	r2, r2, r3
 665 004a 7B68     		ldr	r3, [r7, #4]
 666 004c 1A60     		str	r2, [r3]
 684:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 667              		.loc 2 684 13
 668 004e 15E0     		b	.L34
 669              	.L33:
 686:Core/Src/stm32f103xx_CMSIS.c ****             Mode = GPIO_Pin * 4;
 670              		.loc 2 686 22
 671 0050 FB78     		ldrb	r3, [r7, #3]
 672 0052 083B     		subs	r3, r3, #8
 673 0054 FB70     		strb	r3, [r7, #3]
 687:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode);
 674              		.loc 2 687 18
 675 0056 FB78     		ldrb	r3, [r7, #3]
 676 0058 9B00     		lsls	r3, r3, #2
 677 005a FB73     		strb	r3, [r7, #15]
 688:Core/Src/stm32f103xx_CMSIS.c ****             break;
 678              		.loc 2 688 13
 679 005c 7B68     		ldr	r3, [r7, #4]
 680 005e 5A68     		ldr	r2, [r3, #4]
 681 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 682 0062 0321     		movs	r1, #3
 683 0064 01FA03F3 		lsl	r3, r1, r3
 684 0068 DB43     		mvns	r3, r3
 685 006a 1340     		ands	r3, r3, r2
 686 006c 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 687 006e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 688 0070 01FA02F2 		lsl	r2, r1, r2
 689 0074 1A43     		orrs	r2, r2, r3
 690 0076 7B68     		ldr	r3, [r7, #4]
 691 0078 5A60     		str	r2, [r3, #4]
 689:Core/Src/stm32f103xx_CMSIS.c ****     }
 692              		.loc 2 689 13
 693 007a 00BF     		nop
 694              	.L34:
 695              	.L35:
 696              		.loc 2 691 1
 697 007c 00BF     		nop
 698 007e 1437     		adds	r7, r7, #20
 699              		.cfi_def_cfa_offset 4
 700 0080 BD46     		mov	sp, r7
 701              		.cfi_def_cfa_register 13
 702              		@ sp needed
 703 0082 80BC     		pop	{r7}
 704              		.cfi_restore 7
 705              		.cfi_def_cfa_offset 0
 706 0084 7047     		bx	lr
 707              		.cfi_endproc
 708              	.LFE71:
 710              		.section	.text.CMSIS_GPIO_SPEED_Set,"ax",%progbits
 711              		.align	1
 712              		.syntax unified
 713              		.thumb
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 52


 714              		.thumb_func
 716              	CMSIS_GPIO_SPEED_Set:
 717              	.LFB72:
 692:Core/Src/stm32f103xx_CMSIS.c **** 
 693:Core/Src/stm32f103xx_CMSIS.c **** //  
 694:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_SPEED_Set(GPIO_TypeDef* GPIO, uint8_t GPIO_Pin, uint8_t Speed) {
 718              		.loc 2 694 87
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 16
 721              		@ frame_needed = 1, uses_anonymous_args = 0
 722 0000 80B5     		push	{r7, lr}
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 84B0     		sub	sp, sp, #16
 727              		.cfi_def_cfa_offset 24
 728 0004 00AF     		add	r7, sp, #0
 729              		.cfi_def_cfa_register 7
 730 0006 7860     		str	r0, [r7, #4]
 731 0008 0B46     		mov	r3, r1
 732 000a FB70     		strb	r3, [r7, #3]
 733 000c 1346     		mov	r3, r2
 734 000e BB70     		strb	r3, [r7, #2]
 695:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Reg = 0;
 735              		.loc 2 695 13
 736 0010 0023     		movs	r3, #0
 737 0012 FB73     		strb	r3, [r7, #15]
 696:Core/Src/stm32f103xx_CMSIS.c ****     if (GPIO_Pin < 8) {
 738              		.loc 2 696 8
 739 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 740 0016 072B     		cmp	r3, #7
 741 0018 02D8     		bhi	.L37
 697:Core/Src/stm32f103xx_CMSIS.c ****         Reg = 0;
 742              		.loc 2 697 13
 743 001a 0023     		movs	r3, #0
 744 001c FB73     		strb	r3, [r7, #15]
 745 001e 01E0     		b	.L38
 746              	.L37:
 698:Core/Src/stm32f103xx_CMSIS.c ****     } else {
 699:Core/Src/stm32f103xx_CMSIS.c ****         Reg = 1;
 747              		.loc 2 699 13
 748 0020 0123     		movs	r3, #1
 749 0022 FB73     		strb	r3, [r7, #15]
 750              	.L38:
 700:Core/Src/stm32f103xx_CMSIS.c ****     }
 701:Core/Src/stm32f103xx_CMSIS.c ****     // MODE
 702:Core/Src/stm32f103xx_CMSIS.c ****     if (Speed == GPIO_SPEED_RESERVED) {
 751              		.loc 2 702 8
 752 0024 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 753 0026 002B     		cmp	r3, #0
 754 0028 06D1     		bne	.L39
 703:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b00);
 755              		.loc 2 703 9
 756 002a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 757 002c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 758 002e 0023     		movs	r3, #0
 759 0030 7868     		ldr	r0, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 53


 760 0032 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 704:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_10_MHZ) {
 705:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b01);
 706:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_2_MHZ) {
 707:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 708:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_50_MHZ) {
 709:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 710:Core/Src/stm32f103xx_CMSIS.c ****     }
 711:Core/Src/stm32f103xx_CMSIS.c **** }
 761              		.loc 2 711 1
 762 0036 1CE0     		b	.L43
 763              	.L39:
 704:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_10_MHZ) {
 764              		.loc 2 704 15
 765 0038 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 766 003a 012B     		cmp	r3, #1
 767 003c 06D1     		bne	.L41
 705:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_2_MHZ) {
 768              		.loc 2 705 9
 769 003e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 770 0040 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 771 0042 0123     		movs	r3, #1
 772 0044 7868     		ldr	r0, [r7, #4]
 773 0046 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 774              		.loc 2 711 1
 775 004a 12E0     		b	.L43
 776              	.L41:
 706:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 777              		.loc 2 706 15
 778 004c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 779 004e 022B     		cmp	r3, #2
 780 0050 06D1     		bne	.L42
 707:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_50_MHZ) {
 781              		.loc 2 707 9
 782 0052 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 783 0054 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 784 0056 0223     		movs	r3, #2
 785 0058 7868     		ldr	r0, [r7, #4]
 786 005a FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 787              		.loc 2 711 1
 788 005e 08E0     		b	.L43
 789              	.L42:
 708:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 790              		.loc 2 708 15
 791 0060 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 792 0062 032B     		cmp	r3, #3
 793 0064 05D1     		bne	.L43
 709:Core/Src/stm32f103xx_CMSIS.c ****     }
 794              		.loc 2 709 9
 795 0066 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 796 0068 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 797 006a 0323     		movs	r3, #3
 798 006c 7868     		ldr	r0, [r7, #4]
 799 006e FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 800              	.L43:
 801              		.loc 2 711 1
 802 0072 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 54


 803 0074 1037     		adds	r7, r7, #16
 804              		.cfi_def_cfa_offset 8
 805 0076 BD46     		mov	sp, r7
 806              		.cfi_def_cfa_register 13
 807              		@ sp needed
 808 0078 80BD     		pop	{r7, pc}
 809              		.cfi_endproc
 810              	.LFE72:
 812              		.section	.text.CMSIS_GPIO_CNF_Set,"ax",%progbits
 813              		.align	1
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 818              	CMSIS_GPIO_CNF_Set:
 819              	.LFB73:
 712:Core/Src/stm32f103xx_CMSIS.c **** 
 713:Core/Src/stm32f103xx_CMSIS.c **** //  
 714:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_CNF_Set(GPIO_TypeDef* GPIO, uint8_t Reg, uint8_t Mode, uint8_t* CNF_Pos) {
 820              		.loc 2 714 97
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 16
 823              		@ frame_needed = 1, uses_anonymous_args = 0
 824              		@ link register save eliminated.
 825 0000 80B4     		push	{r7}
 826              		.cfi_def_cfa_offset 4
 827              		.cfi_offset 7, -4
 828 0002 85B0     		sub	sp, sp, #20
 829              		.cfi_def_cfa_offset 24
 830 0004 00AF     		add	r7, sp, #0
 831              		.cfi_def_cfa_register 7
 832 0006 F860     		str	r0, [r7, #12]
 833 0008 7B60     		str	r3, [r7, #4]
 834 000a 0B46     		mov	r3, r1
 835 000c FB72     		strb	r3, [r7, #11]
 836 000e 1346     		mov	r3, r2
 837 0010 BB72     		strb	r3, [r7, #10]
 715:Core/Src/stm32f103xx_CMSIS.c ****     switch (Reg) {
 838              		.loc 2 715 5
 839 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 840 0014 002B     		cmp	r3, #0
 841 0016 02D0     		beq	.L45
 842 0018 012B     		cmp	r3, #1
 843 001a 12D0     		beq	.L46
 716:Core/Src/stm32f103xx_CMSIS.c ****         case (0):
 717:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRL, (0x3UL << *CNF_Pos), Mode << *CNF_Pos);
 718:Core/Src/stm32f103xx_CMSIS.c ****             break;
 719:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 720:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRH, (0x3UL << *CNF_Pos), Mode << *CNF_Pos);
 721:Core/Src/stm32f103xx_CMSIS.c ****     }
 722:Core/Src/stm32f103xx_CMSIS.c **** }
 844              		.loc 2 722 1
 845 001c 21E0     		b	.L48
 846              	.L45:
 717:Core/Src/stm32f103xx_CMSIS.c ****             break;
 847              		.loc 2 717 13
 848 001e FB68     		ldr	r3, [r7, #12]
 849 0020 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 55


 850 0022 7B68     		ldr	r3, [r7, #4]
 851 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 852 0026 1946     		mov	r1, r3
 853 0028 0323     		movs	r3, #3
 854 002a 8B40     		lsls	r3, r3, r1
 855 002c DB43     		mvns	r3, r3
 856 002e 1340     		ands	r3, r3, r2
 857 0030 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 858 0032 7968     		ldr	r1, [r7, #4]
 859 0034 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 860 0036 8A40     		lsls	r2, r2, r1
 861 0038 1A43     		orrs	r2, r2, r3
 862 003a FB68     		ldr	r3, [r7, #12]
 863 003c 1A60     		str	r2, [r3]
 718:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 864              		.loc 2 718 13
 865 003e 00BF     		nop
 866              		.loc 2 722 1
 867 0040 0FE0     		b	.L48
 868              	.L46:
 720:Core/Src/stm32f103xx_CMSIS.c ****     }
 869              		.loc 2 720 13
 870 0042 FB68     		ldr	r3, [r7, #12]
 871 0044 5A68     		ldr	r2, [r3, #4]
 872 0046 7B68     		ldr	r3, [r7, #4]
 873 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 874 004a 1946     		mov	r1, r3
 875 004c 0323     		movs	r3, #3
 876 004e 8B40     		lsls	r3, r3, r1
 877 0050 DB43     		mvns	r3, r3
 878 0052 1340     		ands	r3, r3, r2
 879 0054 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 880 0056 7968     		ldr	r1, [r7, #4]
 881 0058 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 882 005a 8A40     		lsls	r2, r2, r1
 883 005c 1A43     		orrs	r2, r2, r3
 884 005e FB68     		ldr	r3, [r7, #12]
 885 0060 5A60     		str	r2, [r3, #4]
 886              	.L48:
 887              		.loc 2 722 1
 888 0062 00BF     		nop
 889 0064 1437     		adds	r7, r7, #20
 890              		.cfi_def_cfa_offset 4
 891 0066 BD46     		mov	sp, r7
 892              		.cfi_def_cfa_register 13
 893              		@ sp needed
 894 0068 80BC     		pop	{r7}
 895              		.cfi_restore 7
 896              		.cfi_def_cfa_offset 0
 897 006a 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE73:
 901              		.section	.text.CMSIS_GPIO_Reg_Set,"ax",%progbits
 902              		.align	1
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 56


 907              	CMSIS_GPIO_Reg_Set:
 908              	.LFB74:
 723:Core/Src/stm32f103xx_CMSIS.c **** 
 724:Core/Src/stm32f103xx_CMSIS.c **** //  
 725:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_Reg_Set(GPIO_TypeDef* GPIO, uint8_t* GPIO_Pin, uint8_t Configuration_mode, u
 909              		.loc 2 725 144
 910              		.cfi_startproc
 911              		@ args = 8, pretend = 0, frame = 16
 912              		@ frame_needed = 1, uses_anonymous_args = 0
 913 0000 80B5     		push	{r7, lr}
 914              		.cfi_def_cfa_offset 8
 915              		.cfi_offset 7, -8
 916              		.cfi_offset 14, -4
 917 0002 84B0     		sub	sp, sp, #16
 918              		.cfi_def_cfa_offset 24
 919 0004 00AF     		add	r7, sp, #0
 920              		.cfi_def_cfa_register 7
 921 0006 F860     		str	r0, [r7, #12]
 922 0008 B960     		str	r1, [r7, #8]
 923 000a 1146     		mov	r1, r2
 924 000c 1A46     		mov	r2, r3
 925 000e 0B46     		mov	r3, r1
 926 0010 FB71     		strb	r3, [r7, #7]
 927 0012 1346     		mov	r3, r2
 928 0014 BB71     		strb	r3, [r7, #6]
 726:Core/Src/stm32f103xx_CMSIS.c ****     switch (Configuration_mode) {
 929              		.loc 2 726 5
 930 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 931 0018 022B     		cmp	r3, #2
 932 001a 30D0     		beq	.L50
 933 001c 022B     		cmp	r3, #2
 934 001e 6FDC     		bgt	.L66
 935 0020 002B     		cmp	r3, #0
 936 0022 02D0     		beq	.L52
 937 0024 012B     		cmp	r3, #1
 938 0026 15D0     		beq	.L53
 727:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_GENERAL_PURPOSE_OUTPUT):
 728:Core/Src/stm32f103xx_CMSIS.c ****             switch (Type) {
 729:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 730:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 731:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 732:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 733:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 734:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 735:Core/Src/stm32f103xx_CMSIS.c ****             }
 736:Core/Src/stm32f103xx_CMSIS.c ****             break;
 737:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 738:Core/Src/stm32f103xx_CMSIS.c ****             switch (Type) {
 739:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 740:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 741:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 742:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 743:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b11, *(&CNF_Pos));
 744:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 745:Core/Src/stm32f103xx_CMSIS.c ****             }
 746:Core/Src/stm32f103xx_CMSIS.c ****             break;
 747:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_INPUT):
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 57


 748:Core/Src/stm32f103xx_CMSIS.c ****             switch (Type) {
 749:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_ANALOG):
 750:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 751:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 752:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_FLOATING):
 753:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 754:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 755:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_DOWN):
 756:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 757:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 758:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 759:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_UP):
 760:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 761:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 762:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 763:Core/Src/stm32f103xx_CMSIS.c ****             }
 764:Core/Src/stm32f103xx_CMSIS.c ****             break;
 765:Core/Src/stm32f103xx_CMSIS.c ****     }
 766:Core/Src/stm32f103xx_CMSIS.c **** }
 939              		.loc 2 766 1
 940 0028 6AE0     		b	.L66
 941              	.L52:
 728:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 942              		.loc 2 728 13
 943 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 944 002c 002B     		cmp	r3, #0
 945 002e 02D0     		beq	.L54
 946 0030 012B     		cmp	r3, #1
 947 0032 07D0     		beq	.L55
 736:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 948              		.loc 2 736 13
 949 0034 64E0     		b	.L51
 950              	.L54:
 730:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 951              		.loc 2 730 21
 952 0036 FB69     		ldr	r3, [r7, #28]
 953 0038 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 954 003a 0022     		movs	r2, #0
 955 003c F868     		ldr	r0, [r7, #12]
 956 003e FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 731:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 957              		.loc 2 731 21
 958 0042 06E0     		b	.L56
 959              	.L55:
 733:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 960              		.loc 2 733 21
 961 0044 FB69     		ldr	r3, [r7, #28]
 962 0046 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 963 0048 0122     		movs	r2, #1
 964 004a F868     		ldr	r0, [r7, #12]
 965 004c FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 734:Core/Src/stm32f103xx_CMSIS.c ****             }
 966              		.loc 2 734 21
 967 0050 00BF     		nop
 968              	.L56:
 736:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 969              		.loc 2 736 13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 58


 970 0052 55E0     		b	.L51
 971              	.L53:
 738:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 972              		.loc 2 738 13
 973 0054 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 974 0056 002B     		cmp	r3, #0
 975 0058 02D0     		beq	.L57
 976 005a 012B     		cmp	r3, #1
 977 005c 07D0     		beq	.L58
 746:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_INPUT):
 978              		.loc 2 746 13
 979 005e 4FE0     		b	.L51
 980              	.L57:
 740:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 981              		.loc 2 740 21
 982 0060 FB69     		ldr	r3, [r7, #28]
 983 0062 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 984 0064 0222     		movs	r2, #2
 985 0066 F868     		ldr	r0, [r7, #12]
 986 0068 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 741:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 987              		.loc 2 741 21
 988 006c 06E0     		b	.L59
 989              	.L58:
 743:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 990              		.loc 2 743 21
 991 006e FB69     		ldr	r3, [r7, #28]
 992 0070 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 993 0072 0322     		movs	r2, #3
 994 0074 F868     		ldr	r0, [r7, #12]
 995 0076 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 744:Core/Src/stm32f103xx_CMSIS.c ****             }
 996              		.loc 2 744 21
 997 007a 00BF     		nop
 998              	.L59:
 746:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_INPUT):
 999              		.loc 2 746 13
 1000 007c 40E0     		b	.L51
 1001              	.L50:
 748:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_ANALOG):
 1002              		.loc 2 748 13
 1003 007e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1004 0080 023B     		subs	r3, r3, #2
 1005 0082 032B     		cmp	r3, #3
 1006 0084 3BD8     		bhi	.L67
 1007 0086 01A2     		adr	r2, .L62
 1008 0088 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1009              		.p2align 2
 1010              	.L62:
 1011 008c 9D000000 		.word	.L65+1
 1012 0090 AB000000 		.word	.L64+1
 1013 0094 B9000000 		.word	.L63+1
 1014 0098 DD000000 		.word	.L61+1
 1015              		.p2align 1
 1016              	.L65:
 750:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1017              		.loc 2 750 21
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 59


 1018 009c FB69     		ldr	r3, [r7, #28]
 1019 009e 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1020 00a0 0022     		movs	r2, #0
 1021 00a2 F868     		ldr	r0, [r7, #12]
 1022 00a4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 751:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_FLOATING):
 1023              		.loc 2 751 21
 1024 00a8 29E0     		b	.L60
 1025              	.L64:
 753:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1026              		.loc 2 753 21
 1027 00aa FB69     		ldr	r3, [r7, #28]
 1028 00ac 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1029 00ae 0122     		movs	r2, #1
 1030 00b0 F868     		ldr	r0, [r7, #12]
 1031 00b2 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 754:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_DOWN):
 1032              		.loc 2 754 21
 1033 00b6 22E0     		b	.L60
 1034              	.L63:
 756:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1035              		.loc 2 756 21
 1036 00b8 FB69     		ldr	r3, [r7, #28]
 1037 00ba 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1038 00bc 0222     		movs	r2, #2
 1039 00be F868     		ldr	r0, [r7, #12]
 1040 00c0 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 757:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1041              		.loc 2 757 21
 1042 00c4 FB68     		ldr	r3, [r7, #12]
 1043 00c6 DA68     		ldr	r2, [r3, #12]
 1044 00c8 BB68     		ldr	r3, [r7, #8]
 1045 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1046 00cc 1946     		mov	r1, r3
 1047 00ce 0123     		movs	r3, #1
 1048 00d0 8B40     		lsls	r3, r3, r1
 1049 00d2 DB43     		mvns	r3, r3
 1050 00d4 1A40     		ands	r2, r2, r3
 1051 00d6 FB68     		ldr	r3, [r7, #12]
 1052 00d8 DA60     		str	r2, [r3, #12]
 758:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_UP):
 1053              		.loc 2 758 21
 1054 00da 10E0     		b	.L60
 1055              	.L61:
 760:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1056              		.loc 2 760 21
 1057 00dc FB69     		ldr	r3, [r7, #28]
 1058 00de 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1059 00e0 0222     		movs	r2, #2
 1060 00e2 F868     		ldr	r0, [r7, #12]
 1061 00e4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 761:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1062              		.loc 2 761 21
 1063 00e8 FB68     		ldr	r3, [r7, #12]
 1064 00ea DA68     		ldr	r2, [r3, #12]
 1065 00ec BB68     		ldr	r3, [r7, #8]
 1066 00ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 60


 1067 00f0 1946     		mov	r1, r3
 1068 00f2 0123     		movs	r3, #1
 1069 00f4 8B40     		lsls	r3, r3, r1
 1070 00f6 1A43     		orrs	r2, r2, r3
 1071 00f8 FB68     		ldr	r3, [r7, #12]
 1072 00fa DA60     		str	r2, [r3, #12]
 762:Core/Src/stm32f103xx_CMSIS.c ****             }
 1073              		.loc 2 762 21
 1074 00fc 00BF     		nop
 1075              	.L60:
 1076              	.L67:
 764:Core/Src/stm32f103xx_CMSIS.c ****     }
 1077              		.loc 2 764 13
 1078 00fe 00BF     		nop
 1079              	.L51:
 1080              	.L66:
 1081              		.loc 2 766 1
 1082 0100 00BF     		nop
 1083 0102 1037     		adds	r7, r7, #16
 1084              		.cfi_def_cfa_offset 8
 1085 0104 BD46     		mov	sp, r7
 1086              		.cfi_def_cfa_register 13
 1087              		@ sp needed
 1088 0106 80BD     		pop	{r7, pc}
 1089              		.cfi_endproc
 1090              	.LFE74:
 1092              		.section	.text.CMSIS_GPIO_init,"ax",%progbits
 1093              		.align	1
 1094              		.global	CMSIS_GPIO_init
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	CMSIS_GPIO_init:
 1100              	.LFB75:
 767:Core/Src/stm32f103xx_CMSIS.c **** 
 768:Core/Src/stm32f103xx_CMSIS.c **** /**
 769:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 770:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   GPIO
 771:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 772:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 773:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *GPIO -  GPIO(A, B, C, D, E)
 774:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  GPIO_Pin -   0-15
 775:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Congiguration_mode: GPIO_GENERAL_PURPOSE_OUTPUT, GPIO_ALTERNATIVE_FUNCTION_OUTPUT, GPIO
 776:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Type: GPIO_OUTPUT_PUSH_PULL,
 777:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_OUTPUT_OPEN_DRAIN,
 778:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_ANALOG,
 779:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_FLOATING,
 780:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_DOWN,
 781:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_UP
 782:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Speed: GPIO_SPEED_RESERVED,
 783:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_10_MHZ,
 784:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_2_MHZ,
 785:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_50_MHZ
 786:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 787:Core/Src/stm32f103xx_CMSIS.c ****  */
 788:Core/Src/stm32f103xx_CMSIS.c **** 
 789:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_GPIO_init(GPIO_TypeDef* GPIO, uint8_t GPIO_Pin, uint8_t Configuration_mode, uint8_t Type
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 61


 1101              		.loc 2 789 117
 1102              		.cfi_startproc
 1103              		@ args = 4, pretend = 0, frame = 16
 1104              		@ frame_needed = 1, uses_anonymous_args = 0
 1105 0000 80B5     		push	{r7, lr}
 1106              		.cfi_def_cfa_offset 8
 1107              		.cfi_offset 7, -8
 1108              		.cfi_offset 14, -4
 1109 0002 86B0     		sub	sp, sp, #24
 1110              		.cfi_def_cfa_offset 32
 1111 0004 02AF     		add	r7, sp, #8
 1112              		.cfi_def_cfa 7, 24
 1113 0006 7860     		str	r0, [r7, #4]
 1114 0008 0846     		mov	r0, r1
 1115 000a 1146     		mov	r1, r2
 1116 000c 1A46     		mov	r2, r3
 1117 000e 0346     		mov	r3, r0
 1118 0010 FB70     		strb	r3, [r7, #3]
 1119 0012 0B46     		mov	r3, r1
 1120 0014 BB70     		strb	r3, [r7, #2]
 1121 0016 1346     		mov	r3, r2
 1122 0018 7B70     		strb	r3, [r7, #1]
 790:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t CNF_Pos = 0;
 1123              		.loc 2 790 13
 1124 001a 0023     		movs	r3, #0
 1125 001c FB73     		strb	r3, [r7, #15]
 791:Core/Src/stm32f103xx_CMSIS.c ****     if (GPIO == GPIOA) {
 1126              		.loc 2 791 8
 1127 001e 7B68     		ldr	r3, [r7, #4]
 1128 0020 354A     		ldr	r2, .L77
 1129 0022 9342     		cmp	r3, r2
 1130 0024 06D1     		bne	.L69
 792:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 1131              		.loc 2 792 9
 1132 0026 354B     		ldr	r3, .L77+4
 1133 0028 9B69     		ldr	r3, [r3, #24]
 1134 002a 344A     		ldr	r2, .L77+4
 1135 002c 43F00403 		orr	r3, r3, #4
 1136 0030 9361     		str	r3, [r2, #24]
 1137 0032 2AE0     		b	.L70
 1138              	.L69:
 793:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOB) {
 1139              		.loc 2 793 15
 1140 0034 7B68     		ldr	r3, [r7, #4]
 1141 0036 324A     		ldr	r2, .L77+8
 1142 0038 9342     		cmp	r3, r2
 1143 003a 06D1     		bne	.L71
 794:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);  //   
 1144              		.loc 2 794 9
 1145 003c 2F4B     		ldr	r3, .L77+4
 1146 003e 9B69     		ldr	r3, [r3, #24]
 1147 0040 2E4A     		ldr	r2, .L77+4
 1148 0042 43F00803 		orr	r3, r3, #8
 1149 0046 9361     		str	r3, [r2, #24]
 1150 0048 1FE0     		b	.L70
 1151              	.L71:
 795:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOC) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 62


 1152              		.loc 2 795 15
 1153 004a 7B68     		ldr	r3, [r7, #4]
 1154 004c 2D4A     		ldr	r2, .L77+12
 1155 004e 9342     		cmp	r3, r2
 1156 0050 06D1     		bne	.L72
 796:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);  //   
 1157              		.loc 2 796 9
 1158 0052 2A4B     		ldr	r3, .L77+4
 1159 0054 9B69     		ldr	r3, [r3, #24]
 1160 0056 294A     		ldr	r2, .L77+4
 1161 0058 43F01003 		orr	r3, r3, #16
 1162 005c 9361     		str	r3, [r2, #24]
 1163 005e 14E0     		b	.L70
 1164              	.L72:
 797:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOD) {
 1165              		.loc 2 797 15
 1166 0060 7B68     		ldr	r3, [r7, #4]
 1167 0062 294A     		ldr	r2, .L77+16
 1168 0064 9342     		cmp	r3, r2
 1169 0066 06D1     		bne	.L73
 798:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);  //   
 1170              		.loc 2 798 9
 1171 0068 244B     		ldr	r3, .L77+4
 1172 006a 9B69     		ldr	r3, [r3, #24]
 1173 006c 234A     		ldr	r2, .L77+4
 1174 006e 43F02003 		orr	r3, r3, #32
 1175 0072 9361     		str	r3, [r2, #24]
 1176 0074 09E0     		b	.L70
 1177              	.L73:
 799:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOE) {
 1178              		.loc 2 799 15
 1179 0076 7B68     		ldr	r3, [r7, #4]
 1180 0078 244A     		ldr	r2, .L77+20
 1181 007a 9342     		cmp	r3, r2
 1182 007c 05D1     		bne	.L70
 800:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);  //   
 1183              		.loc 2 800 9
 1184 007e 1F4B     		ldr	r3, .L77+4
 1185 0080 9B69     		ldr	r3, [r3, #24]
 1186 0082 1E4A     		ldr	r2, .L77+4
 1187 0084 43F04003 		orr	r3, r3, #64
 1188 0088 9361     		str	r3, [r2, #24]
 1189              	.L70:
 801:Core/Src/stm32f103xx_CMSIS.c ****     }
 802:Core/Src/stm32f103xx_CMSIS.c **** 
 803:Core/Src/stm32f103xx_CMSIS.c ****     CMSIS_GPIO_SPEED_Set(GPIO, GPIO_Pin, Speed);
 1190              		.loc 2 803 5
 1191 008a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1192 008c 3A7E     		ldrb	r2, [r7, #24]	@ zero_extendqisi2
 1193 008e 1946     		mov	r1, r3
 1194 0090 7868     		ldr	r0, [r7, #4]
 1195 0092 FFF7FEFF 		bl	CMSIS_GPIO_SPEED_Set
 804:Core/Src/stm32f103xx_CMSIS.c **** 
 805:Core/Src/stm32f103xx_CMSIS.c ****     if (GPIO_Pin < 8) {
 1196              		.loc 2 805 18
 1197 0096 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1198              		.loc 2 805 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 63


 1199 0098 072B     		cmp	r3, #7
 1200 009a 12D8     		bhi	.L74
 806:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 1201              		.loc 2 806 34
 1202 009c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1203 009e 9B00     		lsls	r3, r3, #2
 1204 00a0 DBB2     		uxtb	r3, r3
 1205 00a2 0233     		adds	r3, r3, #2
 1206 00a4 DBB2     		uxtb	r3, r3
 1207              		.loc 2 806 17
 1208 00a6 FB73     		strb	r3, [r7, #15]
 807:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 0, &CNF_Pos);
 1209              		.loc 2 807 9
 1210 00a8 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1211 00aa BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1212 00ac F91C     		adds	r1, r7, #3
 1213 00ae 07F10F03 		add	r3, r7, #15
 1214 00b2 0193     		str	r3, [sp, #4]
 1215 00b4 0023     		movs	r3, #0
 1216 00b6 0093     		str	r3, [sp]
 1217 00b8 0346     		mov	r3, r0
 1218 00ba 7868     		ldr	r0, [r7, #4]
 1219 00bc FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 808:Core/Src/stm32f103xx_CMSIS.c ****     } else {
 809:Core/Src/stm32f103xx_CMSIS.c ****         GPIO_Pin = GPIO_Pin - 8;
 810:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 811:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 812:Core/Src/stm32f103xx_CMSIS.c ****     }
 813:Core/Src/stm32f103xx_CMSIS.c **** }
 1220              		.loc 2 813 1
 1221 00c0 15E0     		b	.L76
 1222              	.L74:
 809:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 1223              		.loc 2 809 29
 1224 00c2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1225 00c4 083B     		subs	r3, r3, #8
 1226 00c6 DBB2     		uxtb	r3, r3
 809:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 1227              		.loc 2 809 18
 1228 00c8 FB70     		strb	r3, [r7, #3]
 810:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1229              		.loc 2 810 34
 1230 00ca FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1231 00cc 9B00     		lsls	r3, r3, #2
 1232 00ce DBB2     		uxtb	r3, r3
 1233 00d0 0233     		adds	r3, r3, #2
 1234 00d2 DBB2     		uxtb	r3, r3
 810:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1235              		.loc 2 810 17
 1236 00d4 FB73     		strb	r3, [r7, #15]
 811:Core/Src/stm32f103xx_CMSIS.c ****     }
 1237              		.loc 2 811 9
 1238 00d6 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1239 00d8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1240 00da F91C     		adds	r1, r7, #3
 1241 00dc 07F10F03 		add	r3, r7, #15
 1242 00e0 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 64


 1243 00e2 0123     		movs	r3, #1
 1244 00e4 0093     		str	r3, [sp]
 1245 00e6 0346     		mov	r3, r0
 1246 00e8 7868     		ldr	r0, [r7, #4]
 1247 00ea FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 1248              	.L76:
 1249              		.loc 2 813 1
 1250 00ee 00BF     		nop
 1251 00f0 1037     		adds	r7, r7, #16
 1252              		.cfi_def_cfa_offset 8
 1253 00f2 BD46     		mov	sp, r7
 1254              		.cfi_def_cfa_register 13
 1255              		@ sp needed
 1256 00f4 80BD     		pop	{r7, pc}
 1257              	.L78:
 1258 00f6 00BF     		.align	2
 1259              	.L77:
 1260 00f8 00080140 		.word	1073809408
 1261 00fc 00100240 		.word	1073876992
 1262 0100 000C0140 		.word	1073810432
 1263 0104 00100140 		.word	1073811456
 1264 0108 00140140 		.word	1073812480
 1265 010c 00180140 		.word	1073813504
 1266              		.cfi_endproc
 1267              	.LFE75:
 1269              		.section	.text.CMSIS_Blink_PC13,"ax",%progbits
 1270              		.align	1
 1271              		.global	CMSIS_Blink_PC13
 1272              		.syntax unified
 1273              		.thumb
 1274              		.thumb_func
 1276              	CMSIS_Blink_PC13:
 1277              	.LFB76:
 814:Core/Src/stm32f103xx_CMSIS.c **** 
 815:Core/Src/stm32f103xx_CMSIS.c **** /**
 816:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 817:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Blink PIN PC13     Push-Pull
 818:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 819:Core/Src/stm32f103xx_CMSIS.c ****  */
 820:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Blink_PC13(uint32_t ms) {
 1278              		.loc 2 820 36
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 8
 1281              		@ frame_needed = 1, uses_anonymous_args = 0
 1282 0000 80B5     		push	{r7, lr}
 1283              		.cfi_def_cfa_offset 8
 1284              		.cfi_offset 7, -8
 1285              		.cfi_offset 14, -4
 1286 0002 82B0     		sub	sp, sp, #8
 1287              		.cfi_def_cfa_offset 16
 1288 0004 00AF     		add	r7, sp, #0
 1289              		.cfi_def_cfa_register 7
 1290 0006 7860     		str	r0, [r7, #4]
 821:Core/Src/stm32f103xx_CMSIS.c ****     GPIOC->BSRR = GPIO_BSRR_BR13;
 1291              		.loc 2 821 10
 1292 0008 084B     		ldr	r3, .L80
 1293              		.loc 2 821 17
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 65


 1294 000a 4FF00052 		mov	r2, #536870912
 1295 000e 1A61     		str	r2, [r3, #16]
 822:Core/Src/stm32f103xx_CMSIS.c ****     Delay_ms(ms);
 1296              		.loc 2 822 5
 1297 0010 7868     		ldr	r0, [r7, #4]
 1298 0012 FFF7FEFF 		bl	Delay_ms
 823:Core/Src/stm32f103xx_CMSIS.c ****     GPIOC->BSRR = GPIO_BSRR_BS13;
 1299              		.loc 2 823 10
 1300 0016 054B     		ldr	r3, .L80
 1301              		.loc 2 823 17
 1302 0018 4FF40052 		mov	r2, #8192
 1303 001c 1A61     		str	r2, [r3, #16]
 824:Core/Src/stm32f103xx_CMSIS.c ****     Delay_ms(ms);
 1304              		.loc 2 824 5
 1305 001e 7868     		ldr	r0, [r7, #4]
 1306 0020 FFF7FEFF 		bl	Delay_ms
 825:Core/Src/stm32f103xx_CMSIS.c **** }
 1307              		.loc 2 825 1
 1308 0024 00BF     		nop
 1309 0026 0837     		adds	r7, r7, #8
 1310              		.cfi_def_cfa_offset 8
 1311 0028 BD46     		mov	sp, r7
 1312              		.cfi_def_cfa_register 13
 1313              		@ sp needed
 1314 002a 80BD     		pop	{r7, pc}
 1315              	.L81:
 1316              		.align	2
 1317              	.L80:
 1318 002c 00100140 		.word	1073811456
 1319              		.cfi_endproc
 1320              	.LFE76:
 1322              		.section	.text.CMSIS_PA8_MCO_init,"ax",%progbits
 1323              		.align	1
 1324              		.global	CMSIS_PA8_MCO_init
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	CMSIS_PA8_MCO_init:
 1330              	.LFB77:
 826:Core/Src/stm32f103xx_CMSIS.c **** 
 827:Core/Src/stm32f103xx_CMSIS.c **** /**
 828:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 829:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  MCO c    PA8
 830:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 831:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 832:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 833:Core/Src/stm32f103xx_CMSIS.c ****  */
 834:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PA8_MCO_init(void) {
 1331              		.loc 2 834 31
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 1, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 1336 0000 80B4     		push	{r7}
 1337              		.cfi_def_cfa_offset 4
 1338              		.cfi_offset 7, -4
 1339 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 66


 1340              		.cfi_def_cfa_register 7
 835:Core/Src/stm32f103xx_CMSIS.c ****     //  MCO      RC
 836:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, RCC_CFGR_MCO_PLLCLK_DIV2);       //   
 1341              		.loc 2 836 5
 1342 0004 0E4B     		ldr	r3, .L83
 1343 0006 5B68     		ldr	r3, [r3, #4]
 1344 0008 0D4A     		ldr	r2, .L83
 1345 000a 43F0E063 		orr	r3, r3, #117440512
 1346 000e 5360     		str	r3, [r2, #4]
 837:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                           //  
 1347              		.loc 2 837 5
 1348 0010 0B4B     		ldr	r3, .L83
 1349 0012 9B69     		ldr	r3, [r3, #24]
 1350 0014 0A4A     		ldr	r2, .L83
 1351 0016 43F00403 		orr	r3, r3, #4
 1352 001a 9361     		str	r3, [r2, #24]
 838:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8, 0b11 << GPIO_CRH_MODE8_Pos);  //  GPIO
 1353              		.loc 2 838 5
 1354 001c 094B     		ldr	r3, .L83+4
 1355 001e 5B68     		ldr	r3, [r3, #4]
 1356 0020 084A     		ldr	r2, .L83+4
 1357 0022 43F00303 		orr	r3, r3, #3
 1358 0026 5360     		str	r3, [r2, #4]
 839:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8, 0b10 << GPIO_CRH_CNF8_Pos);    //  GPIO
 1359              		.loc 2 839 5
 1360 0028 064B     		ldr	r3, .L83+4
 1361 002a 5B68     		ldr	r3, [r3, #4]
 1362 002c 23F00C03 		bic	r3, r3, #12
 1363 0030 044A     		ldr	r2, .L83+4
 1364 0032 43F00803 		orr	r3, r3, #8
 1365 0036 5360     		str	r3, [r2, #4]
 840:Core/Src/stm32f103xx_CMSIS.c **** }
 1366              		.loc 2 840 1
 1367 0038 00BF     		nop
 1368 003a BD46     		mov	sp, r7
 1369              		.cfi_def_cfa_register 13
 1370              		@ sp needed
 1371 003c 80BC     		pop	{r7}
 1372              		.cfi_restore 7
 1373              		.cfi_def_cfa_offset 0
 1374 003e 7047     		bx	lr
 1375              	.L84:
 1376              		.align	2
 1377              	.L83:
 1378 0040 00100240 		.word	1073876992
 1379 0044 00080140 		.word	1073809408
 1380              		.cfi_endproc
 1381              	.LFE77:
 1383              		.section	.text.CMSIS_RCC_AFIO_enable,"ax",%progbits
 1384              		.align	1
 1385              		.global	CMSIS_RCC_AFIO_enable
 1386              		.syntax unified
 1387              		.thumb
 1388              		.thumb_func
 1390              	CMSIS_RCC_AFIO_enable:
 1391              	.LFB78:
 841:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 67


 842:Core/Src/stm32f103xx_CMSIS.c **** /*================================  EXTI =======================================*/
 843:Core/Src/stm32f103xx_CMSIS.c **** 
 844:Core/Src/stm32f103xx_CMSIS.c **** /**
 845:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 846:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  EXTI.
 847:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 10 Interrupts and events (. 197)
 848:Core/Src/stm32f103xx_CMSIS.c ****  *     ,    EXTI  
 849:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 850:Core/Src/stm32f103xx_CMSIS.c ****  */
 851:Core/Src/stm32f103xx_CMSIS.c **** 
 852:Core/Src/stm32f103xx_CMSIS.c **** //  10.1.1 SysTick calibration value register
 853:Core/Src/stm32f103xx_CMSIS.c **** //  The SysTick calibration value is set to 9000, which gives a reference time base of 1 ms with
 854:Core/Src/stm32f103xx_CMSIS.c **** //  the SysTick clock set to 9 MHz(max HCLK / 8).
 855:Core/Src/stm32f103xx_CMSIS.c **** //        9 MHz, ..    
 856:Core/Src/stm32f103xx_CMSIS.c **** 
 857:Core/Src/stm32f103xx_CMSIS.c **** //    10.1.2 Interrupt and exception vectors   
 858:Core/Src/stm32f103xx_CMSIS.c **** //        startup_stm32f1
 859:Core/Src/stm32f103xx_CMSIS.c **** //  . Figure 21. External interrupt/event GPIO mapping (. 210)
 860:Core/Src/stm32f103xx_CMSIS.c **** //      EXTI 0-15.
 861:Core/Src/stm32f103xx_CMSIS.c **** //      .
 862:Core/Src/stm32f103xx_CMSIS.c **** //     EXTI     
 863:Core/Src/stm32f103xx_CMSIS.c **** //  : EXTI0.    ,  PA0,  PB0,
 864:Core/Src/stm32f103xx_CMSIS.c **** //     . 210  :
 865:Core/Src/stm32f103xx_CMSIS.c **** 
 866:Core/Src/stm32f103xx_CMSIS.c **** /**
 867:Core/Src/stm32f103xx_CMSIS.c ****  *  1. To configure the AFIO_EXTICRx for the mapping of external interrupt/event lines onto GPIOs, 
 868:Core/Src/stm32f103xx_CMSIS.c ****  *  clock should first be enabled. Refer to Section 7.3.7: APB2 peripheral clock enable register
 869:Core/Src/stm32f103xx_CMSIS.c ****  *  (RCC_APB2ENR) for low-, medium-, high- and XL-density devices and, to Section 8.3.7: APB2 perip
 870:Core/Src/stm32f103xx_CMSIS.c ****  *  clock enable register (RCC_APB2ENR) for connectivity line devices.
 871:Core/Src/stm32f103xx_CMSIS.c ****  */
 872:Core/Src/stm32f103xx_CMSIS.c **** 
 873:Core/Src/stm32f103xx_CMSIS.c **** //   ,  ,     EXTI 
 874:Core/Src/stm32f103xx_CMSIS.c **** 
 875:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_AFIO_enable(void) {
 1392              		.loc 2 875 34
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 1, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 1397 0000 80B4     		push	{r7}
 1398              		.cfi_def_cfa_offset 4
 1399              		.cfi_offset 7, -4
 1400 0002 00AF     		add	r7, sp, #0
 1401              		.cfi_def_cfa_register 7
 876:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 1402              		.loc 2 876 5
 1403 0004 044B     		ldr	r3, .L86
 1404 0006 9B69     		ldr	r3, [r3, #24]
 1405 0008 034A     		ldr	r2, .L86
 1406 000a 43F00103 		orr	r3, r3, #1
 1407 000e 9361     		str	r3, [r2, #24]
 877:Core/Src/stm32f103xx_CMSIS.c **** }
 1408              		.loc 2 877 1
 1409 0010 00BF     		nop
 1410 0012 BD46     		mov	sp, r7
 1411              		.cfi_def_cfa_register 13
 1412              		@ sp needed
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 68


 1413 0014 80BC     		pop	{r7}
 1414              		.cfi_restore 7
 1415              		.cfi_def_cfa_offset 0
 1416 0016 7047     		bx	lr
 1417              	.L87:
 1418              		.align	2
 1419              	.L86:
 1420 0018 00100240 		.word	1073876992
 1421              		.cfi_endproc
 1422              	.LFE78:
 1424              		.section	.text.CMSIS_AFIO_EXTICR1_B0_select,"ax",%progbits
 1425              		.align	1
 1426              		.global	CMSIS_AFIO_EXTICR1_B0_select
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	CMSIS_AFIO_EXTICR1_B0_select:
 1432              	.LFB79:
 878:Core/Src/stm32f103xx_CMSIS.c **** //   ,     AFIO->EXTICR1, 
 879:Core/Src/stm32f103xx_CMSIS.c **** //   ,     PB0  
 880:Core/Src/stm32f103xx_CMSIS.c **** 
 881:Core/Src/stm32f103xx_CMSIS.c **** // . . 9.4.3 External interrupt configuration register 1 (AFIO_EXTICR1) (. 191)
 882:Core/Src/stm32f103xx_CMSIS.c **** 
 883:Core/Src/stm32f103xx_CMSIS.c **** /**
 884:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 0 to 3)
 885:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to select the source input for EXTIx external interrupt.
 886:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Section 10.2.5: External interrupt/event line mapping
 887:Core/Src/stm32f103xx_CMSIS.c ****  *  0000: PA[x] pin
 888:Core/Src/stm32f103xx_CMSIS.c ****  *  0001: PB[x] pin
 889:Core/Src/stm32f103xx_CMSIS.c ****  *  0010: PC[x] pin
 890:Core/Src/stm32f103xx_CMSIS.c ****  *  0011: PD[x] pin
 891:Core/Src/stm32f103xx_CMSIS.c ****  *  0100: PE[x] pin
 892:Core/Src/stm32f103xx_CMSIS.c ****  *  0101: PF[x] pin
 893:Core/Src/stm32f103xx_CMSIS.c ****  *  0110: PG[x] pin
 894:Core/Src/stm32f103xx_CMSIS.c ****  */
 895:Core/Src/stm32f103xx_CMSIS.c **** 
 896:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_AFIO_EXTICR1_B0_select(void) {
 1433              		.loc 2 896 41
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 1, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 1438 0000 80B4     		push	{r7}
 1439              		.cfi_def_cfa_offset 4
 1440              		.cfi_offset 7, -4
 1441 0002 00AF     		add	r7, sp, #0
 1442              		.cfi_def_cfa_register 7
 897:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(AFIO->EXTICR[0], AFIO_EXTICR1_EXTI0, AFIO_EXTICR1_EXTI0_PB);  // AFIO_EXTICR1, EXTI0
 1443              		.loc 2 897 5
 1444 0004 054B     		ldr	r3, .L89
 1445 0006 9B68     		ldr	r3, [r3, #8]
 1446 0008 23F00F03 		bic	r3, r3, #15
 1447 000c 034A     		ldr	r2, .L89
 1448 000e 43F00103 		orr	r3, r3, #1
 1449 0012 9360     		str	r3, [r2, #8]
 898:Core/Src/stm32f103xx_CMSIS.c **** }
 1450              		.loc 2 898 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 69


 1451 0014 00BF     		nop
 1452 0016 BD46     		mov	sp, r7
 1453              		.cfi_def_cfa_register 13
 1454              		@ sp needed
 1455 0018 80BC     		pop	{r7}
 1456              		.cfi_restore 7
 1457              		.cfi_def_cfa_offset 0
 1458 001a 7047     		bx	lr
 1459              	.L90:
 1460              		.align	2
 1461              	.L89:
 1462 001c 00000140 		.word	1073807360
 1463              		.cfi_endproc
 1464              	.LFE79:
 1466              		.section	.text.CMSIS_PB0_INPUT_Pull_Down_init,"ax",%progbits
 1467              		.align	1
 1468              		.global	CMSIS_PB0_INPUT_Pull_Down_init
 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
 1473              	CMSIS_PB0_INPUT_Pull_Down_init:
 1474              	.LFB80:
 899:Core/Src/stm32f103xx_CMSIS.c **** 
 900:Core/Src/stm32f103xx_CMSIS.c **** /**
 901:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31:16 Reserved
 902:Core/Src/stm32f103xx_CMSIS.c ****  */
 903:Core/Src/stm32f103xx_CMSIS.c **** 
 904:Core/Src/stm32f103xx_CMSIS.c **** //     PB0  .  
 905:Core/Src/stm32f103xx_CMSIS.c **** 
 906:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PB0_INPUT_Pull_Down_init(void) {
 1475              		.loc 2 906 43
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 1, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
 1480 0000 80B4     		push	{r7}
 1481              		.cfi_def_cfa_offset 4
 1482              		.cfi_offset 7, -4
 1483 0002 00AF     		add	r7, sp, #0
 1484              		.cfi_def_cfa_register 7
 907:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);                           //  
 1485              		.loc 2 907 5
 1486 0004 0D4B     		ldr	r3, .L92
 1487 0006 9B69     		ldr	r3, [r3, #24]
 1488 0008 0C4A     		ldr	r2, .L92
 1489 000a 43F00803 		orr	r3, r3, #8
 1490 000e 9361     		str	r3, [r2, #24]
 908:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF0, 0b10 << GPIO_CRL_CNF0_Pos);    //  
 1491              		.loc 2 908 5
 1492 0010 0B4B     		ldr	r3, .L92+4
 1493 0012 1B68     		ldr	r3, [r3]
 1494 0014 23F00C03 		bic	r3, r3, #12
 1495 0018 094A     		ldr	r2, .L92+4
 1496 001a 43F00803 		orr	r3, r3, #8
 1497 001e 1360     		str	r3, [r2]
 909:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE0, 0b00 << GPIO_CRL_MODE0_Pos);  //   
 1498              		.loc 2 909 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 70


 1499 0020 074B     		ldr	r3, .L92+4
 1500 0022 1B68     		ldr	r3, [r3]
 1501 0024 064A     		ldr	r2, .L92+4
 1502 0026 23F00303 		bic	r3, r3, #3
 1503 002a 1360     		str	r3, [r2]
 910:Core/Src/stm32f103xx_CMSIS.c ****     GPIOB->BSRR = GPIO_BSRR_BR0;                                         //   
 1504              		.loc 2 910 10
 1505 002c 044B     		ldr	r3, .L92+4
 1506              		.loc 2 910 17
 1507 002e 4FF48032 		mov	r2, #65536
 1508 0032 1A61     		str	r2, [r3, #16]
 911:Core/Src/stm32f103xx_CMSIS.c **** }
 1509              		.loc 2 911 1
 1510 0034 00BF     		nop
 1511 0036 BD46     		mov	sp, r7
 1512              		.cfi_def_cfa_register 13
 1513              		@ sp needed
 1514 0038 80BC     		pop	{r7}
 1515              		.cfi_restore 7
 1516              		.cfi_def_cfa_offset 0
 1517 003a 7047     		bx	lr
 1518              	.L93:
 1519              		.align	2
 1520              	.L92:
 1521 003c 00100240 		.word	1073876992
 1522 0040 000C0140 		.word	1073810432
 1523              		.cfi_endproc
 1524              	.LFE80:
 1526              		.section	.text.CMSIS_EXTI_0_init,"ax",%progbits
 1527              		.align	1
 1528              		.global	CMSIS_EXTI_0_init
 1529              		.syntax unified
 1530              		.thumb
 1531              		.thumb_func
 1533              	CMSIS_EXTI_0_init:
 1534              	.LFB81:
 912:Core/Src/stm32f103xx_CMSIS.c **** 
 913:Core/Src/stm32f103xx_CMSIS.c **** //      . 10.3 (. 211)
 914:Core/Src/stm32f103xx_CMSIS.c **** 
 915:Core/Src/stm32f103xx_CMSIS.c **** /**
 916:Core/Src/stm32f103xx_CMSIS.c ****  *  10.3 EXTI registers
 917:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Section 2.2 on page 45 for a list of abbreviations used in register descriptions.
 918:Core/Src/stm32f103xx_CMSIS.c ****  *  The peripheral registers have to be accessed by words (32-bit).
 919:Core/Src/stm32f103xx_CMSIS.c ****  */
 920:Core/Src/stm32f103xx_CMSIS.c **** 
 921:Core/Src/stm32f103xx_CMSIS.c **** //    2  Interrupt mask register (EXTI_IMR)  Event mask registe
 922:Core/Src/stm32f103xx_CMSIS.c **** 
 923:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_EXTI_0_init(void) {
 1535              		.loc 2 923 30
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
 1539 0000 80B5     		push	{r7, lr}
 1540              		.cfi_def_cfa_offset 8
 1541              		.cfi_offset 7, -8
 1542              		.cfi_offset 14, -4
 1543 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 71


 1544              		.cfi_def_cfa_register 7
 924:Core/Src/stm32f103xx_CMSIS.c ****     /**
 925:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 MRx: Interrupt Mask on line x
 926:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Interrupt request from Line x is masked
 927:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Interrupt request from Line x is not masked
 928:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 929:Core/Src/stm32f103xx_CMSIS.c ****      */
 930:Core/Src/stm32f103xx_CMSIS.c **** 
 931:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR0);  //   EXTI0  
 1545              		.loc 2 931 5
 1546 0004 084B     		ldr	r3, .L95
 1547 0006 1B68     		ldr	r3, [r3]
 1548 0008 074A     		ldr	r2, .L95
 1549 000a 43F00103 		orr	r3, r3, #1
 1550 000e 1360     		str	r3, [r2]
 932:Core/Src/stm32f103xx_CMSIS.c **** 
 933:Core/Src/stm32f103xx_CMSIS.c ****     /**
 934:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0).
 935:Core/Src/stm32f103xx_CMSIS.c ****      */
 936:Core/Src/stm32f103xx_CMSIS.c **** 
 937:Core/Src/stm32f103xx_CMSIS.c ****     /*     EMR,      */
 938:Core/Src/stm32f103xx_CMSIS.c ****     // CLEAR_BIT(EXTI->EMR, EXTI_EMR_EM0);//   ,  
 939:Core/Src/stm32f103xx_CMSIS.c **** 
 940:Core/Src/stm32f103xx_CMSIS.c ****     /*      . . 10.3.3 Risi
 941:Core/Src/stm32f103xx_CMSIS.c **** 
 942:Core/Src/stm32f103xx_CMSIS.c ****     /**
 943:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 TRx: Rising trigger event configuration bit of line x
 944:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Rising trigger disabled (for Event and Interrupt) for input line
 945:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Rising trigger enabled (for Event and Interrupt) for input line.
 946:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 947:Core/Src/stm32f103xx_CMSIS.c ****      *
 948:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: The external wakeup lines are edge triggered, no glitches must be generated on these 
 949:Core/Src/stm32f103xx_CMSIS.c ****      *  If a rising edge on external interrupt line occurs during writing of EXTI_RTSR register, th
 950:Core/Src/stm32f103xx_CMSIS.c ****      *  pending bit will not be set.
 951:Core/Src/stm32f103xx_CMSIS.c ****      *  Rising and Falling edge triggers can be set for the same interrupt line. In this configurat
 952:Core/Src/stm32f103xx_CMSIS.c ****      *  both generate a trigger condition.
 953:Core/Src/stm32f103xx_CMSIS.c ****      */
 954:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR0);  //    .
 1551              		.loc 2 954 5
 1552 0010 054B     		ldr	r3, .L95
 1553 0012 9B68     		ldr	r3, [r3, #8]
 1554 0014 044A     		ldr	r2, .L95
 1555 0016 43F00103 		orr	r3, r3, #1
 1556 001a 9360     		str	r3, [r2, #8]
 955:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(EXTI->FTSR, EXTI_FTSR_TR0);//   .
 956:Core/Src/stm32f103xx_CMSIS.c **** 
 957:Core/Src/stm32f103xx_CMSIS.c ****     /**
 958:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0)
 959:Core/Src/stm32f103xx_CMSIS.c ****      */
 960:Core/Src/stm32f103xx_CMSIS.c **** 
 961:Core/Src/stm32f103xx_CMSIS.c ****     /**
 962:Core/Src/stm32f103xx_CMSIS.c ****      *   10.3.5 Software interrupt event register (EXTI_SWIER)
 963:Core/Src/stm32f103xx_CMSIS.c ****      *       
 964:Core/Src/stm32f103xx_CMSIS.c ****      */
 965:Core/Src/stm32f103xx_CMSIS.c **** 
 966:Core/Src/stm32f103xx_CMSIS.c ****     /**
 967:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 SWIERx: Software interrupt on line x
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 72


 968:Core/Src/stm32f103xx_CMSIS.c ****      *  If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it
 969:Core/Src/stm32f103xx_CMSIS.c ****      *  '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generat
 970:Core/Src/stm32f103xx_CMSIS.c ****      *  This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing a 1 into the b
 971:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 used in connectivity line devices and is reserved otherwise
 972:Core/Src/stm32f103xx_CMSIS.c ****      */
 973:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(EXTI->SWIER, EXTI_SWIER_SWIER0);//   
 974:Core/Src/stm32f103xx_CMSIS.c **** 
 975:Core/Src/stm32f103xx_CMSIS.c ****     /*
 976:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0)
 977:Core/Src/stm32f103xx_CMSIS.c ****      */
 978:Core/Src/stm32f103xx_CMSIS.c **** 
 979:Core/Src/stm32f103xx_CMSIS.c ****     /**
 980:Core/Src/stm32f103xx_CMSIS.c ****      *  . 10.3.6 Pending register (EXTI_PR)
 981:Core/Src/stm32f103xx_CMSIS.c ****      *      .   Handler
 982:Core/Src/stm32f103xx_CMSIS.c ****      *    ,      .
 983:Core/Src/stm32f103xx_CMSIS.c ****      */
 984:Core/Src/stm32f103xx_CMSIS.c **** 
 985:Core/Src/stm32f103xx_CMSIS.c ****     /**
 986:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 PRx: Pending bit
 987:Core/Src/stm32f103xx_CMSIS.c ****      *  0: No trigger request occurred
 988:Core/Src/stm32f103xx_CMSIS.c ****      *  1: selected trigger request occurred
 989:Core/Src/stm32f103xx_CMSIS.c ****      *  This bit is set when the selected edge event arrives on the external interrupt line. This b
 990:Core/Src/stm32f103xx_CMSIS.c ****      *  cleared by writing a 1 into the bit.
 991:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.
 992:Core/Src/stm32f103xx_CMSIS.c ****      */
 993:Core/Src/stm32f103xx_CMSIS.c **** 
 994:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(EXTI->PR, EXTI_PR_PR0); //   
 995:Core/Src/stm32f103xx_CMSIS.c **** 
 996:Core/Src/stm32f103xx_CMSIS.c ****     /**
 997:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0)
 998:Core/Src/stm32f103xx_CMSIS.c ****      */
 999:Core/Src/stm32f103xx_CMSIS.c **** 
1000:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(EXTI0_IRQn);  //     EXTI0
 1557              		.loc 2 1000 5
 1558 001c 0620     		movs	r0, #6
 1559 001e FFF7FEFF 		bl	__NVIC_EnableIRQ
1001:Core/Src/stm32f103xx_CMSIS.c **** }
 1560              		.loc 2 1001 1
 1561 0022 00BF     		nop
 1562 0024 80BD     		pop	{r7, pc}
 1563              	.L96:
 1564 0026 00BF     		.align	2
 1565              	.L95:
 1566 0028 00040140 		.word	1073808384
 1567              		.cfi_endproc
 1568              	.LFE81:
 1570              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1571              		.align	1
 1572              		.weak	EXTI0_IRQHandler
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1577              	EXTI0_IRQHandler:
 1578              	.LFB82:
1002:Core/Src/stm32f103xx_CMSIS.c **** 
1003:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void EXTI0_IRQHandler(void) {
 1579              		.loc 2 1003 36
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 73


 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 1, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 1584 0000 80B4     		push	{r7}
 1585              		.cfi_def_cfa_offset 4
 1586              		.cfi_offset 7, -4
 1587 0002 00AF     		add	r7, sp, #0
 1588              		.cfi_def_cfa_register 7
1004:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(EXTI->PR, EXTI_PR_PR0);  //   
 1589              		.loc 2 1004 5
 1590 0004 044B     		ldr	r3, .L98
 1591 0006 5B69     		ldr	r3, [r3, #20]
 1592 0008 034A     		ldr	r2, .L98
 1593 000a 43F00103 		orr	r3, r3, #1
 1594 000e 5361     		str	r3, [r2, #20]
1005:Core/Src/stm32f103xx_CMSIS.c **** }
 1595              		.loc 2 1005 1
 1596 0010 00BF     		nop
 1597 0012 BD46     		mov	sp, r7
 1598              		.cfi_def_cfa_register 13
 1599              		@ sp needed
 1600 0014 80BC     		pop	{r7}
 1601              		.cfi_restore 7
 1602              		.cfi_def_cfa_offset 0
 1603 0016 7047     		bx	lr
 1604              	.L99:
 1605              		.align	2
 1606              	.L98:
 1607 0018 00040140 		.word	1073808384
 1608              		.cfi_endproc
 1609              	.LFE82:
 1611              		.section	.text.CMSIS_TIM3_init,"ax",%progbits
 1612              		.align	1
 1613              		.global	CMSIS_TIM3_init
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1618              	CMSIS_TIM3_init:
 1619              	.LFB83:
1006:Core/Src/stm32f103xx_CMSIS.c **** 
1007:Core/Src/stm32f103xx_CMSIS.c **** /*================================    TIM3 ========================
1008:Core/Src/stm32f103xx_CMSIS.c **** 
1009:Core/Src/stm32f103xx_CMSIS.c **** /**
1010:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1011:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif General-purpose timers (TIM2 to TIM5)
1012:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 15 General-purpose timers (TIM2 to TIM5) (. 365)
1013:Core/Src/stm32f103xx_CMSIS.c ****  *    ,    
1014:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1015:Core/Src/stm32f103xx_CMSIS.c ****  */
1016:Core/Src/stm32f103xx_CMSIS.c **** /**
1017:Core/Src/stm32f103xx_CMSIS.c ****  *   16 . PSC  16 .
1018:Core/Src/stm32f103xx_CMSIS.c ****  *  The time - base unit includes :
1019:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter register(TIMx_CNT) -  
1020:Core/Src/stm32f103xx_CMSIS.c ****  *  Prescaler register(TIMx_PSC) -  
1021:Core/Src/stm32f103xx_CMSIS.c ****  *  Auto - Reload register(TIMx_ARR) -   
1022:Core/Src/stm32f103xx_CMSIS.c ****  *
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 74


1023:Core/Src/stm32f103xx_CMSIS.c ****  *      CK_CNT, 
1024:Core/Src/stm32f103xx_CMSIS.c ****  *    CEN,    TIMx_CR1 
1025:Core/Src/stm32f103xx_CMSIS.c ****  *  :     CNT_EN 
1026:Core/Src/stm32f103xx_CMSIS.c ****  *   TIMx->PSC      0 
1027:Core/Src/stm32f103xx_CMSIS.c ****  *     , ..  .
1028:Core/Src/stm32f103xx_CMSIS.c ****  */
1029:Core/Src/stm32f103xx_CMSIS.c **** /**
1030:Core/Src/stm32f103xx_CMSIS.c **** *  Counter modes
1031:Core/Src/stm32f103xx_CMSIS.c **** *  Upcounting mode
1032:Core/Src/stm32f103xx_CMSIS.c **** *    Up,    0   
1033:Core/Src/stm32f103xx_CMSIS.c **** *      .
1034:Core/Src/stm32f103xx_CMSIS.c **** *   Update     
1035:Core/Src/stm32f103xx_CMSIS.c **** *     UG   TIMx->EGR(  
1036:Core/Src/stm32f103xx_CMSIS.c **** *
1037:Core/Src/stm32f103xx_CMSIS.c **** *   UEV   ,  
1038:Core/Src/stm32f103xx_CMSIS.c **** *        
1039:Core/Src/stm32f103xx_CMSIS.c **** *   .  Update   
1040:Core/Src/stm32f103xx_CMSIS.c **** *       0,   
1041:Core/Src/stm32f103xx_CMSIS.c **** *   .
1042:Core/Src/stm32f103xx_CMSIS.c **** *   ,    URS (   
1043:Core/Src/stm32f103xx_CMSIS.c **** *     UG   update UEV,   
1044:Core/Src/stm32f103xx_CMSIS.c **** *     interrupt  DMA).   
1045:Core/Src/stm32f103xx_CMSIS.c **** *  update,        
1046:Core/Src/stm32f103xx_CMSIS.c **** *
1047:Core/Src/stm32f103xx_CMSIS.c **** *    Update event,     
1048:Core/Src/stm32f103xx_CMSIS.c **** *  UIF   TIMx->SR
1049:Core/Src/stm32f103xx_CMSIS.c **** *    :
1050:Core/Src/stm32f103xx_CMSIS.c **** *  -  TIMx->PSC   
1051:Core/Src/stm32f103xx_CMSIS.c **** *  -     
1052:Core/Src/stm32f103xx_CMSIS.c **** 
1053:Core/Src/stm32f103xx_CMSIS.c **** *  ARPE(auto-reload preload)  TIMx->CR1    TIMx->ARR
1054:Core/Src/stm32f103xx_CMSIS.c **** *  ..   TIMx->CR1  ARPE  1,    TIMx->ARR,
1055:Core/Src/stm32f103xx_CMSIS.c **** *    TIMx->ARR ,   
1056:Core/Src/stm32f103xx_CMSIS.c **** */
1057:Core/Src/stm32f103xx_CMSIS.c **** 
1058:Core/Src/stm32f103xx_CMSIS.c **** /**
1059:Core/Src/stm32f103xx_CMSIS.c **** *  Center-aligned mode (up/down counting)
1060:Core/Src/stm32f103xx_CMSIS.c **** *       ,   
1061:Core/Src/stm32f103xx_CMSIS.c **** *     ,   
1062:Core/Src/stm32f103xx_CMSIS.c **** *    ,   
1063:Core/Src/stm32f103xx_CMSIS.c **** *
1064:Core/Src/stm32f103xx_CMSIS.c **** *  Center-aligned mode ,   CMS   TIMx->CR1  
1065:Core/Src/stm32f103xx_CMSIS.c **** *  01 -      Down
1066:Core/Src/stm32f103xx_CMSIS.c **** *  02 -      Up
1067:Core/Src/stm32f103xx_CMSIS.c **** *  03 -      Down,   Up
1068:Core/Src/stm32f103xx_CMSIS.c **** *  :   Edge    Center-aligned mode,
1069:Core/Src/stm32f103xx_CMSIS.c **** *         DIR   TIM
1070:Core/Src/stm32f103xx_CMSIS.c **** *        
1071:Core/Src/stm32f103xx_CMSIS.c **** 
1072:Core/Src/stm32f103xx_CMSIS.c **** */
1073:Core/Src/stm32f103xx_CMSIS.c **** 
1074:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_init(void) {
 1620              		.loc 2 1074 28
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 0
 1623              		@ frame_needed = 1, uses_anonymous_args = 0
 1624 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 75


 1625              		.cfi_def_cfa_offset 8
 1626              		.cfi_offset 7, -8
 1627              		.cfi_offset 14, -4
 1628 0002 00AF     		add	r7, sp, #0
 1629              		.cfi_def_cfa_register 7
1075:Core/Src/stm32f103xx_CMSIS.c ****     /*   ( 48)*/
1076:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);  //   
 1630              		.loc 2 1076 5
 1631 0004 2E4B     		ldr	r3, .L101
 1632 0006 DB69     		ldr	r3, [r3, #28]
 1633 0008 2D4A     		ldr	r2, .L101
 1634 000a 43F00203 		orr	r3, r3, #2
 1635 000e D361     		str	r3, [r2, #28]
1077:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 1636              		.loc 2 1077 5
 1637 0010 2B4B     		ldr	r3, .L101
 1638 0012 9B69     		ldr	r3, [r3, #24]
 1639 0014 2A4A     		ldr	r2, .L101
 1640 0016 43F00103 		orr	r3, r3, #1
 1641 001a 9361     		str	r3, [r2, #24]
1078:Core/Src/stm32f103xx_CMSIS.c **** 
1079:Core/Src/stm32f103xx_CMSIS.c ****     /*  3 ( 404)*/
1080:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.1 TIMx control register 1 (TIMx_CR1)
1081:Core/Src/stm32f103xx_CMSIS.c **** 
1082:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM3->CR1, TIM_CR1_CEN);  // 
1083:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS);                               //  
 1642              		.loc 2 1083 5
 1643 001c 294B     		ldr	r3, .L101+4
 1644 001e 1B68     		ldr	r3, [r3]
 1645 0020 284A     		ldr	r2, .L101+4
 1646 0022 23F00203 		bic	r3, r3, #2
 1647 0026 1360     		str	r3, [r2]
1084:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_URS);                                //  
 1648              		.loc 2 1084 5
 1649 0028 264B     		ldr	r3, .L101+4
 1650 002a 1B68     		ldr	r3, [r3]
 1651 002c 254A     		ldr	r2, .L101+4
 1652 002e 23F00403 		bic	r3, r3, #4
 1653 0032 1360     		str	r3, [r2]
1085:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_OPM);                                  // One pulse mode off(
 1654              		.loc 2 1085 5
 1655 0034 234B     		ldr	r3, .L101+4
 1656 0036 1B68     		ldr	r3, [r3]
 1657 0038 224A     		ldr	r2, .L101+4
 1658 003a 43F00803 		orr	r3, r3, #8
 1659 003e 1360     		str	r3, [r2]
1086:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_DIR);                                  //  
 1660              		.loc 2 1086 5
 1661 0040 204B     		ldr	r3, .L101+4
 1662 0042 1B68     		ldr	r3, [r3]
 1663 0044 1F4A     		ldr	r2, .L101+4
 1664 0046 43F01003 		orr	r3, r3, #16
 1665 004a 1360     		str	r3, [r2]
1087:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 1666              		.loc 2 1087 5
 1667 004c 1D4B     		ldr	r3, .L101+4
 1668 004e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 76


 1669 0050 1C4A     		ldr	r2, .L101+4
 1670 0052 23F06003 		bic	r3, r3, #96
 1671 0056 1360     		str	r3, [r2]
1088:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_ARPE);                                 // Auto-reload preload enable
 1672              		.loc 2 1088 5
 1673 0058 1A4B     		ldr	r3, .L101+4
 1674 005a 1B68     		ldr	r3, [r3]
 1675 005c 194A     		ldr	r2, .L101+4
 1676 005e 43F08003 		orr	r3, r3, #128
 1677 0062 1360     		str	r3, [r2]
1089:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 1678              		.loc 2 1089 5
 1679 0064 174B     		ldr	r3, .L101+4
 1680 0066 1B68     		ldr	r3, [r3]
 1681 0068 164A     		ldr	r2, .L101+4
 1682 006a 23F44073 		bic	r3, r3, #768
 1683 006e 1360     		str	r3, [r2]
1090:Core/Src/stm32f103xx_CMSIS.c **** 
1091:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR2, TIM_CR2_MMS_Msk, 0b010 << TIM_CR2_MMS_Pos);  //  
 1684              		.loc 2 1091 5
 1685 0070 144B     		ldr	r3, .L101+4
 1686 0072 5B68     		ldr	r3, [r3, #4]
 1687 0074 23F07003 		bic	r3, r3, #112
 1688 0078 124A     		ldr	r2, .L101+4
 1689 007a 43F02003 		orr	r3, r3, #32
 1690 007e 5360     		str	r3, [r2, #4]
1092:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->SMCR, TIM_SMCR_MSM);
 1691              		.loc 2 1092 5
 1692 0080 104B     		ldr	r3, .L101+4
 1693 0082 9B68     		ldr	r3, [r3, #8]
 1694 0084 0F4A     		ldr	r2, .L101+4
 1695 0086 43F08003 		orr	r3, r3, #128
 1696 008a 9360     		str	r3, [r2, #8]
1093:Core/Src/stm32f103xx_CMSIS.c ****     /*  ( 409)*/
1094:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1095:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->DIER, TIM_DIER_UIE);  // Update interrupt enable
 1697              		.loc 2 1095 5
 1698 008c 0D4B     		ldr	r3, .L101+4
 1699 008e DB68     		ldr	r3, [r3, #12]
 1700 0090 0C4A     		ldr	r2, .L101+4
 1701 0092 43F00103 		orr	r3, r3, #1
 1702 0096 D360     		str	r3, [r2, #12]
1096:Core/Src/stm32f103xx_CMSIS.c **** 
1097:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.5 TIMx status register (TIMx_SR) -  
1098:Core/Src/stm32f103xx_CMSIS.c **** 
1099:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->PSC = 7200 - 1;
 1703              		.loc 2 1099 9
 1704 0098 0A4B     		ldr	r3, .L101+4
 1705              		.loc 2 1099 15
 1706 009a 41F61F42 		movw	r2, #7199
 1707 009e 9A62     		str	r2, [r3, #40]
1100:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->ARR = 10000;  // 1 
 1708              		.loc 2 1100 9
 1709 00a0 084B     		ldr	r3, .L101+4
 1710              		.loc 2 1100 15
 1711 00a2 42F21072 		movw	r2, #10000
 1712 00a6 DA62     		str	r2, [r3, #44]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 77


1101:Core/Src/stm32f103xx_CMSIS.c **** 
1102:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(TIM3_IRQn);        //    
 1713              		.loc 2 1102 5
 1714 00a8 1D20     		movs	r0, #29
 1715 00aa FFF7FEFF 		bl	__NVIC_EnableIRQ
1103:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_CEN);  //  
 1716              		.loc 2 1103 5
 1717 00ae 054B     		ldr	r3, .L101+4
 1718 00b0 1B68     		ldr	r3, [r3]
 1719 00b2 044A     		ldr	r2, .L101+4
 1720 00b4 43F00103 		orr	r3, r3, #1
 1721 00b8 1360     		str	r3, [r2]
1104:Core/Src/stm32f103xx_CMSIS.c **** }
 1722              		.loc 2 1104 1
 1723 00ba 00BF     		nop
 1724 00bc 80BD     		pop	{r7, pc}
 1725              	.L102:
 1726 00be 00BF     		.align	2
 1727              	.L101:
 1728 00c0 00100240 		.word	1073876992
 1729 00c4 00040040 		.word	1073742848
 1730              		.cfi_endproc
 1731              	.LFE83:
 1733              		.section	.text.CMSIS_TIM4_init,"ax",%progbits
 1734              		.align	1
 1735              		.global	CMSIS_TIM4_init
 1736              		.syntax unified
 1737              		.thumb
 1738              		.thumb_func
 1740              	CMSIS_TIM4_init:
 1741              	.LFB84:
1105:Core/Src/stm32f103xx_CMSIS.c **** 
1106:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM4_init(void) {
 1742              		.loc 2 1106 28
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 0
 1745              		@ frame_needed = 1, uses_anonymous_args = 0
 1746 0000 80B5     		push	{r7, lr}
 1747              		.cfi_def_cfa_offset 8
 1748              		.cfi_offset 7, -8
 1749              		.cfi_offset 14, -4
 1750 0002 00AF     		add	r7, sp, #0
 1751              		.cfi_def_cfa_register 7
1107:Core/Src/stm32f103xx_CMSIS.c ****     /*   ( 48)*/
1108:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);  //   
 1752              		.loc 2 1108 5
 1753 0004 404B     		ldr	r3, .L104
 1754 0006 DB69     		ldr	r3, [r3, #28]
 1755 0008 3F4A     		ldr	r2, .L104
 1756 000a 43F00403 		orr	r3, r3, #4
 1757 000e D361     		str	r3, [r2, #28]
1109:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 1758              		.loc 2 1109 5
 1759 0010 3D4B     		ldr	r3, .L104
 1760 0012 9B69     		ldr	r3, [r3, #24]
 1761 0014 3C4A     		ldr	r2, .L104
 1762 0016 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 78


 1763 001a 9361     		str	r3, [r2, #24]
1110:Core/Src/stm32f103xx_CMSIS.c **** 
1111:Core/Src/stm32f103xx_CMSIS.c ****     /*  3 ( 404)*/
1112:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.1 TIMx control register 1 (TIMx_CR1)
1113:Core/Src/stm32f103xx_CMSIS.c **** 
1114:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM4->CR1, TIM_CR1_CEN);  // 
1115:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->CR1, TIM_CR1_UDIS);                               //  
 1764              		.loc 2 1115 5
 1765 001c 3B4B     		ldr	r3, .L104+4
 1766 001e 1B68     		ldr	r3, [r3]
 1767 0020 3A4A     		ldr	r2, .L104+4
 1768 0022 23F00203 		bic	r3, r3, #2
 1769 0026 1360     		str	r3, [r2]
1116:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->CR1, TIM_CR1_URS);                                //  
 1770              		.loc 2 1116 5
 1771 0028 384B     		ldr	r3, .L104+4
 1772 002a 1B68     		ldr	r3, [r3]
 1773 002c 374A     		ldr	r2, .L104+4
 1774 002e 23F00403 		bic	r3, r3, #4
 1775 0032 1360     		str	r3, [r2]
1117:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->CR1, TIM_CR1_OPM);                                // One pulse mode off(
 1776              		.loc 2 1117 5
 1777 0034 354B     		ldr	r3, .L104+4
 1778 0036 1B68     		ldr	r3, [r3]
 1779 0038 344A     		ldr	r2, .L104+4
 1780 003a 23F00803 		bic	r3, r3, #8
 1781 003e 1360     		str	r3, [r2]
1118:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->CR1, TIM_CR1_DIR);                                //  
 1782              		.loc 2 1118 5
 1783 0040 324B     		ldr	r3, .L104+4
 1784 0042 1B68     		ldr	r3, [r3]
 1785 0044 314A     		ldr	r2, .L104+4
 1786 0046 23F01003 		bic	r3, r3, #16
 1787 004a 1360     		str	r3, [r2]
1119:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM4->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 1788              		.loc 2 1119 5
 1789 004c 2F4B     		ldr	r3, .L104+4
 1790 004e 1B68     		ldr	r3, [r3]
 1791 0050 2E4A     		ldr	r2, .L104+4
 1792 0052 23F06003 		bic	r3, r3, #96
 1793 0056 1360     		str	r3, [r2]
1120:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM4->CR1, TIM_CR1_ARPE);                                 // Auto-reload preload enable
 1794              		.loc 2 1120 5
 1795 0058 2C4B     		ldr	r3, .L104+4
 1796 005a 1B68     		ldr	r3, [r3]
 1797 005c 2B4A     		ldr	r2, .L104+4
 1798 005e 43F08003 		orr	r3, r3, #128
 1799 0062 1360     		str	r3, [r2]
1121:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM4->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 1800              		.loc 2 1121 5
 1801 0064 294B     		ldr	r3, .L104+4
 1802 0066 1B68     		ldr	r3, [r3]
 1803 0068 284A     		ldr	r2, .L104+4
 1804 006a 23F44073 		bic	r3, r3, #768
 1805 006e 1360     		str	r3, [r2]
1122:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM4->SMCR, TIM_SMCR_MSM);
1123:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 79


1124:Core/Src/stm32f103xx_CMSIS.c ****     /*  ( 409)*/
1125:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1126:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM4->DIER, TIM_DIER_UIE);  // Update interrupt enable
 1806              		.loc 2 1126 5
 1807 0070 264B     		ldr	r3, .L104+4
 1808 0072 DB68     		ldr	r3, [r3, #12]
 1809 0074 254A     		ldr	r2, .L104+4
 1810 0076 43F00103 		orr	r3, r3, #1
 1811 007a D360     		str	r3, [r2, #12]
1127:Core/Src/stm32f103xx_CMSIS.c **** 
1128:Core/Src/stm32f103xx_CMSIS.c ****     TIM4->PSC = 9 - 1;
 1812              		.loc 2 1128 9
 1813 007c 234B     		ldr	r3, .L104+4
 1814              		.loc 2 1128 15
 1815 007e 0822     		movs	r2, #8
 1816 0080 9A62     		str	r2, [r3, #40]
1129:Core/Src/stm32f103xx_CMSIS.c ****     TIM4->ARR = 0xFFFF;
 1817              		.loc 2 1129 9
 1818 0082 224B     		ldr	r3, .L104+4
 1819              		.loc 2 1129 15
 1820 0084 4FF6FF72 		movw	r2, #65535
 1821 0088 DA62     		str	r2, [r3, #44]
1130:Core/Src/stm32f103xx_CMSIS.c **** 
1131:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->CCMR1, TIM_CCMR1_CC1S);
 1822              		.loc 2 1131 5
 1823 008a 204B     		ldr	r3, .L104+4
 1824 008c 9B69     		ldr	r3, [r3, #24]
 1825 008e 1F4A     		ldr	r2, .L104+4
 1826 0090 23F00303 		bic	r3, r3, #3
 1827 0094 9361     		str	r3, [r2, #24]
1132:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->CCER, TIM_CCER_CC1P);
 1828              		.loc 2 1132 5
 1829 0096 1D4B     		ldr	r3, .L104+4
 1830 0098 1B6A     		ldr	r3, [r3, #32]
 1831 009a 1C4A     		ldr	r2, .L104+4
 1832 009c 23F00203 		bic	r3, r3, #2
 1833 00a0 1362     		str	r3, [r2, #32]
1133:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM4->SMCR, TIM_SMCR_TS_Msk, 0b010 << TIM_SMCR_TS_Pos);    // 010   
 1834              		.loc 2 1133 5
 1835 00a2 1A4B     		ldr	r3, .L104+4
 1836 00a4 9B68     		ldr	r3, [r3, #8]
 1837 00a6 23F07003 		bic	r3, r3, #112
 1838 00aa 184A     		ldr	r2, .L104+4
 1839 00ac 43F02003 		orr	r3, r3, #32
 1840 00b0 9360     		str	r3, [r2, #8]
1134:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM4->SMCR, TIM_SMCR_SMS_Msk, 0b101 << TIM_SMCR_SMS_Pos);  // 101 Gated_Mode
 1841              		.loc 2 1134 5
 1842 00b2 164B     		ldr	r3, .L104+4
 1843 00b4 9B68     		ldr	r3, [r3, #8]
 1844 00b6 23F00703 		bic	r3, r3, #7
 1845 00ba 144A     		ldr	r2, .L104+4
 1846 00bc 43F00503 		orr	r3, r3, #5
 1847 00c0 9360     		str	r3, [r2, #8]
1135:Core/Src/stm32f103xx_CMSIS.c **** 
1136:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM4->SMCR, TIM_SMCR_ETF_Msk, 0b1111 << TIM_SMCR_ETF_Pos);  // 1111: fSAMPLING=fDTS/
 1848              		.loc 2 1136 5
 1849 00c2 124B     		ldr	r3, .L104+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 80


 1850 00c4 9B68     		ldr	r3, [r3, #8]
 1851 00c6 114A     		ldr	r2, .L104+4
 1852 00c8 43F47063 		orr	r3, r3, #3840
 1853 00cc 9360     		str	r3, [r2, #8]
1137:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM4->SMCR, TIM_SMCR_ETPS_Msk, 0b00 << TIM_SMCR_ETPS_Pos);  // 00: Prescaler OFF
 1854              		.loc 2 1137 5
 1855 00ce 0F4B     		ldr	r3, .L104+4
 1856 00d0 9B68     		ldr	r3, [r3, #8]
 1857 00d2 0E4A     		ldr	r2, .L104+4
 1858 00d4 23F44053 		bic	r3, r3, #12288
 1859 00d8 9360     		str	r3, [r2, #8]
1138:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->SMCR, TIM_SMCR_ECE);                                   // 0: External clock mod
 1860              		.loc 2 1138 5
 1861 00da 0C4B     		ldr	r3, .L104+4
 1862 00dc 9B68     		ldr	r3, [r3, #8]
 1863 00de 0B4A     		ldr	r2, .L104+4
 1864 00e0 23F48043 		bic	r3, r3, #16384
 1865 00e4 9360     		str	r3, [r2, #8]
1139:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM4->SMCR, TIM_SMCR_ETP);                                   // 0: ETR is non-inverte
 1866              		.loc 2 1139 5
 1867 00e6 094B     		ldr	r3, .L104+4
 1868 00e8 9B68     		ldr	r3, [r3, #8]
 1869 00ea 084A     		ldr	r2, .L104+4
 1870 00ec 23F40043 		bic	r3, r3, #32768
 1871 00f0 9360     		str	r3, [r2, #8]
1140:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(TIM4_IRQn);                                             //  
 1872              		.loc 2 1140 5
 1873 00f2 1E20     		movs	r0, #30
 1874 00f4 FFF7FEFF 		bl	__NVIC_EnableIRQ
1141:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM4->CR1, TIM_CR1_CEN);                                       //  
 1875              		.loc 2 1141 5
 1876 00f8 044B     		ldr	r3, .L104+4
 1877 00fa 1B68     		ldr	r3, [r3]
 1878 00fc 034A     		ldr	r2, .L104+4
 1879 00fe 43F00103 		orr	r3, r3, #1
 1880 0102 1360     		str	r3, [r2]
1142:Core/Src/stm32f103xx_CMSIS.c **** }
 1881              		.loc 2 1142 1
 1882 0104 00BF     		nop
 1883 0106 80BD     		pop	{r7, pc}
 1884              	.L105:
 1885              		.align	2
 1886              	.L104:
 1887 0108 00100240 		.word	1073876992
 1888 010c 00080040 		.word	1073743872
 1889              		.cfi_endproc
 1890              	.LFE84:
 1892              		.section	.text.CMSIS_TIM3_init_Gated_Mode,"ax",%progbits
 1893              		.align	1
 1894              		.global	CMSIS_TIM3_init_Gated_Mode
 1895              		.syntax unified
 1896              		.thumb
 1897              		.thumb_func
 1899              	CMSIS_TIM3_init_Gated_Mode:
 1900              	.LFB85:
1143:Core/Src/stm32f103xx_CMSIS.c **** 
1144:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_init_Gated_Mode(void) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 81


 1901              		.loc 2 1144 39
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 1, uses_anonymous_args = 0
 1905 0000 80B5     		push	{r7, lr}
 1906              		.cfi_def_cfa_offset 8
 1907              		.cfi_offset 7, -8
 1908              		.cfi_offset 14, -4
 1909 0002 00AF     		add	r7, sp, #0
 1910              		.cfi_def_cfa_register 7
1145:Core/Src/stm32f103xx_CMSIS.c ****     /*   ( 48)*/
1146:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);  //   
 1911              		.loc 2 1146 5
 1912 0004 4D4B     		ldr	r3, .L107
 1913 0006 DB69     		ldr	r3, [r3, #28]
 1914 0008 4C4A     		ldr	r2, .L107
 1915 000a 43F00203 		orr	r3, r3, #2
 1916 000e D361     		str	r3, [r2, #28]
1147:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 1917              		.loc 2 1147 5
 1918 0010 4A4B     		ldr	r3, .L107
 1919 0012 9B69     		ldr	r3, [r3, #24]
 1920 0014 494A     		ldr	r2, .L107
 1921 0016 43F00103 		orr	r3, r3, #1
 1922 001a 9361     		str	r3, [r2, #24]
1148:Core/Src/stm32f103xx_CMSIS.c **** 
1149:Core/Src/stm32f103xx_CMSIS.c ****     /*  3 ( 404)*/
1150:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.1 TIMx control register 1 (TIMx_CR1)
1151:Core/Src/stm32f103xx_CMSIS.c **** 
1152:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM3->CR1, TIM_CR1_CEN);  // 
1153:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS);                               //  
 1923              		.loc 2 1153 5
 1924 001c 484B     		ldr	r3, .L107+4
 1925 001e 1B68     		ldr	r3, [r3]
 1926 0020 474A     		ldr	r2, .L107+4
 1927 0022 23F00203 		bic	r3, r3, #2
 1928 0026 1360     		str	r3, [r2]
1154:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_URS);                                //  
 1929              		.loc 2 1154 5
 1930 0028 454B     		ldr	r3, .L107+4
 1931 002a 1B68     		ldr	r3, [r3]
 1932 002c 444A     		ldr	r2, .L107+4
 1933 002e 23F00403 		bic	r3, r3, #4
 1934 0032 1360     		str	r3, [r2]
1155:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_OPM);                                // One pulse mode off(
 1935              		.loc 2 1155 5
 1936 0034 424B     		ldr	r3, .L107+4
 1937 0036 1B68     		ldr	r3, [r3]
 1938 0038 414A     		ldr	r2, .L107+4
 1939 003a 23F00803 		bic	r3, r3, #8
 1940 003e 1360     		str	r3, [r2]
1156:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR);                                //  
 1941              		.loc 2 1156 5
 1942 0040 3F4B     		ldr	r3, .L107+4
 1943 0042 1B68     		ldr	r3, [r3]
 1944 0044 3E4A     		ldr	r2, .L107+4
 1945 0046 23F01003 		bic	r3, r3, #16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 82


 1946 004a 1360     		str	r3, [r2]
1157:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 1947              		.loc 2 1157 5
 1948 004c 3C4B     		ldr	r3, .L107+4
 1949 004e 1B68     		ldr	r3, [r3]
 1950 0050 3B4A     		ldr	r2, .L107+4
 1951 0052 23F06003 		bic	r3, r3, #96
 1952 0056 1360     		str	r3, [r2]
1158:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_ARPE);                               // Auto-reload preload enable
 1953              		.loc 2 1158 5
 1954 0058 394B     		ldr	r3, .L107+4
 1955 005a 1B68     		ldr	r3, [r3]
 1956 005c 384A     		ldr	r2, .L107+4
 1957 005e 23F08003 		bic	r3, r3, #128
 1958 0062 1360     		str	r3, [r2]
1159:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 1959              		.loc 2 1159 5
 1960 0064 364B     		ldr	r3, .L107+4
 1961 0066 1B68     		ldr	r3, [r3]
 1962 0068 354A     		ldr	r2, .L107+4
 1963 006a 23F44073 		bic	r3, r3, #768
 1964 006e 1360     		str	r3, [r2]
1160:Core/Src/stm32f103xx_CMSIS.c **** 
1161:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->CR2 = 0;
 1965              		.loc 2 1161 9
 1966 0070 334B     		ldr	r3, .L107+4
 1967              		.loc 2 1161 15
 1968 0072 0022     		movs	r2, #0
 1969 0074 5A60     		str	r2, [r3, #4]
1162:Core/Src/stm32f103xx_CMSIS.c **** 
1163:Core/Src/stm32f103xx_CMSIS.c ****     //   Slave Gated mod
1164:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->SMCR, TIM_SMCR_SMS_Msk, 0b101 << TIM_SMCR_SMS_Pos);  // Gated mode
 1970              		.loc 2 1164 5
 1971 0076 324B     		ldr	r3, .L107+4
 1972 0078 9B68     		ldr	r3, [r3, #8]
 1973 007a 23F00703 		bic	r3, r3, #7
 1974 007e 304A     		ldr	r2, .L107+4
 1975 0080 43F00503 		orr	r3, r3, #5
 1976 0084 9360     		str	r3, [r2, #8]
1165:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->SMCR, TIM_SMCR_TS_Msk, 0b101 << TIM_SMCR_TS_Pos);    // 101: Filtered Timer In
 1977              		.loc 2 1165 5
 1978 0086 2E4B     		ldr	r3, .L107+4
 1979 0088 9B68     		ldr	r3, [r3, #8]
 1980 008a 23F07003 		bic	r3, r3, #112
 1981 008e 2C4A     		ldr	r2, .L107+4
 1982 0090 43F05003 		orr	r3, r3, #80
 1983 0094 9360     		str	r3, [r2, #8]
1166:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->SMCR, TIM_SMCR_MSM);
 1984              		.loc 2 1166 5
 1985 0096 2A4B     		ldr	r3, .L107+4
 1986 0098 9B68     		ldr	r3, [r3, #8]
 1987 009a 294A     		ldr	r2, .L107+4
 1988 009c 43F08003 		orr	r3, r3, #128
 1989 00a0 9360     		str	r3, [r2, #8]
1167:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->SMCR, TIM_SMCR_ETF_Msk, 0b1111 << TIM_SMCR_ETF_Pos);  // 1111: fSAMPLING=fDTS/
 1990              		.loc 2 1167 5
 1991 00a2 274B     		ldr	r3, .L107+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 83


 1992 00a4 9B68     		ldr	r3, [r3, #8]
 1993 00a6 264A     		ldr	r2, .L107+4
 1994 00a8 43F47063 		orr	r3, r3, #3840
 1995 00ac 9360     		str	r3, [r2, #8]
1168:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->SMCR, TIM_SMCR_ETPS_Msk, 0b00 << TIM_SMCR_ETPS_Pos);  // 00: Prescaler OFF
 1996              		.loc 2 1168 5
 1997 00ae 244B     		ldr	r3, .L107+4
 1998 00b0 9B68     		ldr	r3, [r3, #8]
 1999 00b2 234A     		ldr	r2, .L107+4
 2000 00b4 23F44053 		bic	r3, r3, #12288
 2001 00b8 9360     		str	r3, [r2, #8]
1169:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->SMCR, TIM_SMCR_ECE);                                   // 0: External clock mod
 2002              		.loc 2 1169 5
 2003 00ba 214B     		ldr	r3, .L107+4
 2004 00bc 9B68     		ldr	r3, [r3, #8]
 2005 00be 204A     		ldr	r2, .L107+4
 2006 00c0 23F48043 		bic	r3, r3, #16384
 2007 00c4 9360     		str	r3, [r2, #8]
1170:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->SMCR, TIM_SMCR_ETP);                                   // 0: ETR is non-inverte
 2008              		.loc 2 1170 5
 2009 00c6 1E4B     		ldr	r3, .L107+4
 2010 00c8 9B68     		ldr	r3, [r3, #8]
 2011 00ca 1D4A     		ldr	r2, .L107+4
 2012 00cc 23F40043 		bic	r3, r3, #32768
 2013 00d0 9360     		str	r3, [r2, #8]
1171:Core/Src/stm32f103xx_CMSIS.c **** 
1172:Core/Src/stm32f103xx_CMSIS.c ****     //  PA6   
1173:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);
 2014              		.loc 2 1173 5
 2015 00d2 1A4B     		ldr	r3, .L107
 2016 00d4 9B69     		ldr	r3, [r3, #24]
 2017 00d6 194A     		ldr	r2, .L107
 2018 00d8 43F00403 		orr	r3, r3, #4
 2019 00dc 9361     		str	r3, [r2, #24]
1174:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b00 << GPIO_CRL_MODE6_Pos);
 2020              		.loc 2 1174 5
 2021 00de 194B     		ldr	r3, .L107+8
 2022 00e0 1B68     		ldr	r3, [r3]
 2023 00e2 184A     		ldr	r2, .L107+8
 2024 00e4 23F04073 		bic	r3, r3, #50331648
 2025 00e8 1360     		str	r3, [r2]
1175:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b10 << GPIO_CRL_CNF6_Pos);
 2026              		.loc 2 1175 5
 2027 00ea 164B     		ldr	r3, .L107+8
 2028 00ec 1B68     		ldr	r3, [r3]
 2029 00ee 23F04063 		bic	r3, r3, #201326592
 2030 00f2 144A     		ldr	r2, .L107+8
 2031 00f4 43F00063 		orr	r3, r3, #134217728
 2032 00f8 1360     		str	r3, [r2]
1176:Core/Src/stm32f103xx_CMSIS.c **** 
1177:Core/Src/stm32f103xx_CMSIS.c ****     /*  ( 409)*/
1178:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1179:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->DIER, TIM_DIER_UIE);  // Update interrupt enable
 2033              		.loc 2 1179 5
 2034 00fa 114B     		ldr	r3, .L107+4
 2035 00fc DB68     		ldr	r3, [r3, #12]
 2036 00fe 104A     		ldr	r2, .L107+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 84


 2037 0100 43F00103 		orr	r3, r3, #1
 2038 0104 D360     		str	r3, [r2, #12]
1180:Core/Src/stm32f103xx_CMSIS.c **** 
1181:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.5 TIMx status register (TIMx_SR) -  
1182:Core/Src/stm32f103xx_CMSIS.c **** 
1183:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->PSC = 9 - 1;                                                 // 8 
 2039              		.loc 2 1183 9
 2040 0106 0E4B     		ldr	r3, .L107+4
 2041              		.loc 2 1183 15
 2042 0108 0822     		movs	r2, #8
 2043 010a 9A62     		str	r2, [r3, #40]
1184:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->ARR = 0xFFFF;                                                // 16 
 2044              		.loc 2 1184 9
 2045 010c 0C4B     		ldr	r3, .L107+4
 2046              		.loc 2 1184 15
 2047 010e 4FF6FF72 		movw	r2, #65535
 2048 0112 DA62     		str	r2, [r3, #44]
1185:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR2, TIM_CR2_MMS_Msk, 0b001 << TIM_CR2_MMS_Pos);  //  
 2049              		.loc 2 1185 5
 2050 0114 0A4B     		ldr	r3, .L107+4
 2051 0116 5B68     		ldr	r3, [r3, #4]
 2052 0118 23F07003 		bic	r3, r3, #112
 2053 011c 084A     		ldr	r2, .L107+4
 2054 011e 43F01003 		orr	r3, r3, #16
 2055 0122 5360     		str	r3, [r2, #4]
1186:Core/Src/stm32f103xx_CMSIS.c **** 
1187:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_CEN);  //  
 2056              		.loc 2 1187 5
 2057 0124 064B     		ldr	r3, .L107+4
 2058 0126 1B68     		ldr	r3, [r3]
 2059 0128 054A     		ldr	r2, .L107+4
 2060 012a 43F00103 		orr	r3, r3, #1
 2061 012e 1360     		str	r3, [r2]
1188:Core/Src/stm32f103xx_CMSIS.c **** 
1189:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(TIM3_IRQn);  //     3
 2062              		.loc 2 1189 5
 2063 0130 1D20     		movs	r0, #29
 2064 0132 FFF7FEFF 		bl	__NVIC_EnableIRQ
1190:Core/Src/stm32f103xx_CMSIS.c **** }
 2065              		.loc 2 1190 1
 2066 0136 00BF     		nop
 2067 0138 80BD     		pop	{r7, pc}
 2068              	.L108:
 2069 013a 00BF     		.align	2
 2070              	.L107:
 2071 013c 00100240 		.word	1073876992
 2072 0140 00040040 		.word	1073742848
 2073 0144 00080140 		.word	1073809408
 2074              		.cfi_endproc
 2075              	.LFE85:
 2077              		.section	.text.CMSIS_TIM3_PWM_CHANNEL1_init,"ax",%progbits
 2078              		.align	1
 2079              		.global	CMSIS_TIM3_PWM_CHANNEL1_init
 2080              		.syntax unified
 2081              		.thumb
 2082              		.thumb_func
 2084              	CMSIS_TIM3_PWM_CHANNEL1_init:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 85


 2085              	.LFB86:
1191:Core/Src/stm32f103xx_CMSIS.c **** 
1192:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL1_init(void) {
 2086              		.loc 2 1192 41
 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 1, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
 2091 0000 80B4     		push	{r7}
 2092              		.cfi_def_cfa_offset 4
 2093              		.cfi_offset 7, -4
 2094 0002 00AF     		add	r7, sp, #0
 2095              		.cfi_def_cfa_register 7
1193:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA6  */
1194:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2096              		.loc 2 1194 5
 2097 0004 234B     		ldr	r3, .L110
 2098 0006 9B69     		ldr	r3, [r3, #24]
 2099 0008 224A     		ldr	r2, .L110
 2100 000a 43F00403 		orr	r3, r3, #4
 2101 000e 9361     		str	r3, [r2, #24]
1195:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b10 << GPIO_CRL_CNF6_Pos);
 2102              		.loc 2 1195 5
 2103 0010 214B     		ldr	r3, .L110+4
 2104 0012 1B68     		ldr	r3, [r3]
 2105 0014 23F04063 		bic	r3, r3, #201326592
 2106 0018 1F4A     		ldr	r2, .L110+4
 2107 001a 43F00063 		orr	r3, r3, #134217728
 2108 001e 1360     		str	r3, [r2]
1196:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);
 2109              		.loc 2 1196 5
 2110 0020 1D4B     		ldr	r3, .L110+4
 2111 0022 1B68     		ldr	r3, [r3]
 2112 0024 1C4A     		ldr	r2, .L110+4
 2113 0026 43F04073 		orr	r3, r3, #50331648
 2114 002a 1360     		str	r3, [r2]
1197:Core/Src/stm32f103xx_CMSIS.c **** 
1198:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 1)*/
1199:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos);   // CC1 channel is co
 2115              		.loc 2 1199 5
 2116 002c 1B4B     		ldr	r3, .L110+8
 2117 002e 9B69     		ldr	r3, [r3, #24]
 2118 0030 1A4A     		ldr	r2, .L110+8
 2119 0032 23F00303 		bic	r3, r3, #3
 2120 0036 9361     		str	r3, [r2, #24]
1200:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1FE);                                   // Fast mode disable
 2121              		.loc 2 1200 5
 2122 0038 184B     		ldr	r3, .L110+8
 2123 003a 9B69     		ldr	r3, [r3, #24]
 2124 003c 174A     		ldr	r2, .L110+8
 2125 003e 23F00403 		bic	r3, r3, #4
 2126 0042 9361     		str	r3, [r2, #24]
1201:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC1PE);                                     // Preload enable
 2127              		.loc 2 1201 5
 2128 0044 154B     		ldr	r3, .L110+8
 2129 0046 9B69     		ldr	r3, [r3, #24]
 2130 0048 144A     		ldr	r2, .L110+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 86


 2131 004a 43F00803 		orr	r3, r3, #8
 2132 004e 9361     		str	r3, [r2, #24]
1202:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos);  // PWM MODE 1
 2133              		.loc 2 1202 5
 2134 0050 124B     		ldr	r3, .L110+8
 2135 0052 9B69     		ldr	r3, [r3, #24]
 2136 0054 23F07003 		bic	r3, r3, #112
 2137 0058 104A     		ldr	r2, .L110+8
 2138 005a 43F06003 		orr	r3, r3, #96
 2139 005e 9361     		str	r3, [r2, #24]
1203:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1CE);                                   // OC1Ref is not aff
 2140              		.loc 2 1203 5
 2141 0060 0E4B     		ldr	r3, .L110+8
 2142 0062 9B69     		ldr	r3, [r3, #24]
 2143 0064 0D4A     		ldr	r2, .L110+8
 2144 0066 23F08003 		bic	r3, r3, #128
 2145 006a 9361     		str	r3, [r2, #24]
1204:Core/Src/stm32f103xx_CMSIS.c **** 
1205:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1206:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1207:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC1E);  // On - OC1 signal is output on the corresponding output p
 2146              		.loc 2 1207 5
 2147 006c 0B4B     		ldr	r3, .L110+8
 2148 006e 1B6A     		ldr	r3, [r3, #32]
 2149 0070 0A4A     		ldr	r2, .L110+8
 2150 0072 43F00103 		orr	r3, r3, #1
 2151 0076 1362     		str	r3, [r2, #32]
1208:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC1P);  // OC1 active high.
 2152              		.loc 2 1208 5
 2153 0078 084B     		ldr	r3, .L110+8
 2154 007a 1B6A     		ldr	r3, [r3, #32]
 2155 007c 074A     		ldr	r2, .L110+8
 2156 007e 43F00203 		orr	r3, r3, #2
 2157 0082 1362     		str	r3, [r2, #32]
1209:Core/Src/stm32f103xx_CMSIS.c **** 
1210:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->CCR1 = 500 - 1;
 2158              		.loc 2 1210 9
 2159 0084 054B     		ldr	r3, .L110+8
 2160              		.loc 2 1210 16
 2161 0086 40F2F312 		movw	r2, #499
 2162 008a 5A63     		str	r2, [r3, #52]
1211:Core/Src/stm32f103xx_CMSIS.c **** }
 2163              		.loc 2 1211 1
 2164 008c 00BF     		nop
 2165 008e BD46     		mov	sp, r7
 2166              		.cfi_def_cfa_register 13
 2167              		@ sp needed
 2168 0090 80BC     		pop	{r7}
 2169              		.cfi_restore 7
 2170              		.cfi_def_cfa_offset 0
 2171 0092 7047     		bx	lr
 2172              	.L111:
 2173              		.align	2
 2174              	.L110:
 2175 0094 00100240 		.word	1073876992
 2176 0098 00080140 		.word	1073809408
 2177 009c 00040040 		.word	1073742848
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 87


 2178              		.cfi_endproc
 2179              	.LFE86:
 2181              		.section	.text.CMSIS_TIM3_PWM_CHANNEL2_init,"ax",%progbits
 2182              		.align	1
 2183              		.global	CMSIS_TIM3_PWM_CHANNEL2_init
 2184              		.syntax unified
 2185              		.thumb
 2186              		.thumb_func
 2188              	CMSIS_TIM3_PWM_CHANNEL2_init:
 2189              	.LFB87:
1212:Core/Src/stm32f103xx_CMSIS.c **** 
1213:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL2_init(void) {
 2190              		.loc 2 1213 41
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 1, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
 2195 0000 80B4     		push	{r7}
 2196              		.cfi_def_cfa_offset 4
 2197              		.cfi_offset 7, -4
 2198 0002 00AF     		add	r7, sp, #0
 2199              		.cfi_def_cfa_register 7
1214:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA7  */
1215:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2200              		.loc 2 1215 5
 2201 0004 234B     		ldr	r3, .L113
 2202 0006 9B69     		ldr	r3, [r3, #24]
 2203 0008 224A     		ldr	r2, .L113
 2204 000a 43F00403 		orr	r3, r3, #4
 2205 000e 9361     		str	r3, [r2, #24]
1216:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7_Msk, 0b10 << GPIO_CRL_CNF7_Pos);
 2206              		.loc 2 1216 5
 2207 0010 214B     		ldr	r3, .L113+4
 2208 0012 1B68     		ldr	r3, [r3]
 2209 0014 23F04043 		bic	r3, r3, #-1073741824
 2210 0018 1F4A     		ldr	r2, .L113+4
 2211 001a 43F00043 		orr	r3, r3, #-2147483648
 2212 001e 1360     		str	r3, [r2]
1217:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);
 2213              		.loc 2 1217 5
 2214 0020 1D4B     		ldr	r3, .L113+4
 2215 0022 1B68     		ldr	r3, [r3]
 2216 0024 1C4A     		ldr	r2, .L113+4
 2217 0026 43F04053 		orr	r3, r3, #805306368
 2218 002a 1360     		str	r3, [r2]
1218:Core/Src/stm32f103xx_CMSIS.c **** 
1219:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 2)*/
1220:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos);   // CC1 channel is co
 2219              		.loc 2 1220 5
 2220 002c 1B4B     		ldr	r3, .L113+8
 2221 002e 9B69     		ldr	r3, [r3, #24]
 2222 0030 1A4A     		ldr	r2, .L113+8
 2223 0032 23F44073 		bic	r3, r3, #768
 2224 0036 9361     		str	r3, [r2, #24]
1221:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2FE);                                   // Fast mode disable
 2225              		.loc 2 1221 5
 2226 0038 184B     		ldr	r3, .L113+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 88


 2227 003a 9B69     		ldr	r3, [r3, #24]
 2228 003c 174A     		ldr	r2, .L113+8
 2229 003e 23F48063 		bic	r3, r3, #1024
 2230 0042 9361     		str	r3, [r2, #24]
1222:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC2PE);                                     // Preload enable
 2231              		.loc 2 1222 5
 2232 0044 154B     		ldr	r3, .L113+8
 2233 0046 9B69     		ldr	r3, [r3, #24]
 2234 0048 144A     		ldr	r2, .L113+8
 2235 004a 43F40063 		orr	r3, r3, #2048
 2236 004e 9361     		str	r3, [r2, #24]
1223:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos);  // PWM MODE 1
 2237              		.loc 2 1223 5
 2238 0050 124B     		ldr	r3, .L113+8
 2239 0052 9B69     		ldr	r3, [r3, #24]
 2240 0054 23F4E043 		bic	r3, r3, #28672
 2241 0058 104A     		ldr	r2, .L113+8
 2242 005a 43F4C043 		orr	r3, r3, #24576
 2243 005e 9361     		str	r3, [r2, #24]
1224:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2CE);                                   // OC1Ref is not aff
 2244              		.loc 2 1224 5
 2245 0060 0E4B     		ldr	r3, .L113+8
 2246 0062 9B69     		ldr	r3, [r3, #24]
 2247 0064 0D4A     		ldr	r2, .L113+8
 2248 0066 23F40043 		bic	r3, r3, #32768
 2249 006a 9361     		str	r3, [r2, #24]
1225:Core/Src/stm32f103xx_CMSIS.c **** 
1226:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1227:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1228:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC2E);    // On - OC1 signal is output on the corresponding output
 2250              		.loc 2 1228 5
 2251 006c 0B4B     		ldr	r3, .L113+8
 2252 006e 1B6A     		ldr	r3, [r3, #32]
 2253 0070 0A4A     		ldr	r2, .L113+8
 2254 0072 43F01003 		orr	r3, r3, #16
 2255 0076 1362     		str	r3, [r2, #32]
1229:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCER, TIM_CCER_CC2P);  // OC1 active high.
 2256              		.loc 2 1229 5
 2257 0078 084B     		ldr	r3, .L113+8
 2258 007a 1B6A     		ldr	r3, [r3, #32]
 2259 007c 074A     		ldr	r2, .L113+8
 2260 007e 23F02003 		bic	r3, r3, #32
 2261 0082 1362     		str	r3, [r2, #32]
1230:Core/Src/stm32f103xx_CMSIS.c **** 
1231:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->CCR2 = 5;
 2262              		.loc 2 1231 9
 2263 0084 054B     		ldr	r3, .L113+8
 2264              		.loc 2 1231 16
 2265 0086 0522     		movs	r2, #5
 2266 0088 9A63     		str	r2, [r3, #56]
1232:Core/Src/stm32f103xx_CMSIS.c **** }
 2267              		.loc 2 1232 1
 2268 008a 00BF     		nop
 2269 008c BD46     		mov	sp, r7
 2270              		.cfi_def_cfa_register 13
 2271              		@ sp needed
 2272 008e 80BC     		pop	{r7}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 89


 2273              		.cfi_restore 7
 2274              		.cfi_def_cfa_offset 0
 2275 0090 7047     		bx	lr
 2276              	.L114:
 2277 0092 00BF     		.align	2
 2278              	.L113:
 2279 0094 00100240 		.word	1073876992
 2280 0098 00080140 		.word	1073809408
 2281 009c 00040040 		.word	1073742848
 2282              		.cfi_endproc
 2283              	.LFE87:
 2285              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 2286              		.align	1
 2287              		.weak	TIM3_IRQHandler
 2288              		.syntax unified
 2289              		.thumb
 2290              		.thumb_func
 2292              	TIM3_IRQHandler:
 2293              	.LFB88:
1233:Core/Src/stm32f103xx_CMSIS.c **** 
1234:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM3_IRQHandler(void) {
 2294              		.loc 2 1234 35
 2295              		.cfi_startproc
 2296              		@ args = 0, pretend = 0, frame = 0
 2297              		@ frame_needed = 1, uses_anonymous_args = 0
 2298              		@ link register save eliminated.
 2299 0000 80B4     		push	{r7}
 2300              		.cfi_def_cfa_offset 4
 2301              		.cfi_offset 7, -4
 2302 0002 00AF     		add	r7, sp, #0
 2303              		.cfi_def_cfa_register 7
1235:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(TIM3->SR, TIM_SR_UIF)) {
 2304              		.loc 2 1235 9
 2305 0004 074B     		ldr	r3, .L118
 2306 0006 1B69     		ldr	r3, [r3, #16]
 2307 0008 03F00103 		and	r3, r3, #1
 2308              		.loc 2 1235 8
 2309 000c 002B     		cmp	r3, #0
 2310 000e 05D0     		beq	.L117
1236:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(TIM3->SR, TIM_SR_UIF);  //   
 2311              		.loc 2 1236 9
 2312 0010 044B     		ldr	r3, .L118
 2313 0012 1B69     		ldr	r3, [r3, #16]
 2314 0014 034A     		ldr	r2, .L118
 2315 0016 23F00103 		bic	r3, r3, #1
 2316 001a 1361     		str	r3, [r2, #16]
 2317              	.L117:
1237:Core/Src/stm32f103xx_CMSIS.c ****     }
1238:Core/Src/stm32f103xx_CMSIS.c **** }
 2318              		.loc 2 1238 1
 2319 001c 00BF     		nop
 2320 001e BD46     		mov	sp, r7
 2321              		.cfi_def_cfa_register 13
 2322              		@ sp needed
 2323 0020 80BC     		pop	{r7}
 2324              		.cfi_restore 7
 2325              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 90


 2326 0022 7047     		bx	lr
 2327              	.L119:
 2328              		.align	2
 2329              	.L118:
 2330 0024 00040040 		.word	1073742848
 2331              		.cfi_endproc
 2332              	.LFE88:
 2334              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 2335              		.align	1
 2336              		.weak	TIM4_IRQHandler
 2337              		.syntax unified
 2338              		.thumb
 2339              		.thumb_func
 2341              	TIM4_IRQHandler:
 2342              	.LFB89:
1239:Core/Src/stm32f103xx_CMSIS.c **** 
1240:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM4_IRQHandler(void) {
 2343              		.loc 2 1240 35
 2344              		.cfi_startproc
 2345              		@ args = 0, pretend = 0, frame = 0
 2346              		@ frame_needed = 1, uses_anonymous_args = 0
 2347              		@ link register save eliminated.
 2348 0000 80B4     		push	{r7}
 2349              		.cfi_def_cfa_offset 4
 2350              		.cfi_offset 7, -4
 2351 0002 00AF     		add	r7, sp, #0
 2352              		.cfi_def_cfa_register 7
1241:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(TIM4->SR, TIM_SR_UIF)) {
 2353              		.loc 2 1241 9
 2354 0004 074B     		ldr	r3, .L123
 2355 0006 1B69     		ldr	r3, [r3, #16]
 2356 0008 03F00103 		and	r3, r3, #1
 2357              		.loc 2 1241 8
 2358 000c 002B     		cmp	r3, #0
 2359 000e 05D0     		beq	.L122
1242:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(TIM4->SR, TIM_SR_UIF);  //   
 2360              		.loc 2 1242 9
 2361 0010 044B     		ldr	r3, .L123
 2362 0012 1B69     		ldr	r3, [r3, #16]
 2363 0014 034A     		ldr	r2, .L123
 2364 0016 23F00103 		bic	r3, r3, #1
 2365 001a 1361     		str	r3, [r2, #16]
 2366              	.L122:
1243:Core/Src/stm32f103xx_CMSIS.c ****     }
1244:Core/Src/stm32f103xx_CMSIS.c **** }
 2367              		.loc 2 1244 1
 2368 001c 00BF     		nop
 2369 001e BD46     		mov	sp, r7
 2370              		.cfi_def_cfa_register 13
 2371              		@ sp needed
 2372 0020 80BC     		pop	{r7}
 2373              		.cfi_restore 7
 2374              		.cfi_def_cfa_offset 0
 2375 0022 7047     		bx	lr
 2376              	.L124:
 2377              		.align	2
 2378              	.L123:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 91


 2379 0024 00080040 		.word	1073743872
 2380              		.cfi_endproc
 2381              	.LFE89:
 2383              		.section	.text.CMSIS_TIM1_init,"ax",%progbits
 2384              		.align	1
 2385              		.global	CMSIS_TIM1_init
 2386              		.syntax unified
 2387              		.thumb
 2388              		.thumb_func
 2390              	CMSIS_TIM1_init:
 2391              	.LFB90:
1245:Core/Src/stm32f103xx_CMSIS.c **** 
1246:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_init(void) {
 2392              		.loc 2 1246 28
 2393              		.cfi_startproc
 2394              		@ args = 0, pretend = 0, frame = 0
 2395              		@ frame_needed = 1, uses_anonymous_args = 0
 2396 0000 80B5     		push	{r7, lr}
 2397              		.cfi_def_cfa_offset 8
 2398              		.cfi_offset 7, -8
 2399              		.cfi_offset 14, -4
 2400 0002 00AF     		add	r7, sp, #0
 2401              		.cfi_def_cfa_register 7
1247:Core/Src/stm32f103xx_CMSIS.c ****     /*   ( 48)*/
1248:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);  //   
 2402              		.loc 2 1248 5
 2403 0004 2C4B     		ldr	r3, .L126
 2404 0006 9B69     		ldr	r3, [r3, #24]
 2405 0008 2B4A     		ldr	r2, .L126
 2406 000a 43F40063 		orr	r3, r3, #2048
 2407 000e 9361     		str	r3, [r2, #24]
1249:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 2408              		.loc 2 1249 5
 2409 0010 294B     		ldr	r3, .L126
 2410 0012 9B69     		ldr	r3, [r3, #24]
 2411 0014 284A     		ldr	r2, .L126
 2412 0016 43F00103 		orr	r3, r3, #1
 2413 001a 9361     		str	r3, [r2, #24]
1250:Core/Src/stm32f103xx_CMSIS.c **** 
1251:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.1 TIMx control register 1 (TIMx_CR1)
1252:Core/Src/stm32f103xx_CMSIS.c **** 
1253:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM1->CR1, TIM_CR1_CEN);  // 
1254:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_UDIS);                               //  
 2414              		.loc 2 1254 5
 2415 001c 274B     		ldr	r3, .L126+4
 2416 001e 1B68     		ldr	r3, [r3]
 2417 0020 264A     		ldr	r2, .L126+4
 2418 0022 23F00203 		bic	r3, r3, #2
 2419 0026 1360     		str	r3, [r2]
1255:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);                                //  
 2420              		.loc 2 1255 5
 2421 0028 244B     		ldr	r3, .L126+4
 2422 002a 1B68     		ldr	r3, [r3]
 2423 002c 234A     		ldr	r2, .L126+4
 2424 002e 23F00403 		bic	r3, r3, #4
 2425 0032 1360     		str	r3, [r2]
1256:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_OPM);                                // One pulse mode off(
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 92


 2426              		.loc 2 1256 5
 2427 0034 214B     		ldr	r3, .L126+4
 2428 0036 1B68     		ldr	r3, [r3]
 2429 0038 204A     		ldr	r2, .L126+4
 2430 003a 23F00803 		bic	r3, r3, #8
 2431 003e 1360     		str	r3, [r2]
1257:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_DIR);                                //  
 2432              		.loc 2 1257 5
 2433 0040 1E4B     		ldr	r3, .L126+4
 2434 0042 1B68     		ldr	r3, [r3]
 2435 0044 1D4A     		ldr	r2, .L126+4
 2436 0046 23F01003 		bic	r3, r3, #16
 2437 004a 1360     		str	r3, [r2]
1258:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 2438              		.loc 2 1258 5
 2439 004c 1B4B     		ldr	r3, .L126+4
 2440 004e 1B68     		ldr	r3, [r3]
 2441 0050 1A4A     		ldr	r2, .L126+4
 2442 0052 23F06003 		bic	r3, r3, #96
 2443 0056 1360     		str	r3, [r2]
1259:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CR1, TIM_CR1_ARPE);                                 // Auto-reload preload enable
 2444              		.loc 2 1259 5
 2445 0058 184B     		ldr	r3, .L126+4
 2446 005a 1B68     		ldr	r3, [r3]
 2447 005c 174A     		ldr	r2, .L126+4
 2448 005e 43F08003 		orr	r3, r3, #128
 2449 0062 1360     		str	r3, [r2]
1260:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 2450              		.loc 2 1260 5
 2451 0064 154B     		ldr	r3, .L126+4
 2452 0066 1B68     		ldr	r3, [r3]
 2453 0068 144A     		ldr	r2, .L126+4
 2454 006a 23F44073 		bic	r3, r3, #768
 2455 006e 1360     		str	r3, [r2]
1261:Core/Src/stm32f103xx_CMSIS.c **** 
1262:Core/Src/stm32f103xx_CMSIS.c ****     /*  ( 409)*/
1263:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1264:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->DIER, TIM_DIER_UIE);  // Update interrupt enable
 2456              		.loc 2 1264 5
 2457 0070 124B     		ldr	r3, .L126+4
 2458 0072 DB68     		ldr	r3, [r3, #12]
 2459 0074 114A     		ldr	r2, .L126+4
 2460 0076 43F00103 		orr	r3, r3, #1
 2461 007a D360     		str	r3, [r2, #12]
1265:Core/Src/stm32f103xx_CMSIS.c **** 
1266:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.5 TIMx status register (TIMx_SR) -  
1267:Core/Src/stm32f103xx_CMSIS.c **** 
1268:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->PSC = 72 - 1;
 2462              		.loc 2 1268 9
 2463 007c 0F4B     		ldr	r3, .L126+4
 2464              		.loc 2 1268 15
 2465 007e 4722     		movs	r2, #71
 2466 0080 9A62     		str	r2, [r3, #40]
1269:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->ARR = 1 - 1;  // 1000000 1 
 2467              		.loc 2 1269 9
 2468 0082 0E4B     		ldr	r3, .L126+4
 2469              		.loc 2 1269 15
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 93


 2470 0084 0022     		movs	r2, #0
 2471 0086 DA62     		str	r2, [r3, #44]
1270:Core/Src/stm32f103xx_CMSIS.c **** 
1271:Core/Src/stm32f103xx_CMSIS.c ****     /*  */
1272:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->BDTR, TIM_BDTR_LOCK_Msk, 0b00 << TIM_BDTR_LOCK_Pos);
 2472              		.loc 2 1272 5
 2473 0088 0C4B     		ldr	r3, .L126+4
 2474 008a 5B6C     		ldr	r3, [r3, #68]
 2475 008c 0B4A     		ldr	r2, .L126+4
 2476 008e 23F44073 		bic	r3, r3, #768
 2477 0092 5364     		str	r3, [r2, #68]
1273:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->BDTR, TIM_BDTR_AOE);
 2478              		.loc 2 1273 5
 2479 0094 094B     		ldr	r3, .L126+4
 2480 0096 5B6C     		ldr	r3, [r3, #68]
 2481 0098 084A     		ldr	r2, .L126+4
 2482 009a 43F48043 		orr	r3, r3, #16384
 2483 009e 5364     		str	r3, [r2, #68]
1274:Core/Src/stm32f103xx_CMSIS.c **** 
1275:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(TIM1_UP_IRQn);     //    
 2484              		.loc 2 1275 5
 2485 00a0 1920     		movs	r0, #25
 2486 00a2 FFF7FEFF 		bl	__NVIC_EnableIRQ
1276:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CR1, TIM_CR1_CEN);  //  
 2487              		.loc 2 1276 5
 2488 00a6 054B     		ldr	r3, .L126+4
 2489 00a8 1B68     		ldr	r3, [r3]
 2490 00aa 044A     		ldr	r2, .L126+4
 2491 00ac 43F00103 		orr	r3, r3, #1
 2492 00b0 1360     		str	r3, [r2]
1277:Core/Src/stm32f103xx_CMSIS.c **** }
 2493              		.loc 2 1277 1
 2494 00b2 00BF     		nop
 2495 00b4 80BD     		pop	{r7, pc}
 2496              	.L127:
 2497 00b6 00BF     		.align	2
 2498              	.L126:
 2499 00b8 00100240 		.word	1073876992
 2500 00bc 002C0140 		.word	1073818624
 2501              		.cfi_endproc
 2502              	.LFE90:
 2504              		.section	.text.CMSIS_TIM1_PWM_CHANNEL1_init,"ax",%progbits
 2505              		.align	1
 2506              		.global	CMSIS_TIM1_PWM_CHANNEL1_init
 2507              		.syntax unified
 2508              		.thumb
 2509              		.thumb_func
 2511              	CMSIS_TIM1_PWM_CHANNEL1_init:
 2512              	.LFB91:
1278:Core/Src/stm32f103xx_CMSIS.c **** 
1279:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL1_init(void) {
 2513              		.loc 2 1279 41
 2514              		.cfi_startproc
 2515              		@ args = 0, pretend = 0, frame = 0
 2516              		@ frame_needed = 1, uses_anonymous_args = 0
 2517              		@ link register save eliminated.
 2518 0000 80B4     		push	{r7}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 94


 2519              		.cfi_def_cfa_offset 4
 2520              		.cfi_offset 7, -4
 2521 0002 00AF     		add	r7, sp, #0
 2522              		.cfi_def_cfa_register 7
1280:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA8  */
1281:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2523              		.loc 2 1281 5
 2524 0004 234B     		ldr	r3, .L129
 2525 0006 9B69     		ldr	r3, [r3, #24]
 2526 0008 224A     		ldr	r2, .L129
 2527 000a 43F00403 		orr	r3, r3, #4
 2528 000e 9361     		str	r3, [r2, #24]
1282:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8_Msk, 0b10 << GPIO_CRH_CNF8_Pos);
 2529              		.loc 2 1282 5
 2530 0010 214B     		ldr	r3, .L129+4
 2531 0012 5B68     		ldr	r3, [r3, #4]
 2532 0014 23F00C03 		bic	r3, r3, #12
 2533 0018 1F4A     		ldr	r2, .L129+4
 2534 001a 43F00803 		orr	r3, r3, #8
 2535 001e 5360     		str	r3, [r2, #4]
1283:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8_Msk, 0b11 << GPIO_CRH_MODE8_Pos);
 2536              		.loc 2 1283 5
 2537 0020 1D4B     		ldr	r3, .L129+4
 2538 0022 5B68     		ldr	r3, [r3, #4]
 2539 0024 1C4A     		ldr	r2, .L129+4
 2540 0026 43F00303 		orr	r3, r3, #3
 2541 002a 5360     		str	r3, [r2, #4]
1284:Core/Src/stm32f103xx_CMSIS.c **** 
1285:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 1)*/
1286:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos);   // CC1 channel is co
 2542              		.loc 2 1286 5
 2543 002c 1B4B     		ldr	r3, .L129+8
 2544 002e 9B69     		ldr	r3, [r3, #24]
 2545 0030 1A4A     		ldr	r2, .L129+8
 2546 0032 23F00303 		bic	r3, r3, #3
 2547 0036 9361     		str	r3, [r2, #24]
1287:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1FE);                                   // Fast mode disable
 2548              		.loc 2 1287 5
 2549 0038 184B     		ldr	r3, .L129+8
 2550 003a 9B69     		ldr	r3, [r3, #24]
 2551 003c 174A     		ldr	r2, .L129+8
 2552 003e 23F00403 		bic	r3, r3, #4
 2553 0042 9361     		str	r3, [r2, #24]
1288:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC1PE);                                     // Preload enable
 2554              		.loc 2 1288 5
 2555 0044 154B     		ldr	r3, .L129+8
 2556 0046 9B69     		ldr	r3, [r3, #24]
 2557 0048 144A     		ldr	r2, .L129+8
 2558 004a 43F00803 		orr	r3, r3, #8
 2559 004e 9361     		str	r3, [r2, #24]
1289:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos);  // PWM MODE 1
 2560              		.loc 2 1289 5
 2561 0050 124B     		ldr	r3, .L129+8
 2562 0052 9B69     		ldr	r3, [r3, #24]
 2563 0054 23F07003 		bic	r3, r3, #112
 2564 0058 104A     		ldr	r2, .L129+8
 2565 005a 43F06003 		orr	r3, r3, #96
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 95


 2566 005e 9361     		str	r3, [r2, #24]
1290:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1CE);                                   // OC1Ref is not aff
 2567              		.loc 2 1290 5
 2568 0060 0E4B     		ldr	r3, .L129+8
 2569 0062 9B69     		ldr	r3, [r3, #24]
 2570 0064 0D4A     		ldr	r2, .L129+8
 2571 0066 23F08003 		bic	r3, r3, #128
 2572 006a 9361     		str	r3, [r2, #24]
1291:Core/Src/stm32f103xx_CMSIS.c **** 
1292:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1293:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1294:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCER, TIM_CCER_CC1E);    // On - OC1 signal is output on the corresponding output
 2573              		.loc 2 1294 5
 2574 006c 0B4B     		ldr	r3, .L129+8
 2575 006e 1B6A     		ldr	r3, [r3, #32]
 2576 0070 0A4A     		ldr	r2, .L129+8
 2577 0072 43F00103 		orr	r3, r3, #1
 2578 0076 1362     		str	r3, [r2, #32]
1295:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCER, TIM_CCER_CC1P);  // OC1 active high.
 2579              		.loc 2 1295 5
 2580 0078 084B     		ldr	r3, .L129+8
 2581 007a 1B6A     		ldr	r3, [r3, #32]
 2582 007c 074A     		ldr	r2, .L129+8
 2583 007e 23F00203 		bic	r3, r3, #2
 2584 0082 1362     		str	r3, [r2, #32]
1296:Core/Src/stm32f103xx_CMSIS.c **** 
1297:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->CCR1 = 150;
 2585              		.loc 2 1297 9
 2586 0084 054B     		ldr	r3, .L129+8
 2587              		.loc 2 1297 16
 2588 0086 9622     		movs	r2, #150
 2589 0088 5A63     		str	r2, [r3, #52]
1298:Core/Src/stm32f103xx_CMSIS.c **** }
 2590              		.loc 2 1298 1
 2591 008a 00BF     		nop
 2592 008c BD46     		mov	sp, r7
 2593              		.cfi_def_cfa_register 13
 2594              		@ sp needed
 2595 008e 80BC     		pop	{r7}
 2596              		.cfi_restore 7
 2597              		.cfi_def_cfa_offset 0
 2598 0090 7047     		bx	lr
 2599              	.L130:
 2600 0092 00BF     		.align	2
 2601              	.L129:
 2602 0094 00100240 		.word	1073876992
 2603 0098 00080140 		.word	1073809408
 2604 009c 002C0140 		.word	1073818624
 2605              		.cfi_endproc
 2606              	.LFE91:
 2608              		.section	.text.CMSIS_TIM1_PWM_CHANNEL2_init,"ax",%progbits
 2609              		.align	1
 2610              		.global	CMSIS_TIM1_PWM_CHANNEL2_init
 2611              		.syntax unified
 2612              		.thumb
 2613              		.thumb_func
 2615              	CMSIS_TIM1_PWM_CHANNEL2_init:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 96


 2616              	.LFB92:
1299:Core/Src/stm32f103xx_CMSIS.c **** 
1300:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL2_init(void) {
 2617              		.loc 2 1300 41
 2618              		.cfi_startproc
 2619              		@ args = 0, pretend = 0, frame = 0
 2620              		@ frame_needed = 1, uses_anonymous_args = 0
 2621              		@ link register save eliminated.
 2622 0000 80B4     		push	{r7}
 2623              		.cfi_def_cfa_offset 4
 2624              		.cfi_offset 7, -4
 2625 0002 00AF     		add	r7, sp, #0
 2626              		.cfi_def_cfa_register 7
1301:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA9  */
1302:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2627              		.loc 2 1302 5
 2628 0004 234B     		ldr	r3, .L132
 2629 0006 9B69     		ldr	r3, [r3, #24]
 2630 0008 224A     		ldr	r2, .L132
 2631 000a 43F00403 		orr	r3, r3, #4
 2632 000e 9361     		str	r3, [r2, #24]
1303:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2633              		.loc 2 1303 5
 2634 0010 214B     		ldr	r3, .L132+4
 2635 0012 5B68     		ldr	r3, [r3, #4]
 2636 0014 23F0C003 		bic	r3, r3, #192
 2637 0018 1F4A     		ldr	r2, .L132+4
 2638 001a 43F08003 		orr	r3, r3, #128
 2639 001e 5360     		str	r3, [r2, #4]
1304:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2640              		.loc 2 1304 5
 2641 0020 1D4B     		ldr	r3, .L132+4
 2642 0022 5B68     		ldr	r3, [r3, #4]
 2643 0024 1C4A     		ldr	r2, .L132+4
 2644 0026 43F03003 		orr	r3, r3, #48
 2645 002a 5360     		str	r3, [r2, #4]
1305:Core/Src/stm32f103xx_CMSIS.c **** 
1306:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 2)*/
1307:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos);   // CC1 channel is co
 2646              		.loc 2 1307 5
 2647 002c 1B4B     		ldr	r3, .L132+8
 2648 002e 9B69     		ldr	r3, [r3, #24]
 2649 0030 1A4A     		ldr	r2, .L132+8
 2650 0032 23F44073 		bic	r3, r3, #768
 2651 0036 9361     		str	r3, [r2, #24]
1308:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2FE);                                   // Fast mode disable
 2652              		.loc 2 1308 5
 2653 0038 184B     		ldr	r3, .L132+8
 2654 003a 9B69     		ldr	r3, [r3, #24]
 2655 003c 174A     		ldr	r2, .L132+8
 2656 003e 23F48063 		bic	r3, r3, #1024
 2657 0042 9361     		str	r3, [r2, #24]
1309:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC2PE);                                     // Preload enable
 2658              		.loc 2 1309 5
 2659 0044 154B     		ldr	r3, .L132+8
 2660 0046 9B69     		ldr	r3, [r3, #24]
 2661 0048 144A     		ldr	r2, .L132+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 97


 2662 004a 43F40063 		orr	r3, r3, #2048
 2663 004e 9361     		str	r3, [r2, #24]
1310:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos);  // PWM MODE 1
 2664              		.loc 2 1310 5
 2665 0050 124B     		ldr	r3, .L132+8
 2666 0052 9B69     		ldr	r3, [r3, #24]
 2667 0054 23F4E043 		bic	r3, r3, #28672
 2668 0058 104A     		ldr	r2, .L132+8
 2669 005a 43F4C043 		orr	r3, r3, #24576
 2670 005e 9361     		str	r3, [r2, #24]
1311:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2CE);                                   // OC1Ref is not aff
 2671              		.loc 2 1311 5
 2672 0060 0E4B     		ldr	r3, .L132+8
 2673 0062 9B69     		ldr	r3, [r3, #24]
 2674 0064 0D4A     		ldr	r2, .L132+8
 2675 0066 23F40043 		bic	r3, r3, #32768
 2676 006a 9361     		str	r3, [r2, #24]
1312:Core/Src/stm32f103xx_CMSIS.c **** 
1313:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1314:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1315:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCER, TIM_CCER_CC2E);    // On - OC1 signal is output on the corresponding output
 2677              		.loc 2 1315 5
 2678 006c 0B4B     		ldr	r3, .L132+8
 2679 006e 1B6A     		ldr	r3, [r3, #32]
 2680 0070 0A4A     		ldr	r2, .L132+8
 2681 0072 43F01003 		orr	r3, r3, #16
 2682 0076 1362     		str	r3, [r2, #32]
1316:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCER, TIM_CCER_CC2P);  // OC1 active high.
 2683              		.loc 2 1316 5
 2684 0078 084B     		ldr	r3, .L132+8
 2685 007a 1B6A     		ldr	r3, [r3, #32]
 2686 007c 074A     		ldr	r2, .L132+8
 2687 007e 23F02003 		bic	r3, r3, #32
 2688 0082 1362     		str	r3, [r2, #32]
1317:Core/Src/stm32f103xx_CMSIS.c **** 
1318:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->CCR2 = 250;
 2689              		.loc 2 1318 9
 2690 0084 054B     		ldr	r3, .L132+8
 2691              		.loc 2 1318 16
 2692 0086 FA22     		movs	r2, #250
 2693 0088 9A63     		str	r2, [r3, #56]
1319:Core/Src/stm32f103xx_CMSIS.c **** }
 2694              		.loc 2 1319 1
 2695 008a 00BF     		nop
 2696 008c BD46     		mov	sp, r7
 2697              		.cfi_def_cfa_register 13
 2698              		@ sp needed
 2699 008e 80BC     		pop	{r7}
 2700              		.cfi_restore 7
 2701              		.cfi_def_cfa_offset 0
 2702 0090 7047     		bx	lr
 2703              	.L133:
 2704 0092 00BF     		.align	2
 2705              	.L132:
 2706 0094 00100240 		.word	1073876992
 2707 0098 00080140 		.word	1073809408
 2708 009c 002C0140 		.word	1073818624
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 98


 2709              		.cfi_endproc
 2710              	.LFE92:
 2712              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 2713              		.align	1
 2714              		.weak	TIM1_UP_IRQHandler
 2715              		.syntax unified
 2716              		.thumb
 2717              		.thumb_func
 2719              	TIM1_UP_IRQHandler:
 2720              	.LFB93:
1320:Core/Src/stm32f103xx_CMSIS.c **** 
1321:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM1_UP_IRQHandler(void) {
 2721              		.loc 2 1321 38
 2722              		.cfi_startproc
 2723              		@ args = 0, pretend = 0, frame = 0
 2724              		@ frame_needed = 1, uses_anonymous_args = 0
 2725              		@ link register save eliminated.
 2726 0000 80B4     		push	{r7}
 2727              		.cfi_def_cfa_offset 4
 2728              		.cfi_offset 7, -4
 2729 0002 00AF     		add	r7, sp, #0
 2730              		.cfi_def_cfa_register 7
1322:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(TIM1->SR, TIM_SR_UIF)) {
 2731              		.loc 2 1322 9
 2732 0004 074B     		ldr	r3, .L137
 2733 0006 1B69     		ldr	r3, [r3, #16]
 2734 0008 03F00103 		and	r3, r3, #1
 2735              		.loc 2 1322 8
 2736 000c 002B     		cmp	r3, #0
 2737 000e 05D0     		beq	.L136
1323:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(TIM1->SR, TIM_SR_UIF);  //   
 2738              		.loc 2 1323 9
 2739 0010 044B     		ldr	r3, .L137
 2740 0012 1B69     		ldr	r3, [r3, #16]
 2741 0014 034A     		ldr	r2, .L137
 2742 0016 23F00103 		bic	r3, r3, #1
 2743 001a 1361     		str	r3, [r2, #16]
 2744              	.L136:
1324:Core/Src/stm32f103xx_CMSIS.c ****     }
1325:Core/Src/stm32f103xx_CMSIS.c **** }
 2745              		.loc 2 1325 1
 2746 001c 00BF     		nop
 2747 001e BD46     		mov	sp, r7
 2748              		.cfi_def_cfa_register 13
 2749              		@ sp needed
 2750 0020 80BC     		pop	{r7}
 2751              		.cfi_restore 7
 2752              		.cfi_def_cfa_offset 0
 2753 0022 7047     		bx	lr
 2754              	.L138:
 2755              		.align	2
 2756              	.L137:
 2757 0024 002C0140 		.word	1073818624
 2758              		.cfi_endproc
 2759              	.LFE93:
 2761              		.global	ADC_RAW_Data
 2762              		.section	.bss.ADC_RAW_Data,"aw",%nobits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 99


 2763              		.align	2
 2766              	ADC_RAW_Data:
 2767 0000 00000000 		.space	4
 2768              		.section	.text.CMSIS_ADC_DMA_init,"ax",%progbits
 2769              		.align	1
 2770              		.global	CMSIS_ADC_DMA_init
 2771              		.syntax unified
 2772              		.thumb
 2773              		.thumb_func
 2775              	CMSIS_ADC_DMA_init:
 2776              	.LFB94:
1326:Core/Src/stm32f103xx_CMSIS.c **** 
1327:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  ADC ========================================
1328:Core/Src/stm32f103xx_CMSIS.c **** 
1329:Core/Src/stm32f103xx_CMSIS.c **** /**
1330:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1331:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Analog-to-digital converter (ADC)
1332:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .11 Analog-to-digital converter (ADC) (. 215)
1333:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1334:Core/Src/stm32f103xx_CMSIS.c **** */
1335:Core/Src/stm32f103xx_CMSIS.c **** // STM32  12    
1336:Core/Src/stm32f103xx_CMSIS.c **** //    18  , 
1337:Core/Src/stm32f103xx_CMSIS.c **** //  .
1338:Core/Src/stm32f103xx_CMSIS.c **** // -    
1339:Core/Src/stm32f103xx_CMSIS.c **** //     16-  
1340:Core/Src/stm32f103xx_CMSIS.c **** 
1341:Core/Src/stm32f103xx_CMSIS.c **** //       
1342:Core/Src/stm32f103xx_CMSIS.c **** //      14 .
1343:Core/Src/stm32f103xx_CMSIS.c **** 
1344:Core/Src/stm32f103xx_CMSIS.c **** /*                                   Table 65. ADC pins                                            
1345:Core/Src/stm32f103xx_CMSIS.c **** /*
1346:Core/Src/stm32f103xx_CMSIS.c ****          Name     |        Signal type                | Remarks
1347:Core/Src/stm32f103xx_CMSIS.c ****          VREF+    | Input, analog reference positive  | The higher/positive reference voltage for t
1348:Core/Src/stm32f103xx_CMSIS.c ****                           |                                   |          2.4 V <= VREF+ <= VDDA
1349:Core/Src/stm32f103xx_CMSIS.c ****         VDDA(1)   |       Input, analog supply        | Analog power supply equal to VDD and
1350:Core/Src/stm32f103xx_CMSIS.c ****                           |                                   |          2.4 V <= VDDA <= 3.6 V
1351:Core/Src/stm32f103xx_CMSIS.c ****          VREF-    | Input, analog reference negative  | The lower/negative reference voltage for th
1352:Core/Src/stm32f103xx_CMSIS.c ****                           |                                   |              VREF- = VSSA
1353:Core/Src/stm32f103xx_CMSIS.c ****         VSSA(1)   |    Input, analog supply ground    |    Ground for analog power supply equal to 
1354:Core/Src/stm32f103xx_CMSIS.c **** ADCx_IN[15:0] |         Analog signals            |           Up to 21 analog channels(2)
1355:Core/Src/stm32f103xx_CMSIS.c **** */
1356:Core/Src/stm32f103xx_CMSIS.c **** 
1357:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.1 ADC on-off control(. 218)*/
1358:Core/Src/stm32f103xx_CMSIS.c **** //   ,   ADON   ADC_CR2.
1359:Core/Src/stm32f103xx_CMSIS.c **** //   ADON    ,  
1360:Core/Src/stm32f103xx_CMSIS.c **** //  ,   ADON 
1361:Core/Src/stm32f103xx_CMSIS.c **** //   ,     
1362:Core/Src/stm32f103xx_CMSIS.c **** //         ( 
1363:Core/Src/stm32f103xx_CMSIS.c **** 
1364:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.3 Channel selection(. 218)*/
1365:Core/Src/stm32f103xx_CMSIS.c **** //  16  .  
1366:Core/Src/stm32f103xx_CMSIS.c **** //   .    
1367:Core/Src/stm32f103xx_CMSIS.c **** //        . 
1368:Core/Src/stm32f103xx_CMSIS.c **** // Ch3, Ch8, Ch2, Ch2, Ch0, Ch2, Ch2, Ch15.
1369:Core/Src/stm32f103xx_CMSIS.c **** /*
1370:Core/Src/stm32f103xx_CMSIS.c ****  *     16 . 
1371:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SQ
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 100


1372:Core/Src/stm32f103xx_CMSIS.c ****  *      
1373:Core/Src/stm32f103xx_CMSIS.c ****  *
1374:Core/Src/stm32f103xx_CMSIS.c ****  *     4 . 
1375:Core/Src/stm32f103xx_CMSIS.c ****  *    ADC_ISQR.   
1376:Core/Src/stm32f103xx_CMSIS.c ****  * L[1:0]   ADC_ISQR.
1377:Core/Src/stm32f103xx_CMSIS.c ****  *
1378:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_SQRx  ADC_ISQR    
1379:Core/Src/stm32f103xx_CMSIS.c ****  *      
1380:Core/Src/stm32f103xx_CMSIS.c ****  * */
1381:Core/Src/stm32f103xx_CMSIS.c **** 
1382:Core/Src/stm32f103xx_CMSIS.c **** /*Temperature sensor/VREFINT internal channels*/
1383:Core/Src/stm32f103xx_CMSIS.c **** /*      ADCx_IN16,  
1384:Core/Src/stm32f103xx_CMSIS.c ****  *        
1385:Core/Src/stm32f103xx_CMSIS.c **** 
1386:Core/Src/stm32f103xx_CMSIS.c **** /*11.4 Calibration*/
1387:Core/Src/stm32f103xx_CMSIS.c **** /*     . 
1388:Core/Src/stm32f103xx_CMSIS.c ****  *   .   
1389:Core/Src/stm32f103xx_CMSIS.c ****  *        
1390:Core/Src/stm32f103xx_CMSIS.c ****  *
1391:Core/Src/stm32f103xx_CMSIS.c ****  *     CAL  
1392:Core/Src/stm32f103xx_CMSIS.c ****  *
1393:Core/Src/stm32f103xx_CMSIS.c ****  *   ,  CAL  
1394:Core/Src/stm32f103xx_CMSIS.c ****  *       
1395:Core/Src/stm32f103xx_CMSIS.c ****  *  .
1396:Core/Src/stm32f103xx_CMSIS.c ****  *
1397:Core/Src/stm32f103xx_CMSIS.c ****  * :      
1398:Core/Src/stm32f103xx_CMSIS.c ****  * */
1399:Core/Src/stm32f103xx_CMSIS.c **** 
1400:Core/Src/stm32f103xx_CMSIS.c **** /*11.8 DMA request(. 227)*/
1401:Core/Src/stm32f103xx_CMSIS.c **** /*     
1402:Core/Src/stm32f103xx_CMSIS.c ****  *  DMA      
1403:Core/Src/stm32f103xx_CMSIS.c ****  *     ADC_DR.
1404:Core/Src/stm32f103xx_CMSIS.c ****  *
1405:Core/Src/stm32f103xx_CMSIS.c ****  *      
1406:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_DR   ,  
1407:Core/Src/stm32f103xx_CMSIS.c **** 
1408:Core/Src/stm32f103xx_CMSIS.c **** /*11.11 ADC interrupts(. 236)*/
1409:Core/Src/stm32f103xx_CMSIS.c **** /*
1410:Core/Src/stm32f103xx_CMSIS.c ****  *       
1411:Core/Src/stm32f103xx_CMSIS.c ****  *     .
1412:Core/Src/stm32f103xx_CMSIS.c ****  *
1413:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC1  ADC2       
1414:Core/Src/stm32f103xx_CMSIS.c ****  *  .
1415:Core/Src/stm32f103xx_CMSIS.c ****  * */
1416:Core/Src/stm32f103xx_CMSIS.c **** 
1417:Core/Src/stm32f103xx_CMSIS.c **** /*
1418:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SR,   
1419:Core/Src/stm32f103xx_CMSIS.c ****  * - JSTRT (    
1420:Core/Src/stm32f103xx_CMSIS.c ****  * - STRT (    
1421:Core/Src/stm32f103xx_CMSIS.c ****  * */
1422:Core/Src/stm32f103xx_CMSIS.c **** 
1423:Core/Src/stm32f103xx_CMSIS.c **** /*Table 71. ADC interrupts*/
1424:Core/Src/stm32f103xx_CMSIS.c **** /*
1425:Core/Src/stm32f103xx_CMSIS.c ****  *          Interrupt event          |         Event flag             |        Enable Control bit
1426:Core/Src/stm32f103xx_CMSIS.c ****  *   End of conversion regular group |             EOC                |              EOCIE
1427:Core/Src/stm32f103xx_CMSIS.c ****  *  End of conversion injected group |             JEOC               |             JEOCIE
1428:Core/Src/stm32f103xx_CMSIS.c ****  * Analog watchdog status bit is set |             AWD                |              AWDIE
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 101


1429:Core/Src/stm32f103xx_CMSIS.c ****  */
1430:Core/Src/stm32f103xx_CMSIS.c **** 
1431:Core/Src/stm32f103xx_CMSIS.c **** volatile uint16_t ADC_RAW_Data[2] = {
1432:Core/Src/stm32f103xx_CMSIS.c ****     0,
1433:Core/Src/stm32f103xx_CMSIS.c **** };  // ,      
1434:Core/Src/stm32f103xx_CMSIS.c **** 
1435:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_ADC_DMA_init(void) {
 2777              		.loc 2 1435 31
 2778              		.cfi_startproc
 2779              		@ args = 0, pretend = 0, frame = 0
 2780              		@ frame_needed = 1, uses_anonymous_args = 0
 2781 0000 80B5     		push	{r7, lr}
 2782              		.cfi_def_cfa_offset 8
 2783              		.cfi_offset 7, -8
 2784              		.cfi_offset 14, -4
 2785 0002 00AF     		add	r7, sp, #0
 2786              		.cfi_def_cfa_register 7
1436:Core/Src/stm32f103xx_CMSIS.c ****     /*  DMA
1437:Core/Src/stm32f103xx_CMSIS.c ****      *  :
1438:Core/Src/stm32f103xx_CMSIS.c ****      *    DMA     278 "
1439:Core/Src/stm32f103xx_CMSIS.c **** 
1440:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);                                       // 
 2787              		.loc 2 1440 5
 2788 0004 8E4B     		ldr	r3, .L141
 2789 0006 5B69     		ldr	r3, [r3, #20]
 2790 0008 8D4A     		ldr	r2, .L141
 2791 000a 43F00103 		orr	r3, r3, #1
 2792 000e 5361     		str	r3, [r2, #20]
1441:Core/Src/stm32f103xx_CMSIS.c ****     DMA1_Channel1->CPAR = (uint32_t)&(ADC1->DR);                                   //  
 2793              		.loc 2 1441 18
 2794 0010 8C4B     		ldr	r3, .L141+4
 2795              		.loc 2 1441 25
 2796 0012 8D4A     		ldr	r2, .L141+8
 2797 0014 9A60     		str	r2, [r3, #8]
1442:Core/Src/stm32f103xx_CMSIS.c ****     DMA1_Channel1->CMAR = (uint32_t)ADC_RAW_Data;                                  //  
 2798              		.loc 2 1442 18
 2799 0016 8B4B     		ldr	r3, .L141+4
 2800              		.loc 2 1442 27
 2801 0018 8C4A     		ldr	r2, .L141+12
 2802              		.loc 2 1442 25
 2803 001a DA60     		str	r2, [r3, #12]
1443:Core/Src/stm32f103xx_CMSIS.c ****     DMA1_Channel1->CNDTR = 2;                                                      // 
 2804              		.loc 2 1443 18
 2805 001c 894B     		ldr	r3, .L141+4
 2806              		.loc 2 1443 26
 2807 001e 0222     		movs	r2, #2
 2808 0020 5A60     		str	r2, [r3, #4]
1444:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PL_Msk, 0b00 << DMA_CCR_PL_Pos);        // 
 2809              		.loc 2 1444 5
 2810 0022 884B     		ldr	r3, .L141+4
 2811 0024 1B68     		ldr	r3, [r3]
 2812 0026 874A     		ldr	r2, .L141+4
 2813 0028 23F44053 		bic	r3, r3, #12288
 2814 002c 1360     		str	r3, [r2]
1445:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_DIR);                                    //  
 2815              		.loc 2 1445 5
 2816 002e 854B     		ldr	r3, .L141+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 102


 2817 0030 1B68     		ldr	r3, [r3]
 2818 0032 844A     		ldr	r2, .L141+4
 2819 0034 23F01003 		bic	r3, r3, #16
 2820 0038 1360     		str	r3, [r2]
1446:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_CIRC);                                     // 
 2821              		.loc 2 1446 5
 2822 003a 824B     		ldr	r3, .L141+4
 2823 003c 1B68     		ldr	r3, [r3]
 2824 003e 814A     		ldr	r2, .L141+4
 2825 0040 43F02003 		orr	r3, r3, #32
 2826 0044 1360     		str	r3, [r2]
1447:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PSIZE_Msk, 0b01 << DMA_CCR_PSIZE_Pos);  //  
 2827              		.loc 2 1447 5
 2828 0046 7F4B     		ldr	r3, .L141+4
 2829 0048 1B68     		ldr	r3, [r3]
 2830 004a 23F44073 		bic	r3, r3, #768
 2831 004e 7D4A     		ldr	r2, .L141+4
 2832 0050 43F48073 		orr	r3, r3, #256
 2833 0054 1360     		str	r3, [r2]
1448:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_MSIZE_Msk, 0b01 << DMA_CCR_MSIZE_Pos);  //  
 2834              		.loc 2 1448 5
 2835 0056 7B4B     		ldr	r3, .L141+4
 2836 0058 1B68     		ldr	r3, [r3]
 2837 005a 23F44063 		bic	r3, r3, #3072
 2838 005e 794A     		ldr	r2, .L141+4
 2839 0060 43F48063 		orr	r3, r3, #1024
 2840 0064 1360     		str	r3, [r2]
1449:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TCIE);                                     // 
 2841              		.loc 2 1449 5
 2842 0066 774B     		ldr	r3, .L141+4
 2843 0068 1B68     		ldr	r3, [r3]
 2844 006a 764A     		ldr	r2, .L141+4
 2845 006c 43F00203 		orr	r3, r3, #2
 2846 0070 1360     		str	r3, [r2]
1450:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_HTIE);                                   // 
 2847              		.loc 2 1450 5
 2848 0072 744B     		ldr	r3, .L141+4
 2849 0074 1B68     		ldr	r3, [r3]
 2850 0076 734A     		ldr	r2, .L141+4
 2851 0078 23F00403 		bic	r3, r3, #4
 2852 007c 1360     		str	r3, [r2]
1451:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TEIE);                                     // 
 2853              		.loc 2 1451 5
 2854 007e 714B     		ldr	r3, .L141+4
 2855 0080 1B68     		ldr	r3, [r3]
 2856 0082 704A     		ldr	r2, .L141+4
 2857 0084 43F00803 		orr	r3, r3, #8
 2858 0088 1360     		str	r3, [r2]
1452:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_MINC);                                     // 
 2859              		.loc 2 1452 5
 2860 008a 6E4B     		ldr	r3, .L141+4
 2861 008c 1B68     		ldr	r3, [r3]
 2862 008e 6D4A     		ldr	r2, .L141+4
 2863 0090 43F08003 		orr	r3, r3, #128
 2864 0094 1360     		str	r3, [r2]
1453:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_EN);                                       // DMA ON
 2865              		.loc 2 1453 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 103


 2866 0096 6B4B     		ldr	r3, .L141+4
 2867 0098 1B68     		ldr	r3, [r3]
 2868 009a 6A4A     		ldr	r2, .L141+4
 2869 009c 43F00103 		orr	r3, r3, #1
 2870 00a0 1360     		str	r3, [r2]
1454:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 2871              		.loc 2 1454 5
 2872 00a2 0B20     		movs	r0, #11
 2873 00a4 FFF7FEFF 		bl	__NVIC_EnableIRQ
1455:Core/Src/stm32f103xx_CMSIS.c **** 
1456:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);  //   ADC1
 2874              		.loc 2 1456 5
 2875 00a8 654B     		ldr	r3, .L141
 2876 00aa 9B69     		ldr	r3, [r3, #24]
 2877 00ac 644A     		ldr	r2, .L141
 2878 00ae 43F40073 		orr	r3, r3, #512
 2879 00b2 9361     		str	r3, [r2, #24]
1457:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2880              		.loc 2 1457 5
 2881 00b4 624B     		ldr	r3, .L141
 2882 00b6 9B69     		ldr	r3, [r3, #24]
 2883 00b8 614A     		ldr	r2, .L141
 2884 00ba 43F00403 		orr	r3, r3, #4
 2885 00be 9361     		str	r3, [r2, #24]
1458:Core/Src/stm32f103xx_CMSIS.c **** 
1459:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA0  PA1   */
1460:Core/Src/stm32f103xx_CMSIS.c ****     /*Pin PA0 - Analog*/
1461:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF0_Msk, 0b00 << GPIO_CRL_CNF0_Pos);
 2886              		.loc 2 1461 5
 2887 00c0 634B     		ldr	r3, .L141+16
 2888 00c2 1B68     		ldr	r3, [r3]
 2889 00c4 624A     		ldr	r2, .L141+16
 2890 00c6 23F00C03 		bic	r3, r3, #12
 2891 00ca 1360     		str	r3, [r2]
1462:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE0_Msk, 0b00 << GPIO_CRL_MODE0_Pos);
 2892              		.loc 2 1462 5
 2893 00cc 604B     		ldr	r3, .L141+16
 2894 00ce 1B68     		ldr	r3, [r3]
 2895 00d0 5F4A     		ldr	r2, .L141+16
 2896 00d2 23F00303 		bic	r3, r3, #3
 2897 00d6 1360     		str	r3, [r2]
1463:Core/Src/stm32f103xx_CMSIS.c **** 
1464:Core/Src/stm32f103xx_CMSIS.c ****     /*Pin PA1 - Analog*/
1465:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF1_Msk, 0b00 << GPIO_CRL_CNF1_Pos);
 2898              		.loc 2 1465 5
 2899 00d8 5D4B     		ldr	r3, .L141+16
 2900 00da 1B68     		ldr	r3, [r3]
 2901 00dc 5C4A     		ldr	r2, .L141+16
 2902 00de 23F0C003 		bic	r3, r3, #192
 2903 00e2 1360     		str	r3, [r2]
1466:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE1_Msk, 0b00 << GPIO_CRL_MODE1_Pos);
 2904              		.loc 2 1466 5
 2905 00e4 5A4B     		ldr	r3, .L141+16
 2906 00e6 1B68     		ldr	r3, [r3]
 2907 00e8 594A     		ldr	r2, .L141+16
 2908 00ea 23F03003 		bic	r3, r3, #48
 2909 00ee 1360     		str	r3, [r2]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 104


1467:Core/Src/stm32f103xx_CMSIS.c **** 
1468:Core/Src/stm32f103xx_CMSIS.c ****     /*11.12 ADC registers( 237)*/
1469:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.2 ADC control register 1 (ADC_CR1)( 238)
1470:Core/Src/stm32f103xx_CMSIS.c **** 
1471:Core/Src/stm32f103xx_CMSIS.c ****     //   :   (/)
1472:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_EOCIE);  // EOC interrupt enabled/disabled. An interrupt is genera
 2910              		.loc 2 1472 5
 2911 00f0 584B     		ldr	r3, .L141+20
 2912 00f2 5B68     		ldr	r3, [r3, #4]
 2913 00f4 574A     		ldr	r2, .L141+20
 2914 00f6 23F02003 		bic	r3, r3, #32
 2915 00fa 5360     		str	r3, [r2, #4]
1473:Core/Src/stm32f103xx_CMSIS.c **** 
1474:Core/Src/stm32f103xx_CMSIS.c ****     //   : analog watchdog (/)
1475:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDIE);  // Analog watchdog interrupt disabled
 2916              		.loc 2 1475 5
 2917 00fc 554B     		ldr	r3, .L141+20
 2918 00fe 5B68     		ldr	r3, [r3, #4]
 2919 0100 544A     		ldr	r2, .L141+20
 2920 0102 23F04003 		bic	r3, r3, #64
 2921 0106 5360     		str	r3, [r2, #4]
1476:Core/Src/stm32f103xx_CMSIS.c **** 
1477:Core/Src/stm32f103xx_CMSIS.c ****     //   :   (/
1478:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JEOCIE);  // JEOC interrupt disabled
 2922              		.loc 2 1478 5
 2923 0108 524B     		ldr	r3, .L141+20
 2924 010a 5B68     		ldr	r3, [r3, #4]
 2925 010c 514A     		ldr	r2, .L141+20
 2926 010e 23F08003 		bic	r3, r3, #128
 2927 0112 5360     		str	r3, [r2, #4]
1479:Core/Src/stm32f103xx_CMSIS.c **** 
1480:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR1, ADC_CR1_SCAN);  // Scan mode enabled
 2928              		.loc 2 1480 5
 2929 0114 4F4B     		ldr	r3, .L141+20
 2930 0116 5B68     		ldr	r3, [r3, #4]
 2931 0118 4E4A     		ldr	r2, .L141+20
 2932 011a 43F48073 		orr	r3, r3, #256
 2933 011e 5360     		str	r3, [r2, #4]
1481:Core/Src/stm32f103xx_CMSIS.c **** 
1482:Core/Src/stm32f103xx_CMSIS.c ****     /* :
1483:Core/Src/stm32f103xx_CMSIS.c ****      *  EOC  JEOC     
1484:Core/Src/stm32f103xx_CMSIS.c ****      *     EOCIE  JEOCIE.*/
1485:Core/Src/stm32f103xx_CMSIS.c **** 
1486:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDSGL);                                       // Analog watchdog 
 2934              		.loc 2 1486 5
 2935 0120 4C4B     		ldr	r3, .L141+20
 2936 0122 5B68     		ldr	r3, [r3, #4]
 2937 0124 4B4A     		ldr	r2, .L141+20
 2938 0126 23F40073 		bic	r3, r3, #512
 2939 012a 5360     		str	r3, [r2, #4]
1487:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JAUTO);                                        // Automatic inject
 2940              		.loc 2 1487 5
 2941 012c 494B     		ldr	r3, .L141+20
 2942 012e 5B68     		ldr	r3, [r3, #4]
 2943 0130 484A     		ldr	r2, .L141+20
 2944 0132 23F48063 		bic	r3, r3, #1024
 2945 0136 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 105


1488:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_DISCEN);                                       // Discontinuous mo
 2946              		.loc 2 1488 5
 2947 0138 464B     		ldr	r3, .L141+20
 2948 013a 5B68     		ldr	r3, [r3, #4]
 2949 013c 454A     		ldr	r2, .L141+20
 2950 013e 23F40063 		bic	r3, r3, #2048
 2951 0142 5360     		str	r3, [r2, #4]
1489:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JDISCEN);                                      // Discontinuous mo
 2952              		.loc 2 1489 5
 2953 0144 434B     		ldr	r3, .L141+20
 2954 0146 5B68     		ldr	r3, [r3, #4]
 2955 0148 424A     		ldr	r2, .L141+20
 2956 014a 23F48053 		bic	r3, r3, #4096
 2957 014e 5360     		str	r3, [r2, #4]
1490:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->CR1, ADC_CR1_DUALMOD_Msk, 0b0110 << ADC_CR1_DUALMOD_Pos);  // 0110: Regular si
 2958              		.loc 2 1490 5
 2959 0150 404B     		ldr	r3, .L141+20
 2960 0152 5B68     		ldr	r3, [r3, #4]
 2961 0154 23F47023 		bic	r3, r3, #983040
 2962 0158 3E4A     		ldr	r2, .L141+20
 2963 015a 43F4C023 		orr	r3, r3, #393216
 2964 015e 5360     		str	r3, [r2, #4]
1491:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JAWDEN);                                       // Analog watchdog 
 2965              		.loc 2 1491 5
 2966 0160 3C4B     		ldr	r3, .L141+20
 2967 0162 5B68     		ldr	r3, [r3, #4]
 2968 0164 3B4A     		ldr	r2, .L141+20
 2969 0166 23F48003 		bic	r3, r3, #4194304
 2970 016a 5360     		str	r3, [r2, #4]
1492:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDEN);                                        // Analog watchdog 
 2971              		.loc 2 1492 5
 2972 016c 394B     		ldr	r3, .L141+20
 2973 016e 5B68     		ldr	r3, [r3, #4]
 2974 0170 384A     		ldr	r2, .L141+20
 2975 0172 23F40003 		bic	r3, r3, #8388608
 2976 0176 5360     		str	r3, [r2, #4]
1493:Core/Src/stm32f103xx_CMSIS.c **** 
1494:Core/Src/stm32f103xx_CMSIS.c ****     /*11.12.3 ADC control register 2 (ADC_CR2)( 240)*/
1495:Core/Src/stm32f103xx_CMSIS.c **** 
1496:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_ADON);  //  
 2977              		.loc 2 1496 5
 2978 0178 364B     		ldr	r3, .L141+20
 2979 017a 9B68     		ldr	r3, [r3, #8]
 2980 017c 354A     		ldr	r2, .L141+20
 2981 017e 43F00103 		orr	r3, r3, #1
 2982 0182 9360     		str	r3, [r2, #8]
1497:Core/Src/stm32f103xx_CMSIS.c **** 
1498:Core/Src/stm32f103xx_CMSIS.c ****     /* :
1499:Core/Src/stm32f103xx_CMSIS.c ****      *       - 
1500:Core/Src/stm32f103xx_CMSIS.c ****      *  ADON,    .
1501:Core/Src/stm32f103xx_CMSIS.c ****      *      
1502:Core/Src/stm32f103xx_CMSIS.c **** 
1503:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_CONT);  // Continuous conversion mode( 
 2983              		.loc 2 1503 5
 2984 0184 334B     		ldr	r3, .L141+20
 2985 0186 9B68     		ldr	r3, [r3, #8]
 2986 0188 324A     		ldr	r2, .L141+20
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 106


 2987 018a 43F00203 		orr	r3, r3, #2
 2988 018e 9360     		str	r3, [r2, #8]
1504:Core/Src/stm32f103xx_CMSIS.c **** 
1505:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_CAL);  // Enable calibration
 2989              		.loc 2 1505 5
 2990 0190 304B     		ldr	r3, .L141+20
 2991 0192 9B68     		ldr	r3, [r3, #8]
 2992 0194 2F4A     		ldr	r2, .L141+20
 2993 0196 43F00403 		orr	r3, r3, #4
 2994 019a 9360     		str	r3, [r2, #8]
1506:Core/Src/stm32f103xx_CMSIS.c **** 
1507:Core/Src/stm32f103xx_CMSIS.c ****     /*:
1508:Core/Src/stm32f103xx_CMSIS.c ****      *       
1509:Core/Src/stm32f103xx_CMSIS.c ****      *      
1510:Core/Src/stm32f103xx_CMSIS.c **** 
1511:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(ADC1->CR2, ADC_CR2_CAL));  //   
 2995              		.loc 2 1511 11
 2996 019c 00BF     		nop
 2997              	.L140:
 2998              		.loc 2 1511 12 discriminator 1
 2999 019e 2D4B     		ldr	r3, .L141+20
 3000 01a0 9B68     		ldr	r3, [r3, #8]
 3001 01a2 03F00403 		and	r3, r3, #4
 3002              		.loc 2 1511 11 discriminator 1
 3003 01a6 002B     		cmp	r3, #0
 3004 01a8 F9D1     		bne	.L140
1512:Core/Src/stm32f103xx_CMSIS.c ****     Delay_ms(1);                               //   GD32F103CBT6.  STM32F
 3005              		.loc 2 1512 5
 3006 01aa 0120     		movs	r0, #1
 3007 01ac FFF7FEFF 		bl	Delay_ms
1513:Core/Src/stm32f103xx_CMSIS.c **** 
1514:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_DMA);                                         // DMA 
 3008              		.loc 2 1514 5
 3009 01b0 284B     		ldr	r3, .L141+20
 3010 01b2 9B68     		ldr	r3, [r3, #8]
 3011 01b4 274A     		ldr	r2, .L141+20
 3012 01b6 43F48073 		orr	r3, r3, #256
 3013 01ba 9360     		str	r3, [r2, #8]
1515:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR2, ADC_CR2_ALIGN);                                     // 
 3014              		.loc 2 1515 5
 3015 01bc 254B     		ldr	r3, .L141+20
 3016 01be 9B68     		ldr	r3, [r3, #8]
 3017 01c0 244A     		ldr	r2, .L141+20
 3018 01c2 23F40063 		bic	r3, r3, #2048
 3019 01c6 9360     		str	r3, [r2, #8]
1516:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->CR2, ADC_CR2_EXTSEL_Msk, 0b111 << ADC_CR2_EXTSEL_Pos);  //  
 3020              		.loc 2 1516 5
 3021 01c8 224B     		ldr	r3, .L141+20
 3022 01ca 9B68     		ldr	r3, [r3, #8]
 3023 01cc 214A     		ldr	r2, .L141+20
 3024 01ce 43F46023 		orr	r3, r3, #917504
 3025 01d2 9360     		str	r3, [r2, #8]
1517:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR2, ADC_CR2_EXTTRIG);                                   // Conversion on exter
 3026              		.loc 2 1517 5
 3027 01d4 1F4B     		ldr	r3, .L141+20
 3028 01d6 9B68     		ldr	r3, [r3, #8]
 3029 01d8 1E4A     		ldr	r2, .L141+20
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 107


 3030 01da 23F48013 		bic	r3, r3, #1048576
 3031 01de 9360     		str	r3, [r2, #8]
1518:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // 
1519:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_TSVREFE);  // Temperature sensor and VREFINT channel enabled
 3032              		.loc 2 1519 5
 3033 01e0 1C4B     		ldr	r3, .L141+20
 3034 01e2 9B68     		ldr	r3, [r3, #8]
 3035 01e4 1B4A     		ldr	r2, .L141+20
 3036 01e6 43F40003 		orr	r3, r3, #8388608
 3037 01ea 9360     		str	r3, [r2, #8]
1520:Core/Src/stm32f103xx_CMSIS.c **** 
1521:Core/Src/stm32f103xx_CMSIS.c ****     /*Note:
1522:Core/Src/stm32f103xx_CMSIS.c ****      * ADC1 analog Channel16 and Channel 17 are internally connected to the temperature
1523:Core/Src/stm32f103xx_CMSIS.c ****      * sensor and to VREFINT, respectively.
1524:Core/Src/stm32f103xx_CMSIS.c ****      * ADC2 analog input Channel16 and Channel17 are internally connected to VSS.
1525:Core/Src/stm32f103xx_CMSIS.c ****      * ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected to VSS.*/
1526:Core/Src/stm32f103xx_CMSIS.c **** 
1527:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.5 ADC sample time register 2 (ADC_SMPR2)( 245)
1528:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP0_Msk, 0b111 << ADC_SMPR2_SMP0_Pos);    // 239.5 cycles
 3038              		.loc 2 1528 5
 3039 01ec 194B     		ldr	r3, .L141+20
 3040 01ee 1B69     		ldr	r3, [r3, #16]
 3041 01f0 184A     		ldr	r2, .L141+20
 3042 01f2 43F00703 		orr	r3, r3, #7
 3043 01f6 1361     		str	r3, [r2, #16]
1529:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP1_Msk, 0b111 << ADC_SMPR2_SMP1_Pos);    // 239.5 cycles
 3044              		.loc 2 1529 5
 3045 01f8 164B     		ldr	r3, .L141+20
 3046 01fa 1B69     		ldr	r3, [r3, #16]
 3047 01fc 154A     		ldr	r2, .L141+20
 3048 01fe 43F03803 		orr	r3, r3, #56
 3049 0202 1361     		str	r3, [r2, #16]
1530:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SMPR1, ADC_SMPR1_SMP17_Msk, 0b111 << ADC_SMPR1_SMP17_Pos);  // 239.5 cycles
 3050              		.loc 2 1530 5
 3051 0204 134B     		ldr	r3, .L141+20
 3052 0206 DB68     		ldr	r3, [r3, #12]
 3053 0208 124A     		ldr	r2, .L141+20
 3054 020a 43F46003 		orr	r3, r3, #14680064
 3055 020e D360     		str	r3, [r2, #12]
1531:Core/Src/stm32f103xx_CMSIS.c **** 
1532:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.9 ADC regular sequence register 1 (ADC_SQR1)( 247)
1533:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SQR1, ADC_SQR1_L_Msk, 0b0001 << ADC_SQR1_L_Pos);  // 2 
 3056              		.loc 2 1533 5
 3057 0210 104B     		ldr	r3, .L141+20
 3058 0212 DB6A     		ldr	r3, [r3, #44]
 3059 0214 23F47003 		bic	r3, r3, #15728640
 3060 0218 0E4A     		ldr	r2, .L141+20
 3061 021a 43F48013 		orr	r3, r3, #1048576
 3062 021e D362     		str	r3, [r2, #44]
1534:Core/Src/stm32f103xx_CMSIS.c **** 
1535:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.11 ADC regular sequence register 3 (ADC_SQR3)( 249)
1536:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ1_Msk, 0 << ADC_SQR3_SQ1_Pos);
 3063              		.loc 2 1536 5
 3064 0220 0C4B     		ldr	r3, .L141+20
 3065 0222 5B6B     		ldr	r3, [r3, #52]
 3066 0224 0B4A     		ldr	r2, .L141+20
 3067 0226 23F01F03 		bic	r3, r3, #31
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 108


 3068 022a 5363     		str	r3, [r2, #52]
1537:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ2_Msk, 17 << ADC_SQR3_SQ2_Pos);
 3069              		.loc 2 1537 5
 3070 022c 094B     		ldr	r3, .L141+20
 3071 022e 5B6B     		ldr	r3, [r3, #52]
 3072 0230 23F47873 		bic	r3, r3, #992
 3073 0234 074A     		ldr	r2, .L141+20
 3074 0236 43F40873 		orr	r3, r3, #544
 3075 023a 5363     		str	r3, [r2, #52]
1538:Core/Src/stm32f103xx_CMSIS.c ****     // NVIC_EnableIRQ(ADC1_IRQn); //   
1539:Core/Src/stm32f103xx_CMSIS.c **** 
1540:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // .  
1541:Core/Src/stm32f103xx_CMSIS.c **** }
 3076              		.loc 2 1541 1
 3077 023c 00BF     		nop
 3078 023e 80BD     		pop	{r7, pc}
 3079              	.L142:
 3080              		.align	2
 3081              	.L141:
 3082 0240 00100240 		.word	1073876992
 3083 0244 08000240 		.word	1073872904
 3084 0248 4C240140 		.word	1073816652
 3085 024c 00000000 		.word	ADC_RAW_Data
 3086 0250 00080140 		.word	1073809408
 3087 0254 00240140 		.word	1073816576
 3088              		.cfi_endproc
 3089              	.LFE94:
 3091              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 3092              		.align	1
 3093              		.weak	ADC1_2_IRQHandler
 3094              		.syntax unified
 3095              		.thumb
 3096              		.thumb_func
 3098              	ADC1_2_IRQHandler:
 3099              	.LFB95:
1542:Core/Src/stm32f103xx_CMSIS.c **** 
1543:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void ADC1_2_IRQHandler(void) {
 3100              		.loc 2 1543 37
 3101              		.cfi_startproc
 3102              		@ args = 0, pretend = 0, frame = 0
 3103              		@ frame_needed = 1, uses_anonymous_args = 0
 3104              		@ link register save eliminated.
 3105 0000 80B4     		push	{r7}
 3106              		.cfi_def_cfa_offset 4
 3107              		.cfi_offset 7, -4
 3108 0002 00AF     		add	r7, sp, #0
 3109              		.cfi_def_cfa_register 7
1544:Core/Src/stm32f103xx_CMSIS.c ****     /*This bit is set by hardware at the end of a group channel conversion (regular or injected). I
1545:Core/Src/stm32f103xx_CMSIS.c ****      * cleared by software or by reading the ADC_DR.
1546:Core/Src/stm32f103xx_CMSIS.c ****      * 0: Conversion is not complete
1547:Core/Src/stm32f103xx_CMSIS.c ****      * 1: Conversion complete*/
1548:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(ADC1->SR, ADC_SR_EOC)) {
 3110              		.loc 2 1548 9
 3111 0004 054B     		ldr	r3, .L146
 3112 0006 1B68     		ldr	r3, [r3]
 3113 0008 03F00203 		and	r3, r3, #2
 3114              		.loc 2 1548 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 109


 3115 000c 002B     		cmp	r3, #0
 3116 000e 01D0     		beq	.L145
1549:Core/Src/stm32f103xx_CMSIS.c ****         ADC1->DR;  //  ,   
 3117              		.loc 2 1549 13
 3118 0010 024B     		ldr	r3, .L146
 3119 0012 DB6C     		ldr	r3, [r3, #76]
 3120              	.L145:
1550:Core/Src/stm32f103xx_CMSIS.c ****     }
1551:Core/Src/stm32f103xx_CMSIS.c **** }
 3121              		.loc 2 1551 1
 3122 0014 00BF     		nop
 3123 0016 BD46     		mov	sp, r7
 3124              		.cfi_def_cfa_register 13
 3125              		@ sp needed
 3126 0018 80BC     		pop	{r7}
 3127              		.cfi_restore 7
 3128              		.cfi_def_cfa_offset 0
 3129 001a 7047     		bx	lr
 3130              	.L147:
 3131              		.align	2
 3132              	.L146:
 3133 001c 00240140 		.word	1073816576
 3134              		.cfi_endproc
 3135              	.LFE95:
 3137              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 3138              		.align	1
 3139              		.weak	DMA1_Channel1_IRQHandler
 3140              		.syntax unified
 3141              		.thumb
 3142              		.thumb_func
 3144              	DMA1_Channel1_IRQHandler:
 3145              	.LFB96:
1552:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void DMA1_Channel1_IRQHandler(void) {
 3146              		.loc 2 1552 44
 3147              		.cfi_startproc
 3148              		@ args = 0, pretend = 0, frame = 0
 3149              		@ frame_needed = 1, uses_anonymous_args = 0
 3150              		@ link register save eliminated.
 3151 0000 80B4     		push	{r7}
 3152              		.cfi_def_cfa_offset 4
 3153              		.cfi_offset 7, -4
 3154 0002 00AF     		add	r7, sp, #0
 3155              		.cfi_def_cfa_register 7
1553:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(DMA1->ISR, DMA_ISR_TCIF1)) {
 3156              		.loc 2 1553 9
 3157 0004 0E4B     		ldr	r3, .L152
 3158 0006 1B68     		ldr	r3, [r3]
 3159 0008 03F00203 		and	r3, r3, #2
 3160              		.loc 2 1553 8
 3161 000c 002B     		cmp	r3, #0
 3162 000e 06D0     		beq	.L149
1554:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1);  //   .
 3163              		.loc 2 1554 9
 3164 0010 0B4B     		ldr	r3, .L152
 3165 0012 5B68     		ldr	r3, [r3, #4]
 3166 0014 0A4A     		ldr	r2, .L152
 3167 0016 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 110


 3168 001a 5360     		str	r3, [r2, #4]
1555:Core/Src/stm32f103xx_CMSIS.c ****         /*   */
1556:Core/Src/stm32f103xx_CMSIS.c **** 
1557:Core/Src/stm32f103xx_CMSIS.c ****     } else if (READ_BIT(DMA1->ISR, DMA_ISR_TEIF1)) {
1558:Core/Src/stm32f103xx_CMSIS.c ****         /*   -  */
1559:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1);  //   .
1560:Core/Src/stm32f103xx_CMSIS.c ****     }
1561:Core/Src/stm32f103xx_CMSIS.c **** }
 3169              		.loc 2 1561 1
 3170 001c 0BE0     		b	.L151
 3171              	.L149:
1557:Core/Src/stm32f103xx_CMSIS.c ****         /*   -  */
 3172              		.loc 2 1557 16
 3173 001e 084B     		ldr	r3, .L152
 3174 0020 1B68     		ldr	r3, [r3]
 3175 0022 03F00803 		and	r3, r3, #8
1557:Core/Src/stm32f103xx_CMSIS.c ****         /*   -  */
 3176              		.loc 2 1557 15
 3177 0026 002B     		cmp	r3, #0
 3178 0028 05D0     		beq	.L151
1559:Core/Src/stm32f103xx_CMSIS.c ****     }
 3179              		.loc 2 1559 9
 3180 002a 054B     		ldr	r3, .L152
 3181 002c 5B68     		ldr	r3, [r3, #4]
 3182 002e 044A     		ldr	r2, .L152
 3183 0030 43F00103 		orr	r3, r3, #1
 3184 0034 5360     		str	r3, [r2, #4]
 3185              	.L151:
 3186              		.loc 2 1561 1
 3187 0036 00BF     		nop
 3188 0038 BD46     		mov	sp, r7
 3189              		.cfi_def_cfa_register 13
 3190              		@ sp needed
 3191 003a 80BC     		pop	{r7}
 3192              		.cfi_restore 7
 3193              		.cfi_def_cfa_offset 0
 3194 003c 7047     		bx	lr
 3195              	.L153:
 3196 003e 00BF     		.align	2
 3197              	.L152:
 3198 0040 00000240 		.word	1073872896
 3199              		.cfi_endproc
 3200              	.LFE96:
 3202              		.global	husart1
 3203              		.section	.bss.husart1,"aw",%nobits
 3204              		.align	2
 3207              	husart1:
 3208 0000 00000000 		.space	44
 3208      00000000 
 3208      00000000 
 3208      00000000 
 3208      00000000 
 3209              		.global	husart2
 3210              		.section	.bss.husart2,"aw",%nobits
 3211              		.align	2
 3214              	husart2:
 3215 0000 00000000 		.space	44
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 111


 3215      00000000 
 3215      00000000 
 3215      00000000 
 3215      00000000 
 3216              		.section	.text.CMSIS_USART1_Init,"ax",%progbits
 3217              		.align	1
 3218              		.global	CMSIS_USART1_Init
 3219              		.syntax unified
 3220              		.thumb
 3221              		.thumb_func
 3223              	CMSIS_USART1_Init:
 3224              	.LFB97:
1562:Core/Src/stm32f103xx_CMSIS.c **** 
1563:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  USART ======================================
1564:Core/Src/stm32f103xx_CMSIS.c **** 
1565:Core/Src/stm32f103xx_CMSIS.c **** /**
1566:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1567:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Universal synchronous asynchronous receiver transmitter (USART)
1568:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .27 Universal synchronous asynchronous receiver transmitter (USART) (
1569:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1570:Core/Src/stm32f103xx_CMSIS.c **** */
1571:Core/Src/stm32f103xx_CMSIS.c **** 
1572:Core/Src/stm32f103xx_CMSIS.c **** /* / 
1573:Core/Src/stm32f103xx_CMSIS.c ****      
1574:Core/Src/stm32f103xx_CMSIS.c ****  NRZ (Non Return to Zero     )   
1575:Core/Src/stm32f103xx_CMSIS.c ****   . USART    
1576:Core/Src/stm32f103xx_CMSIS.c **** baud rate generator.
1577:Core/Src/stm32f103xx_CMSIS.c **** 
1578:Core/Src/stm32f103xx_CMSIS.c ****       
1579:Core/Src/stm32f103xx_CMSIS.c ****  -,  SIR ENDEC  IrDA( 
1580:Core/Src/stm32f103xx_CMSIS.c ****      
1581:Core/Src/stm32f103xx_CMSIS.c **** 
1582:Core/Src/stm32f103xx_CMSIS.c **** /*  USART*/
1583:Core/Src/stm32f103xx_CMSIS.c **** /*
1584:Core/Src/stm32f103xx_CMSIS.c ****  * -  Full duplex, asynchronous communications
1585:Core/Src/stm32f103xx_CMSIS.c ****  * -  NRZ  (Mark/Space)
1586:Core/Src/stm32f103xx_CMSIS.c ****  * -   (baud rate generator)
1587:Core/Src/stm32f103xx_CMSIS.c ****  *          
1588:Core/Src/stm32f103xx_CMSIS.c ****  * -      (8  9 )
1589:Core/Src/stm32f103xx_CMSIS.c ****  * -    .  1  2 
1590:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1591:Core/Src/stm32f103xx_CMSIS.c ****  * -   13-    10/11 
1592:Core/Src/stm32f103xx_CMSIS.c ****  * -     (  )
1593:Core/Src/stm32f103xx_CMSIS.c ****  * -  IrDA SIR   
1594:Core/Src/stm32f103xx_CMSIS.c ****  *     3/16     
1595:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1596:Core/Src/stm32f103xx_CMSIS.c ****  * -   Smartcard   
1597:Core/Src/stm32f103xx_CMSIS.c ****  *    0.5, 1.5      -
1598:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1599:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1600:Core/Src/stm32f103xx_CMSIS.c ****  *     /   
1601:Core/Src/stm32f103xx_CMSIS.c ****  * -        .
1602:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1603:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1604:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1605:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1606:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 112


1607:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1608:Core/Src/stm32f103xx_CMSIS.c ****  *      -     
1609:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1610:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1611:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1612:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1613:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1614:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1615:Core/Src/stm32f103xx_CMSIS.c ****  *       CTS changes
1616:Core/Src/stm32f103xx_CMSIS.c ****  *       LIN break detection
1617:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmit data register empty
1618:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmission complete
1619:Core/Src/stm32f103xx_CMSIS.c ****  *       Receive data register full
1620:Core/Src/stm32f103xx_CMSIS.c ****  *       Idle line received
1621:Core/Src/stm32f103xx_CMSIS.c ****  *       Overrun error
1622:Core/Src/stm32f103xx_CMSIS.c ****  *       Framing error
1623:Core/Src/stm32f103xx_CMSIS.c ****  *       Noise error
1624:Core/Src/stm32f103xx_CMSIS.c ****  *       Parity error
1625:Core/Src/stm32f103xx_CMSIS.c ****  * - Multiprocessor communication - enter into mute mode if address match does not occur
1626:Core/Src/stm32f103xx_CMSIS.c ****  * - Wake up from mute mode (by idle line detection or address mark detection)
1627:Core/Src/stm32f103xx_CMSIS.c ****  * - Two receiver wakeup modes: Address bit (MSB, 9th bit), Idle line
1628:Core/Src/stm32f103xx_CMSIS.c **** 
1629:Core/Src/stm32f103xx_CMSIS.c ****      USART   
1630:Core/Src/stm32f103xx_CMSIS.c ****     Tx.
1631:Core/Src/stm32f103xx_CMSIS.c **** 
1632:Core/Src/stm32f103xx_CMSIS.c ****  RX:    .   
1633:Core/Src/stm32f103xx_CMSIS.c ****  TX:  .   ,  
1634:Core/Src/stm32f103xx_CMSIS.c ****         
1635:Core/Src/stm32f103xx_CMSIS.c ****     -  -  
1636:Core/Src/stm32f103xx_CMSIS.c **** 
1637:Core/Src/stm32f103xx_CMSIS.c ****   TX  RX    
1638:Core/Src/stm32f103xx_CMSIS.c ****  -      
1639:Core/Src/stm32f103xx_CMSIS.c ****  -  
1640:Core/Src/stm32f103xx_CMSIS.c ****  -   (8  9 ),    
1641:Core/Src/stm32f103xx_CMSIS.c ****  - 0.5, 1, 1.5, 2  ,    
1642:Core/Src/stm32f103xx_CMSIS.c ****  - Baud rate generator  12    4  
1643:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_SR)
1644:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_DR)
1645:Core/Src/stm32f103xx_CMSIS.c ****  -    (USART_BRR) - 12   
1646:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_GTPR)    -
1647:Core/Src/stm32f103xx_CMSIS.c **** 
1648:Core/Src/stm32f103xx_CMSIS.c ****        
1649:Core/Src/stm32f103xx_CMSIS.c ****   - CK:   .    
1650:Core/Src/stm32f103xx_CMSIS.c ****      SPI(  
1651:Core/Src/stm32f103xx_CMSIS.c ****         
1652:Core/Src/stm32f103xx_CMSIS.c ****     RX.      
1653:Core/Src/stm32f103xx_CMSIS.c ****   (,  LCD).    
1654:Core/Src/stm32f103xx_CMSIS.c ****      .
1655:Core/Src/stm32f103xx_CMSIS.c **** 
1656:Core/Src/stm32f103xx_CMSIS.c ****         
1657:Core/Src/stm32f103xx_CMSIS.c ****   - CTS: (Clear To Send)      
1658:Core/Src/stm32f103xx_CMSIS.c ****   - RTS: (Request to send)   ,  USART 
1659:Core/Src/stm32f103xx_CMSIS.c **** 
1660:Core/Src/stm32f103xx_CMSIS.c ****   27.3.1 USART character description( 790)
1661:Core/Src/stm32f103xx_CMSIS.c **** 
1662:Core/Src/stm32f103xx_CMSIS.c ****         8  9  
1663:Core/Src/stm32f103xx_CMSIS.c ****    TX       
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 113


1664:Core/Src/stm32f103xx_CMSIS.c **** 
1665:Core/Src/stm32f103xx_CMSIS.c ****     ,     "
1666:Core/Src/stm32f103xx_CMSIS.c ****    ( "1"    
1667:Core/Src/stm32f103xx_CMSIS.c **** 
1668:Core/Src/stm32f103xx_CMSIS.c ****        "0"  
1669:Core/Src/stm32f103xx_CMSIS.c ****    ( "1")   
1670:Core/Src/stm32f103xx_CMSIS.c **** 
1671:Core/Src/stm32f103xx_CMSIS.c ****         baud rate
1672:Core/Src/stm32f103xx_CMSIS.c **** 
1673:Core/Src/stm32f103xx_CMSIS.c ****   27.3.2 Transmitter( 791)
1674:Core/Src/stm32f103xx_CMSIS.c ****         8 
1675:Core/Src/stm32f103xx_CMSIS.c ****       (TE) ,  
1676:Core/Src/stm32f103xx_CMSIS.c ****         
1677:Core/Src/stm32f103xx_CMSIS.c **** 
1678:Core/Src/stm32f103xx_CMSIS.c ****    
1679:Core/Src/stm32f103xx_CMSIS.c ****          
1680:Core/Src/stm32f103xx_CMSIS.c ****      (TDR)     
1681:Core/Src/stm32f103xx_CMSIS.c ****       ,  
1682:Core/Src/stm32f103xx_CMSIS.c ****    .   
1683:Core/Src/stm32f103xx_CMSIS.c ****     0.5, 1, 1.5,  2.
1684:Core/Src/stm32f103xx_CMSIS.c **** 
1685:Core/Src/stm32f103xx_CMSIS.c ****   !
1686:Core/Src/stm32f103xx_CMSIS.c ****    TE       
1687:Core/Src/stm32f103xx_CMSIS.c ****       TX,   
1688:Core/Src/stm32f103xx_CMSIS.c ****       .
1689:Core/Src/stm32f103xx_CMSIS.c ****          .
1690:Core/Src/stm32f103xx_CMSIS.c ****   */
1691:Core/Src/stm32f103xx_CMSIS.c **** 
1692:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart1;  //    USART.(. stm32f103xx_
1693:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart2;  //    USART.(. stm32f103xx_
1694:Core/Src/stm32f103xx_CMSIS.c **** 
1695:Core/Src/stm32f103xx_CMSIS.c **** /**
1696:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1697:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART1.  9600 8 N 1
1698:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1699:Core/Src/stm32f103xx_CMSIS.c ****  */
1700:Core/Src/stm32f103xx_CMSIS.c **** 
1701:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART1_Init(void) {
 3225              		.loc 2 1701 30
 3226              		.cfi_startproc
 3227              		@ args = 0, pretend = 0, frame = 0
 3228              		@ frame_needed = 1, uses_anonymous_args = 0
 3229 0000 80B5     		push	{r7, lr}
 3230              		.cfi_def_cfa_offset 8
 3231              		.cfi_offset 7, -8
 3232              		.cfi_offset 14, -4
 3233 0002 00AF     		add	r7, sp, #0
 3234              		.cfi_def_cfa_register 7
1702:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 3235              		.loc 2 1702 5
 3236 0004 504B     		ldr	r3, .L155
 3237 0006 9B69     		ldr	r3, [r3, #24]
 3238 0008 4F4A     		ldr	r2, .L155
 3239 000a 43F00403 		orr	r3, r3, #4
 3240 000e 9361     		str	r3, [r2, #24]
1703:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 3241              		.loc 2 1703 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 114


 3242 0010 4D4B     		ldr	r3, .L155
 3243 0012 9B69     		ldr	r3, [r3, #24]
 3244 0014 4C4A     		ldr	r2, .L155
 3245 0016 43F00103 		orr	r3, r3, #1
 3246 001a 9361     		str	r3, [r2, #24]
1704:Core/Src/stm32f103xx_CMSIS.c **** 
1705:Core/Src/stm32f103xx_CMSIS.c ****     //    UART  Full Duplex  
1706:Core/Src/stm32f103xx_CMSIS.c ****     // Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1707:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 3247              		.loc 2 1707 5
 3248 001c 4B4B     		ldr	r3, .L155+4
 3249 001e 5B68     		ldr	r3, [r3, #4]
 3250 0020 23F0C003 		bic	r3, r3, #192
 3251 0024 494A     		ldr	r2, .L155+4
 3252 0026 43F08003 		orr	r3, r3, #128
 3253 002a 5360     		str	r3, [r2, #4]
1708:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 3254              		.loc 2 1708 5
 3255 002c 474B     		ldr	r3, .L155+4
 3256 002e 5B68     		ldr	r3, [r3, #4]
 3257 0030 464A     		ldr	r2, .L155+4
 3258 0032 43F03003 		orr	r3, r3, #48
 3259 0036 5360     		str	r3, [r2, #4]
1709:Core/Src/stm32f103xx_CMSIS.c ****     // Rx - Input floating
1710:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF10_Msk, 0b1 << GPIO_CRH_CNF10_Pos);
 3260              		.loc 2 1710 5
 3261 0038 444B     		ldr	r3, .L155+4
 3262 003a 5B68     		ldr	r3, [r3, #4]
 3263 003c 23F44063 		bic	r3, r3, #3072
 3264 0040 424A     		ldr	r2, .L155+4
 3265 0042 43F48063 		orr	r3, r3, #1024
 3266 0046 5360     		str	r3, [r2, #4]
1711:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE10_Msk, 0b00 << GPIO_CRH_MODE10_Pos);
 3267              		.loc 2 1711 5
 3268 0048 404B     		ldr	r3, .L155+4
 3269 004a 5B68     		ldr	r3, [r3, #4]
 3270 004c 3F4A     		ldr	r2, .L155+4
 3271 004e 23F44073 		bic	r3, r3, #768
 3272 0052 5360     		str	r3, [r2, #4]
1712:Core/Src/stm32f103xx_CMSIS.c **** 
1713:Core/Src/stm32f103xx_CMSIS.c ****     //   USART1
1714:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);
 3273              		.loc 2 1714 5
 3274 0054 3C4B     		ldr	r3, .L155
 3275 0056 9B69     		ldr	r3, [r3, #24]
 3276 0058 3B4A     		ldr	r2, .L155
 3277 005a 43F48043 		orr	r3, r3, #16384
 3278 005e 9361     		str	r3, [r2, #24]
1715:Core/Src/stm32f103xx_CMSIS.c **** 
1716:Core/Src/stm32f103xx_CMSIS.c ****     /* Fractional baud rate generation
1717:Core/Src/stm32f103xx_CMSIS.c ****      :
1718:Core/Src/stm32f103xx_CMSIS.c ****     Tx/Rx baud = fCK/(16*USARTDIV)
1719:Core/Src/stm32f103xx_CMSIS.c ****      fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1720:Core/Src/stm32f103xx_CMSIS.c ****        fCK = 72000000
1721:Core/Src/stm32f103xx_CMSIS.c ****         9600
1722:Core/Src/stm32f103xx_CMSIS.c ****     9600 = 72000000/(16*USARTDIV)
1723:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 115


1724:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 72000000/9600*16 = 468.75
1725:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     468,   0x1D4
1726:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.75*16 = 12,   0xC
1727:Core/Src/stm32f103xx_CMSIS.c **** 
1728:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   9600  
1729:Core/Src/stm32f103xx_CMSIS.c **** 
1730:Core/Src/stm32f103xx_CMSIS.c ****          115200:
1731:Core/Src/stm32f103xx_CMSIS.c ****     115200 = 72000000/(16*USARTDIV)
1732:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 72000000/115200*16 = 39.0625
1733:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     39,   0x27
1734:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.0625*16 = 1,   0x1
1735:Core/Src/stm32f103xx_CMSIS.c **** 
1736:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   115200  
1737:Core/Src/stm32f103xx_CMSIS.c **** 
1738:Core/Src/stm32f103xx_CMSIS.c ****     */
1739:Core/Src/stm32f103xx_CMSIS.c **** 
1740:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART1->BRR, USART_BRR_DIV_Mantissa_Msk, 0x1D4 << USART_BRR_DIV_Mantissa_Pos);
 3279              		.loc 2 1740 5
 3280 0060 3B4B     		ldr	r3, .L155+8
 3281 0062 9B68     		ldr	r3, [r3, #8]
 3282 0064 23F47F43 		bic	r3, r3, #65280
 3283 0068 23F0F003 		bic	r3, r3, #240
 3284 006c 384A     		ldr	r2, .L155+8
 3285 006e 43F4EA53 		orr	r3, r3, #7488
 3286 0072 9360     		str	r3, [r2, #8]
1741:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART1->BRR, USART_BRR_DIV_Fraction_Msk, 0xC << USART_BRR_DIV_Fraction_Pos);
 3287              		.loc 2 1741 5
 3288 0074 364B     		ldr	r3, .L155+8
 3289 0076 9B68     		ldr	r3, [r3, #8]
 3290 0078 23F00F03 		bic	r3, r3, #15
 3291 007c 344A     		ldr	r2, .L155+8
 3292 007e 43F00C03 		orr	r3, r3, #12
 3293 0082 9360     		str	r3, [r2, #8]
1742:Core/Src/stm32f103xx_CMSIS.c **** 
1743:Core/Src/stm32f103xx_CMSIS.c ****     // 27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1744:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_UE);      // USART enable
 3294              		.loc 2 1744 5
 3295 0084 324B     		ldr	r3, .L155+8
 3296 0086 DB68     		ldr	r3, [r3, #12]
 3297 0088 314A     		ldr	r2, .L155+8
 3298 008a 43F40053 		orr	r3, r3, #8192
 3299 008e D360     		str	r3, [r2, #12]
1745:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_M);     // Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3300              		.loc 2 1745 5
 3301 0090 2F4B     		ldr	r3, .L155+8
 3302 0092 DB68     		ldr	r3, [r3, #12]
 3303 0094 2E4A     		ldr	r2, .L155+8
 3304 0096 23F48053 		bic	r3, r3, #4096
 3305 009a D360     		str	r3, [r2, #12]
1746:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_WAKE);  // Wake up idle Line
 3306              		.loc 2 1746 5
 3307 009c 2C4B     		ldr	r3, .L155+8
 3308 009e DB68     		ldr	r3, [r3, #12]
 3309 00a0 2B4A     		ldr	r2, .L155+8
 3310 00a2 23F40063 		bic	r3, r3, #2048
 3311 00a6 D360     		str	r3, [r2, #12]
1747:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_PCE);   // Partity control disabled
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 116


 3312              		.loc 2 1747 5
 3313 00a8 294B     		ldr	r3, .L155+8
 3314 00aa DB68     		ldr	r3, [r3, #12]
 3315 00ac 284A     		ldr	r2, .L155+8
 3316 00ae 23F48063 		bic	r3, r3, #1024
 3317 00b2 D360     		str	r3, [r2, #12]
1748:Core/Src/stm32f103xx_CMSIS.c ****     //  
1749:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_PEIE);   // partity error interrupt disabled
 3318              		.loc 2 1749 5
 3319 00b4 264B     		ldr	r3, .L155+8
 3320 00b6 DB68     		ldr	r3, [r3, #12]
 3321 00b8 254A     		ldr	r2, .L155+8
 3322 00ba 23F48073 		bic	r3, r3, #256
 3323 00be D360     		str	r3, [r2, #12]
1750:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_TXEIE);  // TXE interrupt is inhibited
 3324              		.loc 2 1750 5
 3325 00c0 234B     		ldr	r3, .L155+8
 3326 00c2 DB68     		ldr	r3, [r3, #12]
 3327 00c4 224A     		ldr	r2, .L155+8
 3328 00c6 23F08003 		bic	r3, r3, #128
 3329 00ca D360     		str	r3, [r2, #12]
1751:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_TCIE);   // Transmission complete interrupt disabled
 3330              		.loc 2 1751 5
 3331 00cc 204B     		ldr	r3, .L155+8
 3332 00ce DB68     		ldr	r3, [r3, #12]
 3333 00d0 1F4A     		ldr	r2, .L155+8
 3334 00d2 23F04003 		bic	r3, r3, #64
 3335 00d6 D360     		str	r3, [r2, #12]
1752:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_RXNEIE);   //    
 3336              		.loc 2 1752 5
 3337 00d8 1D4B     		ldr	r3, .L155+8
 3338 00da DB68     		ldr	r3, [r3, #12]
 3339 00dc 1C4A     		ldr	r2, .L155+8
 3340 00de 43F02003 		orr	r3, r3, #32
 3341 00e2 D360     		str	r3, [r2, #12]
1753:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_IDLEIE);   //    IDLE 
 3342              		.loc 2 1753 5
 3343 00e4 1A4B     		ldr	r3, .L155+8
 3344 00e6 DB68     		ldr	r3, [r3, #12]
 3345 00e8 194A     		ldr	r2, .L155+8
 3346 00ea 43F01003 		orr	r3, r3, #16
 3347 00ee D360     		str	r3, [r2, #12]
1754:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_TE);       // Transmitter is enabled
 3348              		.loc 2 1754 5
 3349 00f0 174B     		ldr	r3, .L155+8
 3350 00f2 DB68     		ldr	r3, [r3, #12]
 3351 00f4 164A     		ldr	r2, .L155+8
 3352 00f6 43F00803 		orr	r3, r3, #8
 3353 00fa D360     		str	r3, [r2, #12]
1755:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_RE);       // Receiver is enabled and begins searching for a sta
 3354              		.loc 2 1755 5
 3355 00fc 144B     		ldr	r3, .L155+8
 3356 00fe DB68     		ldr	r3, [r3, #12]
 3357 0100 134A     		ldr	r2, .L155+8
 3358 0102 43F00403 		orr	r3, r3, #4
 3359 0106 D360     		str	r3, [r2, #12]
1756:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_RWU);
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 117


 3360              		.loc 2 1756 5
 3361 0108 114B     		ldr	r3, .L155+8
 3362 010a DB68     		ldr	r3, [r3, #12]
 3363 010c 104A     		ldr	r2, .L155+8
 3364 010e 23F00203 		bic	r3, r3, #2
 3365 0112 D360     		str	r3, [r2, #12]
1757:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_SBK);
 3366              		.loc 2 1757 5
 3367 0114 0E4B     		ldr	r3, .L155+8
 3368 0116 DB68     		ldr	r3, [r3, #12]
 3369 0118 0D4A     		ldr	r2, .L155+8
 3370 011a 23F00103 		bic	r3, r3, #1
 3371 011e D360     		str	r3, [r2, #12]
1758:Core/Src/stm32f103xx_CMSIS.c **** 
1759:Core/Src/stm32f103xx_CMSIS.c ****     //  ,    US
1760:Core/Src/stm32f103xx_CMSIS.c ****     USART1->CR2 = 0;
 3372              		.loc 2 1760 11
 3373 0120 0B4B     		ldr	r3, .L155+8
 3374              		.loc 2 1760 17
 3375 0122 0022     		movs	r2, #0
 3376 0124 1A61     		str	r2, [r3, #16]
1761:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR2, USART_CR2_STOP);  // 1  .
 3377              		.loc 2 1761 5
 3378 0126 0A4B     		ldr	r3, .L155+8
 3379 0128 1B69     		ldr	r3, [r3, #16]
 3380 012a 094A     		ldr	r2, .L155+8
 3381 012c 23F44053 		bic	r3, r3, #12288
 3382 0130 1361     		str	r3, [r2, #16]
1762:Core/Src/stm32f103xx_CMSIS.c ****     USART1->CR3 = 0;
 3383              		.loc 2 1762 11
 3384 0132 074B     		ldr	r3, .L155+8
 3385              		.loc 2 1762 17
 3386 0134 0022     		movs	r2, #0
 3387 0136 5A61     		str	r2, [r3, #20]
1763:Core/Src/stm32f103xx_CMSIS.c ****     USART1->GTPR = 0;
 3388              		.loc 2 1763 11
 3389 0138 054B     		ldr	r3, .L155+8
 3390              		.loc 2 1763 18
 3391 013a 0022     		movs	r2, #0
 3392 013c 9A61     		str	r2, [r3, #24]
1764:Core/Src/stm32f103xx_CMSIS.c **** 
1765:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(USART1_IRQn);  //    USART1
 3393              		.loc 2 1765 5
 3394 013e 2520     		movs	r0, #37
 3395 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1766:Core/Src/stm32f103xx_CMSIS.c **** }
 3396              		.loc 2 1766 1
 3397 0144 00BF     		nop
 3398 0146 80BD     		pop	{r7, pc}
 3399              	.L156:
 3400              		.align	2
 3401              	.L155:
 3402 0148 00100240 		.word	1073876992
 3403 014c 00080140 		.word	1073809408
 3404 0150 00380140 		.word	1073821696
 3405              		.cfi_endproc
 3406              	.LFE97:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 118


 3408              		.section	.text.CMSIS_USART2_Init,"ax",%progbits
 3409              		.align	1
 3410              		.global	CMSIS_USART2_Init
 3411              		.syntax unified
 3412              		.thumb
 3413              		.thumb_func
 3415              	CMSIS_USART2_Init:
 3416              	.LFB98:
1767:Core/Src/stm32f103xx_CMSIS.c **** 
1768:Core/Src/stm32f103xx_CMSIS.c **** /**
1769:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1770:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART2.  9600 8 N 1
1771:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1772:Core/Src/stm32f103xx_CMSIS.c ****  */
1773:Core/Src/stm32f103xx_CMSIS.c **** 
1774:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART2_Init(void) {
 3417              		.loc 2 1774 30
 3418              		.cfi_startproc
 3419              		@ args = 0, pretend = 0, frame = 0
 3420              		@ frame_needed = 1, uses_anonymous_args = 0
 3421 0000 80B5     		push	{r7, lr}
 3422              		.cfi_def_cfa_offset 8
 3423              		.cfi_offset 7, -8
 3424              		.cfi_offset 14, -4
 3425 0002 00AF     		add	r7, sp, #0
 3426              		.cfi_def_cfa_register 7
1775:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 3427              		.loc 2 1775 5
 3428 0004 504B     		ldr	r3, .L158
 3429 0006 9B69     		ldr	r3, [r3, #24]
 3430 0008 4F4A     		ldr	r2, .L158
 3431 000a 43F00403 		orr	r3, r3, #4
 3432 000e 9361     		str	r3, [r2, #24]
1776:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 3433              		.loc 2 1776 5
 3434 0010 4D4B     		ldr	r3, .L158
 3435 0012 9B69     		ldr	r3, [r3, #24]
 3436 0014 4C4A     		ldr	r2, .L158
 3437 0016 43F00103 		orr	r3, r3, #1
 3438 001a 9361     		str	r3, [r2, #24]
1777:Core/Src/stm32f103xx_CMSIS.c **** 
1778:Core/Src/stm32f103xx_CMSIS.c ****     //    UART  Full Duplex  
1779:Core/Src/stm32f103xx_CMSIS.c ****     // Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1780:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF2_Msk, 0b10 << GPIO_CRL_CNF2_Pos);
 3439              		.loc 2 1780 5
 3440 001c 4B4B     		ldr	r3, .L158+4
 3441 001e 1B68     		ldr	r3, [r3]
 3442 0020 23F44063 		bic	r3, r3, #3072
 3443 0024 494A     		ldr	r2, .L158+4
 3444 0026 43F40063 		orr	r3, r3, #2048
 3445 002a 1360     		str	r3, [r2]
1781:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE2_Msk, 0b11 << GPIO_CRL_MODE2_Pos);
 3446              		.loc 2 1781 5
 3447 002c 474B     		ldr	r3, .L158+4
 3448 002e 1B68     		ldr	r3, [r3]
 3449 0030 464A     		ldr	r2, .L158+4
 3450 0032 43F44073 		orr	r3, r3, #768
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 119


 3451 0036 1360     		str	r3, [r2]
1782:Core/Src/stm32f103xx_CMSIS.c ****     // Rx - Input floating
1783:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF3_Msk, 0b1 << GPIO_CRL_CNF3_Pos);
 3452              		.loc 2 1783 5
 3453 0038 444B     		ldr	r3, .L158+4
 3454 003a 1B68     		ldr	r3, [r3]
 3455 003c 23F44043 		bic	r3, r3, #49152
 3456 0040 424A     		ldr	r2, .L158+4
 3457 0042 43F48043 		orr	r3, r3, #16384
 3458 0046 1360     		str	r3, [r2]
1784:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE3_Msk, 0b00 << GPIO_CRL_MODE3_Pos);
 3459              		.loc 2 1784 5
 3460 0048 404B     		ldr	r3, .L158+4
 3461 004a 1B68     		ldr	r3, [r3]
 3462 004c 3F4A     		ldr	r2, .L158+4
 3463 004e 23F44053 		bic	r3, r3, #12288
 3464 0052 1360     		str	r3, [r2]
1785:Core/Src/stm32f103xx_CMSIS.c **** 
1786:Core/Src/stm32f103xx_CMSIS.c ****     //   USART2
1787:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);
 3465              		.loc 2 1787 5
 3466 0054 3C4B     		ldr	r3, .L158
 3467 0056 DB69     		ldr	r3, [r3, #28]
 3468 0058 3B4A     		ldr	r2, .L158
 3469 005a 43F40033 		orr	r3, r3, #131072
 3470 005e D361     		str	r3, [r2, #28]
1788:Core/Src/stm32f103xx_CMSIS.c **** 
1789:Core/Src/stm32f103xx_CMSIS.c ****     /* Fractional baud rate generation
1790:Core/Src/stm32f103xx_CMSIS.c ****      :
1791:Core/Src/stm32f103xx_CMSIS.c ****     Tx/Rx baud = fCK/(16*USARTDIV)
1792:Core/Src/stm32f103xx_CMSIS.c ****      fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1793:Core/Src/stm32f103xx_CMSIS.c ****        fCK = 36000000
1794:Core/Src/stm32f103xx_CMSIS.c ****         9600
1795:Core/Src/stm32f103xx_CMSIS.c ****     9600 = 36000000/(16*USARTDIV)
1796:Core/Src/stm32f103xx_CMSIS.c **** 
1797:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 36000000/9600*16 = 234.375
1798:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     234,   0xEA
1799:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.375*16 = 6,   0x6
1800:Core/Src/stm32f103xx_CMSIS.c **** 
1801:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   9600  
1802:Core/Src/stm32f103xx_CMSIS.c **** 
1803:Core/Src/stm32f103xx_CMSIS.c ****          115200: ( 
1804:Core/Src/stm32f103xx_CMSIS.c ****     115200 = 36000000/(16*USARTDIV)
1805:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 36000000/115200*16 = 19.53125
1806:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     19,   0x13
1807:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.53125*16 = 8,   0x8
1808:Core/Src/stm32f103xx_CMSIS.c **** 
1809:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   115200  
1810:Core/Src/stm32f103xx_CMSIS.c **** 
1811:Core/Src/stm32f103xx_CMSIS.c ****     */
1812:Core/Src/stm32f103xx_CMSIS.c **** 
1813:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART2->BRR, USART_BRR_DIV_Mantissa_Msk, 0xEA << USART_BRR_DIV_Mantissa_Pos);
 3471              		.loc 2 1813 5
 3472 0060 3B4B     		ldr	r3, .L158+8
 3473 0062 9B68     		ldr	r3, [r3, #8]
 3474 0064 23F47F43 		bic	r3, r3, #65280
 3475 0068 23F0F003 		bic	r3, r3, #240
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 120


 3476 006c 384A     		ldr	r2, .L158+8
 3477 006e 43F46A63 		orr	r3, r3, #3744
 3478 0072 9360     		str	r3, [r2, #8]
1814:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART2->BRR, USART_BRR_DIV_Fraction_Msk, 0x6 << USART_BRR_DIV_Fraction_Pos);
 3479              		.loc 2 1814 5
 3480 0074 364B     		ldr	r3, .L158+8
 3481 0076 9B68     		ldr	r3, [r3, #8]
 3482 0078 23F00F03 		bic	r3, r3, #15
 3483 007c 344A     		ldr	r2, .L158+8
 3484 007e 43F00603 		orr	r3, r3, #6
 3485 0082 9360     		str	r3, [r2, #8]
1815:Core/Src/stm32f103xx_CMSIS.c **** 
1816:Core/Src/stm32f103xx_CMSIS.c ****     // 27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1817:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_UE);      // USART enable
 3486              		.loc 2 1817 5
 3487 0084 324B     		ldr	r3, .L158+8
 3488 0086 DB68     		ldr	r3, [r3, #12]
 3489 0088 314A     		ldr	r2, .L158+8
 3490 008a 43F40053 		orr	r3, r3, #8192
 3491 008e D360     		str	r3, [r2, #12]
1818:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_M);     // Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3492              		.loc 2 1818 5
 3493 0090 2F4B     		ldr	r3, .L158+8
 3494 0092 DB68     		ldr	r3, [r3, #12]
 3495 0094 2E4A     		ldr	r2, .L158+8
 3496 0096 23F48053 		bic	r3, r3, #4096
 3497 009a D360     		str	r3, [r2, #12]
1819:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_WAKE);  // Wake up idle Line
 3498              		.loc 2 1819 5
 3499 009c 2C4B     		ldr	r3, .L158+8
 3500 009e DB68     		ldr	r3, [r3, #12]
 3501 00a0 2B4A     		ldr	r2, .L158+8
 3502 00a2 23F40063 		bic	r3, r3, #2048
 3503 00a6 D360     		str	r3, [r2, #12]
1820:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_PCE);   // Partity control disabled
 3504              		.loc 2 1820 5
 3505 00a8 294B     		ldr	r3, .L158+8
 3506 00aa DB68     		ldr	r3, [r3, #12]
 3507 00ac 284A     		ldr	r2, .L158+8
 3508 00ae 23F48063 		bic	r3, r3, #1024
 3509 00b2 D360     		str	r3, [r2, #12]
1821:Core/Src/stm32f103xx_CMSIS.c ****     //  
1822:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_PEIE);   // partity error interrupt disabled
 3510              		.loc 2 1822 5
 3511 00b4 264B     		ldr	r3, .L158+8
 3512 00b6 DB68     		ldr	r3, [r3, #12]
 3513 00b8 254A     		ldr	r2, .L158+8
 3514 00ba 23F48073 		bic	r3, r3, #256
 3515 00be D360     		str	r3, [r2, #12]
1823:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE);  // TXE interrupt is inhibited
 3516              		.loc 2 1823 5
 3517 00c0 234B     		ldr	r3, .L158+8
 3518 00c2 DB68     		ldr	r3, [r3, #12]
 3519 00c4 224A     		ldr	r2, .L158+8
 3520 00c6 23F08003 		bic	r3, r3, #128
 3521 00ca D360     		str	r3, [r2, #12]
1824:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_TCIE);   // Transmission complete interrupt disabled
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 121


 3522              		.loc 2 1824 5
 3523 00cc 204B     		ldr	r3, .L158+8
 3524 00ce DB68     		ldr	r3, [r3, #12]
 3525 00d0 1F4A     		ldr	r2, .L158+8
 3526 00d2 23F04003 		bic	r3, r3, #64
 3527 00d6 D360     		str	r3, [r2, #12]
1825:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_RXNEIE);   //    
 3528              		.loc 2 1825 5
 3529 00d8 1D4B     		ldr	r3, .L158+8
 3530 00da DB68     		ldr	r3, [r3, #12]
 3531 00dc 1C4A     		ldr	r2, .L158+8
 3532 00de 43F02003 		orr	r3, r3, #32
 3533 00e2 D360     		str	r3, [r2, #12]
1826:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_IDLEIE);   //    IDLE 
 3534              		.loc 2 1826 5
 3535 00e4 1A4B     		ldr	r3, .L158+8
 3536 00e6 DB68     		ldr	r3, [r3, #12]
 3537 00e8 194A     		ldr	r2, .L158+8
 3538 00ea 43F01003 		orr	r3, r3, #16
 3539 00ee D360     		str	r3, [r2, #12]
1827:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_TE);       // Transmitter is enabled
 3540              		.loc 2 1827 5
 3541 00f0 174B     		ldr	r3, .L158+8
 3542 00f2 DB68     		ldr	r3, [r3, #12]
 3543 00f4 164A     		ldr	r2, .L158+8
 3544 00f6 43F00803 		orr	r3, r3, #8
 3545 00fa D360     		str	r3, [r2, #12]
1828:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_RE);       // Receiver is enabled and begins searching for a sta
 3546              		.loc 2 1828 5
 3547 00fc 144B     		ldr	r3, .L158+8
 3548 00fe DB68     		ldr	r3, [r3, #12]
 3549 0100 134A     		ldr	r2, .L158+8
 3550 0102 43F00403 		orr	r3, r3, #4
 3551 0106 D360     		str	r3, [r2, #12]
1829:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_RWU);
 3552              		.loc 2 1829 5
 3553 0108 114B     		ldr	r3, .L158+8
 3554 010a DB68     		ldr	r3, [r3, #12]
 3555 010c 104A     		ldr	r2, .L158+8
 3556 010e 23F00203 		bic	r3, r3, #2
 3557 0112 D360     		str	r3, [r2, #12]
1830:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_SBK);
 3558              		.loc 2 1830 5
 3559 0114 0E4B     		ldr	r3, .L158+8
 3560 0116 DB68     		ldr	r3, [r3, #12]
 3561 0118 0D4A     		ldr	r2, .L158+8
 3562 011a 23F00103 		bic	r3, r3, #1
 3563 011e D360     		str	r3, [r2, #12]
1831:Core/Src/stm32f103xx_CMSIS.c **** 
1832:Core/Src/stm32f103xx_CMSIS.c ****     //  ,    US
1833:Core/Src/stm32f103xx_CMSIS.c ****     USART2->CR2 = 0;
 3564              		.loc 2 1833 11
 3565 0120 0B4B     		ldr	r3, .L158+8
 3566              		.loc 2 1833 17
 3567 0122 0022     		movs	r2, #0
 3568 0124 1A61     		str	r2, [r3, #16]
1834:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR2, USART_CR2_STOP);  // 1  .
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 122


 3569              		.loc 2 1834 5
 3570 0126 0A4B     		ldr	r3, .L158+8
 3571 0128 1B69     		ldr	r3, [r3, #16]
 3572 012a 094A     		ldr	r2, .L158+8
 3573 012c 23F44053 		bic	r3, r3, #12288
 3574 0130 1361     		str	r3, [r2, #16]
1835:Core/Src/stm32f103xx_CMSIS.c ****     USART2->CR3 = 0;
 3575              		.loc 2 1835 11
 3576 0132 074B     		ldr	r3, .L158+8
 3577              		.loc 2 1835 17
 3578 0134 0022     		movs	r2, #0
 3579 0136 5A61     		str	r2, [r3, #20]
1836:Core/Src/stm32f103xx_CMSIS.c ****     USART2->GTPR = 0;
 3580              		.loc 2 1836 11
 3581 0138 054B     		ldr	r3, .L158+8
 3582              		.loc 2 1836 18
 3583 013a 0022     		movs	r2, #0
 3584 013c 9A61     		str	r2, [r3, #24]
1837:Core/Src/stm32f103xx_CMSIS.c **** 
1838:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(USART2_IRQn);  //    USART2
 3585              		.loc 2 1838 5
 3586 013e 2620     		movs	r0, #38
 3587 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1839:Core/Src/stm32f103xx_CMSIS.c **** }
 3588              		.loc 2 1839 1
 3589 0144 00BF     		nop
 3590 0146 80BD     		pop	{r7, pc}
 3591              	.L159:
 3592              		.align	2
 3593              	.L158:
 3594 0148 00100240 		.word	1073876992
 3595 014c 00080140 		.word	1073809408
 3596 0150 00440040 		.word	1073759232
 3597              		.cfi_endproc
 3598              	.LFE98:
 3600              		.section	.text.USART1_IRQHandler,"ax",%progbits
 3601              		.align	1
 3602              		.weak	USART1_IRQHandler
 3603              		.syntax unified
 3604              		.thumb
 3605              		.thumb_func
 3607              	USART1_IRQHandler:
 3608              	.LFB99:
1840:Core/Src/stm32f103xx_CMSIS.c **** 
1841:Core/Src/stm32f103xx_CMSIS.c **** /**
1842:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1843:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   USART1
1844:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1845:Core/Src/stm32f103xx_CMSIS.c ****  */
1846:Core/Src/stm32f103xx_CMSIS.c **** 
1847:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART1_IRQHandler(void) {
 3609              		.loc 2 1847 37
 3610              		.cfi_startproc
 3611              		@ args = 0, pretend = 0, frame = 0
 3612              		@ frame_needed = 1, uses_anonymous_args = 0
 3613              		@ link register save eliminated.
 3614 0000 80B4     		push	{r7}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 123


 3615              		.cfi_def_cfa_offset 4
 3616              		.cfi_offset 7, -4
 3617 0002 00AF     		add	r7, sp, #0
 3618              		.cfi_def_cfa_register 7
1848:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART1->SR, USART_SR_RXNE)) {
 3619              		.loc 2 1848 9
 3620 0004 134B     		ldr	r3, .L164
 3621 0006 1B68     		ldr	r3, [r3]
 3622 0008 03F02003 		and	r3, r3, #32
 3623              		.loc 2 1848 8
 3624 000c 002B     		cmp	r3, #0
 3625 000e 0ED0     		beq	.L161
1849:Core/Src/stm32f103xx_CMSIS.c ****         //     USART
1850:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_buffer[husart1.rx_counter] = USART1->DR;  //    
 3626              		.loc 2 1850 55
 3627 0010 104B     		ldr	r3, .L164
 3628 0012 5A68     		ldr	r2, [r3, #4]
 3629              		.loc 2 1850 34
 3630 0014 104B     		ldr	r3, .L164+4
 3631 0016 1B8D     		ldrh	r3, [r3, #40]
 3632 0018 1946     		mov	r1, r3
 3633              		.loc 2 1850 47
 3634 001a D2B2     		uxtb	r2, r2
 3635 001c 0E4B     		ldr	r3, .L164+4
 3636 001e 0B44     		add	r3, r3, r1
 3637 0020 1A75     		strb	r2, [r3, #20]
1851:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_counter++;                                //   
 3638              		.loc 2 1851 16
 3639 0022 0D4B     		ldr	r3, .L164+4
 3640 0024 1B8D     		ldrh	r3, [r3, #40]
 3641              		.loc 2 1851 27
 3642 0026 0133     		adds	r3, r3, #1
 3643 0028 9AB2     		uxth	r2, r3
 3644 002a 0B4B     		ldr	r3, .L164+4
 3645 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3646              	.L161:
1852:Core/Src/stm32f103xx_CMSIS.c ****     }
1853:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART1->SR, USART_SR_IDLE)) {
 3647              		.loc 2 1853 9
 3648 002e 094B     		ldr	r3, .L164
 3649 0030 1B68     		ldr	r3, [r3]
 3650 0032 03F01003 		and	r3, r3, #16
 3651              		.loc 2 1853 8
 3652 0036 002B     		cmp	r3, #0
 3653 0038 08D0     		beq	.L163
1854:Core/Src/stm32f103xx_CMSIS.c ****         //    IDLE
1855:Core/Src/stm32f103xx_CMSIS.c ****         USART1->DR;                           //   IDLE
 3654              		.loc 2 1855 15
 3655 003a 064B     		ldr	r3, .L164
 3656 003c 5B68     		ldr	r3, [r3, #4]
1856:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_len = husart1.rx_counter;  // ,   
 3657              		.loc 2 1856 33
 3658 003e 064B     		ldr	r3, .L164+4
 3659 0040 1A8D     		ldrh	r2, [r3, #40]
 3660              		.loc 2 1856 24
 3661 0042 054B     		ldr	r3, .L164+4
 3662 0044 5A85     		strh	r2, [r3, #42]	@ movhi
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 124


1857:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_counter = 0;               //   
 3663              		.loc 2 1857 28
 3664 0046 044B     		ldr	r3, .L164+4
 3665 0048 0022     		movs	r2, #0
 3666 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3667              	.L163:
1858:Core/Src/stm32f103xx_CMSIS.c ****     }
1859:Core/Src/stm32f103xx_CMSIS.c **** }
 3668              		.loc 2 1859 1
 3669 004c 00BF     		nop
 3670 004e BD46     		mov	sp, r7
 3671              		.cfi_def_cfa_register 13
 3672              		@ sp needed
 3673 0050 80BC     		pop	{r7}
 3674              		.cfi_restore 7
 3675              		.cfi_def_cfa_offset 0
 3676 0052 7047     		bx	lr
 3677              	.L165:
 3678              		.align	2
 3679              	.L164:
 3680 0054 00380140 		.word	1073821696
 3681 0058 00000000 		.word	husart1
 3682              		.cfi_endproc
 3683              	.LFE99:
 3685              		.section	.text.USART2_IRQHandler,"ax",%progbits
 3686              		.align	1
 3687              		.weak	USART2_IRQHandler
 3688              		.syntax unified
 3689              		.thumb
 3690              		.thumb_func
 3692              	USART2_IRQHandler:
 3693              	.LFB100:
1860:Core/Src/stm32f103xx_CMSIS.c **** 
1861:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART2_IRQHandler(void) {
 3694              		.loc 2 1861 37
 3695              		.cfi_startproc
 3696              		@ args = 0, pretend = 0, frame = 0
 3697              		@ frame_needed = 1, uses_anonymous_args = 0
 3698              		@ link register save eliminated.
 3699 0000 80B4     		push	{r7}
 3700              		.cfi_def_cfa_offset 4
 3701              		.cfi_offset 7, -4
 3702 0002 00AF     		add	r7, sp, #0
 3703              		.cfi_def_cfa_register 7
1862:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART2->SR, USART_SR_RXNE)) {
 3704              		.loc 2 1862 9
 3705 0004 134B     		ldr	r3, .L170
 3706 0006 1B68     		ldr	r3, [r3]
 3707 0008 03F02003 		and	r3, r3, #32
 3708              		.loc 2 1862 8
 3709 000c 002B     		cmp	r3, #0
 3710 000e 0ED0     		beq	.L167
1863:Core/Src/stm32f103xx_CMSIS.c ****         //     USART
1864:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_buffer[husart2.rx_counter] = USART2->DR;  //    
 3711              		.loc 2 1864 55
 3712 0010 104B     		ldr	r3, .L170
 3713 0012 5A68     		ldr	r2, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 125


 3714              		.loc 2 1864 34
 3715 0014 104B     		ldr	r3, .L170+4
 3716 0016 1B8D     		ldrh	r3, [r3, #40]
 3717 0018 1946     		mov	r1, r3
 3718              		.loc 2 1864 47
 3719 001a D2B2     		uxtb	r2, r2
 3720 001c 0E4B     		ldr	r3, .L170+4
 3721 001e 0B44     		add	r3, r3, r1
 3722 0020 1A75     		strb	r2, [r3, #20]
1865:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_counter++;                                //   
 3723              		.loc 2 1865 16
 3724 0022 0D4B     		ldr	r3, .L170+4
 3725 0024 1B8D     		ldrh	r3, [r3, #40]
 3726              		.loc 2 1865 27
 3727 0026 0133     		adds	r3, r3, #1
 3728 0028 9AB2     		uxth	r2, r3
 3729 002a 0B4B     		ldr	r3, .L170+4
 3730 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3731              	.L167:
1866:Core/Src/stm32f103xx_CMSIS.c ****     }
1867:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART2->SR, USART_SR_IDLE)) {
 3732              		.loc 2 1867 9
 3733 002e 094B     		ldr	r3, .L170
 3734 0030 1B68     		ldr	r3, [r3]
 3735 0032 03F01003 		and	r3, r3, #16
 3736              		.loc 2 1867 8
 3737 0036 002B     		cmp	r3, #0
 3738 0038 08D0     		beq	.L169
1868:Core/Src/stm32f103xx_CMSIS.c ****         //    IDLE
1869:Core/Src/stm32f103xx_CMSIS.c ****         USART2->DR;                           //   IDLE
 3739              		.loc 2 1869 15
 3740 003a 064B     		ldr	r3, .L170
 3741 003c 5B68     		ldr	r3, [r3, #4]
1870:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_len = husart2.rx_counter;  // ,   
 3742              		.loc 2 1870 33
 3743 003e 064B     		ldr	r3, .L170+4
 3744 0040 1A8D     		ldrh	r2, [r3, #40]
 3745              		.loc 2 1870 24
 3746 0042 054B     		ldr	r3, .L170+4
 3747 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1871:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_counter = 0;               //   
 3748              		.loc 2 1871 28
 3749 0046 044B     		ldr	r3, .L170+4
 3750 0048 0022     		movs	r2, #0
 3751 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3752              	.L169:
1872:Core/Src/stm32f103xx_CMSIS.c ****     }
1873:Core/Src/stm32f103xx_CMSIS.c **** }
 3753              		.loc 2 1873 1
 3754 004c 00BF     		nop
 3755 004e BD46     		mov	sp, r7
 3756              		.cfi_def_cfa_register 13
 3757              		@ sp needed
 3758 0050 80BC     		pop	{r7}
 3759              		.cfi_restore 7
 3760              		.cfi_def_cfa_offset 0
 3761 0052 7047     		bx	lr
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 126


 3762              	.L171:
 3763              		.align	2
 3764              	.L170:
 3765 0054 00440040 		.word	1073759232
 3766 0058 00000000 		.word	husart2
 3767              		.cfi_endproc
 3768              	.LFE100:
 3770              		.section	.text.CMSIS_USART_Transmit,"ax",%progbits
 3771              		.align	1
 3772              		.global	CMSIS_USART_Transmit
 3773              		.syntax unified
 3774              		.thumb
 3775              		.thumb_func
 3777              	CMSIS_USART_Transmit:
 3778              	.LFB101:
1874:Core/Src/stm32f103xx_CMSIS.c **** 
1875:Core/Src/stm32f103xx_CMSIS.c **** /**
1876:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1877:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     USART
1878:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *USART - USART,     
1879:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
1880:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -    
1881:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1882:Core/Src/stm32f103xx_CMSIS.c ****  */
1883:Core/Src/stm32f103xx_CMSIS.c **** 
1884:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_USART_Transmit(USART_TypeDef* USART, uint8_t* data, uint16_t Size, uint32_t Timeout_ms) 
 3779              		.loc 2 1884 100
 3780              		.cfi_startproc
 3781              		@ args = 0, pretend = 0, frame = 24
 3782              		@ frame_needed = 1, uses_anonymous_args = 0
 3783              		@ link register save eliminated.
 3784 0000 80B4     		push	{r7}
 3785              		.cfi_def_cfa_offset 4
 3786              		.cfi_offset 7, -4
 3787 0002 87B0     		sub	sp, sp, #28
 3788              		.cfi_def_cfa_offset 32
 3789 0004 00AF     		add	r7, sp, #0
 3790              		.cfi_def_cfa_register 7
 3791 0006 F860     		str	r0, [r7, #12]
 3792 0008 B960     		str	r1, [r7, #8]
 3793 000a 3B60     		str	r3, [r7]
 3794 000c 1346     		mov	r3, r2	@ movhi
 3795 000e FB80     		strh	r3, [r7, #6]	@ movhi
 3796              	.LBB2:
1885:Core/Src/stm32f103xx_CMSIS.c ****     for (uint16_t i = 0; i < Size; i++) {
 3797              		.loc 2 1885 19
 3798 0010 0023     		movs	r3, #0
 3799 0012 FB82     		strh	r3, [r7, #22]	@ movhi
 3800              		.loc 2 1885 5
 3801 0014 19E0     		b	.L173
 3802              	.L177:
1886:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 3803              		.loc 2 1886 28
 3804 0016 1A4A     		ldr	r2, .L180
 3805 0018 3B68     		ldr	r3, [r7]
 3806 001a 1360     		str	r3, [r2]
1887:Core/Src/stm32f103xx_CMSIS.c ****         // ,    
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 127


1888:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(USART->SR, USART_SR_TXE) == 0) {
 3807              		.loc 2 1888 15
 3808 001c 05E0     		b	.L174
 3809              	.L176:
1889:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 3810              		.loc 2 1889 17
 3811 001e 184B     		ldr	r3, .L180
 3812 0020 1B68     		ldr	r3, [r3]
 3813              		.loc 2 1889 16
 3814 0022 002B     		cmp	r3, #0
 3815 0024 01D1     		bne	.L174
1890:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 3816              		.loc 2 1890 24
 3817 0026 0023     		movs	r3, #0
 3818 0028 24E0     		b	.L175
 3819              	.L174:
1888:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 3820              		.loc 2 1888 16
 3821 002a FB68     		ldr	r3, [r7, #12]
 3822 002c 1B68     		ldr	r3, [r3]
 3823 002e 03F08003 		and	r3, r3, #128
1888:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 3824              		.loc 2 1888 15
 3825 0032 002B     		cmp	r3, #0
 3826 0034 F3D0     		beq	.L176
1891:Core/Src/stm32f103xx_CMSIS.c ****             }
1892:Core/Src/stm32f103xx_CMSIS.c ****         }
1893:Core/Src/stm32f103xx_CMSIS.c ****         USART->DR = *data++;  //  
 3827              		.loc 2 1893 26 discriminator 2
 3828 0036 BB68     		ldr	r3, [r7, #8]
 3829 0038 5A1C     		adds	r2, r3, #1
 3830 003a BA60     		str	r2, [r7, #8]
 3831              		.loc 2 1893 21 discriminator 2
 3832 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3833 003e 1A46     		mov	r2, r3
 3834              		.loc 2 1893 19 discriminator 2
 3835 0040 FB68     		ldr	r3, [r7, #12]
 3836 0042 5A60     		str	r2, [r3, #4]
1885:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 3837              		.loc 2 1885 37 discriminator 2
 3838 0044 FB8A     		ldrh	r3, [r7, #22]
 3839 0046 0133     		adds	r3, r3, #1
 3840 0048 FB82     		strh	r3, [r7, #22]	@ movhi
 3841              	.L173:
1885:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 3842              		.loc 2 1885 5 discriminator 1
 3843 004a FA8A     		ldrh	r2, [r7, #22]
 3844 004c FB88     		ldrh	r3, [r7, #6]
 3845 004e 9A42     		cmp	r2, r3
 3846 0050 E1D3     		bcc	.L177
 3847              	.LBE2:
1894:Core/Src/stm32f103xx_CMSIS.c ****     }
1895:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 3848              		.loc 2 1895 24
 3849 0052 0B4A     		ldr	r2, .L180
 3850 0054 3B68     		ldr	r3, [r7]
 3851 0056 1360     		str	r3, [r2]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 128


1896:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(USART->SR, USART_SR_TC) == 0) {  //   
 3852              		.loc 2 1896 11
 3853 0058 05E0     		b	.L178
 3854              	.L179:
1897:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 3855              		.loc 2 1897 13
 3856 005a 094B     		ldr	r3, .L180
 3857 005c 1B68     		ldr	r3, [r3]
 3858              		.loc 2 1897 12
 3859 005e 002B     		cmp	r3, #0
 3860 0060 01D1     		bne	.L178
1898:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 3861              		.loc 2 1898 20
 3862 0062 0023     		movs	r3, #0
 3863 0064 06E0     		b	.L175
 3864              	.L178:
1896:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(USART->SR, USART_SR_TC) == 0) {  //   
 3865              		.loc 2 1896 12
 3866 0066 FB68     		ldr	r3, [r7, #12]
 3867 0068 1B68     		ldr	r3, [r3]
 3868 006a 03F04003 		and	r3, r3, #64
1896:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(USART->SR, USART_SR_TC) == 0) {  //   
 3869              		.loc 2 1896 11
 3870 006e 002B     		cmp	r3, #0
 3871 0070 F3D0     		beq	.L179
1899:Core/Src/stm32f103xx_CMSIS.c ****         }
1900:Core/Src/stm32f103xx_CMSIS.c ****     };
1901:Core/Src/stm32f103xx_CMSIS.c ****     return true;
 3872              		.loc 2 1901 12
 3873 0072 0123     		movs	r3, #1
 3874              	.L175:
1902:Core/Src/stm32f103xx_CMSIS.c **** }
 3875              		.loc 2 1902 1
 3876 0074 1846     		mov	r0, r3
 3877 0076 1C37     		adds	r7, r7, #28
 3878              		.cfi_def_cfa_offset 4
 3879 0078 BD46     		mov	sp, r7
 3880              		.cfi_def_cfa_register 13
 3881              		@ sp needed
 3882 007a 80BC     		pop	{r7}
 3883              		.cfi_restore 7
 3884              		.cfi_def_cfa_offset 0
 3885 007c 7047     		bx	lr
 3886              	.L181:
 3887 007e 00BF     		.align	2
 3888              	.L180:
 3889 0080 00000000 		.word	Timeout_counter_ms
 3890              		.cfi_endproc
 3891              	.LFE101:
 3893              		.section	.text.CMSIS_I2C_Reset,"ax",%progbits
 3894              		.align	1
 3895              		.global	CMSIS_I2C_Reset
 3896              		.syntax unified
 3897              		.thumb
 3898              		.thumb_func
 3900              	CMSIS_I2C_Reset:
 3901              	.LFB102:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 129


1903:Core/Src/stm32f103xx_CMSIS.c **** 
1904:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  I2C ========================================
1905:Core/Src/stm32f103xx_CMSIS.c **** 
1906:Core/Src/stm32f103xx_CMSIS.c **** /**
1907:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1908:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Inter-integrated circuit (I2C) interface
1909:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .26 Inter-integrated circuit (I2C) interface (. 752)
1910:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1911:Core/Src/stm32f103xx_CMSIS.c **** */
1912:Core/Src/stm32f103xx_CMSIS.c **** 
1913:Core/Src/stm32f103xx_CMSIS.c **** /* */
1914:Core/Src/stm32f103xx_CMSIS.c **** /*
1915:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1916:Core/Src/stm32f103xx_CMSIS.c ****  *    .   
1917:Core/Src/stm32f103xx_CMSIS.c ****  *     (SDA)   
1918:Core/Src/stm32f103xx_CMSIS.c ****  *        100 
1919:Core/Src/stm32f103xx_CMSIS.c ****  */
1920:Core/Src/stm32f103xx_CMSIS.c **** 
1921:Core/Src/stm32f103xx_CMSIS.c **** /* */
1922:Core/Src/stm32f103xx_CMSIS.c **** /*
1923:Core/Src/stm32f103xx_CMSIS.c ****         :
1924:Core/Src/stm32f103xx_CMSIS.c ****        - Slave transmitter
1925:Core/Src/stm32f103xx_CMSIS.c ****        - Slave receiver
1926:Core/Src/stm32f103xx_CMSIS.c ****        - Master transmitter
1927:Core/Src/stm32f103xx_CMSIS.c ****        - Master receiver
1928:Core/Src/stm32f103xx_CMSIS.c **** 
1929:Core/Src/stm32f103xx_CMSIS.c **** -    slave .  
1930:Core/Src/stm32f103xx_CMSIS.c **** master  ,     START,   master 
1931:Core/Src/stm32f103xx_CMSIS.c ****    STOP,   
1932:Core/Src/stm32f103xx_CMSIS.c **** */
1933:Core/Src/stm32f103xx_CMSIS.c **** 
1934:Core/Src/stm32f103xx_CMSIS.c **** /* */
1935:Core/Src/stm32f103xx_CMSIS.c **** /*
1936:Core/Src/stm32f103xx_CMSIS.c ****  *   Master  I2C   
1937:Core/Src/stm32f103xx_CMSIS.c ****  * A     
1938:Core/Src/stm32f103xx_CMSIS.c ****  *        
1939:Core/Src/stm32f103xx_CMSIS.c ****  *   Slave     
1940:Core/Src/stm32f103xx_CMSIS.c ****  *   .    
1941:Core/Src/stm32f103xx_CMSIS.c ****  *       8- , MSB 
1942:Core/Src/stm32f103xx_CMSIS.c ****  *  ()   (  7- , 
1943:Core/Src/stm32f103xx_CMSIS.c ****  *       
1944:Core/Src/stm32f103xx_CMSIS.c ****  *  8     9-  
1945:Core/Src/stm32f103xx_CMSIS.c ****  */
1946:Core/Src/stm32f103xx_CMSIS.c **** 
1947:Core/Src/stm32f103xx_CMSIS.c **** /*(. ReferenceManual . 772)*/
1948:Core/Src/stm32f103xx_CMSIS.c **** 
1949:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Reset(I2C_TypeDef* I2C) {
 3902              		.loc 2 1949 40
 3903              		.cfi_startproc
 3904              		@ args = 0, pretend = 0, frame = 8
 3905              		@ frame_needed = 1, uses_anonymous_args = 0
 3906              		@ link register save eliminated.
 3907 0000 80B4     		push	{r7}
 3908              		.cfi_def_cfa_offset 4
 3909              		.cfi_offset 7, -4
 3910 0002 83B0     		sub	sp, sp, #12
 3911              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 130


 3912 0004 00AF     		add	r7, sp, #0
 3913              		.cfi_def_cfa_register 7
 3914 0006 7860     		str	r0, [r7, #4]
1950:Core/Src/stm32f103xx_CMSIS.c ****     //   I2C
1951:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1952:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_SWRST);  //: I2C Peripheral not under reset
 3915              		.loc 2 1952 5
 3916 0008 7B68     		ldr	r3, [r7, #4]
 3917 000a 1B68     		ldr	r3, [r3]
 3918 000c 43F40042 		orr	r2, r3, #32768
 3919 0010 7B68     		ldr	r3, [r7, #4]
 3920 0012 1A60     		str	r2, [r3]
1953:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->CR1, I2C_CR1_SWRST) == 0);
 3921              		.loc 2 1953 11
 3922 0014 00BF     		nop
 3923              	.L183:
 3924              		.loc 2 1953 12 discriminator 1
 3925 0016 7B68     		ldr	r3, [r7, #4]
 3926 0018 1B68     		ldr	r3, [r3]
 3927 001a 03F40043 		and	r3, r3, #32768
 3928              		.loc 2 1953 11 discriminator 1
 3929 001e 002B     		cmp	r3, #0
 3930 0020 F9D0     		beq	.L183
1954:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_SWRST);  //: I2C Peripheral not under reset
 3931              		.loc 2 1954 5
 3932 0022 7B68     		ldr	r3, [r7, #4]
 3933 0024 1B68     		ldr	r3, [r3]
 3934 0026 23F40042 		bic	r2, r3, #32768
 3935 002a 7B68     		ldr	r3, [r7, #4]
 3936 002c 1A60     		str	r2, [r3]
1955:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->CR1, I2C_CR1_SWRST));
 3937              		.loc 2 1955 11
 3938 002e 00BF     		nop
 3939              	.L184:
 3940              		.loc 2 1955 12 discriminator 1
 3941 0030 7B68     		ldr	r3, [r7, #4]
 3942 0032 1B68     		ldr	r3, [r3]
 3943 0034 03F40043 		and	r3, r3, #32768
 3944              		.loc 2 1955 11 discriminator 1
 3945 0038 002B     		cmp	r3, #0
 3946 003a F9D1     		bne	.L184
1956:Core/Src/stm32f103xx_CMSIS.c ****     /* :      
1957:Core/Src/stm32f103xx_CMSIS.c ****      *      
1958:Core/Src/stm32f103xx_CMSIS.c ****      * ,   BUSY    
1959:Core/Src/stm32f103xx_CMSIS.c ****      *  SWRST       
1960:Core/Src/stm32f103xx_CMSIS.c **** }
 3947              		.loc 2 1960 1
 3948 003c 00BF     		nop
 3949 003e 00BF     		nop
 3950 0040 0C37     		adds	r7, r7, #12
 3951              		.cfi_def_cfa_offset 4
 3952 0042 BD46     		mov	sp, r7
 3953              		.cfi_def_cfa_register 13
 3954              		@ sp needed
 3955 0044 80BC     		pop	{r7}
 3956              		.cfi_restore 7
 3957              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 131


 3958 0046 7047     		bx	lr
 3959              		.cfi_endproc
 3960              	.LFE102:
 3962              		.section	.text.CMSIS_I2C_Init,"ax",%progbits
 3963              		.align	1
 3964              		.global	CMSIS_I2C_Init
 3965              		.syntax unified
 3966              		.thumb
 3967              		.thumb_func
 3969              	CMSIS_I2C_Init:
 3970              	.LFB103:
1961:Core/Src/stm32f103xx_CMSIS.c **** 
1962:Core/Src/stm32f103xx_CMSIS.c **** /**
1963:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1964:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    I2C1, I2C2. Sm.
1965:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1966:Core/Src/stm32f103xx_CMSIS.c ****  */
1967:Core/Src/stm32f103xx_CMSIS.c **** 
1968:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Init(I2C_TypeDef* I2C) {
 3971              		.loc 2 1968 39
 3972              		.cfi_startproc
 3973              		@ args = 0, pretend = 0, frame = 8
 3974              		@ frame_needed = 1, uses_anonymous_args = 0
 3975 0000 80B5     		push	{r7, lr}
 3976              		.cfi_def_cfa_offset 8
 3977              		.cfi_offset 7, -8
 3978              		.cfi_offset 14, -4
 3979 0002 82B0     		sub	sp, sp, #8
 3980              		.cfi_def_cfa_offset 16
 3981 0004 00AF     		add	r7, sp, #0
 3982              		.cfi_def_cfa_register 7
 3983 0006 7860     		str	r0, [r7, #4]
1969:Core/Src/stm32f103xx_CMSIS.c ****     //  
1970:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);  //   
 3984              		.loc 2 1970 5
 3985 0008 7C4B     		ldr	r3, .L190
 3986 000a 9B69     		ldr	r3, [r3, #24]
 3987 000c 7B4A     		ldr	r2, .L190
 3988 000e 43F00803 		orr	r3, r3, #8
 3989 0012 9361     		str	r3, [r2, #24]
1971:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 3990              		.loc 2 1971 5
 3991 0014 794B     		ldr	r3, .L190
 3992 0016 9B69     		ldr	r3, [r3, #24]
 3993 0018 784A     		ldr	r2, .L190
 3994 001a 43F00103 		orr	r3, r3, #1
 3995 001e 9361     		str	r3, [r2, #24]
1972:Core/Src/stm32f103xx_CMSIS.c **** 
1973:Core/Src/stm32f103xx_CMSIS.c ****     if (I2C == I2C1) {
 3996              		.loc 2 1973 8
 3997 0020 7B68     		ldr	r3, [r7, #4]
 3998 0022 774A     		ldr	r2, .L190+4
 3999 0024 9342     		cmp	r3, r2
 4000 0026 06D1     		bne	.L186
1974:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);  //   I2C1
 4001              		.loc 2 1974 9
 4002 0028 744B     		ldr	r3, .L190
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 132


 4003 002a DB69     		ldr	r3, [r3, #28]
 4004 002c 734A     		ldr	r2, .L190
 4005 002e 43F40013 		orr	r3, r3, #2097152
 4006 0032 D361     		str	r3, [r2, #28]
 4007 0034 09E0     		b	.L187
 4008              	.L186:
1975:Core/Src/stm32f103xx_CMSIS.c ****     } else if (I2C == I2C2) {
 4009              		.loc 2 1975 15
 4010 0036 7B68     		ldr	r3, [r7, #4]
 4011 0038 724A     		ldr	r2, .L190+8
 4012 003a 9342     		cmp	r3, r2
 4013 003c 05D1     		bne	.L187
1976:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);  //   I2C2
 4014              		.loc 2 1976 9
 4015 003e 6F4B     		ldr	r3, .L190
 4016 0040 DB69     		ldr	r3, [r3, #28]
 4017 0042 6E4A     		ldr	r2, .L190
 4018 0044 43F48003 		orr	r3, r3, #4194304
 4019 0048 D361     		str	r3, [r2, #28]
 4020              	.L187:
1977:Core/Src/stm32f103xx_CMSIS.c ****     }
1978:Core/Src/stm32f103xx_CMSIS.c **** 
1979:Core/Src/stm32f103xx_CMSIS.c ****     if (I2C == I2C1) {
 4021              		.loc 2 1979 8
 4022 004a 7B68     		ldr	r3, [r7, #4]
 4023 004c 6C4A     		ldr	r2, .L190+4
 4024 004e 9342     		cmp	r3, r2
 4025 0050 18D1     		bne	.L188
1980:Core/Src/stm32f103xx_CMSIS.c ****         //   SDA  SCL
1981:Core/Src/stm32f103xx_CMSIS.c ****         // PB7 SDA (I2C Data I/O) Alternate function open drain
1982:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF7_Msk, 0b11 << GPIO_CRL_CNF7_Pos);    // Alternate funct
 4026              		.loc 2 1982 9
 4027 0052 6D4B     		ldr	r3, .L190+12
 4028 0054 1B68     		ldr	r3, [r3]
 4029 0056 6C4A     		ldr	r2, .L190+12
 4030 0058 43F04043 		orr	r3, r3, #-1073741824
 4031 005c 1360     		str	r3, [r2]
1983:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);  // Maximum output 
 4032              		.loc 2 1983 9
 4033 005e 6A4B     		ldr	r3, .L190+12
 4034 0060 1B68     		ldr	r3, [r3]
 4035 0062 694A     		ldr	r2, .L190+12
 4036 0064 43F04053 		orr	r3, r3, #805306368
 4037 0068 1360     		str	r3, [r2]
1984:Core/Src/stm32f103xx_CMSIS.c ****         // PB6 SCL (I2C clock) Alternate function open drain
1985:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF6_Msk, 0b11 << GPIO_CRL_CNF6_Pos);    // Alternate funct
 4038              		.loc 2 1985 9
 4039 006a 674B     		ldr	r3, .L190+12
 4040 006c 1B68     		ldr	r3, [r3]
 4041 006e 664A     		ldr	r2, .L190+12
 4042 0070 43F04063 		orr	r3, r3, #201326592
 4043 0074 1360     		str	r3, [r2]
1986:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);  // Maximum output 
 4044              		.loc 2 1986 9
 4045 0076 644B     		ldr	r3, .L190+12
 4046 0078 1B68     		ldr	r3, [r3]
 4047 007a 634A     		ldr	r2, .L190+12
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 133


 4048 007c 43F04073 		orr	r3, r3, #50331648
 4049 0080 1360     		str	r3, [r2]
 4050 0082 1BE0     		b	.L189
 4051              	.L188:
1987:Core/Src/stm32f103xx_CMSIS.c ****     } else if (I2C == I2C2) {
 4052              		.loc 2 1987 15
 4053 0084 7B68     		ldr	r3, [r7, #4]
 4054 0086 5F4A     		ldr	r2, .L190+8
 4055 0088 9342     		cmp	r3, r2
 4056 008a 17D1     		bne	.L189
1988:Core/Src/stm32f103xx_CMSIS.c ****         //   SDA  SCL
1989:Core/Src/stm32f103xx_CMSIS.c ****         // PB11 SDA (I2C Data I/O) Alternate function open drain
1990:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_CNF11_Msk, 0b11 << GPIO_CRH_CNF11_Pos);    // Alternate fun
 4057              		.loc 2 1990 9
 4058 008c 5E4B     		ldr	r3, .L190+12
 4059 008e 5B68     		ldr	r3, [r3, #4]
 4060 0090 5D4A     		ldr	r2, .L190+12
 4061 0092 43F44043 		orr	r3, r3, #49152
 4062 0096 5360     		str	r3, [r2, #4]
1991:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_MODE11_Msk, 0b11 << GPIO_CRH_MODE11_Pos);  // Maximum outpu
 4063              		.loc 2 1991 9
 4064 0098 5B4B     		ldr	r3, .L190+12
 4065 009a 5B68     		ldr	r3, [r3, #4]
 4066 009c 5A4A     		ldr	r2, .L190+12
 4067 009e 43F44053 		orr	r3, r3, #12288
 4068 00a2 5360     		str	r3, [r2, #4]
1992:Core/Src/stm32f103xx_CMSIS.c ****         // PB10 SCL (I2C clock) Alternate function open drain
1993:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_CNF10_Msk, 0b11 << GPIO_CRH_CNF10_Pos);    // Alternate fun
 4069              		.loc 2 1993 9
 4070 00a4 584B     		ldr	r3, .L190+12
 4071 00a6 5B68     		ldr	r3, [r3, #4]
 4072 00a8 574A     		ldr	r2, .L190+12
 4073 00aa 43F44063 		orr	r3, r3, #3072
 4074 00ae 5360     		str	r3, [r2, #4]
1994:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_MODE10_Msk, 0b11 << GPIO_CRH_MODE10_Pos);  // Maximum outpu
 4075              		.loc 2 1994 9
 4076 00b0 554B     		ldr	r3, .L190+12
 4077 00b2 5B68     		ldr	r3, [r3, #4]
 4078 00b4 544A     		ldr	r2, .L190+12
 4079 00b6 43F44073 		orr	r3, r3, #768
 4080 00ba 5360     		str	r3, [r2, #4]
 4081              	.L189:
1995:Core/Src/stm32f103xx_CMSIS.c ****     }
1996:Core/Src/stm32f103xx_CMSIS.c ****     // 26.6 I2C registers( . Reference Manual . 772)
1997:Core/Src/stm32f103xx_CMSIS.c **** 
1998:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1999:Core/Src/stm32f103xx_CMSIS.c ****     CMSIS_I2C_Reset(I2C);
 4082              		.loc 2 1999 5
 4083 00bc 7868     		ldr	r0, [r7, #4]
 4084 00be FFF7FEFF 		bl	CMSIS_I2C_Reset
2000:Core/Src/stm32f103xx_CMSIS.c **** 
2001:Core/Src/stm32f103xx_CMSIS.c ****     /*     .     
2002:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ALERT);      // Releases SMBA pin high.Alert Response Address Heade
 4085              		.loc 2 2002 5
 4086 00c2 7B68     		ldr	r3, [r7, #4]
 4087 00c4 1B68     		ldr	r3, [r3]
 4088 00c6 23F40052 		bic	r2, r3, #8192
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 134


 4089 00ca 7B68     		ldr	r3, [r7, #4]
 4090 00cc 1A60     		str	r2, [r3]
2003:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_PEC);        // No PEC transfer
 4091              		.loc 2 2003 5
 4092 00ce 7B68     		ldr	r3, [r7, #4]
 4093 00d0 1B68     		ldr	r3, [r3]
 4094 00d2 23F48052 		bic	r2, r3, #4096
 4095 00d6 7B68     		ldr	r3, [r7, #4]
 4096 00d8 1A60     		str	r2, [r3]
2004:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);        // ACK bit controls the (N)ACK of the current byte bei
 4097              		.loc 2 2004 5
 4098 00da 7B68     		ldr	r3, [r7, #4]
 4099 00dc 1B68     		ldr	r3, [r3]
 4100 00de 23F40062 		bic	r2, r3, #2048
 4101 00e2 7B68     		ldr	r3, [r7, #4]
 4102 00e4 1A60     		str	r2, [r3]
2005:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ACK);        // No acknowledge returned
 4103              		.loc 2 2005 5
 4104 00e6 7B68     		ldr	r3, [r7, #4]
 4105 00e8 1B68     		ldr	r3, [r3]
 4106 00ea 23F48062 		bic	r2, r3, #1024
 4107 00ee 7B68     		ldr	r3, [r7, #4]
 4108 00f0 1A60     		str	r2, [r3]
2006:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_STOP);       // No Stop generation
 4109              		.loc 2 2006 5
 4110 00f2 7B68     		ldr	r3, [r7, #4]
 4111 00f4 1B68     		ldr	r3, [r3]
 4112 00f6 23F40072 		bic	r2, r3, #512
 4113 00fa 7B68     		ldr	r3, [r7, #4]
 4114 00fc 1A60     		str	r2, [r3]
2007:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_START);      // No Start generation
 4115              		.loc 2 2007 5
 4116 00fe 7B68     		ldr	r3, [r7, #4]
 4117 0100 1B68     		ldr	r3, [r3]
 4118 0102 23F48072 		bic	r2, r3, #256
 4119 0106 7B68     		ldr	r3, [r7, #4]
 4120 0108 1A60     		str	r2, [r3]
2008:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_NOSTRETCH);  // Clock stretching enabled
 4121              		.loc 2 2008 5
 4122 010a 7B68     		ldr	r3, [r7, #4]
 4123 010c 1B68     		ldr	r3, [r3]
 4124 010e 23F08002 		bic	r2, r3, #128
 4125 0112 7B68     		ldr	r3, [r7, #4]
 4126 0114 1A60     		str	r2, [r3]
2009:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ENGC);       // General call disabled. Address 00h is NACKed.
 4127              		.loc 2 2009 5
 4128 0116 7B68     		ldr	r3, [r7, #4]
 4129 0118 1B68     		ldr	r3, [r3]
 4130 011a 23F04002 		bic	r2, r3, #64
 4131 011e 7B68     		ldr	r3, [r7, #4]
 4132 0120 1A60     		str	r2, [r3]
2010:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ENPEC);      // PEC calculation disabled
 4133              		.loc 2 2010 5
 4134 0122 7B68     		ldr	r3, [r7, #4]
 4135 0124 1B68     		ldr	r3, [r3]
 4136 0126 23F02002 		bic	r2, r3, #32
 4137 012a 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 135


 4138 012c 1A60     		str	r2, [r3]
2011:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ENARP);      // ARP disable
 4139              		.loc 2 2011 5
 4140 012e 7B68     		ldr	r3, [r7, #4]
 4141 0130 1B68     		ldr	r3, [r3]
 4142 0132 23F01002 		bic	r2, r3, #16
 4143 0136 7B68     		ldr	r3, [r7, #4]
 4144 0138 1A60     		str	r2, [r3]
2012:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_SMBTYPE);    // SMBus Device
 4145              		.loc 2 2012 5
 4146 013a 7B68     		ldr	r3, [r7, #4]
 4147 013c 1B68     		ldr	r3, [r3]
 4148 013e 23F00802 		bic	r2, r3, #8
 4149 0142 7B68     		ldr	r3, [r7, #4]
 4150 0144 1A60     		str	r2, [r3]
2013:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_SMBUS);      // I2C mode
 4151              		.loc 2 2013 5
 4152 0146 7B68     		ldr	r3, [r7, #4]
 4153 0148 1B68     		ldr	r3, [r3]
 4154 014a 23F00202 		bic	r2, r3, #2
 4155 014e 7B68     		ldr	r3, [r7, #4]
 4156 0150 1A60     		str	r2, [r3]
2014:Core/Src/stm32f103xx_CMSIS.c **** 
2015:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.2 I2C Control register 2(I2C_CR2)(.774)
2016:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_LAST);                               // Next DMA EOT is not the las
 4157              		.loc 2 2016 5
 4158 0152 7B68     		ldr	r3, [r7, #4]
 4159 0154 5B68     		ldr	r3, [r3, #4]
 4160 0156 23F48052 		bic	r2, r3, #4096
 4161 015a 7B68     		ldr	r3, [r7, #4]
 4162 015c 5A60     		str	r2, [r3, #4]
2017:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_DMAEN);                              // DMA requests disabled
 4163              		.loc 2 2017 5
 4164 015e 7B68     		ldr	r3, [r7, #4]
 4165 0160 5B68     		ldr	r3, [r3, #4]
 4166 0162 23F40062 		bic	r2, r3, #2048
 4167 0166 7B68     		ldr	r3, [r7, #4]
 4168 0168 5A60     		str	r2, [r3, #4]
2018:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_ITBUFEN);                            // TxE = 1 or RxNE = 1 does no
 4169              		.loc 2 2018 5
 4170 016a 7B68     		ldr	r3, [r7, #4]
 4171 016c 5B68     		ldr	r3, [r3, #4]
 4172 016e 23F48062 		bic	r2, r3, #1024
 4173 0172 7B68     		ldr	r3, [r7, #4]
 4174 0174 5A60     		str	r2, [r3, #4]
2019:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_ITEVTEN);                            // Event interrupt disabled
 4175              		.loc 2 2019 5
 4176 0176 7B68     		ldr	r3, [r7, #4]
 4177 0178 5B68     		ldr	r3, [r3, #4]
 4178 017a 23F40072 		bic	r2, r3, #512
 4179 017e 7B68     		ldr	r3, [r7, #4]
 4180 0180 5A60     		str	r2, [r3, #4]
2020:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_ITERREN);                            // Error interrupt disabled
 4181              		.loc 2 2020 5
 4182 0182 7B68     		ldr	r3, [r7, #4]
 4183 0184 5B68     		ldr	r3, [r3, #4]
 4184 0186 23F48072 		bic	r2, r3, #256
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 136


 4185 018a 7B68     		ldr	r3, [r7, #4]
 4186 018c 5A60     		str	r2, [r3, #4]
2021:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(I2C->CR2, I2C_CR2_FREQ_Msk, 36 << I2C_CR2_FREQ_Pos);  // f PCLK1 = 36 
 4187              		.loc 2 2021 5
 4188 018e 7B68     		ldr	r3, [r7, #4]
 4189 0190 5B68     		ldr	r3, [r3, #4]
 4190 0192 23F03F03 		bic	r3, r3, #63
 4191 0196 43F02402 		orr	r2, r3, #36
 4192 019a 7B68     		ldr	r3, [r7, #4]
 4193 019c 5A60     		str	r2, [r3, #4]
2022:Core/Src/stm32f103xx_CMSIS.c **** 
2023:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.3 I2C Own address register 1(I2C_OAR1)(.776)
2024:Core/Src/stm32f103xx_CMSIS.c ****     I2C->OAR1 = 0;
 4194              		.loc 2 2024 15
 4195 019e 7B68     		ldr	r3, [r7, #4]
 4196 01a0 0022     		movs	r2, #0
 4197 01a2 9A60     		str	r2, [r3, #8]
2025:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.4 I2C Own address register 1(I2C_OAR2)(.776)
2026:Core/Src/stm32f103xx_CMSIS.c ****     I2C->OAR2 = 0;
 4198              		.loc 2 2026 15
 4199 01a4 7B68     		ldr	r3, [r7, #4]
 4200 01a6 0022     		movs	r2, #0
 4201 01a8 DA60     		str	r2, [r3, #12]
2027:Core/Src/stm32f103xx_CMSIS.c **** 
2028:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.8 I2C Clock control register (I2C_CCR)(.781)
2029:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CCR, I2C_CCR_FS);  // Standard mode I2C
 4202              		.loc 2 2029 5
 4203 01aa 7B68     		ldr	r3, [r7, #4]
 4204 01ac DB69     		ldr	r3, [r3, #28]
 4205 01ae 23F40042 		bic	r2, r3, #32768
 4206 01b2 7B68     		ldr	r3, [r7, #4]
 4207 01b4 DA61     		str	r2, [r3, #28]
2030:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(I2C->CCR, I2C_CCR_FS); //Fast mode I2C
2031:Core/Src/stm32f103xx_CMSIS.c **** 
2032:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CCR, I2C_CCR_DUTY);  // Fm mode tlow/thigh = 2
 4208              		.loc 2 2032 5
 4209 01b6 7B68     		ldr	r3, [r7, #4]
 4210 01b8 DB69     		ldr	r3, [r3, #28]
 4211 01ba 23F48042 		bic	r2, r3, #16384
 4212 01be 7B68     		ldr	r3, [r7, #4]
 4213 01c0 DA61     		str	r2, [r3, #28]
2033:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(I2C->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 16/9 (see CCR)
2034:Core/Src/stm32f103xx_CMSIS.c **** 
2035:Core/Src/stm32f103xx_CMSIS.c ****     //  CCR.   
2036:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(I2C->CCR, I2C_CCR_CCR_Msk, 180 << I2C_CCR_CCR_Pos);  //  Sm mode
 4214              		.loc 2 2036 5
 4215 01c2 7B68     		ldr	r3, [r7, #4]
 4216 01c4 DB69     		ldr	r3, [r3, #28]
 4217 01c6 23F47F63 		bic	r3, r3, #4080
 4218 01ca 23F00F03 		bic	r3, r3, #15
 4219 01ce 43F0B402 		orr	r2, r3, #180
 4220 01d2 7B68     		ldr	r3, [r7, #4]
 4221 01d4 DA61     		str	r2, [r3, #28]
2037:Core/Src/stm32f103xx_CMSIS.c ****     // MODIFY_REG(I2C->CCR, I2C_CCR_CCR_Msk, 30 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 0.
2038:Core/Src/stm32f103xx_CMSIS.c ****     // MODIFY_REG(I2C->CCR, I2C_CCR_CCR_Msk, 4 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 1.
2039:Core/Src/stm32f103xx_CMSIS.c **** 
2040:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.9 I2C TRISE register (I2C_TRISE)(. 782)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 137


2041:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(I2C->TRISE, I2C_TRISE_TRISE_Msk, 37 << I2C_TRISE_TRISE_Pos);  //  Sm mode
 4222              		.loc 2 2041 5
 4223 01d6 7B68     		ldr	r3, [r7, #4]
 4224 01d8 1B6A     		ldr	r3, [r3, #32]
 4225 01da 23F03F03 		bic	r3, r3, #63
 4226 01de 43F02502 		orr	r2, r3, #37
 4227 01e2 7B68     		ldr	r3, [r7, #4]
 4228 01e4 1A62     		str	r2, [r3, #32]
2042:Core/Src/stm32f103xx_CMSIS.c ****     // MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 12 << I2C_TRISE_TRISE_Pos); // Fm mode
2043:Core/Src/stm32f103xx_CMSIS.c **** 
2044:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_PE);  // I2C enable
 4229              		.loc 2 2044 5
 4230 01e6 7B68     		ldr	r3, [r7, #4]
 4231 01e8 1B68     		ldr	r3, [r3]
 4232 01ea 43F00102 		orr	r2, r3, #1
 4233 01ee 7B68     		ldr	r3, [r7, #4]
 4234 01f0 1A60     		str	r2, [r3]
2045:Core/Src/stm32f103xx_CMSIS.c **** }
 4235              		.loc 2 2045 1
 4236 01f2 00BF     		nop
 4237 01f4 0837     		adds	r7, r7, #8
 4238              		.cfi_def_cfa_offset 8
 4239 01f6 BD46     		mov	sp, r7
 4240              		.cfi_def_cfa_register 13
 4241              		@ sp needed
 4242 01f8 80BD     		pop	{r7, pc}
 4243              	.L191:
 4244 01fa 00BF     		.align	2
 4245              	.L190:
 4246 01fc 00100240 		.word	1073876992
 4247 0200 00540040 		.word	1073763328
 4248 0204 00580040 		.word	1073764352
 4249 0208 000C0140 		.word	1073810432
 4250              		.cfi_endproc
 4251              	.LFE103:
 4253              		.section	.text.CMSIS_I2C_Adress_Device_Scan,"ax",%progbits
 4254              		.align	1
 4255              		.global	CMSIS_I2C_Adress_Device_Scan
 4256              		.syntax unified
 4257              		.thumb
 4258              		.thumb_func
 4260              	CMSIS_I2C_Adress_Device_Scan:
 4261              	.LFB104:
2046:Core/Src/stm32f103xx_CMSIS.c **** 
2047:Core/Src/stm32f103xx_CMSIS.c **** /**
2048:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
2049:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      7-
2050:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2051:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2052:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    true -    
2053:Core/Src/stm32f103xx_CMSIS.c ****  *           false -       
2054:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
2055:Core/Src/stm32f103xx_CMSIS.c ****  */
2056:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Adress_Device_Scan(I2C_TypeDef* I2C, uint8_t Adress_Device, uint32_t Timeout_ms) {
 4262              		.loc 2 2056 97
 4263              		.cfi_startproc
 4264              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 138


 4265              		@ frame_needed = 1, uses_anonymous_args = 0
 4266 0000 80B5     		push	{r7, lr}
 4267              		.cfi_def_cfa_offset 8
 4268              		.cfi_offset 7, -8
 4269              		.cfi_offset 14, -4
 4270 0002 84B0     		sub	sp, sp, #16
 4271              		.cfi_def_cfa_offset 24
 4272 0004 00AF     		add	r7, sp, #0
 4273              		.cfi_def_cfa_register 7
 4274 0006 F860     		str	r0, [r7, #12]
 4275 0008 0B46     		mov	r3, r1
 4276 000a 7A60     		str	r2, [r7, #4]
 4277 000c FB72     		strb	r3, [r7, #11]
2057:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2058:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4278              		.loc 2 2058 9
 4279 000e FB68     		ldr	r3, [r7, #12]
 4280 0010 9B69     		ldr	r3, [r3, #24]
 4281 0012 03F00203 		and	r3, r3, #2
 4282              		.loc 2 2058 8
 4283 0016 002B     		cmp	r3, #0
 4284 0018 2FD0     		beq	.L193
2059:Core/Src/stm32f103xx_CMSIS.c ****         //   
2060:Core/Src/stm32f103xx_CMSIS.c **** 
2061:Core/Src/stm32f103xx_CMSIS.c ****         if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4285              		.loc 2 2061 14
 4286 001a 464B     		ldr	r3, .L204
 4287 001c 9B68     		ldr	r3, [r3, #8]
 4288 001e 03F04003 		and	r3, r3, #64
 4289              		.loc 2 2061 12
 4290 0022 002B     		cmp	r3, #0
 4291 0024 0BD0     		beq	.L194
 4292              		.loc 2 2061 55 discriminator 1
 4293 0026 434B     		ldr	r3, .L204
 4294 0028 9B68     		ldr	r3, [r3, #8]
 4295 002a 03F08003 		and	r3, r3, #128
 4296              		.loc 2 2061 51 discriminator 1
 4297 002e 002B     		cmp	r3, #0
 4298 0030 05D0     		beq	.L194
2062:Core/Src/stm32f103xx_CMSIS.c ****             //      ,  BUSY 
2063:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Reset(I2C);  // 
 4299              		.loc 2 2063 13
 4300 0032 F868     		ldr	r0, [r7, #12]
 4301 0034 FFF7FEFF 		bl	CMSIS_I2C_Reset
2064:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Init(I2C);   //  
 4302              		.loc 2 2064 13
 4303 0038 F868     		ldr	r0, [r7, #12]
 4304 003a FFF7FEFF 		bl	CMSIS_I2C_Init
 4305              	.L194:
2065:Core/Src/stm32f103xx_CMSIS.c ****         }
2066:Core/Src/stm32f103xx_CMSIS.c **** 
2067:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4306              		.loc 2 2067 13
 4307 003e FB68     		ldr	r3, [r7, #12]
 4308 0040 9B69     		ldr	r3, [r3, #24]
 4309 0042 03F00103 		and	r3, r3, #1
 4310              		.loc 2 2067 12
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 139


 4311 0046 002B     		cmp	r3, #0
 4312 0048 05D0     		beq	.L195
2068:Core/Src/stm32f103xx_CMSIS.c ****             //   ,    
2069:Core/Src/stm32f103xx_CMSIS.c ****             SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4313              		.loc 2 2069 13
 4314 004a FB68     		ldr	r3, [r7, #12]
 4315 004c 1B68     		ldr	r3, [r3]
 4316 004e 43F40072 		orr	r2, r3, #512
 4317 0052 FB68     		ldr	r3, [r7, #12]
 4318 0054 1A60     		str	r2, [r3]
 4319              	.L195:
2070:Core/Src/stm32f103xx_CMSIS.c ****         }
2071:Core/Src/stm32f103xx_CMSIS.c **** 
2072:Core/Src/stm32f103xx_CMSIS.c ****         if (I2C->CR1 != 1) {
 4320              		.loc 2 2072 16
 4321 0056 FB68     		ldr	r3, [r7, #12]
 4322 0058 1B68     		ldr	r3, [r3]
 4323              		.loc 2 2072 12
 4324 005a 012B     		cmp	r3, #1
 4325 005c 0BD0     		beq	.L196
2073:Core/Src/stm32f103xx_CMSIS.c ****             //   CR1 - ,   I2C
2074:Core/Src/stm32f103xx_CMSIS.c ****             CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4326              		.loc 2 2074 13
 4327 005e FB68     		ldr	r3, [r7, #12]
 4328 0060 1B68     		ldr	r3, [r3]
 4329 0062 23F00102 		bic	r2, r3, #1
 4330 0066 FB68     		ldr	r3, [r7, #12]
 4331 0068 1A60     		str	r2, [r3]
2075:Core/Src/stm32f103xx_CMSIS.c ****             SET_BIT(I2C->CR1, I2C_CR1_PE);
 4332              		.loc 2 2075 13
 4333 006a FB68     		ldr	r3, [r7, #12]
 4334 006c 1B68     		ldr	r3, [r3]
 4335 006e 43F00102 		orr	r2, r3, #1
 4336 0072 FB68     		ldr	r3, [r7, #12]
 4337 0074 1A60     		str	r2, [r3]
 4338              	.L196:
2076:Core/Src/stm32f103xx_CMSIS.c ****         }
2077:Core/Src/stm32f103xx_CMSIS.c **** 
2078:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 4339              		.loc 2 2078 16
 4340 0076 0023     		movs	r3, #0
 4341 0078 57E0     		b	.L197
 4342              	.L193:
2079:Core/Src/stm32f103xx_CMSIS.c ****     }
2080:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2081:Core/Src/stm32f103xx_CMSIS.c **** 
2082:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 4343              		.loc 2 2082 5
 4344 007a FB68     		ldr	r3, [r7, #12]
 4345 007c 1B68     		ldr	r3, [r3]
 4346 007e 23F40062 		bic	r2, r3, #2048
 4347 0082 FB68     		ldr	r3, [r7, #12]
 4348 0084 1A60     		str	r2, [r3]
2083:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  //   START
 4349              		.loc 2 2083 5
 4350 0086 FB68     		ldr	r3, [r7, #12]
 4351 0088 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 140


 4352 008a 43F48072 		orr	r2, r3, #256
 4353 008e FB68     		ldr	r3, [r7, #12]
 4354 0090 1A60     		str	r2, [r3]
2084:Core/Src/stm32f103xx_CMSIS.c **** 
2085:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4355              		.loc 2 2085 24
 4356 0092 294A     		ldr	r2, .L204+4
 4357 0094 7B68     		ldr	r3, [r7, #4]
 4358 0096 1360     		str	r3, [r2]
2086:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4359              		.loc 2 2086 11
 4360 0098 05E0     		b	.L198
 4361              	.L199:
2087:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2088:Core/Src/stm32f103xx_CMSIS.c **** 
2089:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4362              		.loc 2 2089 13
 4363 009a 274B     		ldr	r3, .L204+4
 4364 009c 1B68     		ldr	r3, [r3]
 4365              		.loc 2 2089 12
 4366 009e 002B     		cmp	r3, #0
 4367 00a0 01D1     		bne	.L198
2090:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4368              		.loc 2 2090 20
 4369 00a2 0023     		movs	r3, #0
 4370 00a4 41E0     		b	.L197
 4371              	.L198:
2086:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4372              		.loc 2 2086 12
 4373 00a6 FB68     		ldr	r3, [r7, #12]
 4374 00a8 5B69     		ldr	r3, [r3, #20]
 4375 00aa 03F00103 		and	r3, r3, #1
2086:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4376              		.loc 2 2086 11
 4377 00ae 002B     		cmp	r3, #0
 4378 00b0 F3D0     		beq	.L199
2091:Core/Src/stm32f103xx_CMSIS.c ****         }
2092:Core/Src/stm32f103xx_CMSIS.c ****     }
2093:Core/Src/stm32f103xx_CMSIS.c ****     // !
2094:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2095:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 4379              		.loc 2 2095 8
 4380 00b2 FB68     		ldr	r3, [r7, #12]
 4381 00b4 5B69     		ldr	r3, [r3, #20]
2096:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  + Write
 4382              		.loc 2 2096 30
 4383 00b6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4384 00b8 5B00     		lsls	r3, r3, #1
 4385 00ba 1A46     		mov	r2, r3
 4386              		.loc 2 2096 13
 4387 00bc FB68     		ldr	r3, [r7, #12]
 4388 00be 1A61     		str	r2, [r3, #16]
2097:Core/Src/stm32f103xx_CMSIS.c **** 
2098:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4389              		.loc 2 2098 24
 4390 00c0 1D4A     		ldr	r2, .L204+4
 4391 00c2 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 141


 4392 00c4 1360     		str	r3, [r2]
2099:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4393              		.loc 2 2099 11
 4394 00c6 05E0     		b	.L200
 4395              	.L202:
2100:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2101:Core/Src/stm32f103xx_CMSIS.c **** 
2102:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4396              		.loc 2 2102 13
 4397 00c8 1B4B     		ldr	r3, .L204+4
 4398 00ca 1B68     		ldr	r3, [r3]
 4399              		.loc 2 2102 12
 4400 00cc 002B     		cmp	r3, #0
 4401 00ce 01D1     		bne	.L200
2103:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4402              		.loc 2 2103 20
 4403 00d0 0023     		movs	r3, #0
 4404 00d2 2AE0     		b	.L197
 4405              	.L200:
2099:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4406              		.loc 2 2099 13
 4407 00d4 FB68     		ldr	r3, [r7, #12]
 4408 00d6 5B69     		ldr	r3, [r3, #20]
 4409 00d8 03F48063 		and	r3, r3, #1024
2099:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4410              		.loc 2 2099 11
 4411 00dc 002B     		cmp	r3, #0
 4412 00de 05D1     		bne	.L201
2099:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4413              		.loc 2 2099 54 discriminator 1
 4414 00e0 FB68     		ldr	r3, [r7, #12]
 4415 00e2 5B69     		ldr	r3, [r3, #20]
 4416 00e4 03F00203 		and	r3, r3, #2
2099:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4417              		.loc 2 2099 50 discriminator 1
 4418 00e8 002B     		cmp	r3, #0
 4419 00ea EDD0     		beq	.L202
 4420              	.L201:
2104:Core/Src/stm32f103xx_CMSIS.c ****         }
2105:Core/Src/stm32f103xx_CMSIS.c ****     }
2106:Core/Src/stm32f103xx_CMSIS.c **** 
2107:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4421              		.loc 2 2107 9
 4422 00ec FB68     		ldr	r3, [r7, #12]
 4423 00ee 5B69     		ldr	r3, [r3, #20]
 4424 00f0 03F00203 		and	r3, r3, #2
 4425              		.loc 2 2107 8
 4426 00f4 002B     		cmp	r3, #0
 4427 00f6 0BD0     		beq	.L203
2108:Core/Src/stm32f103xx_CMSIS.c ****         //   
2109:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4428              		.loc 2 2109 9
 4429 00f8 FB68     		ldr	r3, [r7, #12]
 4430 00fa 1B68     		ldr	r3, [r3]
 4431 00fc 43F40072 		orr	r2, r3, #512
 4432 0100 FB68     		ldr	r3, [r7, #12]
 4433 0102 1A60     		str	r2, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 142


2110:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2111:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 4434              		.loc 2 2111 12
 4435 0104 FB68     		ldr	r3, [r7, #12]
 4436 0106 5B69     		ldr	r3, [r3, #20]
2112:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 4437              		.loc 2 2112 12
 4438 0108 FB68     		ldr	r3, [r7, #12]
 4439 010a 9B69     		ldr	r3, [r3, #24]
2113:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 4440              		.loc 2 2113 16
 4441 010c 0123     		movs	r3, #1
 4442 010e 0CE0     		b	.L197
 4443              	.L203:
2114:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2115:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2116:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4444              		.loc 2 2116 9
 4445 0110 FB68     		ldr	r3, [r7, #12]
 4446 0112 1B68     		ldr	r3, [r3]
 4447 0114 43F40072 		orr	r2, r3, #512
 4448 0118 FB68     		ldr	r3, [r7, #12]
 4449 011a 1A60     		str	r2, [r3]
2117:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 4450              		.loc 2 2117 9
 4451 011c FB68     		ldr	r3, [r7, #12]
 4452 011e 5B69     		ldr	r3, [r3, #20]
 4453 0120 23F48062 		bic	r2, r3, #1024
 4454 0124 FB68     		ldr	r3, [r7, #12]
 4455 0126 5A61     		str	r2, [r3, #20]
2118:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 4456              		.loc 2 2118 16
 4457 0128 0023     		movs	r3, #0
 4458              	.L197:
2119:Core/Src/stm32f103xx_CMSIS.c ****     }
2120:Core/Src/stm32f103xx_CMSIS.c **** }
 4459              		.loc 2 2120 1
 4460 012a 1846     		mov	r0, r3
 4461 012c 1037     		adds	r7, r7, #16
 4462              		.cfi_def_cfa_offset 8
 4463 012e BD46     		mov	sp, r7
 4464              		.cfi_def_cfa_register 13
 4465              		@ sp needed
 4466 0130 80BD     		pop	{r7, pc}
 4467              	.L205:
 4468 0132 00BF     		.align	2
 4469              	.L204:
 4470 0134 000C0140 		.word	1073810432
 4471 0138 00000000 		.word	Timeout_counter_ms
 4472              		.cfi_endproc
 4473              	.LFE104:
 4475              		.section	.text.CMSIS_I2C_Data_Transmit,"ax",%progbits
 4476              		.align	1
 4477              		.global	CMSIS_I2C_Data_Transmit
 4478              		.syntax unified
 4479              		.thumb
 4480              		.thumb_func
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 143


 4482              	CMSIS_I2C_Data_Transmit:
 4483              	.LFB105:
2121:Core/Src/stm32f103xx_CMSIS.c **** 
2122:Core/Src/stm32f103xx_CMSIS.c **** /**
2123:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2124:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2125:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2126:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2127:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2128:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2129:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - 
2130:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2131:Core/Src/stm32f103xx_CMSIS.c ****  */
2132:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Transmit(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_
 4484              		.loc 2 2132 127
 4485              		.cfi_startproc
 4486              		@ args = 4, pretend = 0, frame = 16
 4487              		@ frame_needed = 1, uses_anonymous_args = 0
 4488 0000 80B5     		push	{r7, lr}
 4489              		.cfi_def_cfa_offset 8
 4490              		.cfi_offset 7, -8
 4491              		.cfi_offset 14, -4
 4492 0002 84B0     		sub	sp, sp, #16
 4493              		.cfi_def_cfa_offset 24
 4494 0004 00AF     		add	r7, sp, #0
 4495              		.cfi_def_cfa_register 7
 4496 0006 F860     		str	r0, [r7, #12]
 4497 0008 7A60     		str	r2, [r7, #4]
 4498 000a 1A46     		mov	r2, r3
 4499 000c 0B46     		mov	r3, r1
 4500 000e FB72     		strb	r3, [r7, #11]
 4501 0010 1346     		mov	r3, r2	@ movhi
 4502 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2133:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2134:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4503              		.loc 2 2134 24
 4504 0014 654A     		ldr	r2, .L224
 4505 0016 BB69     		ldr	r3, [r7, #24]
 4506 0018 1360     		str	r3, [r2]
2135:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4507              		.loc 2 2135 11
 4508 001a 36E0     		b	.L207
 4509              	.L212:
2136:Core/Src/stm32f103xx_CMSIS.c ****         //   
2137:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4510              		.loc 2 2137 13
 4511 001c 634B     		ldr	r3, .L224
 4512 001e 1B68     		ldr	r3, [r3]
 4513              		.loc 2 2137 12
 4514 0020 002B     		cmp	r3, #0
 4515 0022 32D1     		bne	.L207
2138:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4516              		.loc 2 2138 18
 4517 0024 624B     		ldr	r3, .L224+4
 4518 0026 9B68     		ldr	r3, [r3, #8]
 4519 0028 03F04003 		and	r3, r3, #64
 4520              		.loc 2 2138 16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 144


 4521 002c 002B     		cmp	r3, #0
 4522 002e 0ED0     		beq	.L208
 4523              		.loc 2 2138 59 discriminator 1
 4524 0030 5F4B     		ldr	r3, .L224+4
 4525 0032 9B68     		ldr	r3, [r3, #8]
 4526 0034 03F08003 		and	r3, r3, #128
 4527              		.loc 2 2138 55 discriminator 1
 4528 0038 002B     		cmp	r3, #0
 4529 003a 08D0     		beq	.L208
2139:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2140:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 4530              		.loc 2 2140 17
 4531 003c F868     		ldr	r0, [r7, #12]
 4532 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2141:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 4533              		.loc 2 2141 17
 4534 0042 F868     		ldr	r0, [r7, #12]
 4535 0044 FFF7FEFF 		bl	CMSIS_I2C_Init
2142:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 4536              		.loc 2 2142 17
 4537 0048 6420     		movs	r0, #100
 4538 004a FFF7FEFF 		bl	Delay_ms
 4539              	.L208:
2143:Core/Src/stm32f103xx_CMSIS.c ****             }
2144:Core/Src/stm32f103xx_CMSIS.c **** 
2145:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4540              		.loc 2 2145 17
 4541 004e FB68     		ldr	r3, [r7, #12]
 4542 0050 9B69     		ldr	r3, [r3, #24]
 4543 0052 03F00103 		and	r3, r3, #1
 4544              		.loc 2 2145 16
 4545 0056 002B     		cmp	r3, #0
 4546 0058 05D0     		beq	.L209
2146:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2147:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4547              		.loc 2 2147 17
 4548 005a FB68     		ldr	r3, [r7, #12]
 4549 005c 1B68     		ldr	r3, [r3]
 4550 005e 43F40072 		orr	r2, r3, #512
 4551 0062 FB68     		ldr	r3, [r7, #12]
 4552 0064 1A60     		str	r2, [r3]
 4553              	.L209:
2148:Core/Src/stm32f103xx_CMSIS.c ****             }
2149:Core/Src/stm32f103xx_CMSIS.c **** 
2150:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 4554              		.loc 2 2150 20
 4555 0066 FB68     		ldr	r3, [r7, #12]
 4556 0068 1B68     		ldr	r3, [r3]
 4557              		.loc 2 2150 16
 4558 006a 012B     		cmp	r3, #1
 4559 006c 0BD0     		beq	.L210
2151:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2152:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4560              		.loc 2 2152 17
 4561 006e FB68     		ldr	r3, [r7, #12]
 4562 0070 1B68     		ldr	r3, [r3]
 4563 0072 23F00102 		bic	r2, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 145


 4564 0076 FB68     		ldr	r3, [r7, #12]
 4565 0078 1A60     		str	r2, [r3]
2153:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 4566              		.loc 2 2153 17
 4567 007a FB68     		ldr	r3, [r7, #12]
 4568 007c 1B68     		ldr	r3, [r3]
 4569 007e 43F00102 		orr	r2, r3, #1
 4570 0082 FB68     		ldr	r3, [r7, #12]
 4571 0084 1A60     		str	r2, [r3]
 4572              	.L210:
2154:Core/Src/stm32f103xx_CMSIS.c ****             }
2155:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4573              		.loc 2 2155 20
 4574 0086 0023     		movs	r3, #0
 4575 0088 8BE0     		b	.L211
 4576              	.L207:
2135:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4577              		.loc 2 2135 12
 4578 008a FB68     		ldr	r3, [r7, #12]
 4579 008c 9B69     		ldr	r3, [r3, #24]
 4580 008e 03F00203 		and	r3, r3, #2
2135:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4581              		.loc 2 2135 11
 4582 0092 002B     		cmp	r3, #0
 4583 0094 C2D1     		bne	.L212
2156:Core/Src/stm32f103xx_CMSIS.c ****         }
2157:Core/Src/stm32f103xx_CMSIS.c ****     }
2158:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2159:Core/Src/stm32f103xx_CMSIS.c **** 
2160:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 4584              		.loc 2 2160 5
 4585 0096 FB68     		ldr	r3, [r7, #12]
 4586 0098 1B68     		ldr	r3, [r3]
 4587 009a 23F40062 		bic	r2, r3, #2048
 4588 009e FB68     		ldr	r3, [r7, #12]
 4589 00a0 1A60     		str	r2, [r3]
2161:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 4590              		.loc 2 2161 5
 4591 00a2 FB68     		ldr	r3, [r7, #12]
 4592 00a4 1B68     		ldr	r3, [r3]
 4593 00a6 43F48072 		orr	r2, r3, #256
 4594 00aa FB68     		ldr	r3, [r7, #12]
 4595 00ac 1A60     		str	r2, [r3]
2162:Core/Src/stm32f103xx_CMSIS.c **** 
2163:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4596              		.loc 2 2163 24
 4597 00ae 3F4A     		ldr	r2, .L224
 4598 00b0 BB69     		ldr	r3, [r7, #24]
 4599 00b2 1360     		str	r3, [r2]
2164:Core/Src/stm32f103xx_CMSIS.c ****     // !
2165:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2166:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4600              		.loc 2 2166 11
 4601 00b4 0EE0     		b	.L213
 4602              	.L214:
2167:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2168:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 146


2169:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4603              		.loc 2 2169 13
 4604 00b6 3D4B     		ldr	r3, .L224
 4605 00b8 1B68     		ldr	r3, [r3]
 4606              		.loc 2 2169 12
 4607 00ba 002B     		cmp	r3, #0
 4608 00bc 0AD1     		bne	.L213
2170:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Reset(I2C);  // 
 4609              		.loc 2 2170 13
 4610 00be F868     		ldr	r0, [r7, #12]
 4611 00c0 FFF7FEFF 		bl	CMSIS_I2C_Reset
2171:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Init(I2C);   //  
 4612              		.loc 2 2171 13
 4613 00c4 F868     		ldr	r0, [r7, #12]
 4614 00c6 FFF7FEFF 		bl	CMSIS_I2C_Init
2172:Core/Src/stm32f103xx_CMSIS.c ****             Delay_ms(100);
 4615              		.loc 2 2172 13
 4616 00ca 6420     		movs	r0, #100
 4617 00cc FFF7FEFF 		bl	Delay_ms
2173:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4618              		.loc 2 2173 20
 4619 00d0 0023     		movs	r3, #0
 4620 00d2 66E0     		b	.L211
 4621              	.L213:
2166:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
 4622              		.loc 2 2166 12
 4623 00d4 FB68     		ldr	r3, [r7, #12]
 4624 00d6 5B69     		ldr	r3, [r3, #20]
 4625 00d8 03F00103 		and	r3, r3, #1
2166:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
 4626              		.loc 2 2166 11
 4627 00dc 002B     		cmp	r3, #0
 4628 00de EAD0     		beq	.L214
2174:Core/Src/stm32f103xx_CMSIS.c ****         }
2175:Core/Src/stm32f103xx_CMSIS.c ****     }
2176:Core/Src/stm32f103xx_CMSIS.c **** 
2177:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  + Write
 4629              		.loc 2 2177 30
 4630 00e0 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4631 00e2 5B00     		lsls	r3, r3, #1
 4632 00e4 1A46     		mov	r2, r3
 4633              		.loc 2 2177 13
 4634 00e6 FB68     		ldr	r3, [r7, #12]
 4635 00e8 1A61     		str	r2, [r3, #16]
2178:Core/Src/stm32f103xx_CMSIS.c **** 
2179:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4636              		.loc 2 2179 24
 4637 00ea 304A     		ldr	r2, .L224
 4638 00ec BB69     		ldr	r3, [r7, #24]
 4639 00ee 1360     		str	r3, [r2]
2180:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4640              		.loc 2 2180 11
 4641 00f0 05E0     		b	.L215
 4642              	.L216:
2181:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2182:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4643              		.loc 2 2182 13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 147


 4644 00f2 2E4B     		ldr	r3, .L224
 4645 00f4 1B68     		ldr	r3, [r3]
 4646              		.loc 2 2182 12
 4647 00f6 002B     		cmp	r3, #0
 4648 00f8 01D1     		bne	.L215
2183:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4649              		.loc 2 2183 20
 4650 00fa 0023     		movs	r3, #0
 4651 00fc 51E0     		b	.L211
 4652              	.L215:
2180:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4653              		.loc 2 2180 13
 4654 00fe FB68     		ldr	r3, [r7, #12]
 4655 0100 5B69     		ldr	r3, [r3, #20]
 4656 0102 03F00203 		and	r3, r3, #2
2180:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4657              		.loc 2 2180 11
 4658 0106 002B     		cmp	r3, #0
 4659 0108 F3D0     		beq	.L216
2184:Core/Src/stm32f103xx_CMSIS.c ****         }
2185:Core/Src/stm32f103xx_CMSIS.c ****     }
2186:Core/Src/stm32f103xx_CMSIS.c **** 
2187:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 4660              		.loc 2 2187 8
 4661 010a FB68     		ldr	r3, [r7, #12]
 4662 010c 5B69     		ldr	r3, [r3, #20]
2188:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR2;
 4663              		.loc 2 2188 8
 4664 010e FB68     		ldr	r3, [r7, #12]
 4665 0110 9B69     		ldr	r3, [r3, #24]
2189:Core/Src/stm32f103xx_CMSIS.c **** 
2190:Core/Src/stm32f103xx_CMSIS.c ****     //  
2191:Core/Src/stm32f103xx_CMSIS.c ****     while (Size_data > 0) {
 4666              		.loc 2 2191 11
 4667 0112 3CE0     		b	.L217
 4668              	.L223:
2192:Core/Src/stm32f103xx_CMSIS.c ****         //   TXE (  )
2193:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 4669              		.loc 2 2193 28
 4670 0114 254A     		ldr	r2, .L224
 4671 0116 BB69     		ldr	r3, [r7, #24]
 4672 0118 1360     		str	r3, [r2]
2194:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4673              		.loc 2 2194 15
 4674 011a 05E0     		b	.L218
 4675              	.L219:
2195:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 4676              		.loc 2 2195 17
 4677 011c 234B     		ldr	r3, .L224
 4678 011e 1B68     		ldr	r3, [r3]
 4679              		.loc 2 2195 16
 4680 0120 002B     		cmp	r3, #0
 4681 0122 01D1     		bne	.L218
2196:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 4682              		.loc 2 2196 24
 4683 0124 0023     		movs	r3, #0
 4684 0126 3CE0     		b	.L211
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 148


 4685              	.L218:
2194:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4686              		.loc 2 2194 21
 4687 0128 FB68     		ldr	r3, [r7, #12]
 4688 012a 5B69     		ldr	r3, [r3, #20]
2194:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4689              		.loc 2 2194 27
 4690 012c 03F08003 		and	r3, r3, #128
2194:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4691              		.loc 2 2194 15
 4692 0130 002B     		cmp	r3, #0
 4693 0132 F3D0     		beq	.L219
2197:Core/Src/stm32f103xx_CMSIS.c ****             }
2198:Core/Src/stm32f103xx_CMSIS.c ****         }
2199:Core/Src/stm32f103xx_CMSIS.c ****         //   DR  
2200:Core/Src/stm32f103xx_CMSIS.c ****         I2C->DR = *data++;
 4694              		.loc 2 2200 24
 4695 0134 7B68     		ldr	r3, [r7, #4]
 4696 0136 5A1C     		adds	r2, r3, #1
 4697 0138 7A60     		str	r2, [r7, #4]
 4698              		.loc 2 2200 19
 4699 013a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4700 013c 1A46     		mov	r2, r3
 4701              		.loc 2 2200 17
 4702 013e FB68     		ldr	r3, [r7, #12]
 4703 0140 1A61     		str	r2, [r3, #16]
2201:Core/Src/stm32f103xx_CMSIS.c ****         Size_data--;
 4704              		.loc 2 2201 18
 4705 0142 3B89     		ldrh	r3, [r7, #8]
 4706 0144 013B     		subs	r3, r3, #1
 4707 0146 3B81     		strh	r3, [r7, #8]	@ movhi
2202:Core/Src/stm32f103xx_CMSIS.c **** 
2203:Core/Src/stm32f103xx_CMSIS.c ****         //   BTF   1     
2204:Core/Src/stm32f103xx_CMSIS.c ****         if ((I2C->SR1 & I2C_SR1_BTF) && (Size_data > 0)) {
 4708              		.loc 2 2204 17
 4709 0148 FB68     		ldr	r3, [r7, #12]
 4710 014a 5B69     		ldr	r3, [r3, #20]
 4711              		.loc 2 2204 23
 4712 014c 03F00403 		and	r3, r3, #4
 4713              		.loc 2 2204 12
 4714 0150 002B     		cmp	r3, #0
 4715 0152 0CD0     		beq	.L220
 4716              		.loc 2 2204 38 discriminator 1
 4717 0154 3B89     		ldrh	r3, [r7, #8]
 4718 0156 002B     		cmp	r3, #0
 4719 0158 09D0     		beq	.L220
2205:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *data++;
 4720              		.loc 2 2205 28
 4721 015a 7B68     		ldr	r3, [r7, #4]
 4722 015c 5A1C     		adds	r2, r3, #1
 4723 015e 7A60     		str	r2, [r7, #4]
 4724              		.loc 2 2205 23
 4725 0160 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4726 0162 1A46     		mov	r2, r3
 4727              		.loc 2 2205 21
 4728 0164 FB68     		ldr	r3, [r7, #12]
 4729 0166 1A61     		str	r2, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 149


2206:Core/Src/stm32f103xx_CMSIS.c ****             Size_data--;
 4730              		.loc 2 2206 22
 4731 0168 3B89     		ldrh	r3, [r7, #8]
 4732 016a 013B     		subs	r3, r3, #1
 4733 016c 3B81     		strh	r3, [r7, #8]	@ movhi
 4734              	.L220:
2207:Core/Src/stm32f103xx_CMSIS.c ****         }
2208:Core/Src/stm32f103xx_CMSIS.c **** 
2209:Core/Src/stm32f103xx_CMSIS.c ****         //    BTF (  
2210:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 4735              		.loc 2 2210 28
 4736 016e 0F4A     		ldr	r2, .L224
 4737 0170 BB69     		ldr	r3, [r7, #24]
 4738 0172 1360     		str	r3, [r2]
2211:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4739              		.loc 2 2211 15
 4740 0174 05E0     		b	.L221
 4741              	.L222:
2212:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 4742              		.loc 2 2212 17
 4743 0176 0D4B     		ldr	r3, .L224
 4744 0178 1B68     		ldr	r3, [r3]
 4745              		.loc 2 2212 16
 4746 017a 002B     		cmp	r3, #0
 4747 017c 01D1     		bne	.L221
2213:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 4748              		.loc 2 2213 24
 4749 017e 0023     		movs	r3, #0
 4750 0180 0FE0     		b	.L211
 4751              	.L221:
2211:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4752              		.loc 2 2211 21
 4753 0182 FB68     		ldr	r3, [r7, #12]
 4754 0184 5B69     		ldr	r3, [r3, #20]
2211:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4755              		.loc 2 2211 27
 4756 0186 03F00403 		and	r3, r3, #4
2211:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4757              		.loc 2 2211 15
 4758 018a 002B     		cmp	r3, #0
 4759 018c F3D0     		beq	.L222
 4760              	.L217:
2191:Core/Src/stm32f103xx_CMSIS.c ****         //   TXE (  )
 4761              		.loc 2 2191 11
 4762 018e 3B89     		ldrh	r3, [r7, #8]
 4763 0190 002B     		cmp	r3, #0
 4764 0192 BFD1     		bne	.L223
2214:Core/Src/stm32f103xx_CMSIS.c ****             }
2215:Core/Src/stm32f103xx_CMSIS.c ****         }
2216:Core/Src/stm32f103xx_CMSIS.c ****     }
2217:Core/Src/stm32f103xx_CMSIS.c **** 
2218:Core/Src/stm32f103xx_CMSIS.c ****     // 
2219:Core/Src/stm32f103xx_CMSIS.c ****     I2C->CR1 |= I2C_CR1_STOP;
 4765              		.loc 2 2219 14
 4766 0194 FB68     		ldr	r3, [r7, #12]
 4767 0196 1B68     		ldr	r3, [r3]
 4768 0198 43F40072 		orr	r2, r3, #512
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 150


 4769 019c FB68     		ldr	r3, [r7, #12]
 4770 019e 1A60     		str	r2, [r3]
2220:Core/Src/stm32f103xx_CMSIS.c ****     return true;
 4771              		.loc 2 2220 12
 4772 01a0 0123     		movs	r3, #1
 4773              	.L211:
2221:Core/Src/stm32f103xx_CMSIS.c **** }
 4774              		.loc 2 2221 1
 4775 01a2 1846     		mov	r0, r3
 4776 01a4 1037     		adds	r7, r7, #16
 4777              		.cfi_def_cfa_offset 8
 4778 01a6 BD46     		mov	sp, r7
 4779              		.cfi_def_cfa_register 13
 4780              		@ sp needed
 4781 01a8 80BD     		pop	{r7, pc}
 4782              	.L225:
 4783 01aa 00BF     		.align	2
 4784              	.L224:
 4785 01ac 00000000 		.word	Timeout_counter_ms
 4786 01b0 000C0140 		.word	1073810432
 4787              		.cfi_endproc
 4788              	.LFE105:
 4790              		.section	.text.CMSIS_I2C_Data_Receive,"ax",%progbits
 4791              		.align	1
 4792              		.global	CMSIS_I2C_Data_Receive
 4793              		.syntax unified
 4794              		.thumb
 4795              		.thumb_func
 4797              	CMSIS_I2C_Data_Receive:
 4798              	.LFB106:
2222:Core/Src/stm32f103xx_CMSIS.c **** 
2223:Core/Src/stm32f103xx_CMSIS.c **** /**
2224:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2225:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2226:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2227:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2228:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data -     
2229:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2230:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - . Fa
2231:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2232:Core/Src/stm32f103xx_CMSIS.c ****  */
2233:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Receive(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_d
 4799              		.loc 2 2233 126
 4800              		.cfi_startproc
 4801              		@ args = 4, pretend = 0, frame = 24
 4802              		@ frame_needed = 1, uses_anonymous_args = 0
 4803 0000 80B5     		push	{r7, lr}
 4804              		.cfi_def_cfa_offset 8
 4805              		.cfi_offset 7, -8
 4806              		.cfi_offset 14, -4
 4807 0002 86B0     		sub	sp, sp, #24
 4808              		.cfi_def_cfa_offset 32
 4809 0004 00AF     		add	r7, sp, #0
 4810              		.cfi_def_cfa_register 7
 4811 0006 F860     		str	r0, [r7, #12]
 4812 0008 7A60     		str	r2, [r7, #4]
 4813 000a 1A46     		mov	r2, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 151


 4814 000c 0B46     		mov	r3, r1
 4815 000e FB72     		strb	r3, [r7, #11]
 4816 0010 1346     		mov	r3, r2	@ movhi
 4817 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2234:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2235:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4818              		.loc 2 2235 24
 4819 0014 744A     		ldr	r2, .L247
 4820 0016 3B6A     		ldr	r3, [r7, #32]
 4821 0018 1360     		str	r3, [r2]
2236:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4822              		.loc 2 2236 11
 4823 001a 36E0     		b	.L227
 4824              	.L232:
2237:Core/Src/stm32f103xx_CMSIS.c ****         //   
2238:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4825              		.loc 2 2238 13
 4826 001c 724B     		ldr	r3, .L247
 4827 001e 1B68     		ldr	r3, [r3]
 4828              		.loc 2 2238 12
 4829 0020 002B     		cmp	r3, #0
 4830 0022 32D1     		bne	.L227
2239:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4831              		.loc 2 2239 18
 4832 0024 714B     		ldr	r3, .L247+4
 4833 0026 9B68     		ldr	r3, [r3, #8]
 4834 0028 03F04003 		and	r3, r3, #64
 4835              		.loc 2 2239 16
 4836 002c 002B     		cmp	r3, #0
 4837 002e 0ED0     		beq	.L228
 4838              		.loc 2 2239 59 discriminator 1
 4839 0030 6E4B     		ldr	r3, .L247+4
 4840 0032 9B68     		ldr	r3, [r3, #8]
 4841 0034 03F08003 		and	r3, r3, #128
 4842              		.loc 2 2239 55 discriminator 1
 4843 0038 002B     		cmp	r3, #0
 4844 003a 08D0     		beq	.L228
2240:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2241:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 4845              		.loc 2 2241 17
 4846 003c F868     		ldr	r0, [r7, #12]
 4847 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2242:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 4848              		.loc 2 2242 17
 4849 0042 F868     		ldr	r0, [r7, #12]
 4850 0044 FFF7FEFF 		bl	CMSIS_I2C_Init
2243:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 4851              		.loc 2 2243 17
 4852 0048 6420     		movs	r0, #100
 4853 004a FFF7FEFF 		bl	Delay_ms
 4854              	.L228:
2244:Core/Src/stm32f103xx_CMSIS.c ****             }
2245:Core/Src/stm32f103xx_CMSIS.c **** 
2246:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4855              		.loc 2 2246 17
 4856 004e FB68     		ldr	r3, [r7, #12]
 4857 0050 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 152


 4858 0052 03F00103 		and	r3, r3, #1
 4859              		.loc 2 2246 16
 4860 0056 002B     		cmp	r3, #0
 4861 0058 05D0     		beq	.L229
2247:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2248:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4862              		.loc 2 2248 17
 4863 005a FB68     		ldr	r3, [r7, #12]
 4864 005c 1B68     		ldr	r3, [r3]
 4865 005e 43F40072 		orr	r2, r3, #512
 4866 0062 FB68     		ldr	r3, [r7, #12]
 4867 0064 1A60     		str	r2, [r3]
 4868              	.L229:
2249:Core/Src/stm32f103xx_CMSIS.c ****             }
2250:Core/Src/stm32f103xx_CMSIS.c **** 
2251:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 4869              		.loc 2 2251 20
 4870 0066 FB68     		ldr	r3, [r7, #12]
 4871 0068 1B68     		ldr	r3, [r3]
 4872              		.loc 2 2251 16
 4873 006a 012B     		cmp	r3, #1
 4874 006c 0BD0     		beq	.L230
2252:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2253:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4875              		.loc 2 2253 17
 4876 006e FB68     		ldr	r3, [r7, #12]
 4877 0070 1B68     		ldr	r3, [r3]
 4878 0072 23F00102 		bic	r2, r3, #1
 4879 0076 FB68     		ldr	r3, [r7, #12]
 4880 0078 1A60     		str	r2, [r3]
2254:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 4881              		.loc 2 2254 17
 4882 007a FB68     		ldr	r3, [r7, #12]
 4883 007c 1B68     		ldr	r3, [r3]
 4884 007e 43F00102 		orr	r2, r3, #1
 4885 0082 FB68     		ldr	r3, [r7, #12]
 4886 0084 1A60     		str	r2, [r3]
 4887              	.L230:
2255:Core/Src/stm32f103xx_CMSIS.c ****             }
2256:Core/Src/stm32f103xx_CMSIS.c **** 
2257:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4888              		.loc 2 2257 20
 4889 0086 0023     		movs	r3, #0
 4890 0088 A9E0     		b	.L231
 4891              	.L227:
2236:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4892              		.loc 2 2236 12
 4893 008a FB68     		ldr	r3, [r7, #12]
 4894 008c 9B69     		ldr	r3, [r3, #24]
 4895 008e 03F00203 		and	r3, r3, #2
2236:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4896              		.loc 2 2236 11
 4897 0092 002B     		cmp	r3, #0
 4898 0094 C2D1     		bne	.L232
2258:Core/Src/stm32f103xx_CMSIS.c ****         }
2259:Core/Src/stm32f103xx_CMSIS.c ****     }
2260:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 153


2261:Core/Src/stm32f103xx_CMSIS.c **** 
2262:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 4899              		.loc 2 2262 5
 4900 0096 FB68     		ldr	r3, [r7, #12]
 4901 0098 1B68     		ldr	r3, [r3]
 4902 009a 23F40062 		bic	r2, r3, #2048
 4903 009e FB68     		ldr	r3, [r7, #12]
 4904 00a0 1A60     		str	r2, [r3]
2263:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 4905              		.loc 2 2263 5
 4906 00a2 FB68     		ldr	r3, [r7, #12]
 4907 00a4 1B68     		ldr	r3, [r3]
 4908 00a6 43F48072 		orr	r2, r3, #256
 4909 00aa FB68     		ldr	r3, [r7, #12]
 4910 00ac 1A60     		str	r2, [r3]
2264:Core/Src/stm32f103xx_CMSIS.c **** 
2265:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4911              		.loc 2 2265 24
 4912 00ae 4E4A     		ldr	r2, .L247
 4913 00b0 3B6A     		ldr	r3, [r7, #32]
 4914 00b2 1360     		str	r3, [r2]
2266:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4915              		.loc 2 2266 11
 4916 00b4 05E0     		b	.L233
 4917              	.L234:
2267:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2268:Core/Src/stm32f103xx_CMSIS.c **** 
2269:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4918              		.loc 2 2269 13
 4919 00b6 4C4B     		ldr	r3, .L247
 4920 00b8 1B68     		ldr	r3, [r3]
 4921              		.loc 2 2269 12
 4922 00ba 002B     		cmp	r3, #0
 4923 00bc 01D1     		bne	.L233
2270:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4924              		.loc 2 2270 20
 4925 00be 0023     		movs	r3, #0
 4926 00c0 8DE0     		b	.L231
 4927              	.L233:
2266:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4928              		.loc 2 2266 12
 4929 00c2 FB68     		ldr	r3, [r7, #12]
 4930 00c4 5B69     		ldr	r3, [r3, #20]
 4931 00c6 03F00103 		and	r3, r3, #1
2266:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4932              		.loc 2 2266 11
 4933 00ca 002B     		cmp	r3, #0
 4934 00cc F3D0     		beq	.L234
2271:Core/Src/stm32f103xx_CMSIS.c ****         }
2272:Core/Src/stm32f103xx_CMSIS.c ****     }
2273:Core/Src/stm32f103xx_CMSIS.c ****     // !
2274:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2275:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 4935              		.loc 2 2275 8
 4936 00ce FB68     		ldr	r3, [r7, #12]
 4937 00d0 5B69     		ldr	r3, [r3, #20]
2276:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1 | 1);  //  +  Read
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 154


 4938              		.loc 2 2276 30
 4939 00d2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4940 00d4 5B00     		lsls	r3, r3, #1
 4941              		.loc 2 2276 35
 4942 00d6 43F00103 		orr	r3, r3, #1
 4943 00da 1A46     		mov	r2, r3
 4944              		.loc 2 2276 13
 4945 00dc FB68     		ldr	r3, [r7, #12]
 4946 00de 1A61     		str	r2, [r3, #16]
2277:Core/Src/stm32f103xx_CMSIS.c **** 
2278:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4947              		.loc 2 2278 24
 4948 00e0 414A     		ldr	r2, .L247
 4949 00e2 3B6A     		ldr	r3, [r7, #32]
 4950 00e4 1360     		str	r3, [r2]
2279:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4951              		.loc 2 2279 11
 4952 00e6 05E0     		b	.L235
 4953              	.L237:
2280:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2281:Core/Src/stm32f103xx_CMSIS.c **** 
2282:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4954              		.loc 2 2282 13
 4955 00e8 3F4B     		ldr	r3, .L247
 4956 00ea 1B68     		ldr	r3, [r3]
 4957              		.loc 2 2282 12
 4958 00ec 002B     		cmp	r3, #0
 4959 00ee 01D1     		bne	.L235
2283:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4960              		.loc 2 2283 20
 4961 00f0 0023     		movs	r3, #0
 4962 00f2 74E0     		b	.L231
 4963              	.L235:
2279:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4964              		.loc 2 2279 13
 4965 00f4 FB68     		ldr	r3, [r7, #12]
 4966 00f6 5B69     		ldr	r3, [r3, #20]
 4967 00f8 03F48063 		and	r3, r3, #1024
2279:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4968              		.loc 2 2279 11
 4969 00fc 002B     		cmp	r3, #0
 4970 00fe 05D1     		bne	.L236
2279:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4971              		.loc 2 2279 54 discriminator 1
 4972 0100 FB68     		ldr	r3, [r7, #12]
 4973 0102 5B69     		ldr	r3, [r3, #20]
 4974 0104 03F00203 		and	r3, r3, #2
2279:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4975              		.loc 2 2279 50 discriminator 1
 4976 0108 002B     		cmp	r3, #0
 4977 010a EDD0     		beq	.L237
 4978              	.L236:
2284:Core/Src/stm32f103xx_CMSIS.c ****         }
2285:Core/Src/stm32f103xx_CMSIS.c ****     }
2286:Core/Src/stm32f103xx_CMSIS.c **** 
2287:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4979              		.loc 2 2287 9
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 155


 4980 010c FB68     		ldr	r3, [r7, #12]
 4981 010e 5B69     		ldr	r3, [r3, #20]
 4982 0110 03F00203 		and	r3, r3, #2
 4983              		.loc 2 2287 8
 4984 0114 002B     		cmp	r3, #0
 4985 0116 55D0     		beq	.L238
2288:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   ADDR
2289:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2290:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 4986              		.loc 2 2290 12
 4987 0118 FB68     		ldr	r3, [r7, #12]
 4988 011a 5B69     		ldr	r3, [r3, #20]
2291:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 4989              		.loc 2 2291 12
 4990 011c FB68     		ldr	r3, [r7, #12]
 4991 011e 9B69     		ldr	r3, [r3, #24]
 4992              	.LBB3:
2292:Core/Src/stm32f103xx_CMSIS.c **** 
2293:Core/Src/stm32f103xx_CMSIS.c ****         /* */
2294:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 4993              		.loc 2 2294 23
 4994 0120 0023     		movs	r3, #0
 4995 0122 FB82     		strh	r3, [r7, #22]	@ movhi
 4996              		.loc 2 2294 9
 4997 0124 48E0     		b	.L239
 4998              	.L246:
2295:Core/Src/stm32f103xx_CMSIS.c ****             if (i < Size_data - 1) {
 4999              		.loc 2 2295 19
 5000 0126 FA8A     		ldrh	r2, [r7, #22]
 5001              		.loc 2 2295 31
 5002 0128 3B89     		ldrh	r3, [r7, #8]
 5003 012a 013B     		subs	r3, r3, #1
 5004              		.loc 2 2295 16
 5005 012c 9A42     		cmp	r2, r3
 5006 012e 1DDA     		bge	.L240
2296:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_ACK);  //     
 5007              		.loc 2 2296 17
 5008 0130 FB68     		ldr	r3, [r7, #12]
 5009 0132 1B68     		ldr	r3, [r3]
 5010 0134 43F48062 		orr	r2, r3, #1024
 5011 0138 FB68     		ldr	r3, [r7, #12]
 5012 013a 1A60     		str	r2, [r3]
2297:Core/Src/stm32f103xx_CMSIS.c **** 
2298:Core/Src/stm32f103xx_CMSIS.c ****                 Timeout_counter_ms = Timeout_ms;
 5013              		.loc 2 2298 36
 5014 013c 2A4A     		ldr	r2, .L247
 5015 013e 3B6A     		ldr	r3, [r7, #32]
 5016 0140 1360     		str	r3, [r2]
2299:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 5017              		.loc 2 2299 23
 5018 0142 05E0     		b	.L241
 5019              	.L242:
2300:Core/Src/stm32f103xx_CMSIS.c ****                     // ,     
2301:Core/Src/stm32f103xx_CMSIS.c ****                     if (!Timeout_counter_ms) {
 5020              		.loc 2 2301 25
 5021 0144 284B     		ldr	r3, .L247
 5022 0146 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 156


 5023              		.loc 2 2301 24
 5024 0148 002B     		cmp	r3, #0
 5025 014a 01D1     		bne	.L241
2302:Core/Src/stm32f103xx_CMSIS.c ****                         return false;
 5026              		.loc 2 2302 32
 5027 014c 0023     		movs	r3, #0
 5028 014e 46E0     		b	.L231
 5029              	.L241:
2299:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 5030              		.loc 2 2299 24
 5031 0150 FB68     		ldr	r3, [r7, #12]
 5032 0152 5B69     		ldr	r3, [r3, #20]
 5033 0154 03F04003 		and	r3, r3, #64
2299:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 5034              		.loc 2 2299 23
 5035 0158 002B     		cmp	r3, #0
 5036 015a F3D0     		beq	.L242
2303:Core/Src/stm32f103xx_CMSIS.c ****                     }
2304:Core/Src/stm32f103xx_CMSIS.c ****                 }
2305:Core/Src/stm32f103xx_CMSIS.c **** 
2306:Core/Src/stm32f103xx_CMSIS.c ****                 *(data + i) = I2C->DR;  //  
 5037              		.loc 2 2306 34
 5038 015c FB68     		ldr	r3, [r7, #12]
 5039 015e 1969     		ldr	r1, [r3, #16]
 5040              		.loc 2 2306 24
 5041 0160 FB8A     		ldrh	r3, [r7, #22]
 5042 0162 7A68     		ldr	r2, [r7, #4]
 5043 0164 1344     		add	r3, r3, r2
 5044              		.loc 2 2306 29
 5045 0166 CAB2     		uxtb	r2, r1
 5046 0168 1A70     		strb	r2, [r3]
 5047 016a 22E0     		b	.L243
 5048              	.L240:
2307:Core/Src/stm32f103xx_CMSIS.c ****             } else {
2308:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_ACK);  //   ,  
 5049              		.loc 2 2308 17
 5050 016c FB68     		ldr	r3, [r7, #12]
 5051 016e 1B68     		ldr	r3, [r3]
 5052 0170 23F48062 		bic	r2, r3, #1024
 5053 0174 FB68     		ldr	r3, [r7, #12]
 5054 0176 1A60     		str	r2, [r3]
2309:Core/Src/stm32f103xx_CMSIS.c **** 
2310:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5055              		.loc 2 2310 17
 5056 0178 FB68     		ldr	r3, [r7, #12]
 5057 017a 1B68     		ldr	r3, [r3]
 5058 017c 43F40072 		orr	r2, r3, #512
 5059 0180 FB68     		ldr	r3, [r7, #12]
 5060 0182 1A60     		str	r2, [r3]
2311:Core/Src/stm32f103xx_CMSIS.c ****                 Timeout_counter_ms = Timeout_ms;
 5061              		.loc 2 2311 36
 5062 0184 184A     		ldr	r2, .L247
 5063 0186 3B6A     		ldr	r3, [r7, #32]
 5064 0188 1360     		str	r3, [r2]
2312:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 5065              		.loc 2 2312 23
 5066 018a 05E0     		b	.L244
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 157


 5067              	.L245:
2313:Core/Src/stm32f103xx_CMSIS.c ****                     // ,     
2314:Core/Src/stm32f103xx_CMSIS.c ****                     if (!Timeout_counter_ms) {
 5068              		.loc 2 2314 25
 5069 018c 164B     		ldr	r3, .L247
 5070 018e 1B68     		ldr	r3, [r3]
 5071              		.loc 2 2314 24
 5072 0190 002B     		cmp	r3, #0
 5073 0192 01D1     		bne	.L244
2315:Core/Src/stm32f103xx_CMSIS.c ****                         return false;
 5074              		.loc 2 2315 32
 5075 0194 0023     		movs	r3, #0
 5076 0196 22E0     		b	.L231
 5077              	.L244:
2312:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 5078              		.loc 2 2312 24
 5079 0198 FB68     		ldr	r3, [r7, #12]
 5080 019a 5B69     		ldr	r3, [r3, #20]
 5081 019c 03F04003 		and	r3, r3, #64
2312:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 5082              		.loc 2 2312 23
 5083 01a0 002B     		cmp	r3, #0
 5084 01a2 F3D0     		beq	.L245
2316:Core/Src/stm32f103xx_CMSIS.c ****                     }
2317:Core/Src/stm32f103xx_CMSIS.c ****                 }
2318:Core/Src/stm32f103xx_CMSIS.c ****                 *(data + i) = I2C->DR;  //  
 5085              		.loc 2 2318 34
 5086 01a4 FB68     		ldr	r3, [r7, #12]
 5087 01a6 1969     		ldr	r1, [r3, #16]
 5088              		.loc 2 2318 24
 5089 01a8 FB8A     		ldrh	r3, [r7, #22]
 5090 01aa 7A68     		ldr	r2, [r7, #4]
 5091 01ac 1344     		add	r3, r3, r2
 5092              		.loc 2 2318 29
 5093 01ae CAB2     		uxtb	r2, r1
 5094 01b0 1A70     		strb	r2, [r3]
 5095              	.L243:
2294:Core/Src/stm32f103xx_CMSIS.c ****             if (i < Size_data - 1) {
 5096              		.loc 2 2294 46 discriminator 2
 5097 01b2 FB8A     		ldrh	r3, [r7, #22]
 5098 01b4 0133     		adds	r3, r3, #1
 5099 01b6 FB82     		strh	r3, [r7, #22]	@ movhi
 5100              	.L239:
2294:Core/Src/stm32f103xx_CMSIS.c ****             if (i < Size_data - 1) {
 5101              		.loc 2 2294 9 discriminator 1
 5102 01b8 FA8A     		ldrh	r2, [r7, #22]
 5103 01ba 3B89     		ldrh	r3, [r7, #8]
 5104 01bc 9A42     		cmp	r2, r3
 5105 01be B2D3     		bcc	.L246
 5106              	.LBE3:
2319:Core/Src/stm32f103xx_CMSIS.c ****             }
2320:Core/Src/stm32f103xx_CMSIS.c ****         }
2321:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 5107              		.loc 2 2321 16
 5108 01c0 0123     		movs	r3, #1
 5109 01c2 0CE0     		b	.L231
 5110              	.L238:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 158


2322:Core/Src/stm32f103xx_CMSIS.c **** 
2323:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2324:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2325:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5111              		.loc 2 2325 9
 5112 01c4 FB68     		ldr	r3, [r7, #12]
 5113 01c6 1B68     		ldr	r3, [r3]
 5114 01c8 43F40072 		orr	r2, r3, #512
 5115 01cc FB68     		ldr	r3, [r7, #12]
 5116 01ce 1A60     		str	r2, [r3]
2326:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5117              		.loc 2 2326 9
 5118 01d0 FB68     		ldr	r3, [r7, #12]
 5119 01d2 5B69     		ldr	r3, [r3, #20]
 5120 01d4 23F48062 		bic	r2, r3, #1024
 5121 01d8 FB68     		ldr	r3, [r7, #12]
 5122 01da 5A61     		str	r2, [r3, #20]
2327:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 5123              		.loc 2 2327 16
 5124 01dc 0023     		movs	r3, #0
 5125              	.L231:
2328:Core/Src/stm32f103xx_CMSIS.c ****     }
2329:Core/Src/stm32f103xx_CMSIS.c **** }
 5126              		.loc 2 2329 1
 5127 01de 1846     		mov	r0, r3
 5128 01e0 1837     		adds	r7, r7, #24
 5129              		.cfi_def_cfa_offset 8
 5130 01e2 BD46     		mov	sp, r7
 5131              		.cfi_def_cfa_register 13
 5132              		@ sp needed
 5133 01e4 80BD     		pop	{r7, pc}
 5134              	.L248:
 5135 01e6 00BF     		.align	2
 5136              	.L247:
 5137 01e8 00000000 		.word	Timeout_counter_ms
 5138 01ec 000C0140 		.word	1073810432
 5139              		.cfi_endproc
 5140              	.LFE106:
 5142              		.section	.text.CMSIS_I2C_MemWrite,"ax",%progbits
 5143              		.align	1
 5144              		.global	CMSIS_I2C_MemWrite
 5145              		.syntax unified
 5146              		.thumb
 5147              		.thumb_func
 5149              	CMSIS_I2C_MemWrite:
 5150              	.LFB107:
2330:Core/Src/stm32f103xx_CMSIS.c **** 
2331:Core/Src/stm32f103xx_CMSIS.c **** /**
2332:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2333:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2334:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2335:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2336:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2337:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2338:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2339:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2340:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 159


2341:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2342:Core/Src/stm32f103xx_CMSIS.c ****  */
2343:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemWrite(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size
 5151              		.loc 2 2343 165
 5152              		.cfi_startproc
 5153              		@ args = 12, pretend = 0, frame = 16
 5154              		@ frame_needed = 1, uses_anonymous_args = 0
 5155 0000 80B5     		push	{r7, lr}
 5156              		.cfi_def_cfa_offset 8
 5157              		.cfi_offset 7, -8
 5158              		.cfi_offset 14, -4
 5159 0002 84B0     		sub	sp, sp, #16
 5160              		.cfi_def_cfa_offset 24
 5161 0004 00AF     		add	r7, sp, #0
 5162              		.cfi_def_cfa_register 7
 5163 0006 7860     		str	r0, [r7, #4]
 5164 0008 0846     		mov	r0, r1
 5165 000a 1146     		mov	r1, r2
 5166 000c 1A46     		mov	r2, r3
 5167 000e 0346     		mov	r3, r0
 5168 0010 FB70     		strb	r3, [r7, #3]
 5169 0012 0B46     		mov	r3, r1	@ movhi
 5170 0014 3B80     		strh	r3, [r7]	@ movhi
 5171 0016 1346     		mov	r3, r2
 5172 0018 BB70     		strb	r3, [r7, #2]
2344:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2345:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5173              		.loc 2 2345 24
 5174 001a 7D4A     		ldr	r2, .L270
 5175 001c 3B6A     		ldr	r3, [r7, #32]
 5176 001e 1360     		str	r3, [r2]
2346:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 5177              		.loc 2 2346 11
 5178 0020 36E0     		b	.L250
 5179              	.L255:
2347:Core/Src/stm32f103xx_CMSIS.c ****         //   
2348:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5180              		.loc 2 2348 13
 5181 0022 7B4B     		ldr	r3, .L270
 5182 0024 1B68     		ldr	r3, [r3]
 5183              		.loc 2 2348 12
 5184 0026 002B     		cmp	r3, #0
 5185 0028 32D1     		bne	.L250
2349:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 5186              		.loc 2 2349 18
 5187 002a 7A4B     		ldr	r3, .L270+4
 5188 002c 9B68     		ldr	r3, [r3, #8]
 5189 002e 03F04003 		and	r3, r3, #64
 5190              		.loc 2 2349 16
 5191 0032 002B     		cmp	r3, #0
 5192 0034 0ED0     		beq	.L251
 5193              		.loc 2 2349 59 discriminator 1
 5194 0036 774B     		ldr	r3, .L270+4
 5195 0038 9B68     		ldr	r3, [r3, #8]
 5196 003a 03F08003 		and	r3, r3, #128
 5197              		.loc 2 2349 55 discriminator 1
 5198 003e 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 160


 5199 0040 08D0     		beq	.L251
2350:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2351:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 5200              		.loc 2 2351 17
 5201 0042 7868     		ldr	r0, [r7, #4]
 5202 0044 FFF7FEFF 		bl	CMSIS_I2C_Reset
2352:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 5203              		.loc 2 2352 17
 5204 0048 7868     		ldr	r0, [r7, #4]
 5205 004a FFF7FEFF 		bl	CMSIS_I2C_Init
2353:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 5206              		.loc 2 2353 17
 5207 004e 6420     		movs	r0, #100
 5208 0050 FFF7FEFF 		bl	Delay_ms
 5209              	.L251:
2354:Core/Src/stm32f103xx_CMSIS.c ****             }
2355:Core/Src/stm32f103xx_CMSIS.c **** 
2356:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 5210              		.loc 2 2356 17
 5211 0054 7B68     		ldr	r3, [r7, #4]
 5212 0056 9B69     		ldr	r3, [r3, #24]
 5213 0058 03F00103 		and	r3, r3, #1
 5214              		.loc 2 2356 16
 5215 005c 002B     		cmp	r3, #0
 5216 005e 05D0     		beq	.L252
2357:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2358:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 5217              		.loc 2 2358 17
 5218 0060 7B68     		ldr	r3, [r7, #4]
 5219 0062 1B68     		ldr	r3, [r3]
 5220 0064 43F40072 		orr	r2, r3, #512
 5221 0068 7B68     		ldr	r3, [r7, #4]
 5222 006a 1A60     		str	r2, [r3]
 5223              	.L252:
2359:Core/Src/stm32f103xx_CMSIS.c ****             }
2360:Core/Src/stm32f103xx_CMSIS.c **** 
2361:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 5224              		.loc 2 2361 20
 5225 006c 7B68     		ldr	r3, [r7, #4]
 5226 006e 1B68     		ldr	r3, [r3]
 5227              		.loc 2 2361 16
 5228 0070 012B     		cmp	r3, #1
 5229 0072 0BD0     		beq	.L253
2362:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2363:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 5230              		.loc 2 2363 17
 5231 0074 7B68     		ldr	r3, [r7, #4]
 5232 0076 1B68     		ldr	r3, [r3]
 5233 0078 23F00102 		bic	r2, r3, #1
 5234 007c 7B68     		ldr	r3, [r7, #4]
 5235 007e 1A60     		str	r2, [r3]
2364:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 5236              		.loc 2 2364 17
 5237 0080 7B68     		ldr	r3, [r7, #4]
 5238 0082 1B68     		ldr	r3, [r3]
 5239 0084 43F00102 		orr	r2, r3, #1
 5240 0088 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 161


 5241 008a 1A60     		str	r2, [r3]
 5242              	.L253:
2365:Core/Src/stm32f103xx_CMSIS.c ****             }
2366:Core/Src/stm32f103xx_CMSIS.c **** 
2367:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5243              		.loc 2 2367 20
 5244 008c 0023     		movs	r3, #0
 5245 008e BAE0     		b	.L254
 5246              	.L250:
2346:Core/Src/stm32f103xx_CMSIS.c ****         //   
 5247              		.loc 2 2346 12
 5248 0090 7B68     		ldr	r3, [r7, #4]
 5249 0092 9B69     		ldr	r3, [r3, #24]
 5250 0094 03F00203 		and	r3, r3, #2
2346:Core/Src/stm32f103xx_CMSIS.c ****         //   
 5251              		.loc 2 2346 11
 5252 0098 002B     		cmp	r3, #0
 5253 009a C2D1     		bne	.L255
2368:Core/Src/stm32f103xx_CMSIS.c ****         }
2369:Core/Src/stm32f103xx_CMSIS.c ****     }
2370:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2371:Core/Src/stm32f103xx_CMSIS.c **** 
2372:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 5254              		.loc 2 2372 5
 5255 009c 7B68     		ldr	r3, [r7, #4]
 5256 009e 1B68     		ldr	r3, [r3]
 5257 00a0 23F40062 		bic	r2, r3, #2048
 5258 00a4 7B68     		ldr	r3, [r7, #4]
 5259 00a6 1A60     		str	r2, [r3]
2373:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 5260              		.loc 2 2373 5
 5261 00a8 7B68     		ldr	r3, [r7, #4]
 5262 00aa 1B68     		ldr	r3, [r3]
 5263 00ac 43F48072 		orr	r2, r3, #256
 5264 00b0 7B68     		ldr	r3, [r7, #4]
 5265 00b2 1A60     		str	r2, [r3]
2374:Core/Src/stm32f103xx_CMSIS.c **** 
2375:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5266              		.loc 2 2375 24
 5267 00b4 564A     		ldr	r2, .L270
 5268 00b6 3B6A     		ldr	r3, [r7, #32]
 5269 00b8 1360     		str	r3, [r2]
2376:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5270              		.loc 2 2376 11
 5271 00ba 05E0     		b	.L256
 5272              	.L257:
2377:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2378:Core/Src/stm32f103xx_CMSIS.c **** 
2379:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5273              		.loc 2 2379 13
 5274 00bc 544B     		ldr	r3, .L270
 5275 00be 1B68     		ldr	r3, [r3]
 5276              		.loc 2 2379 12
 5277 00c0 002B     		cmp	r3, #0
 5278 00c2 01D1     		bne	.L256
2380:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5279              		.loc 2 2380 20
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 162


 5280 00c4 0023     		movs	r3, #0
 5281 00c6 9EE0     		b	.L254
 5282              	.L256:
2376:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5283              		.loc 2 2376 12
 5284 00c8 7B68     		ldr	r3, [r7, #4]
 5285 00ca 5B69     		ldr	r3, [r3, #20]
 5286 00cc 03F00103 		and	r3, r3, #1
2376:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5287              		.loc 2 2376 11
 5288 00d0 002B     		cmp	r3, #0
 5289 00d2 F3D0     		beq	.L257
2381:Core/Src/stm32f103xx_CMSIS.c ****         }
2382:Core/Src/stm32f103xx_CMSIS.c ****     }
2383:Core/Src/stm32f103xx_CMSIS.c ****     // !
2384:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2385:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 5290              		.loc 2 2385 8
 5291 00d4 7B68     		ldr	r3, [r7, #4]
 5292 00d6 5B69     		ldr	r3, [r3, #20]
2386:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  + Write
 5293              		.loc 2 2386 30
 5294 00d8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5295 00da 5B00     		lsls	r3, r3, #1
 5296 00dc 1A46     		mov	r2, r3
 5297              		.loc 2 2386 13
 5298 00de 7B68     		ldr	r3, [r7, #4]
 5299 00e0 1A61     		str	r2, [r3, #16]
2387:Core/Src/stm32f103xx_CMSIS.c **** 
2388:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5300              		.loc 2 2388 24
 5301 00e2 4B4A     		ldr	r2, .L270
 5302 00e4 3B6A     		ldr	r3, [r7, #32]
 5303 00e6 1360     		str	r3, [r2]
2389:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5304              		.loc 2 2389 11
 5305 00e8 05E0     		b	.L258
 5306              	.L260:
2390:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2391:Core/Src/stm32f103xx_CMSIS.c **** 
2392:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5307              		.loc 2 2392 13
 5308 00ea 494B     		ldr	r3, .L270
 5309 00ec 1B68     		ldr	r3, [r3]
 5310              		.loc 2 2392 12
 5311 00ee 002B     		cmp	r3, #0
 5312 00f0 01D1     		bne	.L258
2393:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5313              		.loc 2 2393 20
 5314 00f2 0023     		movs	r3, #0
 5315 00f4 87E0     		b	.L254
 5316              	.L258:
2389:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5317              		.loc 2 2389 13
 5318 00f6 7B68     		ldr	r3, [r7, #4]
 5319 00f8 5B69     		ldr	r3, [r3, #20]
 5320 00fa 03F48063 		and	r3, r3, #1024
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 163


2389:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5321              		.loc 2 2389 11
 5322 00fe 002B     		cmp	r3, #0
 5323 0100 05D1     		bne	.L259
2389:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5324              		.loc 2 2389 54 discriminator 1
 5325 0102 7B68     		ldr	r3, [r7, #4]
 5326 0104 5B69     		ldr	r3, [r3, #20]
 5327 0106 03F00203 		and	r3, r3, #2
2389:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5328              		.loc 2 2389 50 discriminator 1
 5329 010a 002B     		cmp	r3, #0
 5330 010c EDD0     		beq	.L260
 5331              	.L259:
2394:Core/Src/stm32f103xx_CMSIS.c ****         }
2395:Core/Src/stm32f103xx_CMSIS.c ****     }
2396:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5332              		.loc 2 2396 9
 5333 010e 7B68     		ldr	r3, [r7, #4]
 5334 0110 5B69     		ldr	r3, [r3, #20]
 5335 0112 03F00203 		and	r3, r3, #2
 5336              		.loc 2 2396 8
 5337 0116 002B     		cmp	r3, #0
 5338 0118 68D0     		beq	.L261
2397:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   ADDR
2398:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2399:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 5339              		.loc 2 2399 12
 5340 011a 7B68     		ldr	r3, [r7, #4]
 5341 011c 5B69     		ldr	r3, [r3, #20]
2400:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 5342              		.loc 2 2400 12
 5343 011e 7B68     		ldr	r3, [r7, #4]
 5344 0120 9B69     		ldr	r3, [r3, #24]
 5345              	.LBB4:
2401:Core/Src/stm32f103xx_CMSIS.c **** 
2402:Core/Src/stm32f103xx_CMSIS.c ****         /*  */
2403:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_adress; i++) {
 5346              		.loc 2 2403 23
 5347 0122 0023     		movs	r3, #0
 5348 0124 FB81     		strh	r3, [r7, #14]	@ movhi
 5349              		.loc 2 2403 9
 5350 0126 28E0     		b	.L262
 5351              	.L265:
2404:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5352              		.loc 2 2404 63
 5353 0128 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5354 012a 5A1E     		subs	r2, r3, #1
 5355              		.loc 2 2404 67
 5356 012c FB89     		ldrh	r3, [r7, #14]
 5357 012e D31A     		subs	r3, r2, r3
 5358 0130 1A46     		mov	r2, r3
 5359              		.loc 2 2404 48
 5360 0132 3B46     		mov	r3, r7
 5361 0134 1344     		add	r3, r3, r2
 5362              		.loc 2 2404 23
 5363 0136 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 164


 5364 0138 1A46     		mov	r2, r3
 5365              		.loc 2 2404 21
 5366 013a 7B68     		ldr	r3, [r7, #4]
 5367 013c 1A61     		str	r2, [r3, #16]
2405:Core/Src/stm32f103xx_CMSIS.c ****             while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5368              		.loc 2 2405 19
 5369 013e 13E0     		b	.L263
 5370              	.L264:
2406:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2407:Core/Src/stm32f103xx_CMSIS.c **** 
2408:Core/Src/stm32f103xx_CMSIS.c ****                 if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5371              		.loc 2 2408 22
 5372 0140 7B68     		ldr	r3, [r7, #4]
 5373 0142 5B69     		ldr	r3, [r3, #20]
 5374 0144 03F48063 		and	r3, r3, #1024
 5375              		.loc 2 2408 20
 5376 0148 012B     		cmp	r3, #1
 5377 014a 0DD1     		bne	.L263
2409:Core/Src/stm32f103xx_CMSIS.c ****                     //    ,  1 
2410:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5378              		.loc 2 2410 21
 5379 014c 7B68     		ldr	r3, [r7, #4]
 5380 014e 1B68     		ldr	r3, [r3]
 5381 0150 43F40072 		orr	r2, r3, #512
 5382 0154 7B68     		ldr	r3, [r7, #4]
 5383 0156 1A60     		str	r2, [r3]
2411:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5384              		.loc 2 2411 21
 5385 0158 7B68     		ldr	r3, [r7, #4]
 5386 015a 5B69     		ldr	r3, [r3, #20]
 5387 015c 23F48062 		bic	r2, r3, #1024
 5388 0160 7B68     		ldr	r3, [r7, #4]
 5389 0162 5A61     		str	r2, [r3, #20]
2412:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 5390              		.loc 2 2412 28
 5391 0164 0023     		movs	r3, #0
 5392 0166 4EE0     		b	.L254
 5393              	.L263:
2405:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5394              		.loc 2 2405 20
 5395 0168 7B68     		ldr	r3, [r7, #4]
 5396 016a 5B69     		ldr	r3, [r3, #20]
 5397 016c 03F08003 		and	r3, r3, #128
2405:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5398              		.loc 2 2405 19
 5399 0170 002B     		cmp	r3, #0
 5400 0172 E5D0     		beq	.L264
2403:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5401              		.loc 2 2403 48 discriminator 2
 5402 0174 FB89     		ldrh	r3, [r7, #14]
 5403 0176 0133     		adds	r3, r3, #1
 5404 0178 FB81     		strh	r3, [r7, #14]	@ movhi
 5405              	.L262:
2403:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5406              		.loc 2 2403 32 discriminator 1
 5407 017a BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5408 017c 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 165


2403:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5409              		.loc 2 2403 9 discriminator 1
 5410 017e FA89     		ldrh	r2, [r7, #14]
 5411 0180 9A42     		cmp	r2, r3
 5412 0182 D1D3     		bcc	.L265
 5413              	.LBE4:
 5414              	.LBB5:
2413:Core/Src/stm32f103xx_CMSIS.c ****                 }
2414:Core/Src/stm32f103xx_CMSIS.c ****             }
2415:Core/Src/stm32f103xx_CMSIS.c ****         }
2416:Core/Src/stm32f103xx_CMSIS.c **** 
2417:Core/Src/stm32f103xx_CMSIS.c ****         /*     , 
2418:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 5415              		.loc 2 2418 23
 5416 0184 0023     		movs	r3, #0
 5417 0186 BB81     		strh	r3, [r7, #12]	@ movhi
 5418              		.loc 2 2418 9
 5419 0188 24E0     		b	.L266
 5420              	.L269:
2419:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *(data + i);  //  
 5421              		.loc 2 2419 30
 5422 018a BB89     		ldrh	r3, [r7, #12]
 5423 018c BA69     		ldr	r2, [r7, #24]
 5424 018e 1344     		add	r3, r3, r2
 5425              		.loc 2 2419 23
 5426 0190 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5427 0192 1A46     		mov	r2, r3
 5428              		.loc 2 2419 21
 5429 0194 7B68     		ldr	r3, [r7, #4]
 5430 0196 1A61     		str	r2, [r3, #16]
2420:Core/Src/stm32f103xx_CMSIS.c ****             while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5431              		.loc 2 2420 19
 5432 0198 13E0     		b	.L267
 5433              	.L268:
2421:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2422:Core/Src/stm32f103xx_CMSIS.c **** 
2423:Core/Src/stm32f103xx_CMSIS.c ****                 if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5434              		.loc 2 2423 22
 5435 019a 7B68     		ldr	r3, [r7, #4]
 5436 019c 5B69     		ldr	r3, [r3, #20]
 5437 019e 03F48063 		and	r3, r3, #1024
 5438              		.loc 2 2423 20
 5439 01a2 012B     		cmp	r3, #1
 5440 01a4 0DD1     		bne	.L267
2424:Core/Src/stm32f103xx_CMSIS.c ****                     //    ,  1 
2425:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5441              		.loc 2 2425 21
 5442 01a6 7B68     		ldr	r3, [r7, #4]
 5443 01a8 1B68     		ldr	r3, [r3]
 5444 01aa 43F40072 		orr	r2, r3, #512
 5445 01ae 7B68     		ldr	r3, [r7, #4]
 5446 01b0 1A60     		str	r2, [r3]
2426:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5447              		.loc 2 2426 21
 5448 01b2 7B68     		ldr	r3, [r7, #4]
 5449 01b4 5B69     		ldr	r3, [r3, #20]
 5450 01b6 23F48062 		bic	r2, r3, #1024
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 166


 5451 01ba 7B68     		ldr	r3, [r7, #4]
 5452 01bc 5A61     		str	r2, [r3, #20]
2427:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 5453              		.loc 2 2427 28
 5454 01be 0023     		movs	r3, #0
 5455 01c0 21E0     		b	.L254
 5456              	.L267:
2420:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5457              		.loc 2 2420 20
 5458 01c2 7B68     		ldr	r3, [r7, #4]
 5459 01c4 5B69     		ldr	r3, [r3, #20]
 5460 01c6 03F08003 		and	r3, r3, #128
2420:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5461              		.loc 2 2420 19
 5462 01ca 002B     		cmp	r3, #0
 5463 01cc E5D0     		beq	.L268
2418:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *(data + i);  //  
 5464              		.loc 2 2418 46 discriminator 2
 5465 01ce BB89     		ldrh	r3, [r7, #12]
 5466 01d0 0133     		adds	r3, r3, #1
 5467 01d2 BB81     		strh	r3, [r7, #12]	@ movhi
 5468              	.L266:
2418:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *(data + i);  //  
 5469              		.loc 2 2418 9 discriminator 1
 5470 01d4 BA89     		ldrh	r2, [r7, #12]
 5471 01d6 BB8B     		ldrh	r3, [r7, #28]
 5472 01d8 9A42     		cmp	r2, r3
 5473 01da D6D3     		bcc	.L269
 5474              	.LBE5:
2428:Core/Src/stm32f103xx_CMSIS.c ****                 }
2429:Core/Src/stm32f103xx_CMSIS.c ****             }
2430:Core/Src/stm32f103xx_CMSIS.c ****         }
2431:Core/Src/stm32f103xx_CMSIS.c **** 
2432:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5475              		.loc 2 2432 9
 5476 01dc 7B68     		ldr	r3, [r7, #4]
 5477 01de 1B68     		ldr	r3, [r3]
 5478 01e0 43F40072 		orr	r2, r3, #512
 5479 01e4 7B68     		ldr	r3, [r7, #4]
 5480 01e6 1A60     		str	r2, [r3]
2433:Core/Src/stm32f103xx_CMSIS.c **** 
2434:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 5481              		.loc 2 2434 16
 5482 01e8 0123     		movs	r3, #1
 5483 01ea 0CE0     		b	.L254
 5484              	.L261:
2435:Core/Src/stm32f103xx_CMSIS.c **** 
2436:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2437:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2438:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5485              		.loc 2 2438 9
 5486 01ec 7B68     		ldr	r3, [r7, #4]
 5487 01ee 1B68     		ldr	r3, [r3]
 5488 01f0 43F40072 		orr	r2, r3, #512
 5489 01f4 7B68     		ldr	r3, [r7, #4]
 5490 01f6 1A60     		str	r2, [r3]
2439:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 167


 5491              		.loc 2 2439 9
 5492 01f8 7B68     		ldr	r3, [r7, #4]
 5493 01fa 5B69     		ldr	r3, [r3, #20]
 5494 01fc 23F48062 		bic	r2, r3, #1024
 5495 0200 7B68     		ldr	r3, [r7, #4]
 5496 0202 5A61     		str	r2, [r3, #20]
2440:Core/Src/stm32f103xx_CMSIS.c **** 
2441:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 5497              		.loc 2 2441 16
 5498 0204 0023     		movs	r3, #0
 5499              	.L254:
2442:Core/Src/stm32f103xx_CMSIS.c ****     }
2443:Core/Src/stm32f103xx_CMSIS.c **** }
 5500              		.loc 2 2443 1
 5501 0206 1846     		mov	r0, r3
 5502 0208 1037     		adds	r7, r7, #16
 5503              		.cfi_def_cfa_offset 8
 5504 020a BD46     		mov	sp, r7
 5505              		.cfi_def_cfa_register 13
 5506              		@ sp needed
 5507 020c 80BD     		pop	{r7, pc}
 5508              	.L271:
 5509 020e 00BF     		.align	2
 5510              	.L270:
 5511 0210 00000000 		.word	Timeout_counter_ms
 5512 0214 000C0140 		.word	1073810432
 5513              		.cfi_endproc
 5514              	.LFE107:
 5516              		.section	.text.CMSIS_I2C_MemRead,"ax",%progbits
 5517              		.align	1
 5518              		.global	CMSIS_I2C_MemRead
 5519              		.syntax unified
 5520              		.thumb
 5521              		.thumb_func
 5523              	CMSIS_I2C_MemRead:
 5524              	.LFB108:
2444:Core/Src/stm32f103xx_CMSIS.c **** 
2445:Core/Src/stm32f103xx_CMSIS.c **** /**
2446:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2447:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2448:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2449:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2450:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2451:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2452:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2453:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2454:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False -
2455:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2456:Core/Src/stm32f103xx_CMSIS.c ****  */
2457:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemRead(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size_
 5525              		.loc 2 2457 164
 5526              		.cfi_startproc
 5527              		@ args = 12, pretend = 0, frame = 16
 5528              		@ frame_needed = 1, uses_anonymous_args = 0
 5529 0000 80B5     		push	{r7, lr}
 5530              		.cfi_def_cfa_offset 8
 5531              		.cfi_offset 7, -8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 168


 5532              		.cfi_offset 14, -4
 5533 0002 84B0     		sub	sp, sp, #16
 5534              		.cfi_def_cfa_offset 24
 5535 0004 00AF     		add	r7, sp, #0
 5536              		.cfi_def_cfa_register 7
 5537 0006 7860     		str	r0, [r7, #4]
 5538 0008 0846     		mov	r0, r1
 5539 000a 1146     		mov	r1, r2
 5540 000c 1A46     		mov	r2, r3
 5541 000e 0346     		mov	r3, r0
 5542 0010 FB70     		strb	r3, [r7, #3]
 5543 0012 0B46     		mov	r3, r1	@ movhi
 5544 0014 3B80     		strh	r3, [r7]	@ movhi
 5545 0016 1346     		mov	r3, r2
 5546 0018 BB70     		strb	r3, [r7, #2]
2458:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2459:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5547              		.loc 2 2459 24
 5548 001a 894A     		ldr	r2, .L301
 5549 001c 3B6A     		ldr	r3, [r7, #32]
 5550 001e 1360     		str	r3, [r2]
2460:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 5551              		.loc 2 2460 11
 5552 0020 36E0     		b	.L273
 5553              	.L278:
2461:Core/Src/stm32f103xx_CMSIS.c ****         //   
2462:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5554              		.loc 2 2462 13
 5555 0022 874B     		ldr	r3, .L301
 5556 0024 1B68     		ldr	r3, [r3]
 5557              		.loc 2 2462 12
 5558 0026 002B     		cmp	r3, #0
 5559 0028 32D1     		bne	.L273
2463:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 5560              		.loc 2 2463 18
 5561 002a 864B     		ldr	r3, .L301+4
 5562 002c 9B68     		ldr	r3, [r3, #8]
 5563 002e 03F04003 		and	r3, r3, #64
 5564              		.loc 2 2463 16
 5565 0032 002B     		cmp	r3, #0
 5566 0034 0ED0     		beq	.L274
 5567              		.loc 2 2463 59 discriminator 1
 5568 0036 834B     		ldr	r3, .L301+4
 5569 0038 9B68     		ldr	r3, [r3, #8]
 5570 003a 03F08003 		and	r3, r3, #128
 5571              		.loc 2 2463 55 discriminator 1
 5572 003e 002B     		cmp	r3, #0
 5573 0040 08D0     		beq	.L274
2464:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2465:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 5574              		.loc 2 2465 17
 5575 0042 7868     		ldr	r0, [r7, #4]
 5576 0044 FFF7FEFF 		bl	CMSIS_I2C_Reset
2466:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 5577              		.loc 2 2466 17
 5578 0048 7868     		ldr	r0, [r7, #4]
 5579 004a FFF7FEFF 		bl	CMSIS_I2C_Init
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 169


2467:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 5580              		.loc 2 2467 17
 5581 004e 6420     		movs	r0, #100
 5582 0050 FFF7FEFF 		bl	Delay_ms
 5583              	.L274:
2468:Core/Src/stm32f103xx_CMSIS.c ****             }
2469:Core/Src/stm32f103xx_CMSIS.c **** 
2470:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 5584              		.loc 2 2470 17
 5585 0054 7B68     		ldr	r3, [r7, #4]
 5586 0056 9B69     		ldr	r3, [r3, #24]
 5587 0058 03F00103 		and	r3, r3, #1
 5588              		.loc 2 2470 16
 5589 005c 002B     		cmp	r3, #0
 5590 005e 05D0     		beq	.L275
2471:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2472:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 5591              		.loc 2 2472 17
 5592 0060 7B68     		ldr	r3, [r7, #4]
 5593 0062 1B68     		ldr	r3, [r3]
 5594 0064 43F40072 		orr	r2, r3, #512
 5595 0068 7B68     		ldr	r3, [r7, #4]
 5596 006a 1A60     		str	r2, [r3]
 5597              	.L275:
2473:Core/Src/stm32f103xx_CMSIS.c ****             }
2474:Core/Src/stm32f103xx_CMSIS.c **** 
2475:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 5598              		.loc 2 2475 20
 5599 006c 7B68     		ldr	r3, [r7, #4]
 5600 006e 1B68     		ldr	r3, [r3]
 5601              		.loc 2 2475 16
 5602 0070 012B     		cmp	r3, #1
 5603 0072 0BD0     		beq	.L276
2476:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2477:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 5604              		.loc 2 2477 17
 5605 0074 7B68     		ldr	r3, [r7, #4]
 5606 0076 1B68     		ldr	r3, [r3]
 5607 0078 23F00102 		bic	r2, r3, #1
 5608 007c 7B68     		ldr	r3, [r7, #4]
 5609 007e 1A60     		str	r2, [r3]
2478:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 5610              		.loc 2 2478 17
 5611 0080 7B68     		ldr	r3, [r7, #4]
 5612 0082 1B68     		ldr	r3, [r3]
 5613 0084 43F00102 		orr	r2, r3, #1
 5614 0088 7B68     		ldr	r3, [r7, #4]
 5615 008a 1A60     		str	r2, [r3]
 5616              	.L276:
2479:Core/Src/stm32f103xx_CMSIS.c ****             }
2480:Core/Src/stm32f103xx_CMSIS.c **** 
2481:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5617              		.loc 2 2481 20
 5618 008c 0023     		movs	r3, #0
 5619 008e 19E1     		b	.L277
 5620              	.L273:
2460:Core/Src/stm32f103xx_CMSIS.c ****         //   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 170


 5621              		.loc 2 2460 12
 5622 0090 7B68     		ldr	r3, [r7, #4]
 5623 0092 9B69     		ldr	r3, [r3, #24]
 5624 0094 03F00203 		and	r3, r3, #2
2460:Core/Src/stm32f103xx_CMSIS.c ****         //   
 5625              		.loc 2 2460 11
 5626 0098 002B     		cmp	r3, #0
 5627 009a C2D1     		bne	.L278
2482:Core/Src/stm32f103xx_CMSIS.c ****         }
2483:Core/Src/stm32f103xx_CMSIS.c ****     }
2484:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2485:Core/Src/stm32f103xx_CMSIS.c **** 
2486:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 5628              		.loc 2 2486 5
 5629 009c 7B68     		ldr	r3, [r7, #4]
 5630 009e 1B68     		ldr	r3, [r3]
 5631 00a0 23F40062 		bic	r2, r3, #2048
 5632 00a4 7B68     		ldr	r3, [r7, #4]
 5633 00a6 1A60     		str	r2, [r3]
2487:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 5634              		.loc 2 2487 5
 5635 00a8 7B68     		ldr	r3, [r7, #4]
 5636 00aa 1B68     		ldr	r3, [r3]
 5637 00ac 43F48072 		orr	r2, r3, #256
 5638 00b0 7B68     		ldr	r3, [r7, #4]
 5639 00b2 1A60     		str	r2, [r3]
2488:Core/Src/stm32f103xx_CMSIS.c **** 
2489:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5640              		.loc 2 2489 24
 5641 00b4 624A     		ldr	r2, .L301
 5642 00b6 3B6A     		ldr	r3, [r7, #32]
 5643 00b8 1360     		str	r3, [r2]
2490:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5644              		.loc 2 2490 11
 5645 00ba 05E0     		b	.L279
 5646              	.L280:
2491:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2492:Core/Src/stm32f103xx_CMSIS.c **** 
2493:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5647              		.loc 2 2493 13
 5648 00bc 604B     		ldr	r3, .L301
 5649 00be 1B68     		ldr	r3, [r3]
 5650              		.loc 2 2493 12
 5651 00c0 002B     		cmp	r3, #0
 5652 00c2 01D1     		bne	.L279
2494:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5653              		.loc 2 2494 20
 5654 00c4 0023     		movs	r3, #0
 5655 00c6 FDE0     		b	.L277
 5656              	.L279:
2490:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5657              		.loc 2 2490 12
 5658 00c8 7B68     		ldr	r3, [r7, #4]
 5659 00ca 5B69     		ldr	r3, [r3, #20]
 5660 00cc 03F00103 		and	r3, r3, #1
2490:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5661              		.loc 2 2490 11
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 171


 5662 00d0 002B     		cmp	r3, #0
 5663 00d2 F3D0     		beq	.L280
2495:Core/Src/stm32f103xx_CMSIS.c ****         }
2496:Core/Src/stm32f103xx_CMSIS.c ****     }
2497:Core/Src/stm32f103xx_CMSIS.c ****     // !
2498:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2499:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 5664              		.loc 2 2499 8
 5665 00d4 7B68     		ldr	r3, [r7, #4]
 5666 00d6 5B69     		ldr	r3, [r3, #20]
2500:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  +  Write
 5667              		.loc 2 2500 30
 5668 00d8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5669 00da 5B00     		lsls	r3, r3, #1
 5670 00dc 1A46     		mov	r2, r3
 5671              		.loc 2 2500 13
 5672 00de 7B68     		ldr	r3, [r7, #4]
 5673 00e0 1A61     		str	r2, [r3, #16]
2501:Core/Src/stm32f103xx_CMSIS.c **** 
2502:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5674              		.loc 2 2502 24
 5675 00e2 574A     		ldr	r2, .L301
 5676 00e4 3B6A     		ldr	r3, [r7, #32]
 5677 00e6 1360     		str	r3, [r2]
2503:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5678              		.loc 2 2503 11
 5679 00e8 05E0     		b	.L281
 5680              	.L283:
2504:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2505:Core/Src/stm32f103xx_CMSIS.c **** 
2506:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5681              		.loc 2 2506 13
 5682 00ea 554B     		ldr	r3, .L301
 5683 00ec 1B68     		ldr	r3, [r3]
 5684              		.loc 2 2506 12
 5685 00ee 002B     		cmp	r3, #0
 5686 00f0 01D1     		bne	.L281
2507:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5687              		.loc 2 2507 20
 5688 00f2 0023     		movs	r3, #0
 5689 00f4 E6E0     		b	.L277
 5690              	.L281:
2503:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5691              		.loc 2 2503 13
 5692 00f6 7B68     		ldr	r3, [r7, #4]
 5693 00f8 5B69     		ldr	r3, [r3, #20]
 5694 00fa 03F48063 		and	r3, r3, #1024
2503:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5695              		.loc 2 2503 11
 5696 00fe 002B     		cmp	r3, #0
 5697 0100 05D1     		bne	.L282
2503:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5698              		.loc 2 2503 54 discriminator 1
 5699 0102 7B68     		ldr	r3, [r7, #4]
 5700 0104 5B69     		ldr	r3, [r3, #20]
 5701 0106 03F00203 		and	r3, r3, #2
2503:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 172


 5702              		.loc 2 2503 50 discriminator 1
 5703 010a 002B     		cmp	r3, #0
 5704 010c EDD0     		beq	.L283
 5705              	.L282:
2508:Core/Src/stm32f103xx_CMSIS.c ****         }
2509:Core/Src/stm32f103xx_CMSIS.c ****     }
2510:Core/Src/stm32f103xx_CMSIS.c **** 
2511:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5706              		.loc 2 2511 9
 5707 010e 7B68     		ldr	r3, [r7, #4]
 5708 0110 5B69     		ldr	r3, [r3, #20]
 5709 0112 03F00203 		and	r3, r3, #2
 5710              		.loc 2 2511 8
 5711 0116 002B     		cmp	r3, #0
 5712 0118 00F0C780 		beq	.L284
2512:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   ADDR
2513:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2514:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 5713              		.loc 2 2514 12
 5714 011c 7B68     		ldr	r3, [r7, #4]
 5715 011e 5B69     		ldr	r3, [r3, #20]
2515:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 5716              		.loc 2 2515 12
 5717 0120 7B68     		ldr	r3, [r7, #4]
 5718 0122 9B69     		ldr	r3, [r3, #24]
 5719              	.LBB6:
2516:Core/Src/stm32f103xx_CMSIS.c **** 
2517:Core/Src/stm32f103xx_CMSIS.c ****         /*  */
2518:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_adress; i++) {
 5720              		.loc 2 2518 23
 5721 0124 0023     		movs	r3, #0
 5722 0126 FB81     		strh	r3, [r7, #14]	@ movhi
 5723              		.loc 2 2518 9
 5724 0128 28E0     		b	.L285
 5725              	.L288:
2519:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5726              		.loc 2 2519 63
 5727 012a BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5728 012c 5A1E     		subs	r2, r3, #1
 5729              		.loc 2 2519 67
 5730 012e FB89     		ldrh	r3, [r7, #14]
 5731 0130 D31A     		subs	r3, r2, r3
 5732 0132 1A46     		mov	r2, r3
 5733              		.loc 2 2519 48
 5734 0134 3B46     		mov	r3, r7
 5735 0136 1344     		add	r3, r3, r2
 5736              		.loc 2 2519 23
 5737 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5738 013a 1A46     		mov	r2, r3
 5739              		.loc 2 2519 21
 5740 013c 7B68     		ldr	r3, [r7, #4]
 5741 013e 1A61     		str	r2, [r3, #16]
2520:Core/Src/stm32f103xx_CMSIS.c ****             while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5742              		.loc 2 2520 19
 5743 0140 13E0     		b	.L286
 5744              	.L287:
2521:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 173


2522:Core/Src/stm32f103xx_CMSIS.c **** 
2523:Core/Src/stm32f103xx_CMSIS.c ****                 if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5745              		.loc 2 2523 22
 5746 0142 7B68     		ldr	r3, [r7, #4]
 5747 0144 5B69     		ldr	r3, [r3, #20]
 5748 0146 03F48063 		and	r3, r3, #1024
 5749              		.loc 2 2523 20
 5750 014a 012B     		cmp	r3, #1
 5751 014c 0DD1     		bne	.L286
2524:Core/Src/stm32f103xx_CMSIS.c ****                     //    ,  1 
2525:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5752              		.loc 2 2525 21
 5753 014e 7B68     		ldr	r3, [r7, #4]
 5754 0150 1B68     		ldr	r3, [r3]
 5755 0152 43F40072 		orr	r2, r3, #512
 5756 0156 7B68     		ldr	r3, [r7, #4]
 5757 0158 1A60     		str	r2, [r3]
2526:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5758              		.loc 2 2526 21
 5759 015a 7B68     		ldr	r3, [r7, #4]
 5760 015c 5B69     		ldr	r3, [r3, #20]
 5761 015e 23F48062 		bic	r2, r3, #1024
 5762 0162 7B68     		ldr	r3, [r7, #4]
 5763 0164 5A61     		str	r2, [r3, #20]
2527:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 5764              		.loc 2 2527 28
 5765 0166 0023     		movs	r3, #0
 5766 0168 ACE0     		b	.L277
 5767              	.L286:
2520:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5768              		.loc 2 2520 20
 5769 016a 7B68     		ldr	r3, [r7, #4]
 5770 016c 5B69     		ldr	r3, [r3, #20]
 5771 016e 03F08003 		and	r3, r3, #128
2520:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5772              		.loc 2 2520 19
 5773 0172 002B     		cmp	r3, #0
 5774 0174 E5D0     		beq	.L287
2518:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5775              		.loc 2 2518 48 discriminator 2
 5776 0176 FB89     		ldrh	r3, [r7, #14]
 5777 0178 0133     		adds	r3, r3, #1
 5778 017a FB81     		strh	r3, [r7, #14]	@ movhi
 5779              	.L285:
2518:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5780              		.loc 2 2518 32 discriminator 1
 5781 017c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5782 017e 9BB2     		uxth	r3, r3
2518:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5783              		.loc 2 2518 9 discriminator 1
 5784 0180 FA89     		ldrh	r2, [r7, #14]
 5785 0182 9A42     		cmp	r2, r3
 5786 0184 D1D3     		bcc	.L288
 5787              	.LBE6:
2528:Core/Src/stm32f103xx_CMSIS.c ****                 }
2529:Core/Src/stm32f103xx_CMSIS.c ****             }
2530:Core/Src/stm32f103xx_CMSIS.c ****         }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 174


2531:Core/Src/stm32f103xx_CMSIS.c **** 
2532:Core/Src/stm32f103xx_CMSIS.c ****         //  
2533:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 5788              		.loc 2 2533 9
 5789 0186 7B68     		ldr	r3, [r7, #4]
 5790 0188 1B68     		ldr	r3, [r3]
 5791 018a 43F48072 		orr	r2, r3, #256
 5792 018e 7B68     		ldr	r3, [r7, #4]
 5793 0190 1A60     		str	r2, [r3]
2534:Core/Src/stm32f103xx_CMSIS.c **** 
2535:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 5794              		.loc 2 2535 28
 5795 0192 2B4A     		ldr	r2, .L301
 5796 0194 3B6A     		ldr	r3, [r7, #32]
 5797 0196 1360     		str	r3, [r2]
2536:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5798              		.loc 2 2536 15
 5799 0198 05E0     		b	.L289
 5800              	.L290:
2537:Core/Src/stm32f103xx_CMSIS.c ****             //   ,    Start condition
2538:Core/Src/stm32f103xx_CMSIS.c **** 
2539:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 5801              		.loc 2 2539 17
 5802 019a 294B     		ldr	r3, .L301
 5803 019c 1B68     		ldr	r3, [r3]
 5804              		.loc 2 2539 16
 5805 019e 002B     		cmp	r3, #0
 5806 01a0 01D1     		bne	.L289
2540:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 5807              		.loc 2 2540 24
 5808 01a2 0023     		movs	r3, #0
 5809 01a4 8EE0     		b	.L277
 5810              	.L289:
2536:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5811              		.loc 2 2536 16
 5812 01a6 7B68     		ldr	r3, [r7, #4]
 5813 01a8 5B69     		ldr	r3, [r3, #20]
 5814 01aa 03F00103 		and	r3, r3, #1
2536:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5815              		.loc 2 2536 15
 5816 01ae 002B     		cmp	r3, #0
 5817 01b0 F3D0     		beq	.L290
2541:Core/Src/stm32f103xx_CMSIS.c ****             }
2542:Core/Src/stm32f103xx_CMSIS.c ****         }
2543:Core/Src/stm32f103xx_CMSIS.c ****         // !
2544:Core/Src/stm32f103xx_CMSIS.c ****         /*  I2C_SR1_SB     
2545:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 5818              		.loc 2 2545 12
 5819 01b2 7B68     		ldr	r3, [r7, #4]
 5820 01b4 5B69     		ldr	r3, [r3, #20]
2546:Core/Src/stm32f103xx_CMSIS.c ****         I2C->DR = (Adress_Device << 1 | 1);  //  +  Read
 5821              		.loc 2 2546 34
 5822 01b6 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5823 01b8 5B00     		lsls	r3, r3, #1
 5824              		.loc 2 2546 39
 5825 01ba 43F00103 		orr	r3, r3, #1
 5826 01be 1A46     		mov	r2, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 175


 5827              		.loc 2 2546 17
 5828 01c0 7B68     		ldr	r3, [r7, #4]
 5829 01c2 1A61     		str	r2, [r3, #16]
2547:Core/Src/stm32f103xx_CMSIS.c **** 
2548:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 5830              		.loc 2 2548 28
 5831 01c4 1E4A     		ldr	r2, .L301
 5832 01c6 3B6A     		ldr	r3, [r7, #32]
 5833 01c8 1360     		str	r3, [r2]
2549:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5834              		.loc 2 2549 15
 5835 01ca 05E0     		b	.L291
 5836              	.L293:
2550:Core/Src/stm32f103xx_CMSIS.c ****             // ,   
2551:Core/Src/stm32f103xx_CMSIS.c **** 
2552:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 5837              		.loc 2 2552 17
 5838 01cc 1C4B     		ldr	r3, .L301
 5839 01ce 1B68     		ldr	r3, [r3]
 5840              		.loc 2 2552 16
 5841 01d0 002B     		cmp	r3, #0
 5842 01d2 01D1     		bne	.L291
2553:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 5843              		.loc 2 2553 24
 5844 01d4 0023     		movs	r3, #0
 5845 01d6 75E0     		b	.L277
 5846              	.L291:
2549:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5847              		.loc 2 2549 17
 5848 01d8 7B68     		ldr	r3, [r7, #4]
 5849 01da 5B69     		ldr	r3, [r3, #20]
 5850 01dc 03F48063 		and	r3, r3, #1024
2549:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5851              		.loc 2 2549 15
 5852 01e0 002B     		cmp	r3, #0
 5853 01e2 05D1     		bne	.L292
2549:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5854              		.loc 2 2549 58 discriminator 1
 5855 01e4 7B68     		ldr	r3, [r7, #4]
 5856 01e6 5B69     		ldr	r3, [r3, #20]
 5857 01e8 03F00203 		and	r3, r3, #2
2549:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5858              		.loc 2 2549 54 discriminator 1
 5859 01ec 002B     		cmp	r3, #0
 5860 01ee EDD0     		beq	.L293
 5861              	.L292:
2554:Core/Src/stm32f103xx_CMSIS.c ****             }
2555:Core/Src/stm32f103xx_CMSIS.c ****         }
2556:Core/Src/stm32f103xx_CMSIS.c **** 
2557:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5862              		.loc 2 2557 13
 5863 01f0 7B68     		ldr	r3, [r7, #4]
 5864 01f2 5B69     		ldr	r3, [r3, #20]
 5865 01f4 03F00203 		and	r3, r3, #2
 5866              		.loc 2 2557 12
 5867 01f8 002B     		cmp	r3, #0
 5868 01fa 48D0     		beq	.L294
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 176


2558:Core/Src/stm32f103xx_CMSIS.c ****             //   ,   ADDR
2559:Core/Src/stm32f103xx_CMSIS.c ****             /*  ADDR   SR1,   S
2560:Core/Src/stm32f103xx_CMSIS.c ****             I2C->SR1;
 5869              		.loc 2 2560 16
 5870 01fc 7B68     		ldr	r3, [r7, #4]
 5871 01fe 5B69     		ldr	r3, [r3, #20]
2561:Core/Src/stm32f103xx_CMSIS.c ****             I2C->SR2;
 5872              		.loc 2 2561 16
 5873 0200 7B68     		ldr	r3, [r7, #4]
 5874 0202 9B69     		ldr	r3, [r3, #24]
 5875              	.LBB7:
2562:Core/Src/stm32f103xx_CMSIS.c **** 
2563:Core/Src/stm32f103xx_CMSIS.c ****             /* ,    */
2564:Core/Src/stm32f103xx_CMSIS.c ****             for (uint16_t i = 0; i < Size_data; i++) {
 5876              		.loc 2 2564 27
 5877 0204 0023     		movs	r3, #0
 5878 0206 BB81     		strh	r3, [r7, #12]	@ movhi
 5879              		.loc 2 2564 13
 5880 0208 3BE0     		b	.L295
 5881              	.L300:
2565:Core/Src/stm32f103xx_CMSIS.c ****                 if (i < Size_data - 1) {
 5882              		.loc 2 2565 23
 5883 020a BA89     		ldrh	r2, [r7, #12]
 5884              		.loc 2 2565 35
 5885 020c BB8B     		ldrh	r3, [r7, #28]
 5886 020e 013B     		subs	r3, r3, #1
 5887              		.loc 2 2565 20
 5888 0210 9A42     		cmp	r2, r3
 5889 0212 19DA     		bge	.L296
2566:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_ACK);  //     
 5890              		.loc 2 2566 21
 5891 0214 7B68     		ldr	r3, [r7, #4]
 5892 0216 1B68     		ldr	r3, [r3]
 5893 0218 43F48062 		orr	r2, r3, #1024
 5894 021c 7B68     		ldr	r3, [r7, #4]
 5895 021e 1A60     		str	r2, [r3]
2567:Core/Src/stm32f103xx_CMSIS.c ****                     while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0);
 5896              		.loc 2 2567 27
 5897 0220 00BF     		nop
 5898              	.L297:
 5899              		.loc 2 2567 28 discriminator 1
 5900 0222 7B68     		ldr	r3, [r7, #4]
 5901 0224 5B69     		ldr	r3, [r3, #20]
 5902 0226 03F04003 		and	r3, r3, #64
 5903              		.loc 2 2567 27 discriminator 1
 5904 022a 002B     		cmp	r3, #0
 5905 022c F9D0     		beq	.L297
2568:Core/Src/stm32f103xx_CMSIS.c ****                     *(data + i) = I2C->DR;  //  
 5906              		.loc 2 2568 38
 5907 022e 7B68     		ldr	r3, [r7, #4]
 5908 0230 1969     		ldr	r1, [r3, #16]
 5909              		.loc 2 2568 28
 5910 0232 BB89     		ldrh	r3, [r7, #12]
 5911 0234 BA69     		ldr	r2, [r7, #24]
 5912 0236 1344     		add	r3, r3, r2
 5913              		.loc 2 2568 33
 5914 0238 CAB2     		uxtb	r2, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 177


 5915 023a 1A70     		strb	r2, [r3]
 5916 023c 1EE0     		b	.L298
 5917              	.L302:
 5918 023e 00BF     		.align	2
 5919              	.L301:
 5920 0240 00000000 		.word	Timeout_counter_ms
 5921 0244 000C0140 		.word	1073810432
 5922              	.L296:
2569:Core/Src/stm32f103xx_CMSIS.c ****                 } else {
2570:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->CR1, I2C_CR1_ACK);  //   ,  
 5923              		.loc 2 2570 21
 5924 0248 7B68     		ldr	r3, [r7, #4]
 5925 024a 1B68     		ldr	r3, [r3]
 5926 024c 23F48062 		bic	r2, r3, #1024
 5927 0250 7B68     		ldr	r3, [r7, #4]
 5928 0252 1A60     		str	r2, [r3]
2571:Core/Src/stm32f103xx_CMSIS.c **** 
2572:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);                // 
 5929              		.loc 2 2572 21
 5930 0254 7B68     		ldr	r3, [r7, #4]
 5931 0256 1B68     		ldr	r3, [r3]
 5932 0258 43F40072 		orr	r2, r3, #512
 5933 025c 7B68     		ldr	r3, [r7, #4]
 5934 025e 1A60     		str	r2, [r3]
2573:Core/Src/stm32f103xx_CMSIS.c ****                     while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0);  // ,  
 5935              		.loc 2 2573 27
 5936 0260 00BF     		nop
 5937              	.L299:
 5938              		.loc 2 2573 28 discriminator 1
 5939 0262 7B68     		ldr	r3, [r7, #4]
 5940 0264 5B69     		ldr	r3, [r3, #20]
 5941 0266 03F04003 		and	r3, r3, #64
 5942              		.loc 2 2573 27 discriminator 1
 5943 026a 002B     		cmp	r3, #0
 5944 026c F9D0     		beq	.L299
2574:Core/Src/stm32f103xx_CMSIS.c ****                     *(data + i) = I2C->DR;                          //  
 5945              		.loc 2 2574 38
 5946 026e 7B68     		ldr	r3, [r7, #4]
 5947 0270 1969     		ldr	r1, [r3, #16]
 5948              		.loc 2 2574 28
 5949 0272 BB89     		ldrh	r3, [r7, #12]
 5950 0274 BA69     		ldr	r2, [r7, #24]
 5951 0276 1344     		add	r3, r3, r2
 5952              		.loc 2 2574 33
 5953 0278 CAB2     		uxtb	r2, r1
 5954 027a 1A70     		strb	r2, [r3]
 5955              	.L298:
2564:Core/Src/stm32f103xx_CMSIS.c ****                 if (i < Size_data - 1) {
 5956              		.loc 2 2564 50 discriminator 2
 5957 027c BB89     		ldrh	r3, [r7, #12]
 5958 027e 0133     		adds	r3, r3, #1
 5959 0280 BB81     		strh	r3, [r7, #12]	@ movhi
 5960              	.L295:
2564:Core/Src/stm32f103xx_CMSIS.c ****                 if (i < Size_data - 1) {
 5961              		.loc 2 2564 13 discriminator 1
 5962 0282 BA89     		ldrh	r2, [r7, #12]
 5963 0284 BB8B     		ldrh	r3, [r7, #28]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 178


 5964 0286 9A42     		cmp	r2, r3
 5965 0288 BFD3     		bcc	.L300
 5966              	.LBE7:
2575:Core/Src/stm32f103xx_CMSIS.c ****                 }
2576:Core/Src/stm32f103xx_CMSIS.c ****             }
2577:Core/Src/stm32f103xx_CMSIS.c ****             return true;
 5967              		.loc 2 2577 20
 5968 028a 0123     		movs	r3, #1
 5969 028c 1AE0     		b	.L277
 5970              	.L294:
2578:Core/Src/stm32f103xx_CMSIS.c **** 
2579:Core/Src/stm32f103xx_CMSIS.c ****         } else {
2580:Core/Src/stm32f103xx_CMSIS.c ****             //    ,  1  I2C_S
2581:Core/Src/stm32f103xx_CMSIS.c ****             SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5971              		.loc 2 2581 13
 5972 028e 7B68     		ldr	r3, [r7, #4]
 5973 0290 1B68     		ldr	r3, [r3]
 5974 0292 43F40072 		orr	r2, r3, #512
 5975 0296 7B68     		ldr	r3, [r7, #4]
 5976 0298 1A60     		str	r2, [r3]
2582:Core/Src/stm32f103xx_CMSIS.c ****             CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5977              		.loc 2 2582 13
 5978 029a 7B68     		ldr	r3, [r7, #4]
 5979 029c 5B69     		ldr	r3, [r3, #20]
 5980 029e 23F48062 		bic	r2, r3, #1024
 5981 02a2 7B68     		ldr	r3, [r7, #4]
 5982 02a4 5A61     		str	r2, [r3, #20]
2583:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5983              		.loc 2 2583 20
 5984 02a6 0023     		movs	r3, #0
 5985 02a8 0CE0     		b	.L277
 5986              	.L284:
2584:Core/Src/stm32f103xx_CMSIS.c ****         }
2585:Core/Src/stm32f103xx_CMSIS.c **** 
2586:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2587:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2588:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5987              		.loc 2 2588 9
 5988 02aa 7B68     		ldr	r3, [r7, #4]
 5989 02ac 1B68     		ldr	r3, [r3]
 5990 02ae 43F40072 		orr	r2, r3, #512
 5991 02b2 7B68     		ldr	r3, [r7, #4]
 5992 02b4 1A60     		str	r2, [r3]
2589:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5993              		.loc 2 2589 9
 5994 02b6 7B68     		ldr	r3, [r7, #4]
 5995 02b8 5B69     		ldr	r3, [r3, #20]
 5996 02ba 23F48062 		bic	r2, r3, #1024
 5997 02be 7B68     		ldr	r3, [r7, #4]
 5998 02c0 5A61     		str	r2, [r3, #20]
2590:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 5999              		.loc 2 2590 16
 6000 02c2 0023     		movs	r3, #0
 6001              	.L277:
2591:Core/Src/stm32f103xx_CMSIS.c ****     }
2592:Core/Src/stm32f103xx_CMSIS.c **** }
 6002              		.loc 2 2592 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 179


 6003 02c4 1846     		mov	r0, r3
 6004 02c6 1037     		adds	r7, r7, #16
 6005              		.cfi_def_cfa_offset 8
 6006 02c8 BD46     		mov	sp, r7
 6007              		.cfi_def_cfa_register 13
 6008              		@ sp needed
 6009 02ca 80BD     		pop	{r7, pc}
 6010              		.cfi_endproc
 6011              	.LFE108:
 6013              		.section	.text.CMSIS_SPI1_init,"ax",%progbits
 6014              		.align	1
 6015              		.global	CMSIS_SPI1_init
 6016              		.syntax unified
 6017              		.thumb
 6018              		.thumb_func
 6020              	CMSIS_SPI1_init:
 6021              	.LFB109:
2593:Core/Src/stm32f103xx_CMSIS.c **** 
2594:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  SPI ========================================
2595:Core/Src/stm32f103xx_CMSIS.c **** 
2596:Core/Src/stm32f103xx_CMSIS.c **** /**
2597:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2598:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Serial peripheral interface (SPI)
2599:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .25 Serial peripheral interface (SPI) (. 699)
2600:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2601:Core/Src/stm32f103xx_CMSIS.c **** */
2602:Core/Src/stm32f103xx_CMSIS.c **** 
2603:Core/Src/stm32f103xx_CMSIS.c **** /* */
2604:Core/Src/stm32f103xx_CMSIS.c **** /*
2605:Core/Src/stm32f103xx_CMSIS.c ****  *  , , 
2606:Core/Src/stm32f103xx_CMSIS.c ****  *    ,  , 
2607:Core/Src/stm32f103xx_CMSIS.c ****  *   SCK    
2608:Core/Src/stm32f103xx_CMSIS.c ****  *     .
2609:Core/Src/stm32f103xx_CMSIS.c ****  */
2610:Core/Src/stm32f103xx_CMSIS.c **** 
2611:Core/Src/stm32f103xx_CMSIS.c **** /*:*/
2612:Core/Src/stm32f103xx_CMSIS.c **** /*
2613:Core/Src/stm32f103xx_CMSIS.c ****  * -        
2614:Core/Src/stm32f103xx_CMSIS.c ****  * -        
2615:Core/Src/stm32f103xx_CMSIS.c ****  * -   8  16   
2616:Core/Src/stm32f103xx_CMSIS.c ****  * -    Master  Slave
2617:Core/Src/stm32f103xx_CMSIS.c ****  * -     Multimaster
2618:Core/Src/stm32f103xx_CMSIS.c ****  * - 8     
2619:Core/Src/stm32f103xx_CMSIS.c ****  * -    (fPCLK/2 max)
2620:Core/Src/stm32f103xx_CMSIS.c ****  * -   ,   ,    
2621:Core/Src/stm32f103xx_CMSIS.c ****  * -  NSS     
2622:Core/Src/stm32f103xx_CMSIS.c ****  *      :    
2623:Core/Src/stm32f103xx_CMSIS.c ****  * -     (Polarity and phase)
2624:Core/Src/stm32f103xx_CMSIS.c ****  * -       
2625:Core/Src/stm32f103xx_CMSIS.c ****  * -       
2626:Core/Src/stm32f103xx_CMSIS.c ****  * -     SPI
2627:Core/Src/stm32f103xx_CMSIS.c ****  * -  CRC:
2628:Core/Src/stm32f103xx_CMSIS.c ****  *   -  CRC   ,   
2629:Core/Src/stm32f103xx_CMSIS.c ****  *   -    CRC   
2630:Core/Src/stm32f103xx_CMSIS.c ****  * -  ,    CRC  
2631:Core/Src/stm32f103xx_CMSIS.c ****  * - 1        DMA
2632:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 180


2633:Core/Src/stm32f103xx_CMSIS.c **** 
2634:Core/Src/stm32f103xx_CMSIS.c **** /*SPI interrupts (. .. 25.3.11 .722)*/
2635:Core/Src/stm32f103xx_CMSIS.c **** /*---------------------SPI interrupt requests-------------------------*/
2636:Core/Src/stm32f103xx_CMSIS.c **** /*______________________________________________________________________________
2637:Core/Src/stm32f103xx_CMSIS.c ****   |______Interrupt event________|_______Event flag______|___Enable Control bit__|
2638:Core/Src/stm32f103xx_CMSIS.c ****   |Transmit buffer empty flag   |          TXE          |          TXEIE        |
2639:Core/Src/stm32f103xx_CMSIS.c ****   |Receive buffer not empty flag|          RXNE         |__________RXNEIE_______|
2640:Core/Src/stm32f103xx_CMSIS.c ****   |Master Mode fault event      |          MODF         |                       |
2641:Core/Src/stm32f103xx_CMSIS.c ****   |Overrun error                |          OVR          |          ERRIE        |
2642:Core/Src/stm32f103xx_CMSIS.c ****   |CRC error flag_______________|__________CRCERR_______|_______________________|
2643:Core/Src/stm32f103xx_CMSIS.c **** 
2644:Core/Src/stm32f103xx_CMSIS.c ****   */
2645:Core/Src/stm32f103xx_CMSIS.c **** 
2646:Core/Src/stm32f103xx_CMSIS.c **** /*----SPI and I2S registers( .. 25.5   742)-------*/
2647:Core/Src/stm32f103xx_CMSIS.c **** 
2648:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SPI1_init(void) {
 6022              		.loc 2 2648 28
 6023              		.cfi_startproc
 6024              		@ args = 0, pretend = 0, frame = 0
 6025              		@ frame_needed = 1, uses_anonymous_args = 0
 6026              		@ link register save eliminated.
 6027 0000 80B4     		push	{r7}
 6028              		.cfi_def_cfa_offset 4
 6029              		.cfi_offset 7, -4
 6030 0002 00AF     		add	r7, sp, #0
 6031              		.cfi_def_cfa_register 7
2649:Core/Src/stm32f103xx_CMSIS.c ****     /* GPIO*/
2650:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 6032              		.loc 2 2650 5
 6033 0004 5F4B     		ldr	r3, .L304
 6034 0006 9B69     		ldr	r3, [r3, #24]
 6035 0008 5E4A     		ldr	r2, .L304
 6036 000a 43F00103 		orr	r3, r3, #1
 6037 000e 9361     		str	r3, [r2, #24]
2651:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);  //   SPI1
 6038              		.loc 2 2651 5
 6039 0010 5C4B     		ldr	r3, .L304
 6040 0012 9B69     		ldr	r3, [r3, #24]
 6041 0014 5B4A     		ldr	r2, .L304
 6042 0016 43F48053 		orr	r3, r3, #4096
 6043 001a 9361     		str	r3, [r2, #24]
2652:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 6044              		.loc 2 2652 5
 6045 001c 594B     		ldr	r3, .L304
 6046 001e 9B69     		ldr	r3, [r3, #24]
 6047 0020 584A     		ldr	r2, .L304
 6048 0022 43F00403 		orr	r3, r3, #4
 6049 0026 9361     		str	r3, [r2, #24]
2653:Core/Src/stm32f103xx_CMSIS.c ****     /* :*/
2654:Core/Src/stm32f103xx_CMSIS.c ****     // PA4 - NSS
2655:Core/Src/stm32f103xx_CMSIS.c ****     // PA5 - SCK
2656:Core/Src/stm32f103xx_CMSIS.c ****     // PA6 - MISO
2657:Core/Src/stm32f103xx_CMSIS.c ****     // PA7 - MOSI
2658:Core/Src/stm32f103xx_CMSIS.c ****     //    SPI   Master
2659:Core/Src/stm32f103xx_CMSIS.c ****     /*
2660:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_SCK  Master - Alternate function push-pull
2661:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_MOSI:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 181


2662:Core/Src/stm32f103xx_CMSIS.c ****      *             Full duplex / master - Alternate function push-pull
2663:Core/Src/stm32f103xx_CMSIS.c ****      *             Simplex bidirectional data wire / master - Alternate function push-pull
2664:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_MISO:
2665:Core/Src/stm32f103xx_CMSIS.c ****      *             Full duplex / master - Input floating / Input pull-up
2666:Core/Src/stm32f103xx_CMSIS.c ****      *
2667:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_NSS:
2668:Core/Src/stm32f103xx_CMSIS.c ****      *             Hardware master /slave - Input floating/ Input pull-up / Input pull-down
2669:Core/Src/stm32f103xx_CMSIS.c ****      *             Hardware master/ NSS output enabled - Alternate function push-pull
2670:Core/Src/stm32f103xx_CMSIS.c ****      *             Software - Not used. Can be used as a GPIO
2671:Core/Src/stm32f103xx_CMSIS.c ****      */
2672:Core/Src/stm32f103xx_CMSIS.c ****     //       SPI, 
2673:Core/Src/stm32f103xx_CMSIS.c **** 
2674:Core/Src/stm32f103xx_CMSIS.c ****     /*SPI control register 1 (SPI_CR1) (not used in I2S mode)(. .. 25.5.1  742)*/
2675:Core/Src/stm32f103xx_CMSIS.c ****     /*
2676:Core/Src/stm32f103xx_CMSIS.c ****      * Bits 5:3 BR[2:0]: Baud rate control
2677:Core/Src/stm32f103xx_CMSIS.c ****      * 000: fPCLK/2
2678:Core/Src/stm32f103xx_CMSIS.c ****      * 001: fPCLK/4
2679:Core/Src/stm32f103xx_CMSIS.c ****      * 010: fPCLK/8
2680:Core/Src/stm32f103xx_CMSIS.c ****      * 011: fPCLK/16
2681:Core/Src/stm32f103xx_CMSIS.c ****      * 100: fPCLK/32
2682:Core/Src/stm32f103xx_CMSIS.c ****      * 101: fPCLK/64
2683:Core/Src/stm32f103xx_CMSIS.c ****      * 110: fPCLK/128
2684:Core/Src/stm32f103xx_CMSIS.c ****      * 111: fPCLK/256
2685:Core/Src/stm32f103xx_CMSIS.c ****      * */
2686:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(SPI1->CR1, SPI_CR1_BR, 0b011 << SPI_CR1_BR_Pos);  // fPCLK/4. 72000000/32 = 2.22 MBi
 6050              		.loc 2 2686 5
 6051 0028 574B     		ldr	r3, .L304+4
 6052 002a 1B68     		ldr	r3, [r3]
 6053 002c 23F03803 		bic	r3, r3, #56
 6054 0030 554A     		ldr	r2, .L304+4
 6055 0032 43F01803 		orr	r3, r3, #24
 6056 0036 1360     		str	r3, [r2]
2687:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_CPOL);                            // 
 6057              		.loc 2 2687 5
 6058 0038 534B     		ldr	r3, .L304+4
 6059 003a 1B68     		ldr	r3, [r3]
 6060 003c 524A     		ldr	r2, .L304+4
 6061 003e 43F00203 		orr	r3, r3, #2
 6062 0042 1360     		str	r3, [r2]
2688:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_CPHA);                            // 
 6063              		.loc 2 2688 5
 6064 0044 504B     		ldr	r3, .L304+4
 6065 0046 1B68     		ldr	r3, [r3]
 6066 0048 4F4A     		ldr	r2, .L304+4
 6067 004a 43F00103 		orr	r3, r3, #1
 6068 004e 1360     		str	r3, [r2]
2689:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_DFF);                           // 0: 8-bit data frame format is s
 6069              		.loc 2 2689 5
 6070 0050 4D4B     		ldr	r3, .L304+4
 6071 0052 1B68     		ldr	r3, [r3]
 6072 0054 4C4A     		ldr	r2, .L304+4
 6073 0056 23F40063 		bic	r3, r3, #2048
 6074 005a 1360     		str	r3, [r2]
2690:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_LSBFIRST);                      // 0: MSB transmitted first
 6075              		.loc 2 2690 5
 6076 005c 4A4B     		ldr	r3, .L304+4
 6077 005e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 182


 6078 0060 494A     		ldr	r2, .L304+4
 6079 0062 23F08003 		bic	r3, r3, #128
 6080 0066 1360     		str	r3, [r2]
2691:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_SSM);                             // 1: Software slave management en
 6081              		.loc 2 2691 5
 6082 0068 474B     		ldr	r3, .L304+4
 6083 006a 1B68     		ldr	r3, [r3]
 6084 006c 464A     		ldr	r2, .L304+4
 6085 006e 43F40073 		orr	r3, r3, #512
 6086 0072 1360     		str	r3, [r2]
2692:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_SSI);                             // 1: Software slave management en
 6087              		.loc 2 2692 5
 6088 0074 444B     		ldr	r3, .L304+4
 6089 0076 1B68     		ldr	r3, [r3]
 6090 0078 434A     		ldr	r2, .L304+4
 6091 007a 43F48073 		orr	r3, r3, #256
 6092 007e 1360     		str	r3, [r2]
2693:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_MSTR);                            // 1: Master configuration
 6093              		.loc 2 2693 5
 6094 0080 414B     		ldr	r3, .L304+4
 6095 0082 1B68     		ldr	r3, [r3]
 6096 0084 404A     		ldr	r2, .L304+4
 6097 0086 43F00403 		orr	r3, r3, #4
 6098 008a 1360     		str	r3, [r2]
2694:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_BIDIMODE);                      // 0: 2-line unidirectional data m
 6099              		.loc 2 2694 5
 6100 008c 3E4B     		ldr	r3, .L304+4
 6101 008e 1B68     		ldr	r3, [r3]
 6102 0090 3D4A     		ldr	r2, .L304+4
 6103 0092 23F40043 		bic	r3, r3, #32768
 6104 0096 1360     		str	r3, [r2]
2695:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_RXONLY);                        // 0: Full duplex (Transmit and re
 6105              		.loc 2 2695 5
 6106 0098 3B4B     		ldr	r3, .L304+4
 6107 009a 1B68     		ldr	r3, [r3]
 6108 009c 3A4A     		ldr	r2, .L304+4
 6109 009e 23F48063 		bic	r3, r3, #1024
 6110 00a2 1360     		str	r3, [r2]
2696:Core/Src/stm32f103xx_CMSIS.c **** 
2697:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_SPE);  //  SPI
 6111              		.loc 2 2697 5
 6112 00a4 384B     		ldr	r3, .L304+4
 6113 00a6 1B68     		ldr	r3, [r3]
 6114 00a8 374A     		ldr	r2, .L304+4
 6115 00aa 43F04003 		orr	r3, r3, #64
 6116 00ae 1360     		str	r3, [r2]
2698:Core/Src/stm32f103xx_CMSIS.c **** 
2699:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCEN);    // 0: CRC calculation disabled
 6117              		.loc 2 2699 5
 6118 00b0 354B     		ldr	r3, .L304+4
 6119 00b2 1B68     		ldr	r3, [r3]
 6120 00b4 344A     		ldr	r2, .L304+4
 6121 00b6 23F40053 		bic	r3, r3, #8192
 6122 00ba 1360     		str	r3, [r2]
2700:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCNEXT);  // 0: Data phase (no CRC phase)
 6123              		.loc 2 2700 5
 6124 00bc 324B     		ldr	r3, .L304+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 183


 6125 00be 1B68     		ldr	r3, [r3]
 6126 00c0 314A     		ldr	r2, .L304+4
 6127 00c2 23F48053 		bic	r3, r3, #4096
 6128 00c6 1360     		str	r3, [r2]
2701:Core/Src/stm32f103xx_CMSIS.c **** 
2702:Core/Src/stm32f103xx_CMSIS.c ****     /*SPI control register 2 (SPI_CR2) (. .. 25.5.2  744)*/
2703:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_RXDMAEN);  // 0: Rx buffer DMA disabled
 6129              		.loc 2 2703 5
 6130 00c8 2F4B     		ldr	r3, .L304+4
 6131 00ca 5B68     		ldr	r3, [r3, #4]
 6132 00cc 2E4A     		ldr	r2, .L304+4
 6133 00ce 23F00103 		bic	r3, r3, #1
 6134 00d2 5360     		str	r3, [r2, #4]
2704:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_TXDMAEN);  // 0: Tx buffer DMA disabled
 6135              		.loc 2 2704 5
 6136 00d4 2C4B     		ldr	r3, .L304+4
 6137 00d6 5B68     		ldr	r3, [r3, #4]
 6138 00d8 2B4A     		ldr	r2, .L304+4
 6139 00da 23F00203 		bic	r3, r3, #2
 6140 00de 5360     		str	r3, [r2, #4]
2705:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_SSOE);     // 0: SS output is disabled in master mode and the cell
 6141              		.loc 2 2705 5
 6142 00e0 294B     		ldr	r3, .L304+4
 6143 00e2 5B68     		ldr	r3, [r3, #4]
 6144 00e4 284A     		ldr	r2, .L304+4
 6145 00e6 23F00403 		bic	r3, r3, #4
 6146 00ea 5360     		str	r3, [r2, #4]
2706:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_ERRIE);    // 0: Error interrupt is masked
 6147              		.loc 2 2706 5
 6148 00ec 264B     		ldr	r3, .L304+4
 6149 00ee 5B68     		ldr	r3, [r3, #4]
 6150 00f0 254A     		ldr	r2, .L304+4
 6151 00f2 23F02003 		bic	r3, r3, #32
 6152 00f6 5360     		str	r3, [r2, #4]
2707:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_RXNEIE);   // 0: RXNE interrupt masked
 6153              		.loc 2 2707 5
 6154 00f8 234B     		ldr	r3, .L304+4
 6155 00fa 5B68     		ldr	r3, [r3, #4]
 6156 00fc 224A     		ldr	r2, .L304+4
 6157 00fe 23F04003 		bic	r3, r3, #64
 6158 0102 5360     		str	r3, [r2, #4]
2708:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_TXEIE);    // 0: TXE interrupt masked
 6159              		.loc 2 2708 5
 6160 0104 204B     		ldr	r3, .L304+4
 6161 0106 5B68     		ldr	r3, [r3, #4]
 6162 0108 1F4A     		ldr	r2, .L304+4
 6163 010a 23F08003 		bic	r3, r3, #128
 6164 010e 5360     		str	r3, [r2, #4]
2709:Core/Src/stm32f103xx_CMSIS.c **** 
2710:Core/Src/stm32f103xx_CMSIS.c ****     /*SPI_I2S configuration register (SPI_I2SCFGR) (. .. 25.5.8  748)*/
2711:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->I2SCFGR, SPI_I2SCFGR_I2SMOD);  // ..  F103C6T6  I2S,  
 6165              		.loc 2 2711 5
 6166 0110 1D4B     		ldr	r3, .L304+4
 6167 0112 DB69     		ldr	r3, [r3, #28]
 6168 0114 1C4A     		ldr	r2, .L304+4
 6169 0116 23F40063 		bic	r3, r3, #2048
 6170 011a D361     		str	r3, [r2, #28]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 184


2712:Core/Src/stm32f103xx_CMSIS.c **** 
2713:Core/Src/stm32f103xx_CMSIS.c ****     // SCK - PA5:
2714:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE5, 0b11 << GPIO_CRL_MODE5_Pos);  // Maximum output speed 50
 6171              		.loc 2 2714 5
 6172 011c 1B4B     		ldr	r3, .L304+8
 6173 011e 1B68     		ldr	r3, [r3]
 6174 0120 1A4A     		ldr	r2, .L304+8
 6175 0122 43F44013 		orr	r3, r3, #3145728
 6176 0126 1360     		str	r3, [r2]
2715:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF5, 0b10 << GPIO_CRL_CNF5_Pos);    // Alternate Function outp
 6177              		.loc 2 2715 5
 6178 0128 184B     		ldr	r3, .L304+8
 6179 012a 1B68     		ldr	r3, [r3]
 6180 012c 23F44003 		bic	r3, r3, #12582912
 6181 0130 164A     		ldr	r2, .L304+8
 6182 0132 43F40003 		orr	r3, r3, #8388608
 6183 0136 1360     		str	r3, [r2]
2716:Core/Src/stm32f103xx_CMSIS.c ****     // MISO - PA6:
2717:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6, 0b00 << GPIO_CRL_MODE6_Pos);  // Reserved
 6184              		.loc 2 2717 5
 6185 0138 144B     		ldr	r3, .L304+8
 6186 013a 1B68     		ldr	r3, [r3]
 6187 013c 134A     		ldr	r2, .L304+8
 6188 013e 23F04073 		bic	r3, r3, #50331648
 6189 0142 1360     		str	r3, [r2]
2718:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6, 0b1 << GPIO_CRL_CNF6_Pos);     // Input pull-up
 6190              		.loc 2 2718 5
 6191 0144 114B     		ldr	r3, .L304+8
 6192 0146 1B68     		ldr	r3, [r3]
 6193 0148 23F04063 		bic	r3, r3, #201326592
 6194 014c 0F4A     		ldr	r2, .L304+8
 6195 014e 43F08063 		orr	r3, r3, #67108864
 6196 0152 1360     		str	r3, [r2]
2719:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(GPIOA->ODR, GPIO_ODR_ODR6);                                  // Pull-Up
 6197              		.loc 2 2719 5
 6198 0154 0D4B     		ldr	r3, .L304+8
 6199 0156 DB68     		ldr	r3, [r3, #12]
 6200 0158 0C4A     		ldr	r2, .L304+8
 6201 015a 43F04003 		orr	r3, r3, #64
 6202 015e D360     		str	r3, [r2, #12]
2720:Core/Src/stm32f103xx_CMSIS.c ****     // MOSI - PA7:
2721:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7, 0b11 << GPIO_CRL_MODE7_Pos);  // Maximum output speed 50
 6203              		.loc 2 2721 5
 6204 0160 0A4B     		ldr	r3, .L304+8
 6205 0162 1B68     		ldr	r3, [r3]
 6206 0164 094A     		ldr	r2, .L304+8
 6207 0166 43F04053 		orr	r3, r3, #805306368
 6208 016a 1360     		str	r3, [r2]
2722:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7, 0b10 << GPIO_CRL_CNF7_Pos);    // Alternate Function outp
 6209              		.loc 2 2722 5
 6210 016c 074B     		ldr	r3, .L304+8
 6211 016e 1B68     		ldr	r3, [r3]
 6212 0170 23F04043 		bic	r3, r3, #-1073741824
 6213 0174 054A     		ldr	r2, .L304+8
 6214 0176 43F00043 		orr	r3, r3, #-2147483648
 6215 017a 1360     		str	r3, [r2]
2723:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 185


 6216              		.loc 2 2723 1
 6217 017c 00BF     		nop
 6218 017e BD46     		mov	sp, r7
 6219              		.cfi_def_cfa_register 13
 6220              		@ sp needed
 6221 0180 80BC     		pop	{r7}
 6222              		.cfi_restore 7
 6223              		.cfi_def_cfa_offset 0
 6224 0182 7047     		bx	lr
 6225              	.L305:
 6226              		.align	2
 6227              	.L304:
 6228 0184 00100240 		.word	1073876992
 6229 0188 00300140 		.word	1073819648
 6230 018c 00080140 		.word	1073809408
 6231              		.cfi_endproc
 6232              	.LFE109:
 6234              		.section	.text.CMSIS_SPI_Data_Transmit_8BIT,"ax",%progbits
 6235              		.align	1
 6236              		.global	CMSIS_SPI_Data_Transmit_8BIT
 6237              		.syntax unified
 6238              		.thumb
 6239              		.thumb_func
 6241              	CMSIS_SPI_Data_Transmit_8BIT:
 6242              	.LFB110:
2724:Core/Src/stm32f103xx_CMSIS.c **** 
2725:Core/Src/stm32f103xx_CMSIS.c **** /**
2726:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2727:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2728:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2729:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2730:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2731:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2732:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2733:Core/Src/stm32f103xx_CMSIS.c ****  */
2734:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Tim
 6243              		.loc 2 2734 109
 6244              		.cfi_startproc
 6245              		@ args = 0, pretend = 0, frame = 24
 6246              		@ frame_needed = 1, uses_anonymous_args = 0
 6247              		@ link register save eliminated.
 6248 0000 80B4     		push	{r7}
 6249              		.cfi_def_cfa_offset 4
 6250              		.cfi_offset 7, -4
 6251 0002 87B0     		sub	sp, sp, #28
 6252              		.cfi_def_cfa_offset 32
 6253 0004 00AF     		add	r7, sp, #0
 6254              		.cfi_def_cfa_register 7
 6255 0006 F860     		str	r0, [r7, #12]
 6256 0008 B960     		str	r1, [r7, #8]
 6257 000a 3B60     		str	r3, [r7]
 6258 000c 1346     		mov	r3, r2	@ movhi
 6259 000e FB80     		strh	r3, [r7, #6]	@ movhi
2735:Core/Src/stm32f103xx_CMSIS.c ****     //(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2736:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6260              		.loc 2 2736 10
 6261 0010 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 186


 6262 0012 9B68     		ldr	r3, [r3, #8]
 6263 0014 03F08003 		and	r3, r3, #128
 6264              		.loc 2 2736 8
 6265 0018 002B     		cmp	r3, #0
 6266 001a 47D1     		bne	.L307
2737:Core/Src/stm32f103xx_CMSIS.c ****         //   
2738:Core/Src/stm32f103xx_CMSIS.c ****         SPI->DR = *(data);  //      
 6267              		.loc 2 2738 19
 6268 001c BB68     		ldr	r3, [r7, #8]
 6269 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 6270 0020 1A46     		mov	r2, r3
 6271              		.loc 2 2738 17
 6272 0022 FB68     		ldr	r3, [r7, #12]
 6273 0024 DA60     		str	r2, [r3, #12]
 6274              	.LBB8:
2739:Core/Src/stm32f103xx_CMSIS.c ****         //(    TXE)
2740:Core/Src/stm32f103xx_CMSIS.c **** 
2741:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 1; i < Size_data; i++) {
 6275              		.loc 2 2741 23
 6276 0026 0123     		movs	r3, #1
 6277 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 6278              		.loc 2 2741 9
 6279 002a 19E0     		b	.L308
 6280              	.L312:
2742:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6281              		.loc 2 2742 32
 6282 002c 224A     		ldr	r2, .L317
 6283 002e 3B68     		ldr	r3, [r7]
 6284 0030 1360     		str	r3, [r2]
2743:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6285              		.loc 2 2743 19
 6286 0032 05E0     		b	.L309
 6287              	.L311:
2744:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2745:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 6288              		.loc 2 2745 21
 6289 0034 204B     		ldr	r3, .L317
 6290 0036 1B68     		ldr	r3, [r3]
 6291              		.loc 2 2745 20
 6292 0038 002B     		cmp	r3, #0
 6293 003a 01D1     		bne	.L309
2746:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6294              		.loc 2 2746 28
 6295 003c 0023     		movs	r3, #0
 6296 003e 36E0     		b	.L310
 6297              	.L309:
2743:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6298              		.loc 2 2743 21
 6299 0040 FB68     		ldr	r3, [r7, #12]
 6300 0042 9B68     		ldr	r3, [r3, #8]
 6301 0044 03F00203 		and	r3, r3, #2
2743:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6302              		.loc 2 2743 19
 6303 0048 002B     		cmp	r3, #0
 6304 004a F3D0     		beq	.L311
2747:Core/Src/stm32f103xx_CMSIS.c ****                 }
2748:Core/Src/stm32f103xx_CMSIS.c ****             }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 187


2749:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = *(data + i);  //    
 6305              		.loc 2 2749 30 discriminator 2
 6306 004c FB8A     		ldrh	r3, [r7, #22]
 6307 004e BA68     		ldr	r2, [r7, #8]
 6308 0050 1344     		add	r3, r3, r2
 6309              		.loc 2 2749 23 discriminator 2
 6310 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 6311 0054 1A46     		mov	r2, r3
 6312              		.loc 2 2749 21 discriminator 2
 6313 0056 FB68     		ldr	r3, [r7, #12]
 6314 0058 DA60     		str	r2, [r3, #12]
2741:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6315              		.loc 2 2741 46 discriminator 2
 6316 005a FB8A     		ldrh	r3, [r7, #22]
 6317 005c 0133     		adds	r3, r3, #1
 6318 005e FB82     		strh	r3, [r7, #22]	@ movhi
 6319              	.L308:
2741:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6320              		.loc 2 2741 9 discriminator 1
 6321 0060 FA8A     		ldrh	r2, [r7, #22]
 6322 0062 FB88     		ldrh	r3, [r7, #6]
 6323 0064 9A42     		cmp	r2, r3
 6324 0066 E1D3     		bcc	.L312
 6325              	.LBE8:
2750:Core/Src/stm32f103xx_CMSIS.c ****         }
2751:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6326              		.loc 2 2751 28
 6327 0068 134A     		ldr	r2, .L317
 6328 006a 3B68     		ldr	r3, [r7]
 6329 006c 1360     		str	r3, [r2]
2752:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6330              		.loc 2 2752 15
 6331 006e 05E0     		b	.L313
 6332              	.L314:
2753:Core/Src/stm32f103xx_CMSIS.c ****             //       
2754:Core/Src/stm32f103xx_CMSIS.c ****             // ,  TXE   1.
2755:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6333              		.loc 2 2755 17
 6334 0070 114B     		ldr	r3, .L317
 6335 0072 1B68     		ldr	r3, [r3]
 6336              		.loc 2 2755 16
 6337 0074 002B     		cmp	r3, #0
 6338 0076 01D1     		bne	.L313
2756:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6339              		.loc 2 2756 24
 6340 0078 0023     		movs	r3, #0
 6341 007a 18E0     		b	.L310
 6342              	.L313:
2752:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6343              		.loc 2 2752 17
 6344 007c FB68     		ldr	r3, [r7, #12]
 6345 007e 9B68     		ldr	r3, [r3, #8]
 6346 0080 03F00203 		and	r3, r3, #2
2752:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6347              		.loc 2 2752 15
 6348 0084 002B     		cmp	r3, #0
 6349 0086 F3D0     		beq	.L314
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 188


2757:Core/Src/stm32f103xx_CMSIS.c ****             }
2758:Core/Src/stm32f103xx_CMSIS.c ****         }
2759:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6350              		.loc 2 2759 28
 6351 0088 0B4A     		ldr	r2, .L317
 6352 008a 3B68     		ldr	r3, [r7]
 6353 008c 1360     		str	r3, [r2]
2760:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6354              		.loc 2 2760 15
 6355 008e 05E0     		b	.L315
 6356              	.L316:
2761:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2762:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2763:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6357              		.loc 2 2763 17
 6358 0090 094B     		ldr	r3, .L317
 6359 0092 1B68     		ldr	r3, [r3]
 6360              		.loc 2 2763 16
 6361 0094 002B     		cmp	r3, #0
 6362 0096 01D1     		bne	.L315
2764:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6363              		.loc 2 2764 24
 6364 0098 0023     		movs	r3, #0
 6365 009a 08E0     		b	.L310
 6366              	.L315:
2760:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6367              		.loc 2 2760 16
 6368 009c FB68     		ldr	r3, [r7, #12]
 6369 009e 9B68     		ldr	r3, [r3, #8]
 6370 00a0 03F08003 		and	r3, r3, #128
2760:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6371              		.loc 2 2760 15
 6372 00a4 002B     		cmp	r3, #0
 6373 00a6 F3D1     		bne	.L316
2765:Core/Src/stm32f103xx_CMSIS.c ****             }
2766:Core/Src/stm32f103xx_CMSIS.c ****         }
2767:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6374              		.loc 2 2767 16
 6375 00a8 0123     		movs	r3, #1
 6376 00aa 00E0     		b	.L310
 6377              	.L307:
2768:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2769:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 6378              		.loc 2 2769 16
 6379 00ac 0023     		movs	r3, #0
 6380              	.L310:
2770:Core/Src/stm32f103xx_CMSIS.c ****     }
2771:Core/Src/stm32f103xx_CMSIS.c ****     // :
2772:Core/Src/stm32f103xx_CMSIS.c ****     //        "transm
2773:Core/Src/stm32f103xx_CMSIS.c **** }
 6381              		.loc 2 2773 1
 6382 00ae 1846     		mov	r0, r3
 6383 00b0 1C37     		adds	r7, r7, #28
 6384              		.cfi_def_cfa_offset 4
 6385 00b2 BD46     		mov	sp, r7
 6386              		.cfi_def_cfa_register 13
 6387              		@ sp needed
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 189


 6388 00b4 80BC     		pop	{r7}
 6389              		.cfi_restore 7
 6390              		.cfi_def_cfa_offset 0
 6391 00b6 7047     		bx	lr
 6392              	.L318:
 6393              		.align	2
 6394              	.L317:
 6395 00b8 00000000 		.word	Timeout_counter_ms
 6396              		.cfi_endproc
 6397              	.LFE110:
 6399              		.section	.text.CMSIS_SPI_Data_Transmit_16BIT,"ax",%progbits
 6400              		.align	1
 6401              		.global	CMSIS_SPI_Data_Transmit_16BIT
 6402              		.syntax unified
 6403              		.thumb
 6404              		.thumb_func
 6406              	CMSIS_SPI_Data_Transmit_16BIT:
 6407              	.LFB111:
2774:Core/Src/stm32f103xx_CMSIS.c **** 
2775:Core/Src/stm32f103xx_CMSIS.c **** /**
2776:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2777:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2778:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2779:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2780:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data -  16 -    . 
2781:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2782:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2783:Core/Src/stm32f103xx_CMSIS.c ****  */
2784:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t T
 6408              		.loc 2 2784 111
 6409              		.cfi_startproc
 6410              		@ args = 0, pretend = 0, frame = 24
 6411              		@ frame_needed = 1, uses_anonymous_args = 0
 6412              		@ link register save eliminated.
 6413 0000 80B4     		push	{r7}
 6414              		.cfi_def_cfa_offset 4
 6415              		.cfi_offset 7, -4
 6416 0002 87B0     		sub	sp, sp, #28
 6417              		.cfi_def_cfa_offset 32
 6418 0004 00AF     		add	r7, sp, #0
 6419              		.cfi_def_cfa_register 7
 6420 0006 F860     		str	r0, [r7, #12]
 6421 0008 B960     		str	r1, [r7, #8]
 6422 000a 3B60     		str	r3, [r7]
 6423 000c 1346     		mov	r3, r2	@ movhi
 6424 000e FB80     		strh	r3, [r7, #6]	@ movhi
2785:Core/Src/stm32f103xx_CMSIS.c ****     //(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2786:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6425              		.loc 2 2786 10
 6426 0010 FB68     		ldr	r3, [r7, #12]
 6427 0012 9B68     		ldr	r3, [r3, #8]
 6428 0014 03F08003 		and	r3, r3, #128
 6429              		.loc 2 2786 8
 6430 0018 002B     		cmp	r3, #0
 6431 001a 48D1     		bne	.L320
2787:Core/Src/stm32f103xx_CMSIS.c ****         //   
2788:Core/Src/stm32f103xx_CMSIS.c ****         SPI->DR = *(data);  //      
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 190


 6432              		.loc 2 2788 19
 6433 001c BB68     		ldr	r3, [r7, #8]
 6434 001e 1B88     		ldrh	r3, [r3]
 6435 0020 1A46     		mov	r2, r3
 6436              		.loc 2 2788 17
 6437 0022 FB68     		ldr	r3, [r7, #12]
 6438 0024 DA60     		str	r2, [r3, #12]
 6439              	.LBB9:
2789:Core/Src/stm32f103xx_CMSIS.c ****         //(    TXE)
2790:Core/Src/stm32f103xx_CMSIS.c **** 
2791:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 1; i < Size_data; i++) {
 6440              		.loc 2 2791 23
 6441 0026 0123     		movs	r3, #1
 6442 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 6443              		.loc 2 2791 9
 6444 002a 1AE0     		b	.L321
 6445              	.L325:
2792:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6446              		.loc 2 2792 32
 6447 002c 234A     		ldr	r2, .L330
 6448 002e 3B68     		ldr	r3, [r7]
 6449 0030 1360     		str	r3, [r2]
2793:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6450              		.loc 2 2793 19
 6451 0032 05E0     		b	.L322
 6452              	.L324:
2794:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2795:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 6453              		.loc 2 2795 21
 6454 0034 214B     		ldr	r3, .L330
 6455 0036 1B68     		ldr	r3, [r3]
 6456              		.loc 2 2795 20
 6457 0038 002B     		cmp	r3, #0
 6458 003a 01D1     		bne	.L322
2796:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6459              		.loc 2 2796 28
 6460 003c 0023     		movs	r3, #0
 6461 003e 37E0     		b	.L323
 6462              	.L322:
2793:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6463              		.loc 2 2793 21
 6464 0040 FB68     		ldr	r3, [r7, #12]
 6465 0042 9B68     		ldr	r3, [r3, #8]
 6466 0044 03F00203 		and	r3, r3, #2
2793:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6467              		.loc 2 2793 19
 6468 0048 002B     		cmp	r3, #0
 6469 004a F3D0     		beq	.L324
2797:Core/Src/stm32f103xx_CMSIS.c ****                 }
2798:Core/Src/stm32f103xx_CMSIS.c ****             }
2799:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = *(data + i);  //    
 6470              		.loc 2 2799 30 discriminator 2
 6471 004c FB8A     		ldrh	r3, [r7, #22]
 6472 004e 5B00     		lsls	r3, r3, #1
 6473 0050 BA68     		ldr	r2, [r7, #8]
 6474 0052 1344     		add	r3, r3, r2
 6475              		.loc 2 2799 23 discriminator 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 191


 6476 0054 1B88     		ldrh	r3, [r3]
 6477 0056 1A46     		mov	r2, r3
 6478              		.loc 2 2799 21 discriminator 2
 6479 0058 FB68     		ldr	r3, [r7, #12]
 6480 005a DA60     		str	r2, [r3, #12]
2791:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6481              		.loc 2 2791 46 discriminator 2
 6482 005c FB8A     		ldrh	r3, [r7, #22]
 6483 005e 0133     		adds	r3, r3, #1
 6484 0060 FB82     		strh	r3, [r7, #22]	@ movhi
 6485              	.L321:
2791:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6486              		.loc 2 2791 9 discriminator 1
 6487 0062 FA8A     		ldrh	r2, [r7, #22]
 6488 0064 FB88     		ldrh	r3, [r7, #6]
 6489 0066 9A42     		cmp	r2, r3
 6490 0068 E0D3     		bcc	.L325
 6491              	.LBE9:
2800:Core/Src/stm32f103xx_CMSIS.c ****         }
2801:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6492              		.loc 2 2801 28
 6493 006a 144A     		ldr	r2, .L330
 6494 006c 3B68     		ldr	r3, [r7]
 6495 006e 1360     		str	r3, [r2]
2802:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6496              		.loc 2 2802 15
 6497 0070 05E0     		b	.L326
 6498              	.L327:
2803:Core/Src/stm32f103xx_CMSIS.c ****             //       
2804:Core/Src/stm32f103xx_CMSIS.c ****             // ,  TXE   1.
2805:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6499              		.loc 2 2805 17
 6500 0072 124B     		ldr	r3, .L330
 6501 0074 1B68     		ldr	r3, [r3]
 6502              		.loc 2 2805 16
 6503 0076 002B     		cmp	r3, #0
 6504 0078 01D1     		bne	.L326
2806:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6505              		.loc 2 2806 24
 6506 007a 0023     		movs	r3, #0
 6507 007c 18E0     		b	.L323
 6508              	.L326:
2802:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6509              		.loc 2 2802 17
 6510 007e FB68     		ldr	r3, [r7, #12]
 6511 0080 9B68     		ldr	r3, [r3, #8]
 6512 0082 03F00203 		and	r3, r3, #2
2802:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6513              		.loc 2 2802 15
 6514 0086 002B     		cmp	r3, #0
 6515 0088 F3D0     		beq	.L327
2807:Core/Src/stm32f103xx_CMSIS.c ****             }
2808:Core/Src/stm32f103xx_CMSIS.c ****         }
2809:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6516              		.loc 2 2809 28
 6517 008a 0C4A     		ldr	r2, .L330
 6518 008c 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 192


 6519 008e 1360     		str	r3, [r2]
2810:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6520              		.loc 2 2810 15
 6521 0090 05E0     		b	.L328
 6522              	.L329:
2811:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2812:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2813:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6523              		.loc 2 2813 17
 6524 0092 0A4B     		ldr	r3, .L330
 6525 0094 1B68     		ldr	r3, [r3]
 6526              		.loc 2 2813 16
 6527 0096 002B     		cmp	r3, #0
 6528 0098 01D1     		bne	.L328
2814:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6529              		.loc 2 2814 24
 6530 009a 0023     		movs	r3, #0
 6531 009c 08E0     		b	.L323
 6532              	.L328:
2810:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6533              		.loc 2 2810 16
 6534 009e FB68     		ldr	r3, [r7, #12]
 6535 00a0 9B68     		ldr	r3, [r3, #8]
 6536 00a2 03F08003 		and	r3, r3, #128
2810:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6537              		.loc 2 2810 15
 6538 00a6 002B     		cmp	r3, #0
 6539 00a8 F3D1     		bne	.L329
2815:Core/Src/stm32f103xx_CMSIS.c ****             }
2816:Core/Src/stm32f103xx_CMSIS.c ****         }
2817:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6540              		.loc 2 2817 16
 6541 00aa 0123     		movs	r3, #1
 6542 00ac 00E0     		b	.L323
 6543              	.L320:
2818:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2819:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 6544              		.loc 2 2819 16
 6545 00ae 0023     		movs	r3, #0
 6546              	.L323:
2820:Core/Src/stm32f103xx_CMSIS.c ****     }
2821:Core/Src/stm32f103xx_CMSIS.c ****     // :
2822:Core/Src/stm32f103xx_CMSIS.c ****     //        "transm
2823:Core/Src/stm32f103xx_CMSIS.c **** }
 6547              		.loc 2 2823 1
 6548 00b0 1846     		mov	r0, r3
 6549 00b2 1C37     		adds	r7, r7, #28
 6550              		.cfi_def_cfa_offset 4
 6551 00b4 BD46     		mov	sp, r7
 6552              		.cfi_def_cfa_register 13
 6553              		@ sp needed
 6554 00b6 80BC     		pop	{r7}
 6555              		.cfi_restore 7
 6556              		.cfi_def_cfa_offset 0
 6557 00b8 7047     		bx	lr
 6558              	.L331:
 6559 00ba 00BF     		.align	2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 193


 6560              	.L330:
 6561 00bc 00000000 		.word	Timeout_counter_ms
 6562              		.cfi_endproc
 6563              	.LFE111:
 6565              		.section	.text.CMSIS_SPI_Data_Receive_8BIT,"ax",%progbits
 6566              		.align	1
 6567              		.global	CMSIS_SPI_Data_Receive_8BIT
 6568              		.syntax unified
 6569              		.thumb
 6570              		.thumb_func
 6572              	CMSIS_SPI_Data_Receive_8BIT:
 6573              	.LFB112:
2824:Core/Src/stm32f103xx_CMSIS.c **** 
2825:Core/Src/stm32f103xx_CMSIS.c **** /**
2826:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2827:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2828:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2829:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2830:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2831:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2832:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2833:Core/Src/stm32f103xx_CMSIS.c ****  */
2834:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Time
 6574              		.loc 2 2834 108
 6575              		.cfi_startproc
 6576              		@ args = 0, pretend = 0, frame = 24
 6577              		@ frame_needed = 1, uses_anonymous_args = 0
 6578              		@ link register save eliminated.
 6579 0000 80B4     		push	{r7}
 6580              		.cfi_def_cfa_offset 4
 6581              		.cfi_offset 7, -4
 6582 0002 87B0     		sub	sp, sp, #28
 6583              		.cfi_def_cfa_offset 32
 6584 0004 00AF     		add	r7, sp, #0
 6585              		.cfi_def_cfa_register 7
 6586 0006 F860     		str	r0, [r7, #12]
 6587 0008 B960     		str	r1, [r7, #8]
 6588 000a 3B60     		str	r3, [r7]
 6589 000c 1346     		mov	r3, r2	@ movhi
 6590 000e FB80     		strh	r3, [r7, #6]	@ movhi
2835:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6591              		.loc 2 2835 10
 6592 0010 FB68     		ldr	r3, [r7, #12]
 6593 0012 9B68     		ldr	r3, [r3, #8]
 6594 0014 03F08003 		and	r3, r3, #128
 6595              		.loc 2 2835 8
 6596 0018 002B     		cmp	r3, #0
 6597 001a 43D1     		bne	.L333
2836:Core/Src/stm32f103xx_CMSIS.c ****         //   
2837:Core/Src/stm32f103xx_CMSIS.c **** 
2838:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6598              		.loc 2 2838 13
 6599 001c FB68     		ldr	r3, [r7, #12]
 6600 001e 9B68     		ldr	r3, [r3, #8]
 6601 0020 03F04003 		and	r3, r3, #64
 6602              		.loc 2 2838 12
 6603 0024 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 194


 6604 0026 05D1     		bne	.L334
 6605              		.loc 2 2838 46 discriminator 1
 6606 0028 FB68     		ldr	r3, [r7, #12]
 6607 002a 9B68     		ldr	r3, [r3, #8]
 6608 002c 03F00103 		and	r3, r3, #1
 6609              		.loc 2 2838 43 discriminator 1
 6610 0030 002B     		cmp	r3, #0
 6611 0032 01D0     		beq	.L335
 6612              	.L334:
2839:Core/Src/stm32f103xx_CMSIS.c ****             // ..       , 
2840:Core/Src/stm32f103xx_CMSIS.c ****             //     OVR  RXNE.  
2841:Core/Src/stm32f103xx_CMSIS.c ****             //        DR.
2842:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR;
 6613              		.loc 2 2842 16
 6614 0034 FB68     		ldr	r3, [r7, #12]
 6615 0036 DB68     		ldr	r3, [r3, #12]
 6616              	.L335:
 6617              	.LBB10:
2843:Core/Src/stm32f103xx_CMSIS.c ****         }
2844:Core/Src/stm32f103xx_CMSIS.c **** 
2845:Core/Src/stm32f103xx_CMSIS.c ****         //   
2846:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 6618              		.loc 2 2846 23
 6619 0038 0023     		movs	r3, #0
 6620 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6621              		.loc 2 2846 9
 6622 003c 1CE0     		b	.L336
 6623              	.L340:
2847:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   8 
 6624              		.loc 2 2847 21
 6625 003e FB68     		ldr	r3, [r7, #12]
 6626 0040 0022     		movs	r2, #0
 6627 0042 DA60     		str	r2, [r3, #12]
2848:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6628              		.loc 2 2848 32
 6629 0044 1A4A     		ldr	r2, .L343
 6630 0046 3B68     		ldr	r3, [r7]
 6631 0048 1360     		str	r3, [r2]
2849:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6632              		.loc 2 2849 19
 6633 004a 05E0     		b	.L337
 6634              	.L339:
2850:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2851:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 6635              		.loc 2 2851 21
 6636 004c 184B     		ldr	r3, .L343
 6637 004e 1B68     		ldr	r3, [r3]
 6638              		.loc 2 2851 20
 6639 0050 002B     		cmp	r3, #0
 6640 0052 01D1     		bne	.L337
2852:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6641              		.loc 2 2852 28
 6642 0054 0023     		movs	r3, #0
 6643 0056 26E0     		b	.L338
 6644              	.L337:
2849:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6645              		.loc 2 2849 21
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 195


 6646 0058 FB68     		ldr	r3, [r7, #12]
 6647 005a 9B68     		ldr	r3, [r3, #8]
 6648 005c 03F00103 		and	r3, r3, #1
2849:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6649              		.loc 2 2849 19
 6650 0060 002B     		cmp	r3, #0
 6651 0062 F3D0     		beq	.L339
2853:Core/Src/stm32f103xx_CMSIS.c ****                 }
2854:Core/Src/stm32f103xx_CMSIS.c ****             }
2855:Core/Src/stm32f103xx_CMSIS.c ****             *(data + i) = SPI->DR;  //  
 6652              		.loc 2 2855 30 discriminator 2
 6653 0064 FB68     		ldr	r3, [r7, #12]
 6654 0066 D968     		ldr	r1, [r3, #12]
 6655              		.loc 2 2855 20 discriminator 2
 6656 0068 FB8A     		ldrh	r3, [r7, #22]
 6657 006a BA68     		ldr	r2, [r7, #8]
 6658 006c 1344     		add	r3, r3, r2
 6659              		.loc 2 2855 25 discriminator 2
 6660 006e CAB2     		uxtb	r2, r1
 6661 0070 1A70     		strb	r2, [r3]
2846:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   8 
 6662              		.loc 2 2846 46 discriminator 2
 6663 0072 FB8A     		ldrh	r3, [r7, #22]
 6664 0074 0133     		adds	r3, r3, #1
 6665 0076 FB82     		strh	r3, [r7, #22]	@ movhi
 6666              	.L336:
2846:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   8 
 6667              		.loc 2 2846 9 discriminator 1
 6668 0078 FA8A     		ldrh	r2, [r7, #22]
 6669 007a FB88     		ldrh	r3, [r7, #6]
 6670 007c 9A42     		cmp	r2, r3
 6671 007e DED3     		bcc	.L340
 6672              	.LBE10:
2856:Core/Src/stm32f103xx_CMSIS.c ****         }
2857:Core/Src/stm32f103xx_CMSIS.c **** 
2858:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6673              		.loc 2 2858 28
 6674 0080 0B4A     		ldr	r2, .L343
 6675 0082 3B68     		ldr	r3, [r7]
 6676 0084 1360     		str	r3, [r2]
2859:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6677              		.loc 2 2859 15
 6678 0086 05E0     		b	.L341
 6679              	.L342:
2860:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2861:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2862:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6680              		.loc 2 2862 17
 6681 0088 094B     		ldr	r3, .L343
 6682 008a 1B68     		ldr	r3, [r3]
 6683              		.loc 2 2862 16
 6684 008c 002B     		cmp	r3, #0
 6685 008e 01D1     		bne	.L341
2863:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6686              		.loc 2 2863 24
 6687 0090 0023     		movs	r3, #0
 6688 0092 08E0     		b	.L338
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 196


 6689              	.L341:
2859:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6690              		.loc 2 2859 16
 6691 0094 FB68     		ldr	r3, [r7, #12]
 6692 0096 9B68     		ldr	r3, [r3, #8]
 6693 0098 03F08003 		and	r3, r3, #128
2859:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6694              		.loc 2 2859 15
 6695 009c 002B     		cmp	r3, #0
 6696 009e F3D1     		bne	.L342
2864:Core/Src/stm32f103xx_CMSIS.c ****             }
2865:Core/Src/stm32f103xx_CMSIS.c ****         }
2866:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6697              		.loc 2 2866 16
 6698 00a0 0123     		movs	r3, #1
 6699 00a2 00E0     		b	.L338
 6700              	.L333:
2867:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2868:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 6701              		.loc 2 2868 16
 6702 00a4 0023     		movs	r3, #0
 6703              	.L338:
2869:Core/Src/stm32f103xx_CMSIS.c ****     }
2870:Core/Src/stm32f103xx_CMSIS.c **** }
 6704              		.loc 2 2870 1
 6705 00a6 1846     		mov	r0, r3
 6706 00a8 1C37     		adds	r7, r7, #28
 6707              		.cfi_def_cfa_offset 4
 6708 00aa BD46     		mov	sp, r7
 6709              		.cfi_def_cfa_register 13
 6710              		@ sp needed
 6711 00ac 80BC     		pop	{r7}
 6712              		.cfi_restore 7
 6713              		.cfi_def_cfa_offset 0
 6714 00ae 7047     		bx	lr
 6715              	.L344:
 6716              		.align	2
 6717              	.L343:
 6718 00b0 00000000 		.word	Timeout_counter_ms
 6719              		.cfi_endproc
 6720              	.LFE112:
 6722              		.section	.text.CMSIS_SPI_Data_Receive_16BIT,"ax",%progbits
 6723              		.align	1
 6724              		.global	CMSIS_SPI_Data_Receive_16BIT
 6725              		.syntax unified
 6726              		.thumb
 6727              		.thumb_func
 6729              	CMSIS_SPI_Data_Receive_16BIT:
 6730              	.LFB113:
2871:Core/Src/stm32f103xx_CMSIS.c **** 
2872:Core/Src/stm32f103xx_CMSIS.c **** /**
2873:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2874:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2875:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2876:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2877:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,  16 -    
2878:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 197


2879:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2880:Core/Src/stm32f103xx_CMSIS.c ****  */
2881:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t Ti
 6731              		.loc 2 2881 110
 6732              		.cfi_startproc
 6733              		@ args = 0, pretend = 0, frame = 24
 6734              		@ frame_needed = 1, uses_anonymous_args = 0
 6735              		@ link register save eliminated.
 6736 0000 80B4     		push	{r7}
 6737              		.cfi_def_cfa_offset 4
 6738              		.cfi_offset 7, -4
 6739 0002 87B0     		sub	sp, sp, #28
 6740              		.cfi_def_cfa_offset 32
 6741 0004 00AF     		add	r7, sp, #0
 6742              		.cfi_def_cfa_register 7
 6743 0006 F860     		str	r0, [r7, #12]
 6744 0008 B960     		str	r1, [r7, #8]
 6745 000a 3B60     		str	r3, [r7]
 6746 000c 1346     		mov	r3, r2	@ movhi
 6747 000e FB80     		strh	r3, [r7, #6]	@ movhi
2882:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6748              		.loc 2 2882 10
 6749 0010 FB68     		ldr	r3, [r7, #12]
 6750 0012 9B68     		ldr	r3, [r3, #8]
 6751 0014 03F08003 		and	r3, r3, #128
 6752              		.loc 2 2882 8
 6753 0018 002B     		cmp	r3, #0
 6754 001a 44D1     		bne	.L346
2883:Core/Src/stm32f103xx_CMSIS.c ****         //   
2884:Core/Src/stm32f103xx_CMSIS.c **** 
2885:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6755              		.loc 2 2885 13
 6756 001c FB68     		ldr	r3, [r7, #12]
 6757 001e 9B68     		ldr	r3, [r3, #8]
 6758 0020 03F04003 		and	r3, r3, #64
 6759              		.loc 2 2885 12
 6760 0024 002B     		cmp	r3, #0
 6761 0026 05D1     		bne	.L347
 6762              		.loc 2 2885 46 discriminator 1
 6763 0028 FB68     		ldr	r3, [r7, #12]
 6764 002a 9B68     		ldr	r3, [r3, #8]
 6765 002c 03F00103 		and	r3, r3, #1
 6766              		.loc 2 2885 43 discriminator 1
 6767 0030 002B     		cmp	r3, #0
 6768 0032 01D0     		beq	.L348
 6769              	.L347:
2886:Core/Src/stm32f103xx_CMSIS.c ****             // ..       , 
2887:Core/Src/stm32f103xx_CMSIS.c ****             //     OVR  RXNE.  
2888:Core/Src/stm32f103xx_CMSIS.c ****             //        DR.
2889:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR;
 6770              		.loc 2 2889 16
 6771 0034 FB68     		ldr	r3, [r7, #12]
 6772 0036 DB68     		ldr	r3, [r3, #12]
 6773              	.L348:
 6774              	.LBB11:
2890:Core/Src/stm32f103xx_CMSIS.c ****         }
2891:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 198


2892:Core/Src/stm32f103xx_CMSIS.c ****         //   
2893:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 6775              		.loc 2 2893 23
 6776 0038 0023     		movs	r3, #0
 6777 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6778              		.loc 2 2893 9
 6779 003c 1DE0     		b	.L349
 6780              	.L353:
2894:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   16 
 6781              		.loc 2 2894 21
 6782 003e FB68     		ldr	r3, [r7, #12]
 6783 0040 0022     		movs	r2, #0
 6784 0042 DA60     		str	r2, [r3, #12]
2895:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6785              		.loc 2 2895 32
 6786 0044 1B4A     		ldr	r2, .L356
 6787 0046 3B68     		ldr	r3, [r7]
 6788 0048 1360     		str	r3, [r2]
2896:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6789              		.loc 2 2896 19
 6790 004a 05E0     		b	.L350
 6791              	.L352:
2897:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2898:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 6792              		.loc 2 2898 21
 6793 004c 194B     		ldr	r3, .L356
 6794 004e 1B68     		ldr	r3, [r3]
 6795              		.loc 2 2898 20
 6796 0050 002B     		cmp	r3, #0
 6797 0052 01D1     		bne	.L350
2899:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6798              		.loc 2 2899 28
 6799 0054 0023     		movs	r3, #0
 6800 0056 27E0     		b	.L351
 6801              	.L350:
2896:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6802              		.loc 2 2896 21
 6803 0058 FB68     		ldr	r3, [r7, #12]
 6804 005a 9B68     		ldr	r3, [r3, #8]
 6805 005c 03F00103 		and	r3, r3, #1
2896:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6806              		.loc 2 2896 19
 6807 0060 002B     		cmp	r3, #0
 6808 0062 F3D0     		beq	.L352
2900:Core/Src/stm32f103xx_CMSIS.c ****                 }
2901:Core/Src/stm32f103xx_CMSIS.c ****             }
2902:Core/Src/stm32f103xx_CMSIS.c ****             *(data + i) = SPI->DR;  //  
 6809              		.loc 2 2902 30 discriminator 2
 6810 0064 FB68     		ldr	r3, [r7, #12]
 6811 0066 D968     		ldr	r1, [r3, #12]
 6812              		.loc 2 2902 20 discriminator 2
 6813 0068 FB8A     		ldrh	r3, [r7, #22]
 6814 006a 5B00     		lsls	r3, r3, #1
 6815 006c BA68     		ldr	r2, [r7, #8]
 6816 006e 1344     		add	r3, r3, r2
 6817              		.loc 2 2902 25 discriminator 2
 6818 0070 8AB2     		uxth	r2, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 199


 6819 0072 1A80     		strh	r2, [r3]	@ movhi
2893:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   16 
 6820              		.loc 2 2893 46 discriminator 2
 6821 0074 FB8A     		ldrh	r3, [r7, #22]
 6822 0076 0133     		adds	r3, r3, #1
 6823 0078 FB82     		strh	r3, [r7, #22]	@ movhi
 6824              	.L349:
2893:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   16 
 6825              		.loc 2 2893 9 discriminator 1
 6826 007a FA8A     		ldrh	r2, [r7, #22]
 6827 007c FB88     		ldrh	r3, [r7, #6]
 6828 007e 9A42     		cmp	r2, r3
 6829 0080 DDD3     		bcc	.L353
 6830              	.LBE11:
2903:Core/Src/stm32f103xx_CMSIS.c ****         }
2904:Core/Src/stm32f103xx_CMSIS.c **** 
2905:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6831              		.loc 2 2905 28
 6832 0082 0C4A     		ldr	r2, .L356
 6833 0084 3B68     		ldr	r3, [r7]
 6834 0086 1360     		str	r3, [r2]
2906:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6835              		.loc 2 2906 15
 6836 0088 05E0     		b	.L354
 6837              	.L355:
2907:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2908:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2909:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6838              		.loc 2 2909 17
 6839 008a 0A4B     		ldr	r3, .L356
 6840 008c 1B68     		ldr	r3, [r3]
 6841              		.loc 2 2909 16
 6842 008e 002B     		cmp	r3, #0
 6843 0090 01D1     		bne	.L354
2910:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6844              		.loc 2 2910 24
 6845 0092 0023     		movs	r3, #0
 6846 0094 08E0     		b	.L351
 6847              	.L354:
2906:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6848              		.loc 2 2906 16
 6849 0096 FB68     		ldr	r3, [r7, #12]
 6850 0098 9B68     		ldr	r3, [r3, #8]
 6851 009a 03F08003 		and	r3, r3, #128
2906:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6852              		.loc 2 2906 15
 6853 009e 002B     		cmp	r3, #0
 6854 00a0 F3D1     		bne	.L355
2911:Core/Src/stm32f103xx_CMSIS.c ****             }
2912:Core/Src/stm32f103xx_CMSIS.c ****         }
2913:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6855              		.loc 2 2913 16
 6856 00a2 0123     		movs	r3, #1
 6857 00a4 00E0     		b	.L351
 6858              	.L346:
2914:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2915:Core/Src/stm32f103xx_CMSIS.c ****         return false;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 200


 6859              		.loc 2 2915 16
 6860 00a6 0023     		movs	r3, #0
 6861              	.L351:
2916:Core/Src/stm32f103xx_CMSIS.c ****     }
2917:Core/Src/stm32f103xx_CMSIS.c **** }
 6862              		.loc 2 2917 1
 6863 00a8 1846     		mov	r0, r3
 6864 00aa 1C37     		adds	r7, r7, #28
 6865              		.cfi_def_cfa_offset 4
 6866 00ac BD46     		mov	sp, r7
 6867              		.cfi_def_cfa_register 13
 6868              		@ sp needed
 6869 00ae 80BC     		pop	{r7}
 6870              		.cfi_restore 7
 6871              		.cfi_def_cfa_offset 0
 6872 00b0 7047     		bx	lr
 6873              	.L357:
 6874 00b2 00BF     		.align	2
 6875              	.L356:
 6876 00b4 00000000 		.word	Timeout_counter_ms
 6877              		.cfi_endproc
 6878              	.LFE113:
 6880              		.section	.text.FLASH_Unlock,"ax",%progbits
 6881              		.align	1
 6882              		.global	FLASH_Unlock
 6883              		.syntax unified
 6884              		.thumb
 6885              		.thumb_func
 6887              	FLASH_Unlock:
 6888              	.LFB114:
2918:Core/Src/stm32f103xx_CMSIS.c **** 
2919:Core/Src/stm32f103xx_CMSIS.c **** /*=================================   FLASH =========================================
2920:Core/Src/stm32f103xx_CMSIS.c **** 
2921:Core/Src/stm32f103xx_CMSIS.c **** /*     FLASH*/
2922:Core/Src/stm32f103xx_CMSIS.c **** /*
2923:Core/Src/stm32f103xx_CMSIS.c **** typedef struct __attribute__((packed)) {
2924:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Data1;
2925:Core/Src/stm32f103xx_CMSIS.c ****     uint16_t Data2;
2926:Core/Src/stm32f103xx_CMSIS.c ****     uint32_t Data3;
2927:Core/Src/stm32f103xx_CMSIS.c ****     float Data4;
2928:Core/Src/stm32f103xx_CMSIS.c **** } Flash_struct;
2929:Core/Src/stm32f103xx_CMSIS.c **** 
2930:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM;
2931:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM1;*/
2932:Core/Src/stm32f103xx_CMSIS.c **** 
2933:Core/Src/stm32f103xx_CMSIS.c **** /*   FLASH*/
2934:Core/Src/stm32f103xx_CMSIS.c **** /*
2935:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data1 = 0x23;
2936:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data2 = 0x4567;
2937:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data3 = 0x89101112;
2938:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data4 = 3.14159f;
2939:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Page_write(0x0800F000, (uint8_t*)&Flash_data_STM, sizeof(Flash_data_STM));
2940:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Read_data(0x0800F000, (uint8_t*)&Flash_data_STM1, sizeof(Flash_data_STM1));
2941:Core/Src/stm32f103xx_CMSIS.c **** */
2942:Core/Src/stm32f103xx_CMSIS.c **** 
2943:Core/Src/stm32f103xx_CMSIS.c **** /**
2944:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 201


2945:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2946:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->KEYR  
2947:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2948:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.1 Key values(. 12)
2949:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2950:Core/Src/stm32f103xx_CMSIS.c ****  */
2951:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Unlock(void) {
 6889              		.loc 2 2951 25
 6890              		.cfi_startproc
 6891              		@ args = 0, pretend = 0, frame = 0
 6892              		@ frame_needed = 1, uses_anonymous_args = 0
 6893              		@ link register save eliminated.
 6894 0000 80B4     		push	{r7}
 6895              		.cfi_def_cfa_offset 4
 6896              		.cfi_offset 7, -4
 6897 0002 00AF     		add	r7, sp, #0
 6898              		.cfi_def_cfa_register 7
2952:Core/Src/stm32f103xx_CMSIS.c ****     FLASH->KEYR = 0x45670123;  // KEY1
 6899              		.loc 2 2952 10
 6900 0004 044B     		ldr	r3, .L359
 6901              		.loc 2 2952 17
 6902 0006 054A     		ldr	r2, .L359+4
 6903 0008 5A60     		str	r2, [r3, #4]
2953:Core/Src/stm32f103xx_CMSIS.c ****     FLASH->KEYR = 0xCDEF89AB;  // KEY2
 6904              		.loc 2 2953 10
 6905 000a 034B     		ldr	r3, .L359
 6906              		.loc 2 2953 17
 6907 000c 044A     		ldr	r2, .L359+8
 6908 000e 5A60     		str	r2, [r3, #4]
2954:Core/Src/stm32f103xx_CMSIS.c **** }
 6909              		.loc 2 2954 1
 6910 0010 00BF     		nop
 6911 0012 BD46     		mov	sp, r7
 6912              		.cfi_def_cfa_register 13
 6913              		@ sp needed
 6914 0014 80BC     		pop	{r7}
 6915              		.cfi_restore 7
 6916              		.cfi_def_cfa_offset 0
 6917 0016 7047     		bx	lr
 6918              	.L360:
 6919              		.align	2
 6920              	.L359:
 6921 0018 00200240 		.word	1073881088
 6922 001c 23016745 		.word	1164378403
 6923 0020 AB89EFCD 		.word	-839939669
 6924              		.cfi_endproc
 6925              	.LFE114:
 6927              		.section	.text.FLASH_Lock,"ax",%progbits
 6928              		.align	1
 6929              		.global	FLASH_Lock
 6930              		.syntax unified
 6931              		.thumb
 6932              		.thumb_func
 6934              	FLASH_Lock:
 6935              	.LFB115:
2955:Core/Src/stm32f103xx_CMSIS.c **** 
2956:Core/Src/stm32f103xx_CMSIS.c **** /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 202


2957:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2958:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2959:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->CR, FLASH_CR_LOCK 
2960:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2961:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 3.5 Flash control register (FLASH_CR)(. 26)
2962:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2963:Core/Src/stm32f103xx_CMSIS.c ****  */
2964:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Lock(void) {
 6936              		.loc 2 2964 23
 6937              		.cfi_startproc
 6938              		@ args = 0, pretend = 0, frame = 0
 6939              		@ frame_needed = 1, uses_anonymous_args = 0
 6940              		@ link register save eliminated.
 6941 0000 80B4     		push	{r7}
 6942              		.cfi_def_cfa_offset 4
 6943              		.cfi_offset 7, -4
 6944 0002 00AF     		add	r7, sp, #0
 6945              		.cfi_def_cfa_register 7
2965:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 6946              		.loc 2 2965 5
 6947 0004 044B     		ldr	r3, .L362
 6948 0006 1B69     		ldr	r3, [r3, #16]
 6949 0008 034A     		ldr	r2, .L362
 6950 000a 43F08003 		orr	r3, r3, #128
 6951 000e 1361     		str	r3, [r2, #16]
2966:Core/Src/stm32f103xx_CMSIS.c **** }
 6952              		.loc 2 2966 1
 6953 0010 00BF     		nop
 6954 0012 BD46     		mov	sp, r7
 6955              		.cfi_def_cfa_register 13
 6956              		@ sp needed
 6957 0014 80BC     		pop	{r7}
 6958              		.cfi_restore 7
 6959              		.cfi_def_cfa_offset 0
 6960 0016 7047     		bx	lr
 6961              	.L363:
 6962              		.align	2
 6963              	.L362:
 6964 0018 00200240 		.word	1073881088
 6965              		.cfi_endproc
 6966              	.LFE115:
 6968              		.section	.text.FLASH_Page_erase,"ax",%progbits
 6969              		.align	1
 6970              		.global	FLASH_Page_erase
 6971              		.syntax unified
 6972              		.thumb
 6973              		.thumb_func
 6975              	FLASH_Page_erase:
 6976              	.LFB116:
2967:Core/Src/stm32f103xx_CMSIS.c **** 
2968:Core/Src/stm32f103xx_CMSIS.c **** /**
2969:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2970:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2971:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2972:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 2.3.4 Flash memory erase(. 15)
2973:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2974:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 203


2975:Core/Src/stm32f103xx_CMSIS.c ****  */
2976:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_erase(uint16_t Adress) {
 6977              		.loc 2 2976 40
 6978              		.cfi_startproc
 6979              		@ args = 0, pretend = 0, frame = 8
 6980              		@ frame_needed = 1, uses_anonymous_args = 0
 6981 0000 80B5     		push	{r7, lr}
 6982              		.cfi_def_cfa_offset 8
 6983              		.cfi_offset 7, -8
 6984              		.cfi_offset 14, -4
 6985 0002 82B0     		sub	sp, sp, #8
 6986              		.cfi_def_cfa_offset 16
 6987 0004 00AF     		add	r7, sp, #0
 6988              		.cfi_def_cfa_register 7
 6989 0006 0346     		mov	r3, r0
 6990 0008 FB80     		strh	r3, [r7, #6]	@ movhi
2977:Core/Src/stm32f103xx_CMSIS.c ****     //   ,   
2978:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6991              		.loc 2 2978 9
 6992 000a 184B     		ldr	r3, .L368
 6993 000c 1B69     		ldr	r3, [r3, #16]
 6994 000e 03F08003 		and	r3, r3, #128
 6995              		.loc 2 2978 8
 6996 0012 002B     		cmp	r3, #0
 6997 0014 01D0     		beq	.L365
2979:Core/Src/stm32f103xx_CMSIS.c ****         FLASH_Unlock();
 6998              		.loc 2 2979 9
 6999 0016 FFF7FEFF 		bl	FLASH_Unlock
 7000              	.L365:
2980:Core/Src/stm32f103xx_CMSIS.c ****     }
2981:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->CR, FLASH_CR_PER);                //   
 7001              		.loc 2 2981 5
 7002 001a 144B     		ldr	r3, .L368
 7003 001c 1B69     		ldr	r3, [r3, #16]
 7004 001e 134A     		ldr	r2, .L368
 7005 0020 43F00203 		orr	r3, r3, #2
 7006 0024 1361     		str	r3, [r2, #16]
2982:Core/Src/stm32f103xx_CMSIS.c ****     FLASH->AR = Adress;                              //  
 7007              		.loc 2 2982 10
 7008 0026 114A     		ldr	r2, .L368
 7009              		.loc 2 2982 15
 7010 0028 FB88     		ldrh	r3, [r7, #6]
 7011 002a 5361     		str	r3, [r2, #20]
2983:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->CR, FLASH_CR_STRT);               //  
 7012              		.loc 2 2983 5
 7013 002c 0F4B     		ldr	r3, .L368
 7014 002e 1B69     		ldr	r3, [r3, #16]
 7015 0030 0E4A     		ldr	r2, .L368
 7016 0032 43F04003 		orr	r3, r3, #64
 7017 0036 1361     		str	r3, [r2, #16]
2984:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_BSY));       // ,   
 7018              		.loc 2 2984 11
 7019 0038 00BF     		nop
 7020              	.L366:
 7021              		.loc 2 2984 12 discriminator 1
 7022 003a 0C4B     		ldr	r3, .L368
 7023 003c DB68     		ldr	r3, [r3, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 204


 7024 003e 03F00103 		and	r3, r3, #1
 7025              		.loc 2 2984 11 discriminator 1
 7026 0042 002B     		cmp	r3, #0
 7027 0044 F9D1     		bne	.L366
2985:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0);  //   
 7028              		.loc 2 2985 11
 7029 0046 00BF     		nop
 7030              	.L367:
 7031              		.loc 2 2985 12 discriminator 1
 7032 0048 084B     		ldr	r3, .L368
 7033 004a DB68     		ldr	r3, [r3, #12]
 7034 004c 03F02003 		and	r3, r3, #32
 7035              		.loc 2 2985 11 discriminator 1
 7036 0050 002B     		cmp	r3, #0
 7037 0052 F9D0     		beq	.L367
2986:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(FLASH->CR, FLASH_CR_PER);              //  .
 7038              		.loc 2 2986 5
 7039 0054 054B     		ldr	r3, .L368
 7040 0056 1B69     		ldr	r3, [r3, #16]
 7041 0058 044A     		ldr	r2, .L368
 7042 005a 23F00203 		bic	r3, r3, #2
 7043 005e 1361     		str	r3, [r2, #16]
2987:Core/Src/stm32f103xx_CMSIS.c ****     FLASH_Lock();                                    //  
 7044              		.loc 2 2987 5
 7045 0060 FFF7FEFF 		bl	FLASH_Lock
2988:Core/Src/stm32f103xx_CMSIS.c **** }
 7046              		.loc 2 2988 1
 7047 0064 00BF     		nop
 7048 0066 0837     		adds	r7, r7, #8
 7049              		.cfi_def_cfa_offset 8
 7050 0068 BD46     		mov	sp, r7
 7051              		.cfi_def_cfa_register 13
 7052              		@ sp needed
 7053 006a 80BD     		pop	{r7, pc}
 7054              	.L369:
 7055              		.align	2
 7056              	.L368:
 7057 006c 00200240 		.word	1073881088
 7058              		.cfi_endproc
 7059              	.LFE116:
 7061              		.section	.text.FLASH_Page_write,"ax",%progbits
 7062              		.align	1
 7063              		.global	FLASH_Page_write
 7064              		.syntax unified
 7065              		.thumb
 7066              		.thumb_func
 7068              	FLASH_Page_write:
 7069              	.LFB117:
2989:Core/Src/stm32f103xx_CMSIS.c **** 
2990:Core/Src/stm32f103xx_CMSIS.c **** /**
2991:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2992:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2993:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2994:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2995:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2996:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     flash
2997:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  ,     flash
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 205


2998:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2999:Core/Src/stm32f103xx_CMSIS.c ****  */
3000:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_write(uint32_t Adress, uint8_t* Data, uint16_t Size) {
 7070              		.loc 2 3000 70
 7071              		.cfi_startproc
 7072              		@ args = 0, pretend = 0, frame = 24
 7073              		@ frame_needed = 1, uses_anonymous_args = 0
 7074 0000 80B5     		push	{r7, lr}
 7075              		.cfi_def_cfa_offset 8
 7076              		.cfi_offset 7, -8
 7077              		.cfi_offset 14, -4
 7078 0002 86B0     		sub	sp, sp, #24
 7079              		.cfi_def_cfa_offset 32
 7080 0004 00AF     		add	r7, sp, #0
 7081              		.cfi_def_cfa_register 7
 7082 0006 F860     		str	r0, [r7, #12]
 7083 0008 B960     		str	r1, [r7, #8]
 7084 000a 1346     		mov	r3, r2
 7085 000c FB80     		strh	r3, [r7, #6]	@ movhi
3001:Core/Src/stm32f103xx_CMSIS.c ****     //     
3002:Core/Src/stm32f103xx_CMSIS.c ****     //   
3003:Core/Src/stm32f103xx_CMSIS.c ****     if (Size % 2) {
 7086              		.loc 2 3003 9
 7087 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 7088 0010 03F00103 		and	r3, r3, #1
 7089 0014 9BB2     		uxth	r3, r3
 7090              		.loc 2 3003 8
 7091 0016 002B     		cmp	r3, #0
 7092 0018 38D0     		beq	.L371
3004:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);         //   Half-word
 7093              		.loc 2 3004 14
 7094 001a FB88     		ldrh	r3, [r7, #6]
 7095 001c 5B08     		lsrs	r3, r3, #1
 7096 001e FB80     		strh	r3, [r7, #6]	@ movhi
3005:Core/Src/stm32f103xx_CMSIS.c ****         FLASH_Page_erase(Adress);  //   
 7097              		.loc 2 3005 9
 7098 0020 FB68     		ldr	r3, [r7, #12]
 7099 0022 9BB2     		uxth	r3, r3
 7100 0024 1846     		mov	r0, r3
 7101 0026 FFF7FEFF 		bl	FLASH_Page_erase
3006:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   
3007:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 7102              		.loc 2 3007 13
 7103 002a 3B4B     		ldr	r3, .L382
 7104 002c 1B69     		ldr	r3, [r3, #16]
 7105 002e 03F08003 		and	r3, r3, #128
 7106              		.loc 2 3007 12
 7107 0032 002B     		cmp	r3, #0
 7108 0034 01D0     		beq	.L372
3008:Core/Src/stm32f103xx_CMSIS.c ****             FLASH_Unlock();
 7109              		.loc 2 3008 13
 7110 0036 FFF7FEFF 		bl	FLASH_Unlock
 7111              	.L372:
3009:Core/Src/stm32f103xx_CMSIS.c ****         }
3010:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(FLASH->CR, FLASH_CR_PG);  //   "programming"
 7112              		.loc 2 3010 9
 7113 003a 374B     		ldr	r3, .L382
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 206


 7114 003c 1B69     		ldr	r3, [r3, #16]
 7115 003e 364A     		ldr	r2, .L382
 7116 0040 43F00103 		orr	r3, r3, #1
 7117 0044 1361     		str	r3, [r2, #16]
 7118              	.LBB12:
3011:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
3012:Core/Src/stm32f103xx_CMSIS.c ****         for (int i = 0; i < Size; i++) {
 7119              		.loc 2 3012 18
 7120 0046 0023     		movs	r3, #0
 7121 0048 7B61     		str	r3, [r7, #20]
 7122              		.loc 2 3012 9
 7123 004a 0DE0     		b	.L373
 7124              	.L374:
3013:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7125              		.loc 2 3013 64 discriminator 3
 7126 004c 7B69     		ldr	r3, [r7, #20]
 7127 004e 5B00     		lsls	r3, r3, #1
 7128 0050 BA68     		ldr	r2, [r7, #8]
 7129 0052 1344     		add	r3, r3, r2
 7130              		.loc 2 3013 37 discriminator 3
 7131 0054 7A69     		ldr	r2, [r7, #20]
 7132 0056 5200     		lsls	r2, r2, #1
 7133 0058 1146     		mov	r1, r2
 7134              		.loc 2 3013 33 discriminator 3
 7135 005a FA68     		ldr	r2, [r7, #12]
 7136 005c 0A44     		add	r2, r2, r1
 7137              		.loc 2 3013 44 discriminator 3
 7138 005e 1B88     		ldrh	r3, [r3]
 7139              		.loc 2 3013 42 discriminator 3
 7140 0060 1380     		strh	r3, [r2]	@ movhi
3012:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7141              		.loc 2 3012 36 discriminator 3
 7142 0062 7B69     		ldr	r3, [r7, #20]
 7143 0064 0133     		adds	r3, r3, #1
 7144 0066 7B61     		str	r3, [r7, #20]
 7145              	.L373:
3012:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7146              		.loc 2 3012 27 discriminator 1
 7147 0068 FB88     		ldrh	r3, [r7, #6]
3012:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7148              		.loc 2 3012 9 discriminator 1
 7149 006a 7A69     		ldr	r2, [r7, #20]
 7150 006c 9A42     		cmp	r2, r3
 7151 006e EDDB     		blt	.L374
 7152              	.LBE12:
3014:Core/Src/stm32f103xx_CMSIS.c ****         }
3015:Core/Src/stm32f103xx_CMSIS.c ****         //    8 
3016:Core/Src/stm32f103xx_CMSIS.c ****         *(uint16_t*)(Adress + Size * 2) = *((uint8_t*)(Data) + Size * 2);
 7153              		.loc 2 3016 69
 7154 0070 FB88     		ldrh	r3, [r7, #6]
 7155 0072 5B00     		lsls	r3, r3, #1
 7156 0074 1A46     		mov	r2, r3
 7157              		.loc 2 3016 62
 7158 0076 BB68     		ldr	r3, [r7, #8]
 7159 0078 1344     		add	r3, r3, r2
 7160              		.loc 2 3016 43
 7161 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 207


 7162              		.loc 2 3016 36
 7163 007c FB88     		ldrh	r3, [r7, #6]
 7164 007e 5B00     		lsls	r3, r3, #1
 7165 0080 1946     		mov	r1, r3
 7166              		.loc 2 3016 29
 7167 0082 FB68     		ldr	r3, [r7, #12]
 7168 0084 0B44     		add	r3, r3, r1
 7169              		.loc 2 3016 43
 7170 0086 92B2     		uxth	r2, r2
 7171              		.loc 2 3016 41
 7172 0088 1A80     		strh	r2, [r3]	@ movhi
 7173 008a 2AE0     		b	.L381
 7174              	.L371:
3017:Core/Src/stm32f103xx_CMSIS.c ****     }
3018:Core/Src/stm32f103xx_CMSIS.c ****     //   
3019:Core/Src/stm32f103xx_CMSIS.c ****     else {
3020:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);         //   Half-word
 7175              		.loc 2 3020 14
 7176 008c FB88     		ldrh	r3, [r7, #6]
 7177 008e 5B08     		lsrs	r3, r3, #1
 7178 0090 FB80     		strh	r3, [r7, #6]	@ movhi
3021:Core/Src/stm32f103xx_CMSIS.c ****         FLASH_Page_erase(Adress);  //   
 7179              		.loc 2 3021 9
 7180 0092 FB68     		ldr	r3, [r7, #12]
 7181 0094 9BB2     		uxth	r3, r3
 7182 0096 1846     		mov	r0, r3
 7183 0098 FFF7FEFF 		bl	FLASH_Page_erase
3022:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   
3023:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 7184              		.loc 2 3023 13
 7185 009c 1E4B     		ldr	r3, .L382
 7186 009e 1B69     		ldr	r3, [r3, #16]
 7187 00a0 03F08003 		and	r3, r3, #128
 7188              		.loc 2 3023 12
 7189 00a4 002B     		cmp	r3, #0
 7190 00a6 01D0     		beq	.L376
3024:Core/Src/stm32f103xx_CMSIS.c ****             FLASH_Unlock();
 7191              		.loc 2 3024 13
 7192 00a8 FFF7FEFF 		bl	FLASH_Unlock
 7193              	.L376:
3025:Core/Src/stm32f103xx_CMSIS.c ****         }
3026:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(FLASH->CR, FLASH_CR_PG);  //   "programming"
 7194              		.loc 2 3026 9
 7195 00ac 1A4B     		ldr	r3, .L382
 7196 00ae 1B69     		ldr	r3, [r3, #16]
 7197 00b0 194A     		ldr	r2, .L382
 7198 00b2 43F00103 		orr	r3, r3, #1
 7199 00b6 1361     		str	r3, [r2, #16]
 7200              	.LBB13:
3027:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
3028:Core/Src/stm32f103xx_CMSIS.c ****         for (int i = 0; i < Size; i++) {
 7201              		.loc 2 3028 18
 7202 00b8 0023     		movs	r3, #0
 7203 00ba 3B61     		str	r3, [r7, #16]
 7204              		.loc 2 3028 9
 7205 00bc 0DE0     		b	.L377
 7206              	.L378:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 208


3029:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7207              		.loc 2 3029 64 discriminator 3
 7208 00be 3B69     		ldr	r3, [r7, #16]
 7209 00c0 5B00     		lsls	r3, r3, #1
 7210 00c2 BA68     		ldr	r2, [r7, #8]
 7211 00c4 1344     		add	r3, r3, r2
 7212              		.loc 2 3029 37 discriminator 3
 7213 00c6 3A69     		ldr	r2, [r7, #16]
 7214 00c8 5200     		lsls	r2, r2, #1
 7215 00ca 1146     		mov	r1, r2
 7216              		.loc 2 3029 33 discriminator 3
 7217 00cc FA68     		ldr	r2, [r7, #12]
 7218 00ce 0A44     		add	r2, r2, r1
 7219              		.loc 2 3029 44 discriminator 3
 7220 00d0 1B88     		ldrh	r3, [r3]
 7221              		.loc 2 3029 42 discriminator 3
 7222 00d2 1380     		strh	r3, [r2]	@ movhi
3028:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7223              		.loc 2 3028 36 discriminator 3
 7224 00d4 3B69     		ldr	r3, [r7, #16]
 7225 00d6 0133     		adds	r3, r3, #1
 7226 00d8 3B61     		str	r3, [r7, #16]
 7227              	.L377:
3028:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7228              		.loc 2 3028 27 discriminator 1
 7229 00da FB88     		ldrh	r3, [r7, #6]
3028:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 7230              		.loc 2 3028 9 discriminator 1
 7231 00dc 3A69     		ldr	r2, [r7, #16]
 7232 00de 9A42     		cmp	r2, r3
 7233 00e0 EDDB     		blt	.L378
 7234              	.L381:
 7235              	.LBE13:
3030:Core/Src/stm32f103xx_CMSIS.c ****         }
3031:Core/Src/stm32f103xx_CMSIS.c ****     }
3032:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_BSY));
 7236              		.loc 2 3032 11
 7237 00e2 00BF     		nop
 7238              	.L379:
 7239              		.loc 2 3032 12 discriminator 1
 7240 00e4 0C4B     		ldr	r3, .L382
 7241 00e6 DB68     		ldr	r3, [r3, #12]
 7242 00e8 03F00103 		and	r3, r3, #1
 7243              		.loc 2 3032 11 discriminator 1
 7244 00ec 002B     		cmp	r3, #0
 7245 00ee F9D1     		bne	.L379
3033:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0);
 7246              		.loc 2 3033 11
 7247 00f0 00BF     		nop
 7248              	.L380:
 7249              		.loc 2 3033 12 discriminator 1
 7250 00f2 094B     		ldr	r3, .L382
 7251 00f4 DB68     		ldr	r3, [r3, #12]
 7252 00f6 03F02003 		and	r3, r3, #32
 7253              		.loc 2 3033 11 discriminator 1
 7254 00fa 002B     		cmp	r3, #0
 7255 00fc F9D0     		beq	.L380
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 209


3034:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 7256              		.loc 2 3034 5
 7257 00fe 064B     		ldr	r3, .L382
 7258 0100 1B69     		ldr	r3, [r3, #16]
 7259 0102 054A     		ldr	r2, .L382
 7260 0104 23F00103 		bic	r3, r3, #1
 7261 0108 1361     		str	r3, [r2, #16]
3035:Core/Src/stm32f103xx_CMSIS.c ****     FLASH_Lock();
 7262              		.loc 2 3035 5
 7263 010a FFF7FEFF 		bl	FLASH_Lock
3036:Core/Src/stm32f103xx_CMSIS.c **** }
 7264              		.loc 2 3036 1
 7265 010e 00BF     		nop
 7266 0110 1837     		adds	r7, r7, #24
 7267              		.cfi_def_cfa_offset 8
 7268 0112 BD46     		mov	sp, r7
 7269              		.cfi_def_cfa_register 13
 7270              		@ sp needed
 7271 0114 80BD     		pop	{r7, pc}
 7272              	.L383:
 7273 0116 00BF     		.align	2
 7274              	.L382:
 7275 0118 00200240 		.word	1073881088
 7276              		.cfi_endproc
 7277              	.LFE117:
 7279              		.section	.text.FLASH_Read_data,"ax",%progbits
 7280              		.align	1
 7281              		.global	FLASH_Read_data
 7282              		.syntax unified
 7283              		.thumb
 7284              		.thumb_func
 7286              	FLASH_Read_data:
 7287              	.LFB118:
3037:Core/Src/stm32f103xx_CMSIS.c **** 
3038:Core/Src/stm32f103xx_CMSIS.c **** /**
3039:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
3040:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH.
3041:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
3042:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
3043:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash,    
3044:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     
3045:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  .    .
3046:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
3047:Core/Src/stm32f103xx_CMSIS.c ****  */
3048:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Read_data(uint32_t Adress, uint8_t* Data, uint16_t Size) {
 7288              		.loc 2 3048 69
 7289              		.cfi_startproc
 7290              		@ args = 0, pretend = 0, frame = 24
 7291              		@ frame_needed = 1, uses_anonymous_args = 0
 7292              		@ link register save eliminated.
 7293 0000 80B4     		push	{r7}
 7294              		.cfi_def_cfa_offset 4
 7295              		.cfi_offset 7, -4
 7296 0002 87B0     		sub	sp, sp, #28
 7297              		.cfi_def_cfa_offset 32
 7298 0004 00AF     		add	r7, sp, #0
 7299              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 210


 7300 0006 F860     		str	r0, [r7, #12]
 7301 0008 B960     		str	r1, [r7, #8]
 7302 000a 1346     		mov	r3, r2
 7303 000c FB80     		strh	r3, [r7, #6]	@ movhi
3049:Core/Src/stm32f103xx_CMSIS.c ****     //     
3050:Core/Src/stm32f103xx_CMSIS.c ****     //      
3051:Core/Src/stm32f103xx_CMSIS.c ****     if (Size % 2) {
 7304              		.loc 2 3051 9
 7305 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 7306 0010 03F00103 		and	r3, r3, #1
 7307 0014 9BB2     		uxth	r3, r3
 7308              		.loc 2 3051 8
 7309 0016 002B     		cmp	r3, #0
 7310 0018 26D0     		beq	.L385
3052:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);  //   Half-word
 7311              		.loc 2 3052 14
 7312 001a FB88     		ldrh	r3, [r7, #6]
 7313 001c 5B08     		lsrs	r3, r3, #1
 7314 001e FB80     		strh	r3, [r7, #6]	@ movhi
 7315              	.LBB14:
3053:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
3054:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size; i++) {
 7316              		.loc 2 3054 23
 7317 0020 0023     		movs	r3, #0
 7318 0022 FB82     		strh	r3, [r7, #22]	@ movhi
 7319              		.loc 2 3054 9
 7320 0024 0EE0     		b	.L386
 7321              	.L387:
3055:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7322              		.loc 2 3055 62 discriminator 3
 7323 0026 FB8A     		ldrh	r3, [r7, #22]
 7324 0028 5B00     		lsls	r3, r3, #1
 7325 002a 1A46     		mov	r2, r3
 7326              		.loc 2 3055 58 discriminator 3
 7327 002c FB68     		ldr	r3, [r7, #12]
 7328 002e 1344     		add	r3, r3, r2
 7329              		.loc 2 3055 39 discriminator 3
 7330 0030 1946     		mov	r1, r3
 7331              		.loc 2 3055 31 discriminator 3
 7332 0032 FB8A     		ldrh	r3, [r7, #22]
 7333 0034 5B00     		lsls	r3, r3, #1
 7334 0036 BA68     		ldr	r2, [r7, #8]
 7335 0038 1344     		add	r3, r3, r2
 7336              		.loc 2 3055 38 discriminator 3
 7337 003a 0A88     		ldrh	r2, [r1]
 7338              		.loc 2 3055 36 discriminator 3
 7339 003c 1A80     		strh	r2, [r3]	@ movhi
3054:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7340              		.loc 2 3054 41 discriminator 3
 7341 003e FB8A     		ldrh	r3, [r7, #22]
 7342 0040 0133     		adds	r3, r3, #1
 7343 0042 FB82     		strh	r3, [r7, #22]	@ movhi
 7344              	.L386:
3054:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7345              		.loc 2 3054 9 discriminator 1
 7346 0044 FA8A     		ldrh	r2, [r7, #22]
 7347 0046 FB88     		ldrh	r3, [r7, #6]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 211


 7348 0048 9A42     		cmp	r2, r3
 7349 004a ECD3     		bcc	.L387
 7350              	.LBE14:
3056:Core/Src/stm32f103xx_CMSIS.c ****         }
3057:Core/Src/stm32f103xx_CMSIS.c ****         //   8 
3058:Core/Src/stm32f103xx_CMSIS.c ****         *((uint8_t*)Data + Size * 2) = *(uint16_t*)(Adress + Size * 2);
 7351              		.loc 2 3058 67
 7352 004c FB88     		ldrh	r3, [r7, #6]
 7353 004e 5B00     		lsls	r3, r3, #1
 7354 0050 1A46     		mov	r2, r3
 7355              		.loc 2 3058 60
 7356 0052 FB68     		ldr	r3, [r7, #12]
 7357 0054 1344     		add	r3, r3, r2
 7358              		.loc 2 3058 40
 7359 0056 1A88     		ldrh	r2, [r3]
 7360              		.loc 2 3058 33
 7361 0058 FB88     		ldrh	r3, [r7, #6]
 7362 005a 5B00     		lsls	r3, r3, #1
 7363 005c 1946     		mov	r1, r3
 7364              		.loc 2 3058 26
 7365 005e BB68     		ldr	r3, [r7, #8]
 7366 0060 0B44     		add	r3, r3, r1
 7367              		.loc 2 3058 38
 7368 0062 D2B2     		uxtb	r2, r2
 7369 0064 1A70     		strb	r2, [r3]
3059:Core/Src/stm32f103xx_CMSIS.c ****     }  //      
3060:Core/Src/stm32f103xx_CMSIS.c ****     else {
3061:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);  //   Half-word
3062:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
3063:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size; i++) {
3064:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
3065:Core/Src/stm32f103xx_CMSIS.c ****         }
3066:Core/Src/stm32f103xx_CMSIS.c ****     }
3067:Core/Src/stm32f103xx_CMSIS.c **** }
 7370              		.loc 2 3067 1
 7371 0066 18E0     		b	.L391
 7372              	.L385:
3061:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
 7373              		.loc 2 3061 14
 7374 0068 FB88     		ldrh	r3, [r7, #6]
 7375 006a 5B08     		lsrs	r3, r3, #1
 7376 006c FB80     		strh	r3, [r7, #6]	@ movhi
 7377              	.LBB15:
3063:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7378              		.loc 2 3063 23
 7379 006e 0023     		movs	r3, #0
 7380 0070 BB82     		strh	r3, [r7, #20]	@ movhi
3063:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7381              		.loc 2 3063 9
 7382 0072 0EE0     		b	.L389
 7383              	.L390:
3064:Core/Src/stm32f103xx_CMSIS.c ****         }
 7384              		.loc 2 3064 62 discriminator 3
 7385 0074 BB8A     		ldrh	r3, [r7, #20]
 7386 0076 5B00     		lsls	r3, r3, #1
 7387 0078 1A46     		mov	r2, r3
3064:Core/Src/stm32f103xx_CMSIS.c ****         }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 212


 7388              		.loc 2 3064 58 discriminator 3
 7389 007a FB68     		ldr	r3, [r7, #12]
 7390 007c 1344     		add	r3, r3, r2
3064:Core/Src/stm32f103xx_CMSIS.c ****         }
 7391              		.loc 2 3064 39 discriminator 3
 7392 007e 1946     		mov	r1, r3
3064:Core/Src/stm32f103xx_CMSIS.c ****         }
 7393              		.loc 2 3064 31 discriminator 3
 7394 0080 BB8A     		ldrh	r3, [r7, #20]
 7395 0082 5B00     		lsls	r3, r3, #1
 7396 0084 BA68     		ldr	r2, [r7, #8]
 7397 0086 1344     		add	r3, r3, r2
3064:Core/Src/stm32f103xx_CMSIS.c ****         }
 7398              		.loc 2 3064 38 discriminator 3
 7399 0088 0A88     		ldrh	r2, [r1]
3064:Core/Src/stm32f103xx_CMSIS.c ****         }
 7400              		.loc 2 3064 36 discriminator 3
 7401 008a 1A80     		strh	r2, [r3]	@ movhi
3063:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7402              		.loc 2 3063 41 discriminator 3
 7403 008c BB8A     		ldrh	r3, [r7, #20]
 7404 008e 0133     		adds	r3, r3, #1
 7405 0090 BB82     		strh	r3, [r7, #20]	@ movhi
 7406              	.L389:
3063:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7407              		.loc 2 3063 9 discriminator 1
 7408 0092 BA8A     		ldrh	r2, [r7, #20]
 7409 0094 FB88     		ldrh	r3, [r7, #6]
 7410 0096 9A42     		cmp	r2, r3
 7411 0098 ECD3     		bcc	.L390
 7412              	.L391:
 7413              	.LBE15:
 7414              		.loc 2 3067 1
 7415 009a 00BF     		nop
 7416 009c 1C37     		adds	r7, r7, #28
 7417              		.cfi_def_cfa_offset 4
 7418 009e BD46     		mov	sp, r7
 7419              		.cfi_def_cfa_register 13
 7420              		@ sp needed
 7421 00a0 80BC     		pop	{r7}
 7422              		.cfi_restore 7
 7423              		.cfi_def_cfa_offset 0
 7424 00a2 7047     		bx	lr
 7425              		.cfi_endproc
 7426              	.LFE118:
 7428              		.text
 7429              	.Letext0:
 7430              		.file 3 "Drivers/CMSIS/stm32f103xb.h"
 7431              		.file 4 "c:\\dev_tools\\stm32_tools\\gnu-tools-for-stm32.12.3\\tools\\arm-none-eabi\\include\\mach
 7432              		.file 5 "c:\\dev_tools\\stm32_tools\\gnu-tools-for-stm32.12.3\\tools\\arm-none-eabi\\include\\sys\
 7433              		.file 6 "Core/Inc/stm32f103xx_CMSIS.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 213


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f103xx_CMSIS.c
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:18     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:23     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:73     .text.__NVIC_EnableIRQ:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:78     .text.CMSIS_Debug_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:84     .text.CMSIS_Debug_init:00000000 CMSIS_Debug_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:146    .text.CMSIS_Debug_init:00000050 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:153    .text.CMSIS_RCC_SystemClock_72MHz:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:159    .text.CMSIS_RCC_SystemClock_72MHz:00000000 CMSIS_RCC_SystemClock_72MHz
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:327    .text.CMSIS_RCC_SystemClock_72MHz:00000124 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:333    .text.CMSIS_SysTick_Timer_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:339    .text.CMSIS_SysTick_Timer_init:00000000 CMSIS_SysTick_Timer_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:403    .text.CMSIS_SysTick_Timer_init:0000005c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:413    .bss.SysTimer_ms:00000000 SysTimer_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:410    .bss.SysTimer_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:420    .bss.Delay_counter_ms:00000000 Delay_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:417    .bss.Delay_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:427    .bss.Timeout_counter_ms:00000000 Timeout_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:424    .bss.Timeout_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:430    .text.Delay_ms:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:436    .text.Delay_ms:00000000 Delay_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:479    .text.Delay_ms:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:484    .text.SysTick_Handler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:490    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:546    .text.SysTick_Handler:0000003c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:553    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:559    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 CMSIS_PC13_OUTPUT_Push_Pull_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:602    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:608    .text.CMSIS_GPIO_MODE_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:613    .text.CMSIS_GPIO_MODE_Set:00000000 CMSIS_GPIO_MODE_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:711    .text.CMSIS_GPIO_SPEED_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:716    .text.CMSIS_GPIO_SPEED_Set:00000000 CMSIS_GPIO_SPEED_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:813    .text.CMSIS_GPIO_CNF_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:818    .text.CMSIS_GPIO_CNF_Set:00000000 CMSIS_GPIO_CNF_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:902    .text.CMSIS_GPIO_Reg_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:907    .text.CMSIS_GPIO_Reg_Set:00000000 CMSIS_GPIO_Reg_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1011   .text.CMSIS_GPIO_Reg_Set:0000008c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1015   .text.CMSIS_GPIO_Reg_Set:0000009c $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1093   .text.CMSIS_GPIO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1099   .text.CMSIS_GPIO_init:00000000 CMSIS_GPIO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1260   .text.CMSIS_GPIO_init:000000f8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1270   .text.CMSIS_Blink_PC13:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1276   .text.CMSIS_Blink_PC13:00000000 CMSIS_Blink_PC13
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1318   .text.CMSIS_Blink_PC13:0000002c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1323   .text.CMSIS_PA8_MCO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1329   .text.CMSIS_PA8_MCO_init:00000000 CMSIS_PA8_MCO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1378   .text.CMSIS_PA8_MCO_init:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1384   .text.CMSIS_RCC_AFIO_enable:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1390   .text.CMSIS_RCC_AFIO_enable:00000000 CMSIS_RCC_AFIO_enable
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1420   .text.CMSIS_RCC_AFIO_enable:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1425   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1431   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 CMSIS_AFIO_EXTICR1_B0_select
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1462   .text.CMSIS_AFIO_EXTICR1_B0_select:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1467   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1473   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 CMSIS_PB0_INPUT_Pull_Down_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1521   .text.CMSIS_PB0_INPUT_Pull_Down_init:0000003c $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 214


C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1527   .text.CMSIS_EXTI_0_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1533   .text.CMSIS_EXTI_0_init:00000000 CMSIS_EXTI_0_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1566   .text.CMSIS_EXTI_0_init:00000028 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1571   .text.EXTI0_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1577   .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1607   .text.EXTI0_IRQHandler:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1612   .text.CMSIS_TIM3_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1618   .text.CMSIS_TIM3_init:00000000 CMSIS_TIM3_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1728   .text.CMSIS_TIM3_init:000000c0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1734   .text.CMSIS_TIM4_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1740   .text.CMSIS_TIM4_init:00000000 CMSIS_TIM4_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1887   .text.CMSIS_TIM4_init:00000108 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1893   .text.CMSIS_TIM3_init_Gated_Mode:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:1899   .text.CMSIS_TIM3_init_Gated_Mode:00000000 CMSIS_TIM3_init_Gated_Mode
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2071   .text.CMSIS_TIM3_init_Gated_Mode:0000013c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2078   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2084   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 CMSIS_TIM3_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2175   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2182   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2188   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 CMSIS_TIM3_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2279   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2286   .text.TIM3_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2292   .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2330   .text.TIM3_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2335   .text.TIM4_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2341   .text.TIM4_IRQHandler:00000000 TIM4_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2379   .text.TIM4_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2384   .text.CMSIS_TIM1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2390   .text.CMSIS_TIM1_init:00000000 CMSIS_TIM1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2499   .text.CMSIS_TIM1_init:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2505   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2511   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 CMSIS_TIM1_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2602   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2609   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2615   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 CMSIS_TIM1_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2706   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2713   .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2719   .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2757   .text.TIM1_UP_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2766   .bss.ADC_RAW_Data:00000000 ADC_RAW_Data
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2763   .bss.ADC_RAW_Data:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2769   .text.CMSIS_ADC_DMA_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:2775   .text.CMSIS_ADC_DMA_init:00000000 CMSIS_ADC_DMA_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3082   .text.CMSIS_ADC_DMA_init:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3092   .text.ADC1_2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3098   .text.ADC1_2_IRQHandler:00000000 ADC1_2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3133   .text.ADC1_2_IRQHandler:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3138   .text.DMA1_Channel1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3144   .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3198   .text.DMA1_Channel1_IRQHandler:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3207   .bss.husart1:00000000 husart1
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3204   .bss.husart1:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3214   .bss.husart2:00000000 husart2
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3211   .bss.husart2:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3217   .text.CMSIS_USART1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3223   .text.CMSIS_USART1_Init:00000000 CMSIS_USART1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3402   .text.CMSIS_USART1_Init:00000148 $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 215


C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3409   .text.CMSIS_USART2_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3415   .text.CMSIS_USART2_Init:00000000 CMSIS_USART2_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3594   .text.CMSIS_USART2_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3601   .text.USART1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3607   .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3680   .text.USART1_IRQHandler:00000054 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3686   .text.USART2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3692   .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3765   .text.USART2_IRQHandler:00000054 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3771   .text.CMSIS_USART_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3777   .text.CMSIS_USART_Transmit:00000000 CMSIS_USART_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3889   .text.CMSIS_USART_Transmit:00000080 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3894   .text.CMSIS_I2C_Reset:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3900   .text.CMSIS_I2C_Reset:00000000 CMSIS_I2C_Reset
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3963   .text.CMSIS_I2C_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:3969   .text.CMSIS_I2C_Init:00000000 CMSIS_I2C_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4246   .text.CMSIS_I2C_Init:000001fc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4254   .text.CMSIS_I2C_Adress_Device_Scan:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4260   .text.CMSIS_I2C_Adress_Device_Scan:00000000 CMSIS_I2C_Adress_Device_Scan
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4470   .text.CMSIS_I2C_Adress_Device_Scan:00000134 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4476   .text.CMSIS_I2C_Data_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4482   .text.CMSIS_I2C_Data_Transmit:00000000 CMSIS_I2C_Data_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4785   .text.CMSIS_I2C_Data_Transmit:000001ac $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4791   .text.CMSIS_I2C_Data_Receive:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:4797   .text.CMSIS_I2C_Data_Receive:00000000 CMSIS_I2C_Data_Receive
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5137   .text.CMSIS_I2C_Data_Receive:000001e8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5143   .text.CMSIS_I2C_MemWrite:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5149   .text.CMSIS_I2C_MemWrite:00000000 CMSIS_I2C_MemWrite
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5511   .text.CMSIS_I2C_MemWrite:00000210 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5517   .text.CMSIS_I2C_MemRead:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5523   .text.CMSIS_I2C_MemRead:00000000 CMSIS_I2C_MemRead
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5920   .text.CMSIS_I2C_MemRead:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:5924   .text.CMSIS_I2C_MemRead:00000248 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6014   .text.CMSIS_SPI1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6020   .text.CMSIS_SPI1_init:00000000 CMSIS_SPI1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6228   .text.CMSIS_SPI1_init:00000184 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6235   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6241   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 CMSIS_SPI_Data_Transmit_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6395   .text.CMSIS_SPI_Data_Transmit_8BIT:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6400   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6406   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 CMSIS_SPI_Data_Transmit_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6561   .text.CMSIS_SPI_Data_Transmit_16BIT:000000bc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6566   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6572   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 CMSIS_SPI_Data_Receive_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6718   .text.CMSIS_SPI_Data_Receive_8BIT:000000b0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6723   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6729   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 CMSIS_SPI_Data_Receive_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6876   .text.CMSIS_SPI_Data_Receive_16BIT:000000b4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6881   .text.FLASH_Unlock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6887   .text.FLASH_Unlock:00000000 FLASH_Unlock
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6921   .text.FLASH_Unlock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6928   .text.FLASH_Lock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6934   .text.FLASH_Lock:00000000 FLASH_Lock
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6964   .text.FLASH_Lock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6969   .text.FLASH_Page_erase:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:6975   .text.FLASH_Page_erase:00000000 FLASH_Page_erase
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:7057   .text.FLASH_Page_erase:0000006c $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s 			page 216


C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:7062   .text.FLASH_Page_write:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:7068   .text.FLASH_Page_write:00000000 FLASH_Page_write
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:7275   .text.FLASH_Page_write:00000118 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:7280   .text.FLASH_Read_data:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfNWxFz.s:7286   .text.FLASH_Read_data:00000000 FLASH_Read_data
                           .group:00000000 wm4.0.57948b105342b2a9a91afe6dac72b4ef
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:00000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.67.b6eeac091bd5021affc70d37cb61b8a9
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.128.e04db33ca09c4e9955b79cb06c844157
                           .group:00000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:00000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:00000000 wm4.main.h.12.86b8b049dc25373394803537fe28a665

NO UNDEFINED SYMBOLS
