# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project3_P2/DSD2_Project3_P2.srcs/sources_1/new/Control_Unit.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/new/full_adder.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/new/ripple_carry.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/new/multiplier.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/notN.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/sllN.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/srlN.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/sraN.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/log_and.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/log_or.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/imports/new/log_xor.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/new/alu4.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/bcd_seven_seg_converter.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/DSD2_Project5.srcs/sources_1/new/data_memory.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Hw/dsd2_project4/dsd2_project4.srcs/sources_1/new/execute_stage.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project3_P2/reg_file.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project3_P2/DSD2_Project3_P2.srcs/sources_1/new/instruction_decode.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project3/DSD2_Project3.srcs/sources_1/new/instruction_mem.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project3/DSD2_Project3.srcs/sources_1/new/instruction_fetch.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/seven_seg_controller.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/DSD2_Project5.srcs/sources_1/new/memory_stage.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/imports/Documents/DSD2 Projects/DSD2_Project5/DSD2_Project5.srcs/sources_1/new/writeback_stage.vhd" \
"../../../../DSD2_Project6.srcs/sources_1/new/micro_processor.vhd" \
"../../../../DSD2_Project6.srcs/sim_1/new/microprocessor_tb.vhd" \

# Do not sort compile order
nosort
