<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/lib/include/neorv32.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">neorv32.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Main NEORV32 core library include file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &lt;limits.h&gt;</code><br />
<code>#include &lt;unistd.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &quot;<a class="el" href="neorv32__intrinsics_8h_source.html">neorv32_intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu_8h_source.html">neorv32_cpu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu__amo_8h_source.html">neorv32_cpu_amo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu__csr_8h_source.html">neorv32_cpu_csr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu__cfu_8h_source.html">neorv32_cpu_cfu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__rte_8h_source.html">neorv32_rte.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cfs_8h_source.html">neorv32_cfs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__crc_8h_source.html">neorv32_crc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__dm_8h_source.html">neorv32_dm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__dma_8h_source.html">neorv32_dma.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__gpio_8h_source.html">neorv32_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__gptmr_8h_source.html">neorv32_gptmr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__mtime_8h_source.html">neorv32_mtime.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__neoled_8h_source.html">neorv32_neoled.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__onewire_8h_source.html">neorv32_onewire.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__pwm_8h_source.html">neorv32_pwm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__sdi_8h_source.html">neorv32_sdi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__slink_8h_source.html">neorv32_slink.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__spi_8h_source.html">neorv32_spi.h</a>&quot;</code><br />
<code>#include &quot;neorv32_sysinfo.h&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__trng_8h_source.html">neorv32_trng.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__twi_8h_source.html">neorv32_twi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__uart_8h_source.html">neorv32_uart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__wdt_8h_source.html">neorv32_wdt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__xip_8h_source.html">neorv32_xip.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__xirq_8h_source.html">neorv32_xirq.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="legacy_8h_source.html">legacy.h</a>&quot;</code><br />
</div>
<p><a href="neorv32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Watchdog Timer (WDT)</div></td></tr>
<tr class="memitem:a134fed1f8a930db23214dfd28d767247" id="r_a134fed1f8a930db23214dfd28d767247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a134fed1f8a930db23214dfd28d767247">WDT_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d">CSR_MIE_FIRQ0E</a></td></tr>
<tr class="separator:a134fed1f8a930db23214dfd28d767247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77067d50fd69064e38e856629ab77870" id="r_a77067d50fd69064e38e856629ab77870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a77067d50fd69064e38e856629ab77870">WDT_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00">CSR_MIP_FIRQ0P</a></td></tr>
<tr class="separator:a77067d50fd69064e38e856629ab77870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b78ea8c8329c94900e9d123e877dbe" id="r_a84b78ea8c8329c94900e9d123e877dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a84b78ea8c8329c94900e9d123e877dbe">WDT_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab36a403cd7b833439ce7f9a708c33922">RTE_TRAP_FIRQ_0</a></td></tr>
<tr class="separator:a84b78ea8c8329c94900e9d123e877dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9629a6cbdf5b1d1317922b2284de730" id="r_ad9629a6cbdf5b1d1317922b2284de730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad9629a6cbdf5b1d1317922b2284de730">WDT_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1">TRAP_CODE_FIRQ_0</a></td></tr>
<tr class="separator:ad9629a6cbdf5b1d1317922b2284de730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Custom Functions Subsystem (CFS)</div></td></tr>
<tr class="memitem:ace79ee46daf3a1b689d9fe79dfcd6627" id="r_ace79ee46daf3a1b689d9fe79dfcd6627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ace79ee46daf3a1b689d9fe79dfcd6627">CFS_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb">CSR_MIE_FIRQ1E</a></td></tr>
<tr class="separator:ace79ee46daf3a1b689d9fe79dfcd6627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae182648a2c23d070b9db0295388e001" id="r_aae182648a2c23d070b9db0295388e001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aae182648a2c23d070b9db0295388e001">CFS_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52">CSR_MIP_FIRQ1P</a></td></tr>
<tr class="separator:aae182648a2c23d070b9db0295388e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095f41fbefaa7acc1bfdd65cd3ce06ea" id="r_a095f41fbefaa7acc1bfdd65cd3ce06ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a095f41fbefaa7acc1bfdd65cd3ce06ea">CFS_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab199b53a1458017fa5278e0aeecf41fd">RTE_TRAP_FIRQ_1</a></td></tr>
<tr class="separator:a095f41fbefaa7acc1bfdd65cd3ce06ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6b2ae3fba20ff80bfb59735f179c26" id="r_aae6b2ae3fba20ff80bfb59735f179c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aae6b2ae3fba20ff80bfb59735f179c26">CFS_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7">TRAP_CODE_FIRQ_1</a></td></tr>
<tr class="separator:aae6b2ae3fba20ff80bfb59735f179c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Primary Universal Asynchronous Receiver/Transmitter (UART0)</div></td></tr>
<tr class="memitem:a6b55ce6abe6b141000a6bb00949169e9" id="r_a6b55ce6abe6b141000a6bb00949169e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6b55ce6abe6b141000a6bb00949169e9">UART0_RX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7">CSR_MIE_FIRQ2E</a></td></tr>
<tr class="separator:a6b55ce6abe6b141000a6bb00949169e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b738b26abb2b951f1f5c5d9525d7701" id="r_a0b738b26abb2b951f1f5c5d9525d7701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0b738b26abb2b951f1f5c5d9525d7701">UART0_RX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e">CSR_MIP_FIRQ2P</a></td></tr>
<tr class="separator:a0b738b26abb2b951f1f5c5d9525d7701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8588cca20d5e36f74c5207c376389a1" id="r_ae8588cca20d5e36f74c5207c376389a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae8588cca20d5e36f74c5207c376389a1">UART0_RX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa29ffa3108fadc78bf375773c3232c489">RTE_TRAP_FIRQ_2</a></td></tr>
<tr class="separator:ae8588cca20d5e36f74c5207c376389a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a849638eff31f2e1955bdc53d4fc84d" id="r_a7a849638eff31f2e1955bdc53d4fc84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7a849638eff31f2e1955bdc53d4fc84d">UART0_RX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7">TRAP_CODE_FIRQ_2</a></td></tr>
<tr class="separator:a7a849638eff31f2e1955bdc53d4fc84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff756a395771f22c5f412f23f177ea7d" id="r_aff756a395771f22c5f412f23f177ea7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aff756a395771f22c5f412f23f177ea7d">UART0_TX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db">CSR_MIE_FIRQ3E</a></td></tr>
<tr class="separator:aff756a395771f22c5f412f23f177ea7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbe29166bb77bc045ad0e3db68e57e9" id="r_addbe29166bb77bc045ad0e3db68e57e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#addbe29166bb77bc045ad0e3db68e57e9">UART0_TX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155">CSR_MIP_FIRQ3P</a></td></tr>
<tr class="separator:addbe29166bb77bc045ad0e3db68e57e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc37695ca169bc0eb93898e7aeeee58" id="r_a9dc37695ca169bc0eb93898e7aeeee58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9dc37695ca169bc0eb93898e7aeeee58">UART0_TX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa4a74188fd87ea17a594ac6fe8ddf71be">RTE_TRAP_FIRQ_3</a></td></tr>
<tr class="separator:a9dc37695ca169bc0eb93898e7aeeee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50df423fdba86bb83bc5d90a4c3bb20" id="r_ab50df423fdba86bb83bc5d90a4c3bb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab50df423fdba86bb83bc5d90a4c3bb20">UART0_TX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0">TRAP_CODE_FIRQ_3</a></td></tr>
<tr class="separator:ab50df423fdba86bb83bc5d90a4c3bb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Secondary Universal Asynchronous Receiver/Transmitter (UART1)</div></td></tr>
<tr class="memitem:a6c118c1784d8446360b00cde97437ca7" id="r_a6c118c1784d8446360b00cde97437ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6c118c1784d8446360b00cde97437ca7">UART1_RX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc">CSR_MIE_FIRQ4E</a></td></tr>
<tr class="separator:a6c118c1784d8446360b00cde97437ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e70d3a4e2973d224643813fcf315a20" id="r_a2e70d3a4e2973d224643813fcf315a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2e70d3a4e2973d224643813fcf315a20">UART1_RX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8">CSR_MIP_FIRQ4P</a></td></tr>
<tr class="separator:a2e70d3a4e2973d224643813fcf315a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c351f5ea19ac9ea864155be9cc0b4b" id="r_ab1c351f5ea19ac9ea864155be9cc0b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab1c351f5ea19ac9ea864155be9cc0b4b">UART1_RX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa8b39868bf91da54f9ec492918e0c01ff">RTE_TRAP_FIRQ_4</a></td></tr>
<tr class="separator:ab1c351f5ea19ac9ea864155be9cc0b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b9eb2ee1f411d7fccdf4fe263214e1" id="r_ad0b9eb2ee1f411d7fccdf4fe263214e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad0b9eb2ee1f411d7fccdf4fe263214e1">UART1_RX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a></td></tr>
<tr class="separator:ad0b9eb2ee1f411d7fccdf4fe263214e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0039bae3454a22e71d64e70d674f5d6a" id="r_a0039bae3454a22e71d64e70d674f5d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0039bae3454a22e71d64e70d674f5d6a">UART1_TX_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698">CSR_MIE_FIRQ5E</a></td></tr>
<tr class="separator:a0039bae3454a22e71d64e70d674f5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4060532b7aa390623f54720460a2680" id="r_ac4060532b7aa390623f54720460a2680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac4060532b7aa390623f54720460a2680">UART1_TX_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677">CSR_MIP_FIRQ5P</a></td></tr>
<tr class="separator:ac4060532b7aa390623f54720460a2680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af270d7ae8b1cde30e44eb9142491d3" id="r_a6af270d7ae8b1cde30e44eb9142491d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a6af270d7ae8b1cde30e44eb9142491d3">UART1_TX_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa01f562418ddbbb6b84be168673deeea9">RTE_TRAP_FIRQ_5</a></td></tr>
<tr class="separator:a6af270d7ae8b1cde30e44eb9142491d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc50287c7a53982761a8116396ff7dd" id="r_a4cc50287c7a53982761a8116396ff7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4cc50287c7a53982761a8116396ff7dd">UART1_TX_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757">TRAP_CODE_FIRQ_5</a></td></tr>
<tr class="separator:a4cc50287c7a53982761a8116396ff7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Serial Peripheral Interface (SPI)</div></td></tr>
<tr class="memitem:ab8fcd3f80c373eb0f9d0fc6bf64ca626" id="r_ab8fcd3f80c373eb0f9d0fc6bf64ca626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab8fcd3f80c373eb0f9d0fc6bf64ca626">SPI_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a">CSR_MIE_FIRQ6E</a></td></tr>
<tr class="separator:ab8fcd3f80c373eb0f9d0fc6bf64ca626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f58f746febb29a9828447c733f8043" id="r_ab2f58f746febb29a9828447c733f8043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab2f58f746febb29a9828447c733f8043">SPI_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e">CSR_MIP_FIRQ6P</a></td></tr>
<tr class="separator:ab2f58f746febb29a9828447c733f8043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1cd9ec9f80da2080e5d0d35cc524dd" id="r_a4c1cd9ec9f80da2080e5d0d35cc524dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4c1cd9ec9f80da2080e5d0d35cc524dd">SPI_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aac9fb28ea8bafff182f12c29d2fad6998">RTE_TRAP_FIRQ_6</a></td></tr>
<tr class="separator:a4c1cd9ec9f80da2080e5d0d35cc524dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c212f1f5d8ee2a5921b3b2b19e9cc4" id="r_a83c212f1f5d8ee2a5921b3b2b19e9cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a83c212f1f5d8ee2a5921b3b2b19e9cc4">SPI_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473">TRAP_CODE_FIRQ_6</a></td></tr>
<tr class="separator:a83c212f1f5d8ee2a5921b3b2b19e9cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Two-Wire Interface (TWI)</div></td></tr>
<tr class="memitem:a0913144fce247e24ccd0f178b9ac32b7" id="r_a0913144fce247e24ccd0f178b9ac32b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0913144fce247e24ccd0f178b9ac32b7">TWI_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8">CSR_MIE_FIRQ7E</a></td></tr>
<tr class="separator:a0913144fce247e24ccd0f178b9ac32b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b80113ca718fbdc50d75e1ec96a1ff" id="r_a48b80113ca718fbdc50d75e1ec96a1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a48b80113ca718fbdc50d75e1ec96a1ff">TWI_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a">CSR_MIP_FIRQ7P</a></td></tr>
<tr class="separator:a48b80113ca718fbdc50d75e1ec96a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac29f2f7bace5ba92b2b68a4541a60c" id="r_a1ac29f2f7bace5ba92b2b68a4541a60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1ac29f2f7bace5ba92b2b68a4541a60c">TWI_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa73bb84f7b6c7528bec552ac1d3e9ccdb">RTE_TRAP_FIRQ_7</a></td></tr>
<tr class="separator:a1ac29f2f7bace5ba92b2b68a4541a60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afc1a759116d4d73a199ef769bced47" id="r_a0afc1a759116d4d73a199ef769bced47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0afc1a759116d4d73a199ef769bced47">TWI_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26">TRAP_CODE_FIRQ_7</a></td></tr>
<tr class="separator:a0afc1a759116d4d73a199ef769bced47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">External Interrupt Controller (XIRQ)</div></td></tr>
<tr class="memitem:afe0cb262d517c7da73d6b5dc78886334" id="r_afe0cb262d517c7da73d6b5dc78886334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afe0cb262d517c7da73d6b5dc78886334">XIRQ_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e">CSR_MIE_FIRQ8E</a></td></tr>
<tr class="separator:afe0cb262d517c7da73d6b5dc78886334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866768963f8648363dce40de9f34d61b" id="r_a866768963f8648363dce40de9f34d61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a866768963f8648363dce40de9f34d61b">XIRQ_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580">CSR_MIP_FIRQ8P</a></td></tr>
<tr class="separator:a866768963f8648363dce40de9f34d61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95387d3482ec8e5c1d734805fdf64fa5" id="r_a95387d3482ec8e5c1d734805fdf64fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a95387d3482ec8e5c1d734805fdf64fa5">XIRQ_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa3edbf47bd9a278e100bb808c8bb68308">RTE_TRAP_FIRQ_8</a></td></tr>
<tr class="separator:a95387d3482ec8e5c1d734805fdf64fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b9a7444833b5581df073661deb8f3a" id="r_a16b9a7444833b5581df073661deb8f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a16b9a7444833b5581df073661deb8f3a">XIRQ_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916">TRAP_CODE_FIRQ_8</a></td></tr>
<tr class="separator:a16b9a7444833b5581df073661deb8f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Smart LED Controller (NEOLED)</div></td></tr>
<tr class="memitem:a8d0409818600c0b2acfe8253e8f027b8" id="r_a8d0409818600c0b2acfe8253e8f027b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8d0409818600c0b2acfe8253e8f027b8">NEOLED_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19">CSR_MIE_FIRQ9E</a></td></tr>
<tr class="separator:a8d0409818600c0b2acfe8253e8f027b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded7d7f5f4ba3a6d90f9a29e62a8cfab" id="r_aded7d7f5f4ba3a6d90f9a29e62a8cfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aded7d7f5f4ba3a6d90f9a29e62a8cfab">NEOLED_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e">CSR_MIP_FIRQ9P</a></td></tr>
<tr class="separator:aded7d7f5f4ba3a6d90f9a29e62a8cfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6cfc3f580c4dfe1e213009ee450c58" id="r_aca6cfc3f580c4dfe1e213009ee450c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aca6cfc3f580c4dfe1e213009ee450c58">NEOLED_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa2cd04189d91465dad2bc2a8852406b76">RTE_TRAP_FIRQ_9</a></td></tr>
<tr class="separator:aca6cfc3f580c4dfe1e213009ee450c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a2ac455d7426992de6877ea7325f21" id="r_ab4a2ac455d7426992de6877ea7325f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab4a2ac455d7426992de6877ea7325f21">NEOLED_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4">TRAP_CODE_FIRQ_9</a></td></tr>
<tr class="separator:ab4a2ac455d7426992de6877ea7325f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Direct Memory Access Controller (DMA)</div></td></tr>
<tr class="memitem:ace46f95dec73b33bf2535eb653bf8f65" id="r_ace46f95dec73b33bf2535eb653bf8f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ace46f95dec73b33bf2535eb653bf8f65">DMA_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a">CSR_MIE_FIRQ10E</a></td></tr>
<tr class="separator:ace46f95dec73b33bf2535eb653bf8f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa2b25383e6d05cf26f3517091ddbbf" id="r_a1fa2b25383e6d05cf26f3517091ddbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1fa2b25383e6d05cf26f3517091ddbbf">DMA_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba">CSR_MIP_FIRQ10P</a></td></tr>
<tr class="separator:a1fa2b25383e6d05cf26f3517091ddbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568b54ba7dfdae736d8d685dc4d32113" id="r_a568b54ba7dfdae736d8d685dc4d32113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a568b54ba7dfdae736d8d685dc4d32113">DMA_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aadebcc4d91aea1364b1481111f1060c52">RTE_TRAP_FIRQ_10</a></td></tr>
<tr class="separator:a568b54ba7dfdae736d8d685dc4d32113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e81443af8a4ce2db3a4e3c1a8fb784" id="r_ad2e81443af8a4ce2db3a4e3c1a8fb784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad2e81443af8a4ce2db3a4e3c1a8fb784">DMA_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42">TRAP_CODE_FIRQ_10</a></td></tr>
<tr class="separator:ad2e81443af8a4ce2db3a4e3c1a8fb784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Serial Data Interface (SDI)</div></td></tr>
<tr class="memitem:a30cf20b6d704c50cc5c46238bb43646f" id="r_a30cf20b6d704c50cc5c46238bb43646f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a30cf20b6d704c50cc5c46238bb43646f">SDI_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd">CSR_MIE_FIRQ11E</a></td></tr>
<tr class="separator:a30cf20b6d704c50cc5c46238bb43646f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68611c0dfbe331739eff10230ac3fede" id="r_a68611c0dfbe331739eff10230ac3fede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a68611c0dfbe331739eff10230ac3fede">SDI_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544">CSR_MIP_FIRQ11P</a></td></tr>
<tr class="separator:a68611c0dfbe331739eff10230ac3fede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ff72ea560d7e1462787dc31bd467cf" id="r_aa0ff72ea560d7e1462787dc31bd467cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa0ff72ea560d7e1462787dc31bd467cf">SDI_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab49ff0110481f22da22a085d2633a0e0">RTE_TRAP_FIRQ_11</a></td></tr>
<tr class="separator:aa0ff72ea560d7e1462787dc31bd467cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68925ca3f482f148caedd36118fd8d79" id="r_a68925ca3f482f148caedd36118fd8d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a68925ca3f482f148caedd36118fd8d79">SDI_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334">TRAP_CODE_FIRQ_11</a></td></tr>
<tr class="separator:a68925ca3f482f148caedd36118fd8d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">General Purpose Timer (GPTMR)</div></td></tr>
<tr class="memitem:a0a59186908b498cb92273b7767966e26" id="r_a0a59186908b498cb92273b7767966e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0a59186908b498cb92273b7767966e26">GPTMR_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943">CSR_MIE_FIRQ12E</a></td></tr>
<tr class="separator:a0a59186908b498cb92273b7767966e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3164d123ddddd07750f868e67d82d8" id="r_a4a3164d123ddddd07750f868e67d82d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4a3164d123ddddd07750f868e67d82d8">GPTMR_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792">CSR_MIP_FIRQ12P</a></td></tr>
<tr class="separator:a4a3164d123ddddd07750f868e67d82d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac38deeef36de0a474ab238a3054f860" id="r_aac38deeef36de0a474ab238a3054f860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aac38deeef36de0a474ab238a3054f860">GPTMR_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aaecea4f1d524a33d02324382357b2bcb9">RTE_TRAP_FIRQ_12</a></td></tr>
<tr class="separator:aac38deeef36de0a474ab238a3054f860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445543c36d1f78477aa8ea4841c720a1" id="r_a445543c36d1f78477aa8ea4841c720a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a445543c36d1f78477aa8ea4841c720a1">GPTMR_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c">TRAP_CODE_FIRQ_12</a></td></tr>
<tr class="separator:a445543c36d1f78477aa8ea4841c720a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">1-Wire Interface Controller (ONEWIRE)</div></td></tr>
<tr class="memitem:a8bb1918679e32e898af2d485cfa44afb" id="r_a8bb1918679e32e898af2d485cfa44afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8bb1918679e32e898af2d485cfa44afb">ONEWIRE_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f">CSR_MIE_FIRQ13E</a></td></tr>
<tr class="separator:a8bb1918679e32e898af2d485cfa44afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3853ef999f99ca062e6025038811d0f0" id="r_a3853ef999f99ca062e6025038811d0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3853ef999f99ca062e6025038811d0f0">ONEWIRE_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570">CSR_MIP_FIRQ13P</a></td></tr>
<tr class="separator:a3853ef999f99ca062e6025038811d0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142f4a1c754edfab292706618d427b94" id="r_a142f4a1c754edfab292706618d427b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a142f4a1c754edfab292706618d427b94">ONEWIRE_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa609613cf25bb8f2d0e323089d6798220">RTE_TRAP_FIRQ_13</a></td></tr>
<tr class="separator:a142f4a1c754edfab292706618d427b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7aaa405a7d1fcd71a36c4b6b5a4081" id="r_a3e7aaa405a7d1fcd71a36c4b6b5a4081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3e7aaa405a7d1fcd71a36c4b6b5a4081">ONEWIRE_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9">TRAP_CODE_FIRQ_13</a></td></tr>
<tr class="separator:a3e7aaa405a7d1fcd71a36c4b6b5a4081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Stream Link Interface (SLINK)</div></td></tr>
<tr class="memitem:a64a92fa91268599d601cd56ab2b84b55" id="r_a64a92fa91268599d601cd56ab2b84b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a64a92fa91268599d601cd56ab2b84b55">SLINK_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b">CSR_MIE_FIRQ14E</a></td></tr>
<tr class="separator:a64a92fa91268599d601cd56ab2b84b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523d2a0ce4a1589a91414b89ca3cd2c0" id="r_a523d2a0ce4a1589a91414b89ca3cd2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a523d2a0ce4a1589a91414b89ca3cd2c0">SLINK_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d">CSR_MIP_FIRQ14P</a></td></tr>
<tr class="separator:a523d2a0ce4a1589a91414b89ca3cd2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec33388fe08a7162986554f3b2e348d2" id="r_aec33388fe08a7162986554f3b2e348d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aec33388fe08a7162986554f3b2e348d2">SLINK_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aaadd66d9b9c33a6869fa3c30e1e434313">RTE_TRAP_FIRQ_14</a></td></tr>
<tr class="separator:aec33388fe08a7162986554f3b2e348d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e11d4944a892054ad26d2289c8dadb2" id="r_a5e11d4944a892054ad26d2289c8dadb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5e11d4944a892054ad26d2289c8dadb2">SLINK_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e">TRAP_CODE_FIRQ_14</a></td></tr>
<tr class="separator:a5e11d4944a892054ad26d2289c8dadb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">True-Random Number Generator (TRNG)</div></td></tr>
<tr class="memitem:a2896d832852c016eb85210b523642f11" id="r_a2896d832852c016eb85210b523642f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2896d832852c016eb85210b523642f11">TRNG_FIRQ_ENABLE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1">CSR_MIE_FIRQ15E</a></td></tr>
<tr class="separator:a2896d832852c016eb85210b523642f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c387ca4e2736a27056c11819947c84a" id="r_a9c387ca4e2736a27056c11819947c84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9c387ca4e2736a27056c11819947c84a">TRNG_FIRQ_PENDING</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d">CSR_MIP_FIRQ15P</a></td></tr>
<tr class="separator:a9c387ca4e2736a27056c11819947c84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa705a674acf3fd6c8cb294eaf11c5e" id="r_afaa705a674acf3fd6c8cb294eaf11c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afaa705a674acf3fd6c8cb294eaf11c5e">TRNG_RTE_ID</a>&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa1d18312227bfd5332ebcc1f74c979dbe">RTE_TRAP_FIRQ_15</a></td></tr>
<tr class="separator:afaa705a674acf3fd6c8cb294eaf11c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e34802c61a01fd6cba46e3f92d5ac1" id="r_a11e34802c61a01fd6cba46e3f92d5ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a11e34802c61a01fd6cba46e3f92d5ac1">TRNG_TRAP_CODE</a>&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110">TRAP_CODE_FIRQ_15</a></td></tr>
<tr class="separator:a11e34802c61a01fd6cba46e3f92d5ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Main Address Space Sections</div></td></tr>
<tr class="memitem:aa01bea676e878a9e87ca10ce2d91e51f" id="r_aa01bea676e878a9e87ca10ce2d91e51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa01bea676e878a9e87ca10ce2d91e51f">XIP_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;(0xE0000000U)</td></tr>
<tr class="separator:aa01bea676e878a9e87ca10ce2d91e51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8c9b7d79f49de1722611b2835cde58" id="r_abd8c9b7d79f49de1722611b2835cde58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abd8c9b7d79f49de1722611b2835cde58">BOOTLOADER_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFFC000U)</td></tr>
<tr class="separator:abd8c9b7d79f49de1722611b2835cde58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb0cb7fed7e154e15cb4009880a879c" id="r_a1eb0cb7fed7e154e15cb4009880a879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1eb0cb7fed7e154e15cb4009880a879c">IO_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFFE000U)</td></tr>
<tr class="separator:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Address Space - Peripheral/IO Devices</div></td></tr>
<tr class="memitem:a41d6f97daef61641da96b9f72f6b272f" id="r_a41d6f97daef61641da96b9f72f6b272f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a41d6f97daef61641da96b9f72f6b272f">NEORV32_CFS_BASE</a>&#160;&#160;&#160;(0xFFFFEB00U)</td></tr>
<tr class="separator:a41d6f97daef61641da96b9f72f6b272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e6dc57886cd5ed98b86f22fc37d7cc" id="r_ab5e6dc57886cd5ed98b86f22fc37d7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab5e6dc57886cd5ed98b86f22fc37d7cc">NEORV32_SLINK_BASE</a>&#160;&#160;&#160;(0xFFFFEC00U)</td></tr>
<tr class="separator:ab5e6dc57886cd5ed98b86f22fc37d7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d3a83ffad1e71f0832a5da78d62008" id="r_aa8d3a83ffad1e71f0832a5da78d62008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa8d3a83ffad1e71f0832a5da78d62008">NEORV32_DMA_BASE</a>&#160;&#160;&#160;(0xFFFFED00U)</td></tr>
<tr class="separator:aa8d3a83ffad1e71f0832a5da78d62008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2377055bdc0f416b5ae4385610600d" id="r_a0e2377055bdc0f416b5ae4385610600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0e2377055bdc0f416b5ae4385610600d">NEORV32_CRC_BASE</a>&#160;&#160;&#160;(0xFFFFEE00U)</td></tr>
<tr class="separator:a0e2377055bdc0f416b5ae4385610600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0978315beac8399f96f520bda81c7fe" id="r_ae0978315beac8399f96f520bda81c7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae0978315beac8399f96f520bda81c7fe">NEORV32_XIP_BASE</a>&#160;&#160;&#160;(0xFFFFEF00U)</td></tr>
<tr class="separator:ae0978315beac8399f96f520bda81c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef7a6b121a788560b29e2ee2a58c725" id="r_afef7a6b121a788560b29e2ee2a58c725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afef7a6b121a788560b29e2ee2a58c725">NEORV32_PWM_BASE</a>&#160;&#160;&#160;(0xFFFFF000U)</td></tr>
<tr class="separator:afef7a6b121a788560b29e2ee2a58c725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0991b1a5ba1e8c3550eb9770d43589d0" id="r_a0991b1a5ba1e8c3550eb9770d43589d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0991b1a5ba1e8c3550eb9770d43589d0">NEORV32_GPTMR_BASE</a>&#160;&#160;&#160;(0xFFFFF100U)</td></tr>
<tr class="separator:a0991b1a5ba1e8c3550eb9770d43589d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d0b612e52b77395a05d4f18af6fcf00" id="r_a8d0b612e52b77395a05d4f18af6fcf00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a8d0b612e52b77395a05d4f18af6fcf00">NEORV32_ONEWIRE_BASE</a>&#160;&#160;&#160;(0xFFFFF200U)</td></tr>
<tr class="separator:a8d0b612e52b77395a05d4f18af6fcf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942a897be2d4ae6820bee0f7bb3a0ff1" id="r_a942a897be2d4ae6820bee0f7bb3a0ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a942a897be2d4ae6820bee0f7bb3a0ff1">NEORV32_XIRQ_BASE</a>&#160;&#160;&#160;(0xFFFFF300U)</td></tr>
<tr class="separator:a942a897be2d4ae6820bee0f7bb3a0ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98f762df259a2bbc28d19d2acfe9e23" id="r_ab98f762df259a2bbc28d19d2acfe9e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab98f762df259a2bbc28d19d2acfe9e23">NEORV32_MTIME_BASE</a>&#160;&#160;&#160;(0xFFFFF400U)</td></tr>
<tr class="separator:ab98f762df259a2bbc28d19d2acfe9e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000b37f710043fe21e49b2fdbc039d94" id="r_a000b37f710043fe21e49b2fdbc039d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a000b37f710043fe21e49b2fdbc039d94">NEORV32_UART0_BASE</a>&#160;&#160;&#160;(0xFFFFF500U)</td></tr>
<tr class="separator:a000b37f710043fe21e49b2fdbc039d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a1defe18ce222b8b4ed1c760344700" id="r_a26a1defe18ce222b8b4ed1c760344700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a26a1defe18ce222b8b4ed1c760344700">NEORV32_UART1_BASE</a>&#160;&#160;&#160;(0xFFFFF600U)</td></tr>
<tr class="separator:a26a1defe18ce222b8b4ed1c760344700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b316ec038bd94ada42c9dab57a0a3cb" id="r_a9b316ec038bd94ada42c9dab57a0a3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9b316ec038bd94ada42c9dab57a0a3cb">NEORV32_SDI_BASE</a>&#160;&#160;&#160;(0xFFFFF700U)</td></tr>
<tr class="separator:a9b316ec038bd94ada42c9dab57a0a3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa466dc5eace7351bd438606f0f7475a7" id="r_aa466dc5eace7351bd438606f0f7475a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa466dc5eace7351bd438606f0f7475a7">NEORV32_SPI_BASE</a>&#160;&#160;&#160;(0xFFFFF800U)</td></tr>
<tr class="separator:aa466dc5eace7351bd438606f0f7475a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a741408a4bb0938e03b99555306db9c" id="r_a4a741408a4bb0938e03b99555306db9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4a741408a4bb0938e03b99555306db9c">NEORV32_TWI_BASE</a>&#160;&#160;&#160;(0xFFFFF900U)</td></tr>
<tr class="separator:a4a741408a4bb0938e03b99555306db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4846cd153e8a23deec45d81cc8372a2" id="r_ab4846cd153e8a23deec45d81cc8372a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab4846cd153e8a23deec45d81cc8372a2">NEORV32_TRNG_BASE</a>&#160;&#160;&#160;(0xFFFFFA00U)</td></tr>
<tr class="separator:ab4846cd153e8a23deec45d81cc8372a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3012986cdd5748ee96bcc74cd7108dea" id="r_a3012986cdd5748ee96bcc74cd7108dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3012986cdd5748ee96bcc74cd7108dea">NEORV32_WDT_BASE</a>&#160;&#160;&#160;(0xFFFFFB00U)</td></tr>
<tr class="separator:a3012986cdd5748ee96bcc74cd7108dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd1e24d4de2eed7bf9cd5391562c7f4" id="r_a7fd1e24d4de2eed7bf9cd5391562c7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7fd1e24d4de2eed7bf9cd5391562c7f4">NEORV32_GPIO_BASE</a>&#160;&#160;&#160;(0xFFFFFC00U)</td></tr>
<tr class="separator:a7fd1e24d4de2eed7bf9cd5391562c7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559fdce92e8af5efc426c8fc48d14f99" id="r_a559fdce92e8af5efc426c8fc48d14f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a559fdce92e8af5efc426c8fc48d14f99">NEORV32_NEOLED_BASE</a>&#160;&#160;&#160;(0xFFFFFD00U)</td></tr>
<tr class="separator:a559fdce92e8af5efc426c8fc48d14f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa936f38782232c7ed3eab1283ee536" id="r_a5aa936f38782232c7ed3eab1283ee536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a5aa936f38782232c7ed3eab1283ee536">NEORV32_SYSINFO_BASE</a>&#160;&#160;&#160;(0xFFFFFE00U)</td></tr>
<tr class="separator:a5aa936f38782232c7ed3eab1283ee536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf0149681677f7d87abf8f62e2d9a3d" id="r_a9bf0149681677f7d87abf8f62e2d9a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9bf0149681677f7d87abf8f62e2d9a3d">NEORV32_DM_BASE</a>&#160;&#160;&#160;(0xFFFFFF00U)</td></tr>
<tr class="separator:a9bf0149681677f7d87abf8f62e2d9a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a10022df4c223533b04d5aebe222e8b73" id="r_a10022df4c223533b04d5aebe222e8b73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05">CLK_PRSC_2</a> = 0
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1">CLK_PRSC_4</a> = 1
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9">CLK_PRSC_8</a> = 2
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da">CLK_PRSC_64</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e">CLK_PRSC_128</a> = 4
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17">CLK_PRSC_1024</a> = 5
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79">CLK_PRSC_2048</a> = 6
, <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee">CLK_PRSC_4096</a> = 7
<br />
 }</td></tr>
<tr class="separator:a10022df4c223533b04d5aebe222e8b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Main NEORV32 core library include file. </p>
<dl class="section author"><dt>Author</dt><dd>Stephan Nolting</dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abd8c9b7d79f49de1722611b2835cde58" name="abd8c9b7d79f49de1722611b2835cde58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8c9b7d79f49de1722611b2835cde58">&#9670;&#160;</a></span>BOOTLOADER_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_BASE_ADDRESS&#160;&#160;&#160;(0xFFFFC000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bootloader memory base address </p>

</div>
</div>
<a id="ace79ee46daf3a1b689d9fe79dfcd6627" name="ace79ee46daf3a1b689d9fe79dfcd6627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace79ee46daf3a1b689d9fe79dfcd6627">&#9670;&#160;</a></span>CFS_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33ac1e1d44becec1b393f79a118ed3d8beb">CSR_MIE_FIRQ1E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="aae182648a2c23d070b9db0295388e001" name="aae182648a2c23d070b9db0295388e001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae182648a2c23d070b9db0295388e001">&#9670;&#160;</a></span>CFS_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b577b1da1074c29ad58005af1f91d52">CSR_MIP_FIRQ1P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a095f41fbefaa7acc1bfdd65cd3ce06ea" name="a095f41fbefaa7acc1bfdd65cd3ce06ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095f41fbefaa7acc1bfdd65cd3ce06ea">&#9670;&#160;</a></span>CFS_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab199b53a1458017fa5278e0aeecf41fd">RTE_TRAP_FIRQ_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="aae6b2ae3fba20ff80bfb59735f179c26" name="aae6b2ae3fba20ff80bfb59735f179c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6b2ae3fba20ff80bfb59735f179c26">&#9670;&#160;</a></span>CFS_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFS_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1ae0b1049ae7f8cbfb6ff216e69ed5dae7">TRAP_CODE_FIRQ_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="ace46f95dec73b33bf2535eb653bf8f65" name="ace46f95dec73b33bf2535eb653bf8f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace46f95dec73b33bf2535eb653bf8f65">&#9670;&#160;</a></span>DMA_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33affcb52dc57bb8c0cb1e7d3c1392d544a">CSR_MIE_FIRQ10E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a1fa2b25383e6d05cf26f3517091ddbbf" name="a1fa2b25383e6d05cf26f3517091ddbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa2b25383e6d05cf26f3517091ddbbf">&#9670;&#160;</a></span>DMA_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba2b50cfa8be461b088ea8506ce4c741ba">CSR_MIP_FIRQ10P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a568b54ba7dfdae736d8d685dc4d32113" name="a568b54ba7dfdae736d8d685dc4d32113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568b54ba7dfdae736d8d685dc4d32113">&#9670;&#160;</a></span>DMA_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aadebcc4d91aea1364b1481111f1060c52">RTE_TRAP_FIRQ_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ad2e81443af8a4ce2db3a4e3c1a8fb784" name="ad2e81443af8a4ce2db3a4e3c1a8fb784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e81443af8a4ce2db3a4e3c1a8fb784">&#9670;&#160;</a></span>DMA_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a4f6b9c6bba91fe04becb776ad22dcf42">TRAP_CODE_FIRQ_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a0a59186908b498cb92273b7767966e26" name="a0a59186908b498cb92273b7767966e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a59186908b498cb92273b7767966e26">&#9670;&#160;</a></span>GPTMR_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a41f91a37f7e0c75c783312af6a72e943">CSR_MIE_FIRQ12E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a4a3164d123ddddd07750f868e67d82d8" name="a4a3164d123ddddd07750f868e67d82d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a3164d123ddddd07750f868e67d82d8">&#9670;&#160;</a></span>GPTMR_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba03edd398920b817150d29107c0b40792">CSR_MIP_FIRQ12P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="aac38deeef36de0a474ab238a3054f860" name="aac38deeef36de0a474ab238a3054f860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac38deeef36de0a474ab238a3054f860">&#9670;&#160;</a></span>GPTMR_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aaecea4f1d524a33d02324382357b2bcb9">RTE_TRAP_FIRQ_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a445543c36d1f78477aa8ea4841c720a1" name="a445543c36d1f78477aa8ea4841c720a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445543c36d1f78477aa8ea4841c720a1">&#9670;&#160;</a></span>GPTMR_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPTMR_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a151f01e5f284f876cafafc7427720e4c">TRAP_CODE_FIRQ_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a1eb0cb7fed7e154e15cb4009880a879c" name="a1eb0cb7fed7e154e15cb4009880a879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb0cb7fed7e154e15cb4009880a879c">&#9670;&#160;</a></span>IO_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_BASE_ADDRESS&#160;&#160;&#160;(0xFFFFE000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>peripheral/IO devices memory base address </p>

</div>
</div>
<a id="a8d0409818600c0b2acfe8253e8f027b8" name="a8d0409818600c0b2acfe8253e8f027b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0409818600c0b2acfe8253e8f027b8">&#9670;&#160;</a></span>NEOLED_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a06fdb61dab31c3490da6c37d47914f19">CSR_MIE_FIRQ9E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="aded7d7f5f4ba3a6d90f9a29e62a8cfab" name="aded7d7f5f4ba3a6d90f9a29e62a8cfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded7d7f5f4ba3a6d90f9a29e62a8cfab">&#9670;&#160;</a></span>NEOLED_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21bad94c9691ce59b97fcfec14d345046c3e">CSR_MIP_FIRQ9P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="aca6cfc3f580c4dfe1e213009ee450c58" name="aca6cfc3f580c4dfe1e213009ee450c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6cfc3f580c4dfe1e213009ee450c58">&#9670;&#160;</a></span>NEOLED_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa2cd04189d91465dad2bc2a8852406b76">RTE_TRAP_FIRQ_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ab4a2ac455d7426992de6877ea7325f21" name="ab4a2ac455d7426992de6877ea7325f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a2ac455d7426992de6877ea7325f21">&#9670;&#160;</a></span>NEOLED_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEOLED_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a350e762a599479fb2c6d23ccc5ee22b4">TRAP_CODE_FIRQ_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a41d6f97daef61641da96b9f72f6b272f" name="a41d6f97daef61641da96b9f72f6b272f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d6f97daef61641da96b9f72f6b272f">&#9670;&#160;</a></span>NEORV32_CFS_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_CFS_BASE&#160;&#160;&#160;(0xFFFFEB00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Custom Functions Subsystem (CFS) </p>

</div>
</div>
<a id="a0e2377055bdc0f416b5ae4385610600d" name="a0e2377055bdc0f416b5ae4385610600d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2377055bdc0f416b5ae4385610600d">&#9670;&#160;</a></span>NEORV32_CRC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_CRC_BASE&#160;&#160;&#160;(0xFFFFEE00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cyclic Redundancy Check Unit (DMA) </p>

</div>
</div>
<a id="a9bf0149681677f7d87abf8f62e2d9a3d" name="a9bf0149681677f7d87abf8f62e2d9a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf0149681677f7d87abf8f62e2d9a3d">&#9670;&#160;</a></span>NEORV32_DM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_DM_BASE&#160;&#160;&#160;(0xFFFFFF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>On-Chip Debugger - Debug Module (OCD) </p>

</div>
</div>
<a id="aa8d3a83ffad1e71f0832a5da78d62008" name="aa8d3a83ffad1e71f0832a5da78d62008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d3a83ffad1e71f0832a5da78d62008">&#9670;&#160;</a></span>NEORV32_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_DMA_BASE&#160;&#160;&#160;(0xFFFFED00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direct Memory Access Controller (DMA) </p>

</div>
</div>
<a id="a7fd1e24d4de2eed7bf9cd5391562c7f4" name="a7fd1e24d4de2eed7bf9cd5391562c7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd1e24d4de2eed7bf9cd5391562c7f4">&#9670;&#160;</a></span>NEORV32_GPIO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_GPIO_BASE&#160;&#160;&#160;(0xFFFFFC00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Input/Output Port Controller (GPIO) </p>

</div>
</div>
<a id="a0991b1a5ba1e8c3550eb9770d43589d0" name="a0991b1a5ba1e8c3550eb9770d43589d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0991b1a5ba1e8c3550eb9770d43589d0">&#9670;&#160;</a></span>NEORV32_GPTMR_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_GPTMR_BASE&#160;&#160;&#160;(0xFFFFF100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Timer (GPTMR) </p>

</div>
</div>
<a id="ab98f762df259a2bbc28d19d2acfe9e23" name="ab98f762df259a2bbc28d19d2acfe9e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98f762df259a2bbc28d19d2acfe9e23">&#9670;&#160;</a></span>NEORV32_MTIME_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_MTIME_BASE&#160;&#160;&#160;(0xFFFFF400U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Machine System Timer (MTIME) </p>

</div>
</div>
<a id="a559fdce92e8af5efc426c8fc48d14f99" name="a559fdce92e8af5efc426c8fc48d14f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559fdce92e8af5efc426c8fc48d14f99">&#9670;&#160;</a></span>NEORV32_NEOLED_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_NEOLED_BASE&#160;&#160;&#160;(0xFFFFFD00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart LED Hardware Interface (NEOLED) </p>

</div>
</div>
<a id="a8d0b612e52b77395a05d4f18af6fcf00" name="a8d0b612e52b77395a05d4f18af6fcf00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0b612e52b77395a05d4f18af6fcf00">&#9670;&#160;</a></span>NEORV32_ONEWIRE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_ONEWIRE_BASE&#160;&#160;&#160;(0xFFFFF200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>1-Wire Interface Controller (ONEWIRE) </p>

</div>
</div>
<a id="afef7a6b121a788560b29e2ee2a58c725" name="afef7a6b121a788560b29e2ee2a58c725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef7a6b121a788560b29e2ee2a58c725">&#9670;&#160;</a></span>NEORV32_PWM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_PWM_BASE&#160;&#160;&#160;(0xFFFFF000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pulse Width Modulation Controller (PWM) </p>

</div>
</div>
<a id="a9b316ec038bd94ada42c9dab57a0a3cb" name="a9b316ec038bd94ada42c9dab57a0a3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b316ec038bd94ada42c9dab57a0a3cb">&#9670;&#160;</a></span>NEORV32_SDI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SDI_BASE&#160;&#160;&#160;(0xFFFFF700U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Serial Data Interface (SDI) </p>

</div>
</div>
<a id="ab5e6dc57886cd5ed98b86f22fc37d7cc" name="ab5e6dc57886cd5ed98b86f22fc37d7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e6dc57886cd5ed98b86f22fc37d7cc">&#9670;&#160;</a></span>NEORV32_SLINK_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SLINK_BASE&#160;&#160;&#160;(0xFFFFEC00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stream Link Interface (SLINK) </p>

</div>
</div>
<a id="aa466dc5eace7351bd438606f0f7475a7" name="aa466dc5eace7351bd438606f0f7475a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa466dc5eace7351bd438606f0f7475a7">&#9670;&#160;</a></span>NEORV32_SPI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SPI_BASE&#160;&#160;&#160;(0xFFFFF800U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Serial Peripheral Interface Controller (SPI) </p>

</div>
</div>
<a id="a5aa936f38782232c7ed3eab1283ee536" name="a5aa936f38782232c7ed3eab1283ee536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa936f38782232c7ed3eab1283ee536">&#9670;&#160;</a></span>NEORV32_SYSINFO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SYSINFO_BASE&#160;&#160;&#160;(0xFFFFFE00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Information Memory (SYSINFO) </p>

</div>
</div>
<a id="ab4846cd153e8a23deec45d81cc8372a2" name="ab4846cd153e8a23deec45d81cc8372a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4846cd153e8a23deec45d81cc8372a2">&#9670;&#160;</a></span>NEORV32_TRNG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_TRNG_BASE&#160;&#160;&#160;(0xFFFFFA00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>True Random Number Generator (TRNG) </p>

</div>
</div>
<a id="a4a741408a4bb0938e03b99555306db9c" name="a4a741408a4bb0938e03b99555306db9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a741408a4bb0938e03b99555306db9c">&#9670;&#160;</a></span>NEORV32_TWI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_TWI_BASE&#160;&#160;&#160;(0xFFFFF900U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Two-Wire Interface Controller (TWI) </p>

</div>
</div>
<a id="a000b37f710043fe21e49b2fdbc039d94" name="a000b37f710043fe21e49b2fdbc039d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000b37f710043fe21e49b2fdbc039d94">&#9670;&#160;</a></span>NEORV32_UART0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_UART0_BASE&#160;&#160;&#160;(0xFFFFF500U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Primary Universal Asynchronous Receiver and Transmitter (UART0) </p>

</div>
</div>
<a id="a26a1defe18ce222b8b4ed1c760344700" name="a26a1defe18ce222b8b4ed1c760344700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a1defe18ce222b8b4ed1c760344700">&#9670;&#160;</a></span>NEORV32_UART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_UART1_BASE&#160;&#160;&#160;(0xFFFFF600U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Secondary Universal Asynchronous Receiver and Transmitter (UART1) </p>

</div>
</div>
<a id="a3012986cdd5748ee96bcc74cd7108dea" name="a3012986cdd5748ee96bcc74cd7108dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3012986cdd5748ee96bcc74cd7108dea">&#9670;&#160;</a></span>NEORV32_WDT_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_WDT_BASE&#160;&#160;&#160;(0xFFFFFB00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Timer (WDT) </p>

</div>
</div>
<a id="ae0978315beac8399f96f520bda81c7fe" name="ae0978315beac8399f96f520bda81c7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0978315beac8399f96f520bda81c7fe">&#9670;&#160;</a></span>NEORV32_XIP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_XIP_BASE&#160;&#160;&#160;(0xFFFFEF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Execute In Place Module (XIP) </p>

</div>
</div>
<a id="a942a897be2d4ae6820bee0f7bb3a0ff1" name="a942a897be2d4ae6820bee0f7bb3a0ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942a897be2d4ae6820bee0f7bb3a0ff1">&#9670;&#160;</a></span>NEORV32_XIRQ_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_XIRQ_BASE&#160;&#160;&#160;(0xFFFFF300U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Interrupt Controller (XIRQ) </p>

</div>
</div>
<a id="a8bb1918679e32e898af2d485cfa44afb" name="a8bb1918679e32e898af2d485cfa44afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb1918679e32e898af2d485cfa44afb">&#9670;&#160;</a></span>ONEWIRE_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONEWIRE_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a134ed02c7293008b21b1df472be8f11f">CSR_MIE_FIRQ13E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a3853ef999f99ca062e6025038811d0f0" name="a3853ef999f99ca062e6025038811d0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3853ef999f99ca062e6025038811d0f0">&#9670;&#160;</a></span>ONEWIRE_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONEWIRE_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba14da6a2a962bf82970638a948ffbc570">CSR_MIP_FIRQ13P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a142f4a1c754edfab292706618d427b94" name="a142f4a1c754edfab292706618d427b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142f4a1c754edfab292706618d427b94">&#9670;&#160;</a></span>ONEWIRE_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONEWIRE_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa609613cf25bb8f2d0e323089d6798220">RTE_TRAP_FIRQ_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a3e7aaa405a7d1fcd71a36c4b6b5a4081" name="a3e7aaa405a7d1fcd71a36c4b6b5a4081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7aaa405a7d1fcd71a36c4b6b5a4081">&#9670;&#160;</a></span>ONEWIRE_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ONEWIRE_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a7c8e97297cc4dcd6d5a1de65a124f3e9">TRAP_CODE_FIRQ_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a30cf20b6d704c50cc5c46238bb43646f" name="a30cf20b6d704c50cc5c46238bb43646f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30cf20b6d704c50cc5c46238bb43646f">&#9670;&#160;</a></span>SDI_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDI_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33af058342854a0becd3bcc33877d9244cd">CSR_MIE_FIRQ11E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a68611c0dfbe331739eff10230ac3fede" name="a68611c0dfbe331739eff10230ac3fede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68611c0dfbe331739eff10230ac3fede">&#9670;&#160;</a></span>SDI_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDI_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba69ea0d3d76d4cec398f3b96959cc3544">CSR_MIP_FIRQ11P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="aa0ff72ea560d7e1462787dc31bd467cf" name="aa0ff72ea560d7e1462787dc31bd467cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ff72ea560d7e1462787dc31bd467cf">&#9670;&#160;</a></span>SDI_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDI_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab49ff0110481f22da22a085d2633a0e0">RTE_TRAP_FIRQ_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a68925ca3f482f148caedd36118fd8d79" name="a68925ca3f482f148caedd36118fd8d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68925ca3f482f148caedd36118fd8d79">&#9670;&#160;</a></span>SDI_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDI_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a874dcc43cf8fbbf2e0614e7db9e38334">TRAP_CODE_FIRQ_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a64a92fa91268599d601cd56ab2b84b55" name="a64a92fa91268599d601cd56ab2b84b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a92fa91268599d601cd56ab2b84b55">&#9670;&#160;</a></span>SLINK_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a864d135708530016cfc52a65a1e4d79b">CSR_MIE_FIRQ14E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a523d2a0ce4a1589a91414b89ca3cd2c0" name="a523d2a0ce4a1589a91414b89ca3cd2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523d2a0ce4a1589a91414b89ca3cd2c0">&#9670;&#160;</a></span>SLINK_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baad1e5e452a9c37561308765431f0260d">CSR_MIP_FIRQ14P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="aec33388fe08a7162986554f3b2e348d2" name="aec33388fe08a7162986554f3b2e348d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec33388fe08a7162986554f3b2e348d2">&#9670;&#160;</a></span>SLINK_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aaadd66d9b9c33a6869fa3c30e1e434313">RTE_TRAP_FIRQ_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a5e11d4944a892054ad26d2289c8dadb2" name="a5e11d4944a892054ad26d2289c8dadb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e11d4944a892054ad26d2289c8dadb2">&#9670;&#160;</a></span>SLINK_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLINK_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a821f813de47eb781ab7715f780da3b1e">TRAP_CODE_FIRQ_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="ab8fcd3f80c373eb0f9d0fc6bf64ca626" name="ab8fcd3f80c373eb0f9d0fc6bf64ca626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fcd3f80c373eb0f9d0fc6bf64ca626">&#9670;&#160;</a></span>SPI_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a96315d6b5b9531bcbc1e78a3c9ab166a">CSR_MIE_FIRQ6E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="ab2f58f746febb29a9828447c733f8043" name="ab2f58f746febb29a9828447c733f8043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f58f746febb29a9828447c733f8043">&#9670;&#160;</a></span>SPI_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baffa7342631aa0526aaa44c0c549b1f3e">CSR_MIP_FIRQ6P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a4c1cd9ec9f80da2080e5d0d35cc524dd" name="a4c1cd9ec9f80da2080e5d0d35cc524dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1cd9ec9f80da2080e5d0d35cc524dd">&#9670;&#160;</a></span>SPI_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aac9fb28ea8bafff182f12c29d2fad6998">RTE_TRAP_FIRQ_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a83c212f1f5d8ee2a5921b3b2b19e9cc4" name="a83c212f1f5d8ee2a5921b3b2b19e9cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c212f1f5d8ee2a5921b3b2b19e9cc4">&#9670;&#160;</a></span>SPI_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a809e997f55e83c6812c965655511d473">TRAP_CODE_FIRQ_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a2896d832852c016eb85210b523642f11" name="a2896d832852c016eb85210b523642f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2896d832852c016eb85210b523642f11">&#9670;&#160;</a></span>TRNG_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33aa2dfa1183af312de2959dadd217fddc1">CSR_MIE_FIRQ15E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a9c387ca4e2736a27056c11819947c84a" name="a9c387ca4e2736a27056c11819947c84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c387ca4e2736a27056c11819947c84a">&#9670;&#160;</a></span>TRNG_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba12da8c32d38d5a3539a0b766718bfd2d">CSR_MIP_FIRQ15P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="afaa705a674acf3fd6c8cb294eaf11c5e" name="afaa705a674acf3fd6c8cb294eaf11c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa705a674acf3fd6c8cb294eaf11c5e">&#9670;&#160;</a></span>TRNG_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa1d18312227bfd5332ebcc1f74c979dbe">RTE_TRAP_FIRQ_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a11e34802c61a01fd6cba46e3f92d5ac1" name="a11e34802c61a01fd6cba46e3f92d5ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e34802c61a01fd6cba46e3f92d5ac1">&#9670;&#160;</a></span>TRNG_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1aa4eeafe2f6f59aff01e29461c664a110">TRAP_CODE_FIRQ_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a0913144fce247e24ccd0f178b9ac32b7" name="a0913144fce247e24ccd0f178b9ac32b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0913144fce247e24ccd0f178b9ac32b7">&#9670;&#160;</a></span>TWI_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a3d9d729940170609affbc6813054ebe8">CSR_MIE_FIRQ7E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a48b80113ca718fbdc50d75e1ec96a1ff" name="a48b80113ca718fbdc50d75e1ec96a1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b80113ca718fbdc50d75e1ec96a1ff">&#9670;&#160;</a></span>TWI_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baad691486001a68f2375dcf5793ee795a">CSR_MIP_FIRQ7P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a1ac29f2f7bace5ba92b2b68a4541a60c" name="a1ac29f2f7bace5ba92b2b68a4541a60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac29f2f7bace5ba92b2b68a4541a60c">&#9670;&#160;</a></span>TWI_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa73bb84f7b6c7528bec552ac1d3e9ccdb">RTE_TRAP_FIRQ_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a0afc1a759116d4d73a199ef769bced47" name="a0afc1a759116d4d73a199ef769bced47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afc1a759116d4d73a199ef769bced47">&#9670;&#160;</a></span>TWI_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1aeab719bcce9e9551bd6da65a7ae08a26">TRAP_CODE_FIRQ_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a6b55ce6abe6b141000a6bb00949169e9" name="a6b55ce6abe6b141000a6bb00949169e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b55ce6abe6b141000a6bb00949169e9">&#9670;&#160;</a></span>UART0_RX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33afc805280e20ffface116ca61e11645f7">CSR_MIE_FIRQ2E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a0b738b26abb2b951f1f5c5d9525d7701" name="a0b738b26abb2b951f1f5c5d9525d7701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b738b26abb2b951f1f5c5d9525d7701">&#9670;&#160;</a></span>UART0_RX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21badf45c5a135431f958fa63574c1dfac6e">CSR_MIP_FIRQ2P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="ae8588cca20d5e36f74c5207c376389a1" name="ae8588cca20d5e36f74c5207c376389a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8588cca20d5e36f74c5207c376389a1">&#9670;&#160;</a></span>UART0_RX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa29ffa3108fadc78bf375773c3232c489">RTE_TRAP_FIRQ_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a7a849638eff31f2e1955bdc53d4fc84d" name="a7a849638eff31f2e1955bdc53d4fc84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a849638eff31f2e1955bdc53d4fc84d">&#9670;&#160;</a></span>UART0_RX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1ad753d3e2563b4fd663430af9f3888dc7">TRAP_CODE_FIRQ_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="aff756a395771f22c5f412f23f177ea7d" name="aff756a395771f22c5f412f23f177ea7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff756a395771f22c5f412f23f177ea7d">&#9670;&#160;</a></span>UART0_TX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a666066099d6cebadbef21d81c179e8db">CSR_MIE_FIRQ3E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="addbe29166bb77bc045ad0e3db68e57e9" name="addbe29166bb77bc045ad0e3db68e57e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbe29166bb77bc045ad0e3db68e57e9">&#9670;&#160;</a></span>UART0_TX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba7512bb6c4841ddd477422b49ebb2a155">CSR_MIP_FIRQ3P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a9dc37695ca169bc0eb93898e7aeeee58" name="a9dc37695ca169bc0eb93898e7aeeee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc37695ca169bc0eb93898e7aeeee58">&#9670;&#160;</a></span>UART0_TX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa4a74188fd87ea17a594ac6fe8ddf71be">RTE_TRAP_FIRQ_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ab50df423fdba86bb83bc5d90a4c3bb20" name="ab50df423fdba86bb83bc5d90a4c3bb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50df423fdba86bb83bc5d90a4c3bb20">&#9670;&#160;</a></span>UART0_TX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a356f8485166529503d0fb246bd0aeeb0">TRAP_CODE_FIRQ_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a6c118c1784d8446360b00cde97437ca7" name="a6c118c1784d8446360b00cde97437ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c118c1784d8446360b00cde97437ca7">&#9670;&#160;</a></span>UART1_RX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a592939f1b7d79097f7f13d6ab0c268dc">CSR_MIE_FIRQ4E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a2e70d3a4e2973d224643813fcf315a20" name="a2e70d3a4e2973d224643813fcf315a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e70d3a4e2973d224643813fcf315a20">&#9670;&#160;</a></span>UART1_RX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21bab6421f242bb8a487a986346e11196eb8">CSR_MIP_FIRQ4P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="ab1c351f5ea19ac9ea864155be9cc0b4b" name="ab1c351f5ea19ac9ea864155be9cc0b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c351f5ea19ac9ea864155be9cc0b4b">&#9670;&#160;</a></span>UART1_RX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa8b39868bf91da54f9ec492918e0c01ff">RTE_TRAP_FIRQ_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ad0b9eb2ee1f411d7fccdf4fe263214e1" name="ad0b9eb2ee1f411d7fccdf4fe263214e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b9eb2ee1f411d7fccdf4fe263214e1">&#9670;&#160;</a></span>UART1_RX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1aaa8e7bb251852ef75a78be71eef0b547">TRAP_CODE_FIRQ_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a0039bae3454a22e71d64e70d674f5d6a" name="a0039bae3454a22e71d64e70d674f5d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0039bae3454a22e71d64e70d674f5d6a">&#9670;&#160;</a></span>UART1_TX_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a3079a8fbf3b8e376865bff76f2173698">CSR_MIE_FIRQ5E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="ac4060532b7aa390623f54720460a2680" name="ac4060532b7aa390623f54720460a2680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4060532b7aa390623f54720460a2680">&#9670;&#160;</a></span>UART1_TX_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baaa55d19f9a47889bc364c94bda04b677">CSR_MIP_FIRQ5P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a6af270d7ae8b1cde30e44eb9142491d3" name="a6af270d7ae8b1cde30e44eb9142491d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af270d7ae8b1cde30e44eb9142491d3">&#9670;&#160;</a></span>UART1_TX_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa01f562418ddbbb6b84be168673deeea9">RTE_TRAP_FIRQ_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a4cc50287c7a53982761a8116396ff7dd" name="a4cc50287c7a53982761a8116396ff7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc50287c7a53982761a8116396ff7dd">&#9670;&#160;</a></span>UART1_TX_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TX_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a5789dfabd8ec265fa0734ddd94e98757">TRAP_CODE_FIRQ_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="a134fed1f8a930db23214dfd28d767247" name="a134fed1f8a930db23214dfd28d767247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134fed1f8a930db23214dfd28d767247">&#9670;&#160;</a></span>WDT_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a99f43f8bbfb29fba6224f081c363ac7d">CSR_MIE_FIRQ0E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a77067d50fd69064e38e856629ab77870" name="a77067d50fd69064e38e856629ab77870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77067d50fd69064e38e856629ab77870">&#9670;&#160;</a></span>WDT_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21ba28a85ad8bd4c30fd3a91298dfa4fdb00">CSR_MIP_FIRQ0P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a84b78ea8c8329c94900e9d123e877dbe" name="a84b78ea8c8329c94900e9d123e877dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b78ea8c8329c94900e9d123e877dbe">&#9670;&#160;</a></span>WDT_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aab36a403cd7b833439ce7f9a708c33922">RTE_TRAP_FIRQ_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="ad9629a6cbdf5b1d1317922b2284de730" name="ad9629a6cbdf5b1d1317922b2284de730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9629a6cbdf5b1d1317922b2284de730">&#9670;&#160;</a></span>WDT_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1a0cef77904935798d247d8396838297c1">TRAP_CODE_FIRQ_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<a id="aa01bea676e878a9e87ca10ce2d91e51f" name="aa01bea676e878a9e87ca10ce2d91e51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01bea676e878a9e87ca10ce2d91e51f">&#9670;&#160;</a></span>XIP_MEM_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIP_MEM_BASE_ADDRESS&#160;&#160;&#160;(0xE0000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XIP-mapped memory base address </p>

</div>
</div>
<a id="afe0cb262d517c7da73d6b5dc78886334" name="afe0cb262d517c7da73d6b5dc78886334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0cb262d517c7da73d6b5dc78886334">&#9670;&#160;</a></span>XIRQ_FIRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_FIRQ_ENABLE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33a396c6c4b425b3fff598e2f846052f98e">CSR_MIE_FIRQ8E</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIE CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a0e9714690687badee43180c3cb62be33">NEORV32_CSR_MIE_enum</a>) </p>

</div>
</div>
<a id="a866768963f8648363dce40de9f34d61b" name="a866768963f8648363dce40de9f34d61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866768963f8648363dce40de9f34d61b">&#9670;&#160;</a></span>XIRQ_FIRQ_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_FIRQ_PENDING&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21baf5bbd23d4f311f640db42e9015f87580">CSR_MIP_FIRQ8P</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIP CSR bit (<a class="el" href="neorv32__cpu__csr_8h.html#a6301c554bf831b97fc28f9984a1ec21b">NEORV32_CSR_MIP_enum</a>) </p>

</div>
</div>
<a id="a95387d3482ec8e5c1d734805fdf64fa5" name="a95387d3482ec8e5c1d734805fdf64fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95387d3482ec8e5c1d734805fdf64fa5">&#9670;&#160;</a></span>XIRQ_RTE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_RTE_ID&#160;&#160;&#160;<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70aa3edbf47bd9a278e100bb808c8bb68308">RTE_TRAP_FIRQ_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTE entry code (<a class="el" href="neorv32__rte_8h.html#ad28f86ab02d89ade2f0bc12e0a8ca70a">NEORV32_RTE_TRAP_enum</a>) </p>

</div>
</div>
<a id="a16b9a7444833b5581df073661deb8f3a" name="a16b9a7444833b5581df073661deb8f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b9a7444833b5581df073661deb8f3a">&#9670;&#160;</a></span>XIRQ_TRAP_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIRQ_TRAP_CODE&#160;&#160;&#160;<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1abfd21d1380dcacb9282e525da104d916">TRAP_CODE_FIRQ_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCAUSE CSR trap code (<a class="el" href="neorv32__cpu__csr_8h.html#acb0fcbc551fec4c45676ff1317be24e1">NEORV32_EXCEPTION_CODES_enum</a>) </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a10022df4c223533b04d5aebe222e8b73" name="a10022df4c223533b04d5aebe222e8b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10022df4c223533b04d5aebe222e8b73">&#9670;&#160;</a></span>NEORV32_CLOCK_PRSC_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Processor clock prescaler select </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05" name="a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05"></a>CLK_PRSC_2&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1" name="a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1"></a>CLK_PRSC_4&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9" name="a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9"></a>CLK_PRSC_8&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da" name="a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da"></a>CLK_PRSC_64&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 64 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e" name="a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e"></a>CLK_PRSC_128&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 128 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17" name="a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17"></a>CLK_PRSC_1024&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 1024 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79" name="a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79"></a>CLK_PRSC_2048&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 2048 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee" name="a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee"></a>CLK_PRSC_4096&#160;</td><td class="fielddoc"><p>CPU_CLK (from clk_i top signal) / 4096 </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
