library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity expander64 is
    port (
        input : in  STD_LOGIC;
        output : out std_logic_vector(63 downto 0)
	 );
end expander64;

architecture Behavioral of expander64 is
    signal temporal: STD_LOGIC;
    signal counter : integer range 0 to 1250 := 0;
begin
    expander64: process (reset, clk_in) begin
        if (reset = '1') then
            temporal <= '0';
            counter <= 0;
        elsif rising_edge(clk_in) then
            if (counter = 1250) then
                temporal <= NOT(temporal);
                counter <= 0;
            else
                counter <= counter + 1;
            end if;
        end if;
    end process;
    
    clk_out <= temporal;
end Behavioral;