WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500271 heartbeat IPC: 3.99957 cumulative IPC: 3.99957 (Simulation time: 0 hr 0 min 38 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500272 cumulative IPC: 3.99957 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500272 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5981065 heartbeat IPC: 2.87291 cumulative IPC: 2.87291 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10034665 heartbeat IPC: 2.46695 cumulative IPC: 2.6545 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13817531 heartbeat IPC: 2.6435 cumulative IPC: 2.65082 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 17657172 heartbeat IPC: 2.60442 cumulative IPC: 2.63907 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 21675596 heartbeat IPC: 2.48854 cumulative IPC: 2.60752 (Simulation time: 0 hr 5 min 3 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 19175325 cumulative IPC: 2.60752 (Simulation time: 0 hr 5 min 3 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 19175325 (Simulation time: 0 hr 5 min 3 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.60752 instructions: 50000003 cycles: 19175325
CPU 0 Branch Prediction Accuracy: 96.5986% MPKI: 4.60348 Average ROB Occupancy at Mispredict: 65.358
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01212
BRANCH_INDIRECT: 0.37896
BRANCH_CONDITIONAL: 4.20994
BRANCH_DIRECT_CALL: 0.00112
BRANCH_INDIRECT_CALL: 0.00022
BRANCH_RETURN: 0.00112

LLC TOTAL       ACCESS:       2652  HIT:          0  MISS:       2652
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:        160  HIT:          0  MISS:        160
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.08 cycles
cpu0_DTLB TOTAL       ACCESS:   12225814  HIT:   12210654  MISS:      15160
cpu0_DTLB LOAD         ACCESS:   12225814  HIT:   12210654  MISS:      15160
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.5773 cycles
cpu0_ITLB TOTAL       ACCESS:      80559  HIT:      80045  MISS:        514
cpu0_ITLB LOAD         ACCESS:      80559  HIT:      80045  MISS:        514
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.71207 cycles
cpu0_L1D TOTAL       ACCESS:   17943263  HIT:   17938039  MISS:       5224
cpu0_L1D LOAD         ACCESS:    6889231  HIT:    6884585  MISS:       4646
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11053711  HIT:   11053404  MISS:        307
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         50  MISS:        271
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 90.336 cycles
cpu0_L1I TOTAL       ACCESS:      87612  HIT:      85974  MISS:       1638
cpu0_L1I LOAD         ACCESS:      87612  HIT:      85974  MISS:       1638
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 26.3077 cycles
cpu0_L2C TOTAL       ACCESS:       4167  HIT:       1515  MISS:       2652
cpu0_L2C LOAD         ACCESS:       3622  HIT:       1200  MISS:       2422
cpu0_L2C RFO          ACCESS:         91  HIT:         21  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        184  HIT:        184  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        270  HIT:        110  MISS:        160
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.08 cycles
cpu0_STLB TOTAL       ACCESS:      12727  HIT:      12431  MISS:        296
cpu0_STLB LOAD         ACCESS:      12727  HIT:      12431  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 360.075 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        947
  ROW_BUFFER_MISS:       1705
 AVG DBUS CONGESTED CYCLE:    3.71219
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

