// Seed: 1005446374
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output uwire id_2,
    input tri1 id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    output wand id_10
);
  logic [7:0] id_12 = id_5;
  wire id_13 = id_2;
  assign id_13 = id_12;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_2
  );
  assign id_12[-1'b0] = id_3;
endmodule
