// Seed: 98100333
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wor id_2
);
  assign id_1 = 1'b0;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    inout wor id_7
    , id_22,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10,
    output logic id_11,
    input supply0 id_12,
    output tri1 id_13,
    output uwire id_14,
    output wor id_15,
    input tri1 id_16,
    output tri id_17,
    output wand id_18,
    input supply0 id_19,
    input wor id_20
);
  assign id_22 = id_9;
  always begin : LABEL_0
    id_11 = -1;
  end
  module_0 modCall_1 (
      id_2,
      id_15,
      id_2
  );
endmodule
