<stg><name>Self_attention_Pipeline_l_norm_i2_l_j1</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc27.i:0 %indvar_flatten19_load = load i8 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27.i:1 %icmp_ln48 = icmp_eq  i8 %indvar_flatten19_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27.i:2 %add_ln48_1 = add i8 %indvar_flatten19_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.i:3 %br_ln48 = br i1 %icmp_ln48, void %for.inc30.i, void %for.inc.i17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc30.i:0 %j1_load = load i4 %j1

]]></Node>
<StgValue><ssdm name="j1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc30.i:1 %i2_load = load i4 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30.i:2 %add_ln48 = add i4 %i2_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30.i:5 %icmp_ln49 = icmp_eq  i4 %j1_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc30.i:6 %select_ln48 = select i1 %icmp_ln49, i4 0, i4 %j1_load

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc30.i:7 %select_ln48_1 = select i1 %icmp_ln49, i4 %add_ln48, i4 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="4">
<![CDATA[
for.inc30.i:8 %trunc_ln48 = trunc i4 %select_ln48_1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.i:9 %p_cast12_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln48_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast12_mid2_v"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="4">
<![CDATA[
for.inc30.i:13 %trunc_ln49 = trunc i4 %select_ln48

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.i:16 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln48, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc30.i:58 %switch_ln53 = switch i2 %trunc_ln48, void %arrayidx211.i30.case.3, i2 0, void %arrayidx211.i30.case.0, i2 1, void %arrayidx211.i30.case.1, i2 2, void %arrayidx211.i30.case.2

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx211.i30.case.2:0 %switch_ln53 = switch i2 %trunc_ln49, void %arrayidx211.i30.case.3106, i2 0, void %arrayidx211.i30.case.0103, i2 1, void %arrayidx211.i30.case.1104, i2 2, void %arrayidx211.i30.case.2105

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.exit102:0 %br_ln53 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx211.i30.case.1:0 %switch_ln53 = switch i2 %trunc_ln49, void %arrayidx211.i30.case.3100, i2 0, void %arrayidx211.i30.case.097, i2 1, void %arrayidx211.i30.case.198, i2 2, void %arrayidx211.i30.case.299

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.exit96:0 %br_ln53 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx211.i30.case.0:0 %switch_ln53 = switch i2 %trunc_ln49, void %arrayidx211.i30.case.394, i2 0, void %arrayidx211.i30.case.091, i2 1, void %arrayidx211.i30.case.192, i2 2, void %arrayidx211.i30.case.293

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.exit90:0 %br_ln53 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx211.i30.case.3:0 %switch_ln53 = switch i2 %trunc_ln49, void %arrayidx211.i30.case.3112, i2 0, void %arrayidx211.i30.case.0109, i2 1, void %arrayidx211.i30.case.1110, i2 2, void %arrayidx211.i30.case.2111

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.exit108:0 %br_ln53 = br void %arrayidx211.i30.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx211.i30.exit:0 %add_ln49 = add i4 %select_ln48, i4 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx211.i30.exit:1 %store_ln49 = store i8 %add_ln48_1, i8 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx211.i30.exit:2 %store_ln49 = store i4 %select_ln48_1, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx211.i30.exit:3 %store_ln49 = store i4 %add_ln49, i4 %j1

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.exit:4 %br_ln49 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="2">
<![CDATA[
for.inc30.i:10 %zext_ln51 = zext i2 %p_cast12_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc30.i:11 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast12_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30.i:12 %sub_ln51 = sub i4 %tmp_s, i4 %zext_ln51

]]></Node>
<StgValue><ssdm name="sub_ln51"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="2">
<![CDATA[
for.inc30.i:17 %zext_ln51_1 = zext i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30.i:18 %add_ln51 = add i4 %sub_ln51, i4 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
for.inc30.i:19 %zext_ln51_2 = zext i4 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:20 %v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:21 %v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:22 %v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:23 %v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_3_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:24 %v84_4_addr = getelementptr i32 %v84_4, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_4_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:25 %v84_5_addr = getelementptr i32 %v84_5, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_5_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:26 %v84_6_addr = getelementptr i32 %v84_6, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_6_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:27 %v84_7_addr = getelementptr i32 %v84_7, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:28 %v84_8_addr = getelementptr i32 %v84_8, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_8_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:29 %v84_9_addr = getelementptr i32 %v84_9, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_9_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:30 %v84_10_addr = getelementptr i32 %v84_10, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_10_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:31 %v84_11_addr = getelementptr i32 %v84_11, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_11_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:32 %v84_12_addr = getelementptr i32 %v84_12, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_12_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:33 %v84_13_addr = getelementptr i32 %v84_13, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_13_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:34 %v84_14_addr = getelementptr i32 %v84_14, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_14_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i:35 %v84_15_addr = getelementptr i32 %v84_15, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="v84_15_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:36 %v84_load = load i4 %v84_addr

]]></Node>
<StgValue><ssdm name="v84_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:37 %v84_1_load = load i4 %v84_1_addr

]]></Node>
<StgValue><ssdm name="v84_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:38 %v84_2_load = load i4 %v84_2_addr

]]></Node>
<StgValue><ssdm name="v84_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:39 %v84_3_load = load i4 %v84_3_addr

]]></Node>
<StgValue><ssdm name="v84_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:41 %v84_4_load = load i4 %v84_4_addr

]]></Node>
<StgValue><ssdm name="v84_4_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:42 %v84_5_load = load i4 %v84_5_addr

]]></Node>
<StgValue><ssdm name="v84_5_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:43 %v84_6_load = load i4 %v84_6_addr

]]></Node>
<StgValue><ssdm name="v84_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:44 %v84_7_load = load i4 %v84_7_addr

]]></Node>
<StgValue><ssdm name="v84_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:46 %v84_8_load = load i4 %v84_8_addr

]]></Node>
<StgValue><ssdm name="v84_8_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:47 %v84_9_load = load i4 %v84_9_addr

]]></Node>
<StgValue><ssdm name="v84_9_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:48 %v84_10_load = load i4 %v84_10_addr

]]></Node>
<StgValue><ssdm name="v84_10_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:49 %v84_11_load = load i4 %v84_11_addr

]]></Node>
<StgValue><ssdm name="v84_11_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:51 %v84_12_load = load i4 %v84_12_addr

]]></Node>
<StgValue><ssdm name="v84_12_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:52 %v84_13_load = load i4 %v84_13_addr

]]></Node>
<StgValue><ssdm name="v84_13_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:53 %v84_14_load = load i4 %v84_14_addr

]]></Node>
<StgValue><ssdm name="v84_14_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:54 %v84_15_load = load i4 %v84_15_addr

]]></Node>
<StgValue><ssdm name="v84_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:36 %v84_load = load i4 %v84_addr

]]></Node>
<StgValue><ssdm name="v84_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:37 %v84_1_load = load i4 %v84_1_addr

]]></Node>
<StgValue><ssdm name="v84_1_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:38 %v84_2_load = load i4 %v84_2_addr

]]></Node>
<StgValue><ssdm name="v84_2_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:39 %v84_3_load = load i4 %v84_3_addr

]]></Node>
<StgValue><ssdm name="v84_3_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc30.i:40 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln49

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:41 %v84_4_load = load i4 %v84_4_addr

]]></Node>
<StgValue><ssdm name="v84_4_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:42 %v84_5_load = load i4 %v84_5_addr

]]></Node>
<StgValue><ssdm name="v84_5_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:43 %v84_6_load = load i4 %v84_6_addr

]]></Node>
<StgValue><ssdm name="v84_6_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:44 %v84_7_load = load i4 %v84_7_addr

]]></Node>
<StgValue><ssdm name="v84_7_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc30.i:45 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_4_load, i32 %v84_5_load, i32 %v84_6_load, i32 %v84_7_load, i2 %trunc_ln49

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:46 %v84_8_load = load i4 %v84_8_addr

]]></Node>
<StgValue><ssdm name="v84_8_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:47 %v84_9_load = load i4 %v84_9_addr

]]></Node>
<StgValue><ssdm name="v84_9_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:48 %v84_10_load = load i4 %v84_10_addr

]]></Node>
<StgValue><ssdm name="v84_10_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:49 %v84_11_load = load i4 %v84_11_addr

]]></Node>
<StgValue><ssdm name="v84_11_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc30.i:50 %tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_8_load, i32 %v84_9_load, i32 %v84_10_load, i32 %v84_11_load, i2 %trunc_ln49

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:51 %v84_12_load = load i4 %v84_12_addr

]]></Node>
<StgValue><ssdm name="v84_12_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:52 %v84_13_load = load i4 %v84_13_addr

]]></Node>
<StgValue><ssdm name="v84_13_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:53 %v84_14_load = load i4 %v84_14_addr

]]></Node>
<StgValue><ssdm name="v84_14_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
for.inc30.i:54 %v84_15_load = load i4 %v84_15_addr

]]></Node>
<StgValue><ssdm name="v84_15_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc30.i:55 %tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_12_load, i32 %v84_13_load, i32 %v84_14_load, i32 %v84_15_load, i2 %trunc_ln49

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc30.i:56 %v36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %tmp_24, i32 %tmp_25, i32 %tmp_26, i32 %tmp_27, i2 %trunc_ln48

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:57 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="106" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:57 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="107" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:57 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc30.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc30.i:14 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.i:15 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i:57 %v37 = fmul i32 %v36, i32 0.125

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
for.inc.i17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="113" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.2105:0 %store_ln53 = store i32 %v37, i4 %v84_10_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.2105:1 %br_ln53 = br void %arrayidx211.i30.exit102

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.1104:0 %store_ln53 = store i32 %v37, i4 %v84_9_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.1104:1 %br_ln53 = br void %arrayidx211.i30.exit102

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.0103:0 %store_ln53 = store i32 %v37, i4 %v84_8_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.0103:1 %br_ln53 = br void %arrayidx211.i30.exit102

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.3106:0 %store_ln53 = store i32 %v37, i4 %v84_11_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.3106:1 %br_ln53 = br void %arrayidx211.i30.exit102

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.299:0 %store_ln53 = store i32 %v37, i4 %v84_6_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.299:1 %br_ln53 = br void %arrayidx211.i30.exit96

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.198:0 %store_ln53 = store i32 %v37, i4 %v84_5_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.198:1 %br_ln53 = br void %arrayidx211.i30.exit96

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.097:0 %store_ln53 = store i32 %v37, i4 %v84_4_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.097:1 %br_ln53 = br void %arrayidx211.i30.exit96

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.3100:0 %store_ln53 = store i32 %v37, i4 %v84_7_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.3100:1 %br_ln53 = br void %arrayidx211.i30.exit96

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.293:0 %store_ln53 = store i32 %v37, i4 %v84_2_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.293:1 %br_ln53 = br void %arrayidx211.i30.exit90

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.192:0 %store_ln53 = store i32 %v37, i4 %v84_1_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.192:1 %br_ln53 = br void %arrayidx211.i30.exit90

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.091:0 %store_ln53 = store i32 %v37, i4 %v84_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.091:1 %br_ln53 = br void %arrayidx211.i30.exit90

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.394:0 %store_ln53 = store i32 %v37, i4 %v84_3_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.394:1 %br_ln53 = br void %arrayidx211.i30.exit90

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.2111:0 %store_ln53 = store i32 %v37, i4 %v84_14_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.2111:1 %br_ln53 = br void %arrayidx211.i30.exit108

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.1110:0 %store_ln53 = store i32 %v37, i4 %v84_13_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.1110:1 %br_ln53 = br void %arrayidx211.i30.exit108

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.0109:0 %store_ln53 = store i32 %v37, i4 %v84_12_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.0109:1 %br_ln53 = br void %arrayidx211.i30.exit108

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx211.i30.case.3112:0 %store_ln53 = store i32 %v37, i4 %v84_15_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
<literal name="trunc_ln49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx211.i30.case.3112:1 %br_ln53 = br void %arrayidx211.i30.exit108

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="170" name="v84_15" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="v84_14" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_14"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="v84_13" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_13"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="v84_12" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_12"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="v84_11" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="v84_10" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_10"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="v84_9" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_9"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="v84_8" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_8"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="v84_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="v84_6" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_6"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="v84_5" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_5"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="v84_4" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="v84_4"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="v84_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="v84_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="v84_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="v84" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v84"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="187" from="StgValue_186" to="j1" fromId="186" toId="11">
</dataflow>
<dataflow id="188" from="StgValue_186" to="i2" fromId="186" toId="12">
</dataflow>
<dataflow id="189" from="StgValue_186" to="indvar_flatten19" fromId="186" toId="13">
</dataflow>
<dataflow id="191" from="StgValue_190" to="store_ln0" fromId="190" toId="14">
</dataflow>
<dataflow id="192" from="indvar_flatten19" to="store_ln0" fromId="13" toId="14">
</dataflow>
<dataflow id="194" from="StgValue_193" to="store_ln0" fromId="193" toId="15">
</dataflow>
<dataflow id="195" from="i2" to="store_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="196" from="StgValue_193" to="store_ln0" fromId="193" toId="16">
</dataflow>
<dataflow id="197" from="j1" to="store_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="198" from="indvar_flatten19" to="indvar_flatten19_load" fromId="13" toId="18">
</dataflow>
<dataflow id="199" from="indvar_flatten19_load" to="icmp_ln48" fromId="18" toId="19">
</dataflow>
<dataflow id="201" from="StgValue_200" to="icmp_ln48" fromId="200" toId="19">
</dataflow>
<dataflow id="202" from="indvar_flatten19_load" to="add_ln48_1" fromId="18" toId="20">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln48_1" fromId="203" toId="20">
</dataflow>
<dataflow id="205" from="icmp_ln48" to="br_ln48" fromId="19" toId="21">
</dataflow>
<dataflow id="206" from="j1" to="j1_load" fromId="11" toId="22">
</dataflow>
<dataflow id="207" from="i2" to="i2_load" fromId="12" toId="23">
</dataflow>
<dataflow id="208" from="i2_load" to="add_ln48" fromId="23" toId="24">
</dataflow>
<dataflow id="210" from="StgValue_209" to="add_ln48" fromId="209" toId="24">
</dataflow>
<dataflow id="211" from="j1_load" to="icmp_ln49" fromId="22" toId="25">
</dataflow>
<dataflow id="213" from="StgValue_212" to="icmp_ln49" fromId="212" toId="25">
</dataflow>
<dataflow id="214" from="icmp_ln49" to="select_ln48" fromId="25" toId="26">
</dataflow>
<dataflow id="215" from="StgValue_193" to="select_ln48" fromId="193" toId="26">
</dataflow>
<dataflow id="216" from="j1_load" to="select_ln48" fromId="22" toId="26">
</dataflow>
<dataflow id="217" from="icmp_ln49" to="select_ln48_1" fromId="25" toId="27">
</dataflow>
<dataflow id="218" from="add_ln48" to="select_ln48_1" fromId="24" toId="27">
</dataflow>
<dataflow id="219" from="i2_load" to="select_ln48_1" fromId="23" toId="27">
</dataflow>
<dataflow id="220" from="select_ln48_1" to="trunc_ln48" fromId="27" toId="28">
</dataflow>
<dataflow id="222" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="p_cast12_mid2_v" fromId="221" toId="29">
</dataflow>
<dataflow id="223" from="select_ln48_1" to="p_cast12_mid2_v" fromId="27" toId="29">
</dataflow>
<dataflow id="225" from="StgValue_224" to="p_cast12_mid2_v" fromId="224" toId="29">
</dataflow>
<dataflow id="227" from="StgValue_226" to="p_cast12_mid2_v" fromId="226" toId="29">
</dataflow>
<dataflow id="228" from="select_ln48" to="trunc_ln49" fromId="26" toId="30">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln2" fromId="221" toId="31">
</dataflow>
<dataflow id="230" from="select_ln48" to="lshr_ln2" fromId="26" toId="31">
</dataflow>
<dataflow id="231" from="StgValue_224" to="lshr_ln2" fromId="224" toId="31">
</dataflow>
<dataflow id="232" from="StgValue_226" to="lshr_ln2" fromId="226" toId="31">
</dataflow>
<dataflow id="233" from="trunc_ln48" to="switch_ln53" fromId="28" toId="32">
</dataflow>
<dataflow id="235" from="StgValue_234" to="switch_ln53" fromId="234" toId="32">
</dataflow>
<dataflow id="237" from="StgValue_236" to="switch_ln53" fromId="236" toId="32">
</dataflow>
<dataflow id="239" from="StgValue_238" to="switch_ln53" fromId="238" toId="32">
</dataflow>
<dataflow id="240" from="trunc_ln49" to="switch_ln53" fromId="30" toId="33">
</dataflow>
<dataflow id="241" from="StgValue_234" to="switch_ln53" fromId="234" toId="33">
</dataflow>
<dataflow id="242" from="StgValue_236" to="switch_ln53" fromId="236" toId="33">
</dataflow>
<dataflow id="243" from="StgValue_238" to="switch_ln53" fromId="238" toId="33">
</dataflow>
<dataflow id="244" from="trunc_ln49" to="switch_ln53" fromId="30" toId="35">
</dataflow>
<dataflow id="245" from="StgValue_234" to="switch_ln53" fromId="234" toId="35">
</dataflow>
<dataflow id="246" from="StgValue_236" to="switch_ln53" fromId="236" toId="35">
</dataflow>
<dataflow id="247" from="StgValue_238" to="switch_ln53" fromId="238" toId="35">
</dataflow>
<dataflow id="248" from="trunc_ln49" to="switch_ln53" fromId="30" toId="37">
</dataflow>
<dataflow id="249" from="StgValue_234" to="switch_ln53" fromId="234" toId="37">
</dataflow>
<dataflow id="250" from="StgValue_236" to="switch_ln53" fromId="236" toId="37">
</dataflow>
<dataflow id="251" from="StgValue_238" to="switch_ln53" fromId="238" toId="37">
</dataflow>
<dataflow id="252" from="trunc_ln49" to="switch_ln53" fromId="30" toId="39">
</dataflow>
<dataflow id="253" from="StgValue_234" to="switch_ln53" fromId="234" toId="39">
</dataflow>
<dataflow id="254" from="StgValue_236" to="switch_ln53" fromId="236" toId="39">
</dataflow>
<dataflow id="255" from="StgValue_238" to="switch_ln53" fromId="238" toId="39">
</dataflow>
<dataflow id="256" from="select_ln48" to="add_ln49" fromId="26" toId="41">
</dataflow>
<dataflow id="257" from="StgValue_209" to="add_ln49" fromId="209" toId="41">
</dataflow>
<dataflow id="258" from="add_ln48_1" to="store_ln49" fromId="20" toId="42">
</dataflow>
<dataflow id="259" from="indvar_flatten19" to="store_ln49" fromId="13" toId="42">
</dataflow>
<dataflow id="260" from="select_ln48_1" to="store_ln49" fromId="27" toId="43">
</dataflow>
<dataflow id="261" from="i2" to="store_ln49" fromId="12" toId="43">
</dataflow>
<dataflow id="262" from="add_ln49" to="store_ln49" fromId="41" toId="44">
</dataflow>
<dataflow id="263" from="j1" to="store_ln49" fromId="11" toId="44">
</dataflow>
<dataflow id="264" from="p_cast12_mid2_v" to="zext_ln51" fromId="29" toId="46">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_s" fromId="265" toId="47">
</dataflow>
<dataflow id="267" from="p_cast12_mid2_v" to="tmp_s" fromId="29" toId="47">
</dataflow>
<dataflow id="268" from="StgValue_234" to="tmp_s" fromId="234" toId="47">
</dataflow>
<dataflow id="269" from="tmp_s" to="sub_ln51" fromId="47" toId="48">
</dataflow>
<dataflow id="270" from="zext_ln51" to="sub_ln51" fromId="46" toId="48">
</dataflow>
<dataflow id="271" from="lshr_ln2" to="zext_ln51_1" fromId="31" toId="49">
</dataflow>
<dataflow id="272" from="sub_ln51" to="add_ln51" fromId="48" toId="50">
</dataflow>
<dataflow id="273" from="zext_ln51_1" to="add_ln51" fromId="49" toId="50">
</dataflow>
<dataflow id="274" from="add_ln51" to="zext_ln51_2" fromId="50" toId="51">
</dataflow>
<dataflow id="275" from="v84" to="v84_addr" fromId="185" toId="52">
</dataflow>
<dataflow id="277" from="StgValue_276" to="v84_addr" fromId="276" toId="52">
</dataflow>
<dataflow id="278" from="zext_ln51_2" to="v84_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="279" from="v84_1" to="v84_1_addr" fromId="184" toId="53">
</dataflow>
<dataflow id="280" from="StgValue_276" to="v84_1_addr" fromId="276" toId="53">
</dataflow>
<dataflow id="281" from="zext_ln51_2" to="v84_1_addr" fromId="51" toId="53">
</dataflow>
<dataflow id="282" from="v84_2" to="v84_2_addr" fromId="183" toId="54">
</dataflow>
<dataflow id="283" from="StgValue_276" to="v84_2_addr" fromId="276" toId="54">
</dataflow>
<dataflow id="284" from="zext_ln51_2" to="v84_2_addr" fromId="51" toId="54">
</dataflow>
<dataflow id="285" from="v84_3" to="v84_3_addr" fromId="182" toId="55">
</dataflow>
<dataflow id="286" from="StgValue_276" to="v84_3_addr" fromId="276" toId="55">
</dataflow>
<dataflow id="287" from="zext_ln51_2" to="v84_3_addr" fromId="51" toId="55">
</dataflow>
<dataflow id="288" from="v84_4" to="v84_4_addr" fromId="181" toId="56">
</dataflow>
<dataflow id="289" from="StgValue_276" to="v84_4_addr" fromId="276" toId="56">
</dataflow>
<dataflow id="290" from="zext_ln51_2" to="v84_4_addr" fromId="51" toId="56">
</dataflow>
<dataflow id="291" from="v84_5" to="v84_5_addr" fromId="180" toId="57">
</dataflow>
<dataflow id="292" from="StgValue_276" to="v84_5_addr" fromId="276" toId="57">
</dataflow>
<dataflow id="293" from="zext_ln51_2" to="v84_5_addr" fromId="51" toId="57">
</dataflow>
<dataflow id="294" from="v84_6" to="v84_6_addr" fromId="179" toId="58">
</dataflow>
<dataflow id="295" from="StgValue_276" to="v84_6_addr" fromId="276" toId="58">
</dataflow>
<dataflow id="296" from="zext_ln51_2" to="v84_6_addr" fromId="51" toId="58">
</dataflow>
<dataflow id="297" from="v84_7" to="v84_7_addr" fromId="178" toId="59">
</dataflow>
<dataflow id="298" from="StgValue_276" to="v84_7_addr" fromId="276" toId="59">
</dataflow>
<dataflow id="299" from="zext_ln51_2" to="v84_7_addr" fromId="51" toId="59">
</dataflow>
<dataflow id="300" from="v84_8" to="v84_8_addr" fromId="177" toId="60">
</dataflow>
<dataflow id="301" from="StgValue_276" to="v84_8_addr" fromId="276" toId="60">
</dataflow>
<dataflow id="302" from="zext_ln51_2" to="v84_8_addr" fromId="51" toId="60">
</dataflow>
<dataflow id="303" from="v84_9" to="v84_9_addr" fromId="176" toId="61">
</dataflow>
<dataflow id="304" from="StgValue_276" to="v84_9_addr" fromId="276" toId="61">
</dataflow>
<dataflow id="305" from="zext_ln51_2" to="v84_9_addr" fromId="51" toId="61">
</dataflow>
<dataflow id="306" from="v84_10" to="v84_10_addr" fromId="175" toId="62">
</dataflow>
<dataflow id="307" from="StgValue_276" to="v84_10_addr" fromId="276" toId="62">
</dataflow>
<dataflow id="308" from="zext_ln51_2" to="v84_10_addr" fromId="51" toId="62">
</dataflow>
<dataflow id="309" from="v84_11" to="v84_11_addr" fromId="174" toId="63">
</dataflow>
<dataflow id="310" from="StgValue_276" to="v84_11_addr" fromId="276" toId="63">
</dataflow>
<dataflow id="311" from="zext_ln51_2" to="v84_11_addr" fromId="51" toId="63">
</dataflow>
<dataflow id="312" from="v84_12" to="v84_12_addr" fromId="173" toId="64">
</dataflow>
<dataflow id="313" from="StgValue_276" to="v84_12_addr" fromId="276" toId="64">
</dataflow>
<dataflow id="314" from="zext_ln51_2" to="v84_12_addr" fromId="51" toId="64">
</dataflow>
<dataflow id="315" from="v84_13" to="v84_13_addr" fromId="172" toId="65">
</dataflow>
<dataflow id="316" from="StgValue_276" to="v84_13_addr" fromId="276" toId="65">
</dataflow>
<dataflow id="317" from="zext_ln51_2" to="v84_13_addr" fromId="51" toId="65">
</dataflow>
<dataflow id="318" from="v84_14" to="v84_14_addr" fromId="171" toId="66">
</dataflow>
<dataflow id="319" from="StgValue_276" to="v84_14_addr" fromId="276" toId="66">
</dataflow>
<dataflow id="320" from="zext_ln51_2" to="v84_14_addr" fromId="51" toId="66">
</dataflow>
<dataflow id="321" from="v84_15" to="v84_15_addr" fromId="170" toId="67">
</dataflow>
<dataflow id="322" from="StgValue_276" to="v84_15_addr" fromId="276" toId="67">
</dataflow>
<dataflow id="323" from="zext_ln51_2" to="v84_15_addr" fromId="51" toId="67">
</dataflow>
<dataflow id="324" from="v84_addr" to="v84_load" fromId="52" toId="68">
</dataflow>
<dataflow id="325" from="v84_1_addr" to="v84_1_load" fromId="53" toId="69">
</dataflow>
<dataflow id="326" from="v84_2_addr" to="v84_2_load" fromId="54" toId="70">
</dataflow>
<dataflow id="327" from="v84_3_addr" to="v84_3_load" fromId="55" toId="71">
</dataflow>
<dataflow id="328" from="v84_4_addr" to="v84_4_load" fromId="56" toId="72">
</dataflow>
<dataflow id="329" from="v84_5_addr" to="v84_5_load" fromId="57" toId="73">
</dataflow>
<dataflow id="330" from="v84_6_addr" to="v84_6_load" fromId="58" toId="74">
</dataflow>
<dataflow id="331" from="v84_7_addr" to="v84_7_load" fromId="59" toId="75">
</dataflow>
<dataflow id="332" from="v84_8_addr" to="v84_8_load" fromId="60" toId="76">
</dataflow>
<dataflow id="333" from="v84_9_addr" to="v84_9_load" fromId="61" toId="77">
</dataflow>
<dataflow id="334" from="v84_10_addr" to="v84_10_load" fromId="62" toId="78">
</dataflow>
<dataflow id="335" from="v84_11_addr" to="v84_11_load" fromId="63" toId="79">
</dataflow>
<dataflow id="336" from="v84_12_addr" to="v84_12_load" fromId="64" toId="80">
</dataflow>
<dataflow id="337" from="v84_13_addr" to="v84_13_load" fromId="65" toId="81">
</dataflow>
<dataflow id="338" from="v84_14_addr" to="v84_14_load" fromId="66" toId="82">
</dataflow>
<dataflow id="339" from="v84_15_addr" to="v84_15_load" fromId="67" toId="83">
</dataflow>
<dataflow id="340" from="v84_addr" to="v84_load" fromId="52" toId="84">
</dataflow>
<dataflow id="341" from="v84_1_addr" to="v84_1_load" fromId="53" toId="85">
</dataflow>
<dataflow id="342" from="v84_2_addr" to="v84_2_load" fromId="54" toId="86">
</dataflow>
<dataflow id="343" from="v84_3_addr" to="v84_3_load" fromId="55" toId="87">
</dataflow>
<dataflow id="345" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp_24" fromId="344" toId="88">
</dataflow>
<dataflow id="346" from="v84_load" to="tmp_24" fromId="84" toId="88">
</dataflow>
<dataflow id="347" from="v84_1_load" to="tmp_24" fromId="85" toId="88">
</dataflow>
<dataflow id="348" from="v84_2_load" to="tmp_24" fromId="86" toId="88">
</dataflow>
<dataflow id="349" from="v84_3_load" to="tmp_24" fromId="87" toId="88">
</dataflow>
<dataflow id="350" from="trunc_ln49" to="tmp_24" fromId="30" toId="88">
</dataflow>
<dataflow id="351" from="v84_4_addr" to="v84_4_load" fromId="56" toId="89">
</dataflow>
<dataflow id="352" from="v84_5_addr" to="v84_5_load" fromId="57" toId="90">
</dataflow>
<dataflow id="353" from="v84_6_addr" to="v84_6_load" fromId="58" toId="91">
</dataflow>
<dataflow id="354" from="v84_7_addr" to="v84_7_load" fromId="59" toId="92">
</dataflow>
<dataflow id="355" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp_25" fromId="344" toId="93">
</dataflow>
<dataflow id="356" from="v84_4_load" to="tmp_25" fromId="89" toId="93">
</dataflow>
<dataflow id="357" from="v84_5_load" to="tmp_25" fromId="90" toId="93">
</dataflow>
<dataflow id="358" from="v84_6_load" to="tmp_25" fromId="91" toId="93">
</dataflow>
<dataflow id="359" from="v84_7_load" to="tmp_25" fromId="92" toId="93">
</dataflow>
<dataflow id="360" from="trunc_ln49" to="tmp_25" fromId="30" toId="93">
</dataflow>
<dataflow id="361" from="v84_8_addr" to="v84_8_load" fromId="60" toId="94">
</dataflow>
<dataflow id="362" from="v84_9_addr" to="v84_9_load" fromId="61" toId="95">
</dataflow>
<dataflow id="363" from="v84_10_addr" to="v84_10_load" fromId="62" toId="96">
</dataflow>
<dataflow id="364" from="v84_11_addr" to="v84_11_load" fromId="63" toId="97">
</dataflow>
<dataflow id="365" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp_26" fromId="344" toId="98">
</dataflow>
<dataflow id="366" from="v84_8_load" to="tmp_26" fromId="94" toId="98">
</dataflow>
<dataflow id="367" from="v84_9_load" to="tmp_26" fromId="95" toId="98">
</dataflow>
<dataflow id="368" from="v84_10_load" to="tmp_26" fromId="96" toId="98">
</dataflow>
<dataflow id="369" from="v84_11_load" to="tmp_26" fromId="97" toId="98">
</dataflow>
<dataflow id="370" from="trunc_ln49" to="tmp_26" fromId="30" toId="98">
</dataflow>
<dataflow id="371" from="v84_12_addr" to="v84_12_load" fromId="64" toId="99">
</dataflow>
<dataflow id="372" from="v84_13_addr" to="v84_13_load" fromId="65" toId="100">
</dataflow>
<dataflow id="373" from="v84_14_addr" to="v84_14_load" fromId="66" toId="101">
</dataflow>
<dataflow id="374" from="v84_15_addr" to="v84_15_load" fromId="67" toId="102">
</dataflow>
<dataflow id="375" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp_27" fromId="344" toId="103">
</dataflow>
<dataflow id="376" from="v84_12_load" to="tmp_27" fromId="99" toId="103">
</dataflow>
<dataflow id="377" from="v84_13_load" to="tmp_27" fromId="100" toId="103">
</dataflow>
<dataflow id="378" from="v84_14_load" to="tmp_27" fromId="101" toId="103">
</dataflow>
<dataflow id="379" from="v84_15_load" to="tmp_27" fromId="102" toId="103">
</dataflow>
<dataflow id="380" from="trunc_ln49" to="tmp_27" fromId="30" toId="103">
</dataflow>
<dataflow id="381" from="_ssdm_op_Mux.ap_auto.4float.i2" to="v36" fromId="344" toId="104">
</dataflow>
<dataflow id="382" from="tmp_24" to="v36" fromId="88" toId="104">
</dataflow>
<dataflow id="383" from="tmp_25" to="v36" fromId="93" toId="104">
</dataflow>
<dataflow id="384" from="tmp_26" to="v36" fromId="98" toId="104">
</dataflow>
<dataflow id="385" from="tmp_27" to="v36" fromId="103" toId="104">
</dataflow>
<dataflow id="386" from="trunc_ln48" to="v36" fromId="28" toId="104">
</dataflow>
<dataflow id="387" from="v36" to="v37" fromId="104" toId="105">
</dataflow>
<dataflow id="389" from="StgValue_388" to="v37" fromId="388" toId="105">
</dataflow>
<dataflow id="390" from="v36" to="v37" fromId="104" toId="106">
</dataflow>
<dataflow id="391" from="StgValue_388" to="v37" fromId="388" toId="106">
</dataflow>
<dataflow id="392" from="v36" to="v37" fromId="104" toId="107">
</dataflow>
<dataflow id="393" from="StgValue_388" to="v37" fromId="388" toId="107">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="394" toId="108">
</dataflow>
<dataflow id="397" from="l_norm_i2_l_j1_str" to="specloopname_ln0" fromId="396" toId="108">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="398" toId="109">
</dataflow>
<dataflow id="401" from="StgValue_400" to="empty" fromId="400" toId="109">
</dataflow>
<dataflow id="402" from="StgValue_400" to="empty" fromId="400" toId="109">
</dataflow>
<dataflow id="403" from="StgValue_400" to="empty" fromId="400" toId="109">
</dataflow>
<dataflow id="405" from="_ssdm_op_SpecPipeline" to="specpipeline_ln50" fromId="404" toId="110">
</dataflow>
<dataflow id="406" from="StgValue_186" to="specpipeline_ln50" fromId="186" toId="110">
</dataflow>
<dataflow id="408" from="StgValue_407" to="specpipeline_ln50" fromId="407" toId="110">
</dataflow>
<dataflow id="409" from="StgValue_407" to="specpipeline_ln50" fromId="407" toId="110">
</dataflow>
<dataflow id="410" from="StgValue_407" to="specpipeline_ln50" fromId="407" toId="110">
</dataflow>
<dataflow id="412" from="empty_20" to="specpipeline_ln50" fromId="411" toId="110">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecLoopName" to="specloopname_ln49" fromId="394" toId="111">
</dataflow>
<dataflow id="415" from="empty_33" to="specloopname_ln49" fromId="414" toId="111">
</dataflow>
<dataflow id="416" from="v36" to="v37" fromId="104" toId="112">
</dataflow>
<dataflow id="417" from="StgValue_388" to="v37" fromId="388" toId="112">
</dataflow>
<dataflow id="418" from="v37" to="store_ln53" fromId="112" toId="113">
</dataflow>
<dataflow id="419" from="v84_10_addr" to="store_ln53" fromId="62" toId="113">
</dataflow>
<dataflow id="420" from="v37" to="store_ln53" fromId="112" toId="115">
</dataflow>
<dataflow id="421" from="v84_9_addr" to="store_ln53" fromId="61" toId="115">
</dataflow>
<dataflow id="422" from="v37" to="store_ln53" fromId="112" toId="117">
</dataflow>
<dataflow id="423" from="v84_8_addr" to="store_ln53" fromId="60" toId="117">
</dataflow>
<dataflow id="424" from="v37" to="store_ln53" fromId="112" toId="119">
</dataflow>
<dataflow id="425" from="v84_11_addr" to="store_ln53" fromId="63" toId="119">
</dataflow>
<dataflow id="426" from="v37" to="store_ln53" fromId="112" toId="121">
</dataflow>
<dataflow id="427" from="v84_6_addr" to="store_ln53" fromId="58" toId="121">
</dataflow>
<dataflow id="428" from="v37" to="store_ln53" fromId="112" toId="123">
</dataflow>
<dataflow id="429" from="v84_5_addr" to="store_ln53" fromId="57" toId="123">
</dataflow>
<dataflow id="430" from="v37" to="store_ln53" fromId="112" toId="125">
</dataflow>
<dataflow id="431" from="v84_4_addr" to="store_ln53" fromId="56" toId="125">
</dataflow>
<dataflow id="432" from="v37" to="store_ln53" fromId="112" toId="127">
</dataflow>
<dataflow id="433" from="v84_7_addr" to="store_ln53" fromId="59" toId="127">
</dataflow>
<dataflow id="434" from="v37" to="store_ln53" fromId="112" toId="129">
</dataflow>
<dataflow id="435" from="v84_2_addr" to="store_ln53" fromId="54" toId="129">
</dataflow>
<dataflow id="436" from="v37" to="store_ln53" fromId="112" toId="131">
</dataflow>
<dataflow id="437" from="v84_1_addr" to="store_ln53" fromId="53" toId="131">
</dataflow>
<dataflow id="438" from="v37" to="store_ln53" fromId="112" toId="133">
</dataflow>
<dataflow id="439" from="v84_addr" to="store_ln53" fromId="52" toId="133">
</dataflow>
<dataflow id="440" from="v37" to="store_ln53" fromId="112" toId="135">
</dataflow>
<dataflow id="441" from="v84_3_addr" to="store_ln53" fromId="55" toId="135">
</dataflow>
<dataflow id="442" from="v37" to="store_ln53" fromId="112" toId="137">
</dataflow>
<dataflow id="443" from="v84_14_addr" to="store_ln53" fromId="66" toId="137">
</dataflow>
<dataflow id="444" from="v37" to="store_ln53" fromId="112" toId="139">
</dataflow>
<dataflow id="445" from="v84_13_addr" to="store_ln53" fromId="65" toId="139">
</dataflow>
<dataflow id="446" from="v37" to="store_ln53" fromId="112" toId="141">
</dataflow>
<dataflow id="447" from="v84_12_addr" to="store_ln53" fromId="64" toId="141">
</dataflow>
<dataflow id="448" from="v37" to="store_ln53" fromId="112" toId="143">
</dataflow>
<dataflow id="449" from="v84_15_addr" to="store_ln53" fromId="67" toId="143">
</dataflow>
<dataflow id="450" from="icmp_ln48" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="451" from="trunc_ln48" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="452" from="trunc_ln48" to="StgValue_9" fromId="28" toId="9">
</dataflow>
<dataflow id="453" from="trunc_ln49" to="StgValue_9" fromId="30" toId="9">
</dataflow>
<dataflow id="454" from="icmp_ln48" to="StgValue_8" fromId="19" toId="8">
</dataflow>
</dataflows>


</stg>
