#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 21 11:48:30 2020
# Process ID: 6651
# Current directory: /home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_A_blk_mem_gen_0_1_synth_1
# Command line: vivado -log design_BRAM_A_blk_mem_gen_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_BRAM_A_blk_mem_gen_0_1.tcl
# Log file: /home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_A_blk_mem_gen_0_1_synth_1/design_BRAM_A_blk_mem_gen_0_1.vds
# Journal file: /home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_A_blk_mem_gen_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_BRAM_A_blk_mem_gen_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/lud_ip_v2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/XilinxWebPACK/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_BRAM_A_blk_mem_gen_0_1, cache-ID = 85c8011325962ad6.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 11:48:39 2020...
