static T_1 F_1 ( T_2 V_1 )\r\n{\r\nT_1 V_2 = 0 ;\r\nswitch( V_1 ) {\r\ncase V_3 :\r\nV_2 = 14 ;\r\nbreak;\r\ncase V_4 :\r\nV_2 = 268 ;\r\nbreak;\r\ncase V_5 :\r\nV_2 = 124 ; ;\r\nbreak;\r\ncase V_6 :\r\nV_2 = 60 ;\r\nbreak;\r\ncase V_7 :\r\nV_2 = 124 ;\r\nbreak;\r\ncase V_8 :\r\nV_2 = 274 ;\r\nbreak;\r\ncase V_9 :\r\nV_2 = 137 ;\r\nbreak;\r\ncase V_10 :\r\nV_2 = 144 ;\r\nbreak;\r\ncase V_11 :\r\nV_2 = 288 ;\r\nbreak;\r\ncase V_12 :\r\nV_2 = 124 ;\r\nbreak;\r\ncase V_13 :\r\nV_2 = 92 ;\r\nbreak;\r\ndefault:\r\nV_2 = 0 ;\r\nbreak;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic T_1 F_2 ( T_2 V_1 )\r\n{\r\nT_1 V_2 = 0 ;\r\nswitch( V_1 ) {\r\ncase V_3 :\r\nV_2 = 14 ;\r\nbreak;\r\ncase V_4 :\r\nV_2 = 268 ;\r\nbreak;\r\ncase V_5 :\r\nV_2 = 124 ;\r\nbreak;\r\ncase V_6 :\r\nV_2 = 60 ;\r\nbreak;\r\ncase V_7 :\r\nV_2 = 124 ;\r\nbreak;\r\ncase V_8 :\r\nV_2 = 274 ;\r\nbreak;\r\ncase V_9 :\r\nV_2 = 137 ;\r\nbreak;\r\ncase V_10 :\r\nV_2 = 144 ;\r\nbreak;\r\ncase V_11 :\r\nV_2 = 288 ;\r\nbreak;\r\ncase V_12 :\r\nV_2 = 124 ;\r\nbreak;\r\n}\r\nreturn V_2 ;\r\n}\r\nvoid F_3 ( int V_1 , int V_14 , T_3 * V_15 , T_4 * V_16 , T_5 * V_17 )\r\n{\r\nT_6 * V_18 ;\r\nT_4 * V_19 ;\r\nT_7 V_20 ;\r\nV_18 = F_4 ( V_16 , V_21 ,\r\nV_15 , 0 , F_5 ( V_15 ) , V_22 ) ;\r\nV_19 = F_6 ( V_18 , V_23 ) ;\r\nswitch( V_1 ) {\r\ncase V_3 :\r\nF_7 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase V_4 :\r\nV_20 = F_8 ( V_15 , 0 ) ;\r\nswitch( V_20 >> 6 ) {\r\ncase 0 :\r\nif ( V_14 == V_24 )\r\nF_9 ( V_15 , V_17 , V_19 , NULL ) ;\r\nelse\r\nF_10 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 1 :\r\nif( ( V_20 >> 5 ) == 3 ) {\r\nif ( V_14 == V_24 )\r\nF_11 ( V_15 , V_17 , V_19 , NULL ) ;\r\nelse\r\nF_12 ( V_15 , V_17 , V_19 , NULL ) ;\r\n} else\r\nF_13 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 2 :\r\nF_14 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_5 :\r\nV_20 = F_8 ( V_15 , 0 ) ;\r\nswitch( V_20 >> 6 ) {\r\ncase 0 :\r\nF_9 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 1 :\r\nif( ( V_20 >> 5 ) == 3 )\r\nF_15 ( V_15 , V_17 , V_19 , NULL ) ;\r\nelse\r\nF_16 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 2 :\r\nF_14 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_13 :\r\nV_20 = F_8 ( V_15 , 0 ) ;\r\nswitch( V_20 >> 7 ) {\r\ncase 0 :\r\nF_17 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 1 :\r\nF_18 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_6 :\r\nF_19 ( V_17 -> V_25 , V_26 , NULL , L_1 ) ;\r\nF_20 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase V_7 :\r\nF_19 ( V_17 -> V_25 , V_26 , NULL , L_2 ) ;\r\nF_21 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase V_12 :\r\nV_20 = F_8 ( V_15 , 0 ) ;\r\nswitch( V_20 >> 6 ) {\r\ncase 0 :\r\nF_9 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 1 :\r\nif( ( V_20 >> 5 ) == 3 ) {\r\nif ( V_14 == V_24 )\r\nF_15 ( V_15 , V_17 , V_19 , NULL ) ;\r\nelse\r\nF_22 ( V_15 , V_17 , V_19 , NULL ) ;\r\n} else\r\nF_16 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\ncase 2 :\r\nF_14 ( V_15 , V_17 , V_19 , NULL ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_8 :\r\nF_19 ( V_17 -> V_25 , V_26 , NULL , L_3 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_23 ( T_3 * V_27 , T_5 * V_17 , T_4 * V_28 , int V_29 )\r\n{\r\nT_2 V_30 = 0 ;\r\nT_2 V_31 = 0 , V_32 ;\r\nT_2 V_1 ;\r\nT_1 V_33 = 0 ;\r\nT_6 * V_18 ;\r\nT_4 * V_34 = NULL ;\r\nT_3 * V_35 ;\r\nV_30 = F_24 ( V_27 , V_29 ) ;\r\nF_25 ( V_28 , V_36 , V_27 , V_29 , 4 , V_30 ) ;\r\nV_29 += 4 ;\r\nV_30 = F_24 ( V_27 , V_29 ) ;\r\nF_25 ( V_28 , V_37 , V_27 , V_29 , 4 , V_30 ) ;\r\nV_31 = V_30 & 0x3 ;\r\nV_18 = F_25 ( V_28 , V_38 , V_27 , V_29 , 4 , V_31 ) ;\r\nV_34 = F_6 ( V_18 , V_23 ) ;\r\nif ( V_31 > 3 ) {\r\nF_26 ( V_17 , V_18 , & V_39 ) ;\r\nV_31 = 3 ;\r\n}\r\nV_33 = V_29 + 4 ;\r\nfor( V_32 = 0 ; V_32 < V_31 ; V_32 ++ ) {\r\nT_1 V_40 , V_41 , V_42 ;\r\nT_1 V_43 [ 3 ] ;\r\nV_43 [ 0 ] = V_44 ;\r\nV_43 [ 1 ] = V_45 ;\r\nV_43 [ 2 ] = V_46 ;\r\nV_1 = ( V_30 >> ( ( V_32 + 1 ) * 4 ) ) & 0xf ;\r\nF_25 ( V_34 , V_43 [ V_32 ] , V_27 , V_29 , 4 , V_1 ) ;\r\nF_27 ( V_34 , V_47 , V_27 , V_29 , 4 , ! ( V_30 >> ( V_32 + 2 ) & 0x01 ) ) ;\r\nV_41 = F_1 ( V_1 ) ;\r\nV_40 = V_41 >> 3 ;\r\nV_42 = V_41 % 8 ;\r\nif ( ( V_42 ) != 0 )\r\nV_40 ++ ;\r\nV_35 = F_28 ( V_27 , V_33 , V_40 ) ;\r\nF_3 ( V_1 , V_48 , V_35 , V_34 , V_17 ) ;\r\nif ( ( V_42 ) != 0 )\r\nV_40 -- ;\r\nV_33 += V_40 ;\r\n}\r\n}\r\nstatic void F_29 ( T_3 * V_27 , T_5 * V_17 , T_4 * V_28 , int V_29 )\r\n{\r\nT_2 V_49 = 0 ;\r\nT_2 V_31 = 0 , V_32 ;\r\nT_2 V_1 ;\r\nT_1 V_33 = 0 ;\r\nT_6 * V_18 = NULL ;\r\nT_4 * V_34 = NULL ;\r\nT_3 * V_35 ;\r\nV_49 = F_24 ( V_27 , V_29 ) ;\r\nF_25 ( V_28 , V_50 , V_27 , V_29 , 4 , V_49 ) ;\r\nV_31 = ( V_49 & 0x3 ) + 1 ;\r\nV_18 = F_25 ( V_28 , V_38 , V_27 , V_29 , 4 , V_31 ) ;\r\nV_34 = F_6 ( V_18 , V_23 ) ;\r\nV_49 >>= 2 ;\r\nif( V_31 == 2 )\r\nV_49 >>= 4 ;\r\nif ( V_31 > 3 ) {\r\nF_26 ( V_17 , V_18 , & V_39 ) ;\r\nV_31 = 3 ;\r\n}\r\nV_33 = V_29 + 4 ;\r\nfor( V_32 = 0 ; V_32 < V_31 ; V_32 ++ ) {\r\nT_1 V_40 , V_41 , V_42 ;\r\nT_1 V_43 [ 3 ] ;\r\nV_43 [ 0 ] = V_51 ;\r\nV_43 [ 1 ] = V_52 ;\r\nV_43 [ 2 ] = V_53 ;\r\nV_1 = V_49 & 0xf ;\r\nF_25 ( V_34 , V_43 [ V_32 ] , V_27 , V_29 , 4 , V_1 ) ;\r\nV_49 >>= 4 ;\r\nV_41 = F_2 ( V_1 ) ;\r\nV_40 = V_41 >> 3 ;\r\nV_42 = V_41 % 8 ;\r\nif ( ( V_42 ) != 0 )\r\nV_40 ++ ;\r\nV_35 = F_28 ( V_27 , V_33 , V_40 ) ;\r\nF_3 ( V_1 , V_24 , V_35 , V_34 , V_17 ) ;\r\nV_33 += V_40 ;\r\n}\r\n}\r\nstatic int\r\nF_30 ( T_3 * V_27 , T_5 * V_17 , T_4 * V_16 , void * T_8 V_54 )\r\n{\r\nT_6 * V_55 = NULL ;\r\nT_6 * V_18 = NULL ;\r\nT_4 * V_28 = NULL ;\r\nT_4 * V_34 = NULL ;\r\nT_9 type = 0 ;\r\nT_7 V_56 = - 1 ;\r\nF_31 ( V_17 -> V_25 , V_57 , V_58 ) ;\r\nF_32 ( V_17 -> V_25 , V_26 ) ;\r\ntype = F_8 ( V_27 , 0 ) ;\r\nif( V_59 ) {\r\nV_56 = F_8 ( V_27 , 1 ) ;\r\n}\r\nswitch( type ) {\r\ncase 1 :\r\nif( V_59 )\r\nF_33 ( V_17 -> V_25 , V_26 , L_4 ,\r\nV_56 ) ;\r\nelse\r\nF_33 ( V_17 -> V_25 , V_26 , L_5 ) ;\r\nbreak;\r\ncase 2 :\r\nif( V_59 )\r\nF_33 ( V_17 -> V_25 , V_26 , L_6 ,\r\nV_56 ) ;\r\nelse\r\nF_33 ( V_17 -> V_25 , V_26 , L_7 ) ;\r\nbreak;\r\ncase 3 :\r\nif( V_59 )\r\nF_33 ( V_17 -> V_25 , V_26 , L_8 ,\r\nV_56 ) ;\r\nelse\r\nF_33 ( V_17 -> V_25 , V_26 , L_9 ) ;\r\nbreak;\r\ncase 127 :\r\nif( V_59 )\r\nF_33 ( V_17 -> V_25 , V_26 , L_10 ,\r\nV_56 ) ;\r\nelse\r\nF_33 ( V_17 -> V_25 , V_26 , L_11 ) ;\r\nbreak;\r\ncase 128 :\r\nif( V_59 )\r\nF_33 ( V_17 -> V_25 , V_26 , L_12 ,\r\nV_56 ) ;\r\nelse\r\nF_33 ( V_17 -> V_25 , V_26 , L_13 ) ;\r\nbreak;\r\ndefault:\r\nF_33 ( V_17 -> V_25 , V_26 , L_14 , type ) ;\r\nbreak;\r\n}\r\n{\r\nT_2 V_29 = 0 ;\r\nT_2 V_60 = 0 ;\r\nT_2 V_61 = 0 ;\r\nV_55 = F_4 ( V_16 , V_62 , V_27 , 0 , - 1 , V_22 ) ;\r\nV_28 = F_6 ( V_55 , V_23 ) ;\r\nV_29 ++ ;\r\nif( V_59 ) {\r\nF_25 ( V_28 , V_63 , V_27 , V_29 , 1 , V_56 ) ;\r\nV_29 ++ ;\r\n}\r\nV_18 = F_4 ( V_28 , V_64 , V_27 , V_29 , - 1 , V_22 ) ;\r\nV_34 = F_6 ( V_18 , V_23 ) ;\r\nV_60 = F_24 ( V_27 , V_29 ) ;\r\nV_18 = F_4 ( V_34 , V_65 , V_27 , V_29 , 4 , V_66 ) ;\r\nV_61 = ( ( V_60 & 0x7800 ) >> 11 ) ;\r\nif( V_61 == 4 )\r\nV_61 = 3 ;\r\nif( V_61 == 8 )\r\nV_61 = 4 ;\r\nF_34 ( V_18 , L_15 ,\r\nV_60 & 0x3F , ( V_60 & 0x7c0 ) >> 6 ,\r\nV_61 ) ;\r\nV_29 += 4 ;\r\nswitch( type ) {\r\ncase 1 :\r\ncase 128 :\r\nF_29 ( V_27 , V_17 , V_34 , V_29 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 127 :\r\nF_23 ( V_27 , V_17 , V_34 , V_29 ) ;\r\nbreak;\r\ncase 3 :\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn F_5 ( V_27 ) ;\r\n}\r\nvoid F_35 ( void )\r\n{\r\nstatic T_10 V_67 = FALSE ;\r\nif ( ! V_67 ) {\r\nV_68 = F_36 ( F_30 , V_62 ) ;\r\nF_37 ( L_16 , V_69 , V_68 ) ;\r\n}\r\n}\r\nvoid F_38 ( void )\r\n{\r\nT_11 * V_70 ;\r\nT_12 * V_71 ;\r\nstatic T_13 V_72 [] = {\r\n{ & V_73 ,\r\n{ L_17 , L_18 , V_74 , V_75 , NULL , 0x0 ,\r\nL_19 , V_76 } } ,\r\n{ & V_64 ,\r\n{ L_20 , L_21 , V_74 , V_75 , NULL , 0x0 ,\r\nL_22 , V_76 } } ,\r\n{ & V_38 ,\r\n{ L_23 , L_24 , V_77 , V_78 , NULL , 0x0 ,\r\nL_25 , V_76 } } ,\r\n{ & V_51 ,\r\n{ L_26 , L_27 , V_77 , V_78 , F_39 ( V_79 ) , 0x0 ,\r\nL_28 , V_76 } } ,\r\n{ & V_52 ,\r\n{ L_29 , L_30 , V_77 , V_78 , F_39 ( V_79 ) , 0x0 ,\r\nL_28 , V_76 } } ,\r\n{ & V_53 ,\r\n{ L_31 , L_32 , V_77 , V_78 , F_39 ( V_79 ) , 0x0 ,\r\nL_28 , V_76 } } ,\r\n{ & V_50 ,\r\n{ L_33 , L_34 , V_80 , V_81 , NULL , 0x0 ,\r\nL_35 , V_76 } } ,\r\n{ & V_37 ,\r\n{ L_36 , L_37 , V_80 , V_81 , NULL , 0x0 ,\r\nL_38 , V_76 } } ,\r\n{ & V_63 ,\r\n{ L_39 , L_40 , V_77 , V_78 , NULL , 0x0 ,\r\nNULL , V_76 } } ,\r\n{ & V_44 ,\r\n{ L_26 , L_41 , V_77 , V_78 , F_39 ( V_82 ) , 0x0 ,\r\nL_28 , V_76 } } ,\r\n{ & V_45 ,\r\n{ L_29 , L_42 , V_77 , V_78 , F_39 ( V_82 ) , 0x0 ,\r\nL_28 , V_76 } } ,\r\n{ & V_46 ,\r\n{ L_31 , L_43 , V_77 , V_78 , F_39 ( V_82 ) , 0x0 ,\r\nL_28 , V_76 } } ,\r\n{ & V_65 ,\r\n{ L_44 , L_45 , V_80 , V_81 , NULL , 0x0 ,\r\nL_46 , V_76 } } ,\r\n{ & V_47 ,\r\n{ L_47 , L_48 , V_83 , V_75 , NULL , 0x0 ,\r\nL_49 , V_76 } } ,\r\n{ & V_36 ,\r\n{ L_50 , L_51 , V_80 , V_78 , NULL , 0x0 ,\r\nL_52 , V_76 } } ,\r\n{ & V_21 ,\r\n{ L_53 , L_54 , V_84 , V_75 , NULL , 0x0 ,\r\nNULL , V_76 } } ,\r\n#include "packet-tetra-hfarr.c"\r\n} ;\r\nstatic T_1 * V_85 [] = {\r\n& V_23 ,\r\n& V_86 ,\r\n& V_87 ,\r\n& V_88 ,\r\n& V_89 ,\r\n#include "packet-tetra-ettarr.c"\r\n} ;\r\nstatic T_14 V_90 [] = {\r\n{ & V_39 , { L_55 , V_91 , V_92 , L_56 , V_93 } } ,\r\n} ;\r\nV_62 = F_40 ( L_57 , L_58 , L_58 ) ;\r\nF_41 ( V_62 , V_72 , F_42 ( V_72 ) ) ;\r\nF_43 ( V_85 , F_42 ( V_85 ) ) ;\r\nF_44 ( L_58 , F_30 , V_62 ) ;\r\nV_71 = F_45 ( V_62 ) ;\r\nF_46 ( V_71 , V_90 , F_42 ( V_90 ) ) ;\r\nV_70 = F_47 ( V_62 , NULL ) ;\r\nF_48 ( V_70 , L_59 ,\r\nL_60 ,\r\nL_61 ,\r\n& V_59 ) ;\r\n}
