{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583119915448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583119915458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 19:31:55 2020 " "Processing started: Sun Mar 01 19:31:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583119915458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583119915458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583119915458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1583119915969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_access_to_one_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_access_to_one_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_access_to_one_state_machine " "Found entity 1: shared_access_to_one_state_machine" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583119928326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583119928326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trap_edge.sv 2 2 " "Found 2 design units, including 2 entities, in source file trap_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trap_edge " "Found entity 1: trap_edge" {  } { { "trap_edge.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/trap_edge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583119928328 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "trap_edge.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/trap_edge.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583119928328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583119928328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_b_output_parameters shared_access_to_one_state_machine.sv(32) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(32): created implicit net for \"select_b_output_parameters\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119928328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_data_a_enable shared_access_to_one_state_machine.sv(38) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(38): created implicit net for \"register_data_a_enable\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119928328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_data_b_enable shared_access_to_one_state_machine.sv(39) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(39): created implicit net for \"register_data_b_enable\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119928328 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(21) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(21): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928328 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(22) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(22): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(23) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(23): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(24) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(24): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(25) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(25): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(26) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(26): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(27) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(27): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(28) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(28): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(29) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(29): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(30) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(30): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119928329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shared_access_to_one_state_machine " "Elaborating entity \"shared_access_to_one_state_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583119928366 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1583119928995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583119929389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119929389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583119929475 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583119929475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583119929475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583119929475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583119929533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 01 19:32:09 2020 " "Processing ended: Sun Mar 01 19:32:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583119929533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583119929533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583119929533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583119929533 ""}
