{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 10:13:27 2022 " "Info: Processing started: Tue Nov 22 10:13:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide C:/Users/PYashmed/Desktop/CDAR/animation/animation.v " "Warning: Entity \"divide\" obtained from \"C:/Users/PYashmed/Desktop/CDAR/animation/animation.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info: Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dotmatric " "Info: Found entity 2: dotmatric" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 183 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cnt8 " "Info: Found entity 3: cnt8" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bicolor_dot_matrix " "Info: Found entity 4: bicolor_dot_matrix" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 231 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 changemode " "Info: Found entity 5: changemode" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 256 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 divide " "Info: Found entity 6: divide" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 298 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 divide1 " "Info: Found entity 7: divide1" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 357 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1hz animation.v(205) " "Warning (10236): Verilog HDL Implicit Net warning at animation.v(205): created implicit net for \"clk1hz\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info: Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a animation.v(39) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(39): object \"a\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "animation.v(94) " "Info (10264): Verilog HDL Case Statement information at animation.v(94): all case item expressions in this case statement are onehot" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "animation.v(114) " "Info (10264): Verilog HDL Case Statement information at animation.v(114): all case item expressions in this case statement are onehot" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "animation.v(129) " "Info (10264): Verilog HDL Case Statement information at animation.v(129): all case item expressions in this case statement are onehot" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatric dotmatric:u1 " "Info: Elaborating entity \"dotmatric\" for hierarchy \"dotmatric:u1\"" {  } { { "animation.v" "u1" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 dotmatric:u1\|cnt8:u1 " "Info: Elaborating entity \"cnt8\" for hierarchy \"dotmatric:u1\|cnt8:u1\"" {  } { { "animation.v" "u1" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicolor_dot_matrix dotmatric:u1\|bicolor_dot_matrix:u2 " "Info: Elaborating entity \"bicolor_dot_matrix\" for hierarchy \"dotmatric:u1\|bicolor_dot_matrix:u2\"" {  } { { "animation.v" "u2" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "off animation.v(236) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(236): variable \"off\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cat animation.v(241) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(241): variable \"cat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cat animation.v(242) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(242): variable \"cat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dog animation.v(244) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(244): variable \"dog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dog animation.v(245) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(245): variable \"dog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mouse animation.v(247) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(247): variable \"mouse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mouse animation.v(248) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(248): variable \"mouse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r animation.v(235) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(235): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g animation.v(235) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(235): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] animation.v(235) " "Info (10041): Inferred latch for \"g\[0\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] animation.v(235) " "Info (10041): Inferred latch for \"g\[1\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] animation.v(235) " "Info (10041): Inferred latch for \"g\[2\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] animation.v(235) " "Info (10041): Inferred latch for \"g\[3\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[4\] animation.v(235) " "Info (10041): Inferred latch for \"g\[4\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[5\] animation.v(235) " "Info (10041): Inferred latch for \"g\[5\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[6\] animation.v(235) " "Info (10041): Inferred latch for \"g\[6\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[7\] animation.v(235) " "Info (10041): Inferred latch for \"g\[7\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] animation.v(235) " "Info (10041): Inferred latch for \"r\[0\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] animation.v(235) " "Info (10041): Inferred latch for \"r\[1\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] animation.v(235) " "Info (10041): Inferred latch for \"r\[2\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] animation.v(235) " "Info (10041): Inferred latch for \"r\[3\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] animation.v(235) " "Info (10041): Inferred latch for \"r\[4\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] animation.v(235) " "Info (10041): Inferred latch for \"r\[5\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] animation.v(235) " "Info (10041): Inferred latch for \"r\[6\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] animation.v(235) " "Info (10041): Inferred latch for \"r\[7\]\" at animation.v(235)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changemode dotmatric:u1\|changemode:u3 " "Info: Elaborating entity \"changemode\" for hierarchy \"dotmatric:u1\|changemode:u3\"" {  } { { "animation.v" "u3" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide dotmatric:u1\|divide:u4 " "Info: Elaborating entity \"divide\" for hierarchy \"dotmatric:u1\|divide:u4\"" {  } { { "animation.v" "u4" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(312) " "Warning (10230): Verilog HDL assignment warning at animation.v(312): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(335) " "Warning (10230): Verilog HDL assignment warning at animation.v(335): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide1 divide1:u2 " "Info: Elaborating entity \"divide1\" for hierarchy \"divide1:u2\"" {  } { { "animation.v" "u2" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(367) " "Warning (10230): Verilog HDL assignment warning at animation.v(367): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(371) " "Warning (10230): Verilog HDL assignment warning at animation.v(371): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(390) " "Warning (10230): Verilog HDL assignment warning at animation.v(390): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(394) " "Warning (10230): Verilog HDL assignment warning at animation.v(394): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[1\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[1\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[3\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[3\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[5\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[5\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[7\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[7\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[1\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[1\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[3\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[3\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[5\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[5\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[7\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[7\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 274 -1 0 } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 369 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animal~8 " "Info: Register \"animal~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animal~9 " "Info: Register \"animal~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info: Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Info: Implemented 120 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4412 " "Info: Peak virtual memory: 4412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 10:13:28 2022 " "Info: Processing ended: Tue Nov 22 10:13:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 10:13:28 2022 " "Info: Processing started: Tue Nov 22 10:13:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off animation -c animation " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "animation EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"animation\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1khz Global clock in PIN 18 " "Info: Automatically promoted signal \"clk1khz\" to use Global clock in PIN 18" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dotmatric:u1\|divide:u4\|clkp Global clock " "Info: Automatically promoted signal \"dotmatric:u1\|divide:u4\|clkp\" to use Global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 321 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "divide1:u2\|clkp Global clock " "Info: Automatically promoted signal \"divide1:u2\|clkp\" to use Global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "off Global clock " "Info: Automatically promoted some destinations of signal \"off\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[0\]~0 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[0\]~0\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[1\]~1 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[1\]~1\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[2\]~2 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[2\]~2\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[3\]~3 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[3\]~3\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[4\]~4 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[4\]~4\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[5\]~5 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[5\]~5\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[6\]~6 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[6\]~6\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dotmatric:u1\|bicolor_dot_matrix:u2\|row\[7\]~7 " "Info: Destination \"dotmatric:u1\|bicolor_dot_matrix:u2\|row\[7\]~7\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "always0~0 " "Info: Destination \"always0~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ani\[1\]~0 " "Info: Destination \"ani\[1\]~0\" may be non-global or may not use global clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "off " "Info: Pin \"off\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { off } } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "off" } } } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/animation/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.245 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] 1 REG LAB_X8_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y5; Fanout = 2; REG Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.923 ns) + CELL(2.322 ns) 5.245 ns r\[0\] 2 PIN PIN_11 0 " "Info: 2: + IC(2.923 ns) + CELL(2.322 ns) = 5.245 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.245 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] r[0] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 44.27 % ) " "Info: Total cell delay = 2.322 ns ( 44.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 55.73 % ) " "Info: Total interconnect delay = 2.923 ns ( 55.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.245 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] r[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PYashmed/Desktop/CDAR/animation/animation.fit.smsg " "Info: Generated suppressed messages file C:/Users/PYashmed/Desktop/CDAR/animation/animation.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4507 " "Info: Peak virtual memory: 4507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 10:13:29 2022 " "Info: Processing ended: Tue Nov 22 10:13:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 10:13:30 2022 " "Info: Processing started: Tue Nov 22 10:13:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off animation -c animation " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4364 " "Info: Peak virtual memory: 4364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 10:13:30 2022 " "Info: Processing ended: Tue Nov 22 10:13:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 10:13:31 2022 " "Info: Processing started: Tue Nov 22 10:13:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\] " "Warning: Node \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\]\" is a latch" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1khz " "Info: Assuming node \"clk1khz\" is an undefined clock" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "off " "Info: Assuming node \"off\" is a latch enable. Will not compute fmax for this pin." {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide1:u2\|clkp " "Info: Detected ripple clock \"divide1:u2\|clkp\" as buffer" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "divide1:u2\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dotmatric:u1\|divide:u4\|clkp " "Info: Detected ripple clock \"dotmatric:u1\|divide:u4\|clkp\" as buffer" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 321 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotmatric:u1\|divide:u4\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1khz register movedone register movesetr 49.7 MHz 20.122 ns Internal " "Info: Clock \"clk1khz\" has Internal fmax of 49.7 MHz between source register \"movedone\" and destination register \"movesetr\" (period= 20.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.118 ns + Longest register register " "Info: + Longest register to register delay is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns movedone 1 REG LC_X9_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N7; Fanout = 3; REG Node = 'movedone'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { movedone } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.200 ns) 1.542 ns movesetr~3 2 COMB LC_X10_Y10_N0 1 " "Info: 2: + IC(1.342 ns) + CELL(0.200 ns) = 1.542 ns; Loc. = LC_X10_Y10_N0; Fanout = 1; COMB Node = 'movesetr~3'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { movedone movesetr~3 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.804 ns) 3.118 ns movesetr 3 REG LC_X10_Y10_N8 7 " "Info: 3: + IC(0.772 ns) + CELL(0.804 ns) = 3.118 ns; Loc. = LC_X10_Y10_N8; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.576 ns" { movesetr~3 movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.004 ns ( 32.20 % ) " "Info: Total cell delay = 1.004 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 67.80 % ) " "Info: Total interconnect delay = 2.114 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.118 ns" { movedone movesetr~3 movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.118 ns" { movedone {} movesetr~3 {} movesetr {} } { 0.000ns 1.342ns 0.772ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.234 ns - Smallest " "Info: - Smallest clock skew is -6.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns movesetr 2 REG LC_X10_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N8; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 10.053 ns - Longest register " "Info: - Longest clock path from clock \"clk1khz\" to source register is 10.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide1:u2\|clkp 2 REG LC_X6_Y7_N1 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N1; Fanout = 9; REG Node = 'divide1:u2\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide1:u2|clkp } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.940 ns) + CELL(0.918 ns) 10.053 ns movedone 3 REG LC_X9_Y10_N7 3 " "Info: 3: + IC(4.940 ns) + CELL(0.918 ns) = 10.053 ns; Loc. = LC_X9_Y10_N7; Fanout = 3; REG Node = 'movedone'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.858 ns" { divide1:u2|clkp movedone } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.57 % ) " "Info: Total cell delay = 3.375 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.678 ns ( 66.43 % ) " "Info: Total interconnect delay = 6.678 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp movedone } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} movedone {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp movedone } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} movedone {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 77 -1 0 } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.118 ns" { movedone movesetr~3 movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.118 ns" { movedone {} movesetr~3 {} movesetr {} } { 0.000ns 1.342ns 0.772ns } { 0.000ns 0.200ns 0.804ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp movedone } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} movedone {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk1khz 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"clk1khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "movesetr mouseisr clk1khz 3.954 ns " "Info: Found hold time violation between source  pin or register \"movesetr\" and destination pin or register \"mouseisr\" for clock \"clk1khz\" (Hold time is 3.954 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.234 ns + Largest " "Info: + Largest clock skew is 6.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 10.053 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 10.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide1:u2\|clkp 2 REG LC_X6_Y7_N1 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N1; Fanout = 9; REG Node = 'divide1:u2\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide1:u2|clkp } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.940 ns) + CELL(0.918 ns) 10.053 ns mouseisr 3 REG LC_X10_Y10_N4 2 " "Info: 3: + IC(4.940 ns) + CELL(0.918 ns) = 10.053 ns; Loc. = LC_X10_Y10_N4; Fanout = 2; REG Node = 'mouseisr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.858 ns" { divide1:u2|clkp mouseisr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.57 % ) " "Info: Total cell delay = 3.375 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.678 ns ( 66.43 % ) " "Info: Total interconnect delay = 6.678 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} mouseisr {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns movesetr 2 REG LC_X10_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N8; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} mouseisr {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.125 ns - Shortest register register " "Info: - Shortest register to register delay is 2.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns movesetr 1 REG LC_X10_Y10_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N8; Fanout = 7; REG Node = 'movesetr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { movesetr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(1.183 ns) 2.125 ns mouseisr 2 REG LC_X10_Y10_N4 2 " "Info: 2: + IC(0.942 ns) + CELL(1.183 ns) = 2.125 ns; Loc. = LC_X10_Y10_N4; Fanout = 2; REG Node = 'mouseisr'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.125 ns" { movesetr mouseisr } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 55.67 % ) " "Info: Total cell delay = 1.183 ns ( 55.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 44.33 % ) " "Info: Total interconnect delay = 0.942 ns ( 44.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.125 ns" { movesetr mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "2.125 ns" { movesetr {} mouseisr {} } { 0.000ns 0.942ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 43 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} mouseisr {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz movesetr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} movesetr {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.125 ns" { movesetr mouseisr } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "2.125 ns" { movesetr {} mouseisr {} } { 0.000ns 0.942ns } { 0.000ns 1.183ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "animal.11 cat clk1khz 4.886 ns register " "Info: tsu for register \"animal.11\" (data pin = \"cat\", clock pin = \"clk1khz\") is 4.886 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.372 ns + Longest pin register " "Info: + Longest pin to register delay is 8.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cat 1 PIN PIN_124 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 2; PIN Node = 'cat'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cat } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.261 ns) + CELL(0.740 ns) 5.133 ns animal~14 2 COMB LC_X10_Y10_N1 14 " "Info: 2: + IC(3.261 ns) + CELL(0.740 ns) = 5.133 ns; Loc. = LC_X10_Y10_N1; Fanout = 14; COMB Node = 'animal~14'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.001 ns" { cat animal~14 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.200 ns) 6.456 ns animal~15 3 COMB LC_X9_Y10_N7 4 " "Info: 3: + IC(1.123 ns) + CELL(0.200 ns) = 6.456 ns; Loc. = LC_X9_Y10_N7; Fanout = 4; COMB Node = 'animal~15'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.323 ns" { animal~14 animal~15 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(1.243 ns) 8.372 ns animal.11 4 REG LC_X9_Y10_N8 2 " "Info: 4: + IC(0.673 ns) + CELL(1.243 ns) = 8.372 ns; Loc. = LC_X9_Y10_N8; Fanout = 2; REG Node = 'animal.11'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.916 ns" { animal~15 animal.11 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 39.60 % ) " "Info: Total cell delay = 3.315 ns ( 39.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.057 ns ( 60.40 % ) " "Info: Total interconnect delay = 5.057 ns ( 60.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.372 ns" { cat animal~14 animal~15 animal.11 } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.372 ns" { cat {} cat~combout {} animal~14 {} animal~15 {} animal.11 {} } { 0.000ns 0.000ns 3.261ns 1.123ns 0.673ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns animal.11 2 REG LC_X9_Y10_N8 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y10_N8; Fanout = 2; REG Node = 'animal.11'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz animal.11 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz animal.11 } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} animal.11 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.372 ns" { cat animal~14 animal~15 animal.11 } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.372 ns" { cat {} cat~combout {} animal~14 {} animal~15 {} animal.11 {} } { 0.000ns 0.000ns 3.261ns 1.123ns 0.673ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.243ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz animal.11 } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} animal.11 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "off r\[1\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] 13.637 ns register " "Info: tco from clock \"off\" to destination pin \"r\[1\]\" through register \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]\" is 13.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "off source 8.186 ns + Longest register " "Info: + Longest clock path from clock \"off\" to source register is 8.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns off 1 CLK PIN_127 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 20; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.314 ns) + CELL(0.740 ns) 8.186 ns dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] 2 REG LC_X8_Y5_N8 2 " "Info: 2: + IC(6.314 ns) + CELL(0.740 ns) = 8.186 ns; Loc. = LC_X8_Y5_N8; Fanout = 2; REG Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.054 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|r[0] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 22.87 % ) " "Info: Total cell delay = 1.872 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.314 ns ( 77.13 % ) " "Info: Total interconnect delay = 6.314 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.186 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|r[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.186 ns" { off {} off~combout {} dotmatric:u1|bicolor_dot_matrix:u2|r[0] {} } { 0.000ns 0.000ns 6.314ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.451 ns + Longest register pin " "Info: + Longest register to pin delay is 5.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] 1 REG LC_X8_Y5_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N8; Fanout = 2; REG Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.129 ns) + CELL(2.322 ns) 5.451 ns r\[1\] 2 PIN PIN_12 0 " "Info: 2: + IC(3.129 ns) + CELL(2.322 ns) = 5.451 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'r\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.451 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] r[1] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.60 % ) " "Info: Total cell delay = 2.322 ns ( 42.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.129 ns ( 57.40 % ) " "Info: Total interconnect delay = 3.129 ns ( 57.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.451 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] r[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "5.451 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] {} r[1] {} } { 0.000ns 3.129ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.186 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|r[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.186 ns" { off {} off~combout {} dotmatric:u1|bicolor_dot_matrix:u2|r[0] {} } { 0.000ns 0.000ns 6.314ns } { 0.000ns 1.132ns 0.740ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.451 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] r[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "5.451 ns" { dotmatric:u1|bicolor_dot_matrix:u2|r[0] {} r[1] {} } { 0.000ns 3.129ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "off row\[0\] 10.497 ns Longest " "Info: Longest tpd from source pin \"off\" to destination pin \"row\[0\]\" is 10.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns off 1 CLK PIN_127 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 20; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.914 ns) 5.271 ns dotmatric:u1\|bicolor_dot_matrix:u2\|row\[0\]~0 2 COMB LC_X6_Y8_N1 1 " "Info: 2: + IC(3.225 ns) + CELL(0.914 ns) = 5.271 ns; Loc. = LC_X6_Y8_N1; Fanout = 1; COMB Node = 'dotmatric:u1\|bicolor_dot_matrix:u2\|row\[0\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.139 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|row[0]~0 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.904 ns) + CELL(2.322 ns) 10.497 ns row\[0\] 3 PIN PIN_1 0 " "Info: 3: + IC(2.904 ns) + CELL(2.322 ns) = 10.497 ns; Loc. = PIN_1; Fanout = 0; PIN Node = 'row\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.226 ns" { dotmatric:u1|bicolor_dot_matrix:u2|row[0]~0 row[0] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 41.61 % ) " "Info: Total cell delay = 4.368 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.129 ns ( 58.39 % ) " "Info: Total interconnect delay = 6.129 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.497 ns" { off dotmatric:u1|bicolor_dot_matrix:u2|row[0]~0 row[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.497 ns" { off {} off~combout {} dotmatric:u1|bicolor_dot_matrix:u2|row[0]~0 {} row[0] {} } { 0.000ns 0.000ns 3.225ns 2.904ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ani\[1\] off clk1khz 2.403 ns register " "Info: th for register \"ani\[1\]\" (data pin = \"off\", clock pin = \"clk1khz\") is 2.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 10.053 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 10.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide1:u2\|clkp 2 REG LC_X6_Y7_N1 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N1; Fanout = 9; REG Node = 'divide1:u2\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide1:u2|clkp } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.940 ns) + CELL(0.918 ns) 10.053 ns ani\[1\] 3 REG LC_X9_Y7_N2 4 " "Info: 3: + IC(4.940 ns) + CELL(0.918 ns) = 10.053 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'ani\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.858 ns" { divide1:u2|clkp ani[1] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.57 % ) " "Info: Total cell delay = 3.375 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.678 ns ( 66.43 % ) " "Info: Total interconnect delay = 6.678 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} ani[1] {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.871 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns off 1 CLK PIN_127 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 20; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.805 ns) + CELL(0.914 ns) 4.851 ns ani\[1\]~0 2 COMB LC_X9_Y10_N5 2 " "Info: 2: + IC(2.805 ns) + CELL(0.914 ns) = 4.851 ns; Loc. = LC_X9_Y10_N5; Fanout = 2; COMB Node = 'ani\[1\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.719 ns" { off ani[1]~0 } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(1.243 ns) 7.871 ns ani\[1\] 3 REG LC_X9_Y7_N2 4 " "Info: 3: + IC(1.777 ns) + CELL(1.243 ns) = 7.871 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'ani\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.020 ns" { ani[1]~0 ani[1] } "NODE_NAME" } } { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.289 ns ( 41.79 % ) " "Info: Total cell delay = 3.289 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.582 ns ( 58.21 % ) " "Info: Total interconnect delay = 4.582 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.871 ns" { off ani[1]~0 ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.871 ns" { off {} off~combout {} ani[1]~0 {} ani[1] {} } { 0.000ns 0.000ns 2.805ns 1.777ns } { 0.000ns 1.132ns 0.914ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.053 ns" { clk1khz divide1:u2|clkp ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.053 ns" { clk1khz {} clk1khz~combout {} divide1:u2|clkp {} ani[1] {} } { 0.000ns 0.000ns 1.738ns 4.940ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.871 ns" { off ani[1]~0 ani[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.871 ns" { off {} off~combout {} ani[1]~0 {} ani[1] {} } { 0.000ns 0.000ns 2.805ns 1.777ns } { 0.000ns 1.132ns 0.914ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 10:13:31 2022 " "Info: Processing ended: Tue Nov 22 10:13:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
