// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_i_i_i131_le3933,
        conv_i_i_i205_le3926,
        n_6taps_V_address0,
        n_6taps_V_ce0,
        n_6taps_V_q0,
        x_real_6taps_V_address0,
        x_real_6taps_V_ce0,
        x_real_6taps_V_q0,
        x_imag_6taps_V_address0,
        x_imag_6taps_V_ce0,
        x_imag_6taps_V_q0,
        lhs_V_18_out,
        lhs_V_18_out_ap_vld,
        lhs_V_16_out,
        lhs_V_16_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [21:0] conv_i_i_i131_le3933;
input  [21:0] conv_i_i_i205_le3926;
output  [2:0] n_6taps_V_address0;
output   n_6taps_V_ce0;
input  [21:0] n_6taps_V_q0;
output  [2:0] x_real_6taps_V_address0;
output   x_real_6taps_V_ce0;
input  [21:0] x_real_6taps_V_q0;
output  [2:0] x_imag_6taps_V_address0;
output   x_imag_6taps_V_ce0;
input  [21:0] x_imag_6taps_V_q0;
output  [21:0] lhs_V_18_out;
output   lhs_V_18_out_ap_vld;
output  [21:0] lhs_V_16_out;
output   lhs_V_16_out_ap_vld;

reg ap_idle;
reg n_6taps_V_ce0;
reg x_real_6taps_V_ce0;
reg x_imag_6taps_V_ce0;
reg lhs_V_18_out_ap_vld;
reg lhs_V_16_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1057_fu_164_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] weight_6taps_address0;
reg    weight_6taps_ce0;
wire   [14:0] weight_6taps_q0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1057_reg_330;
reg   [0:0] icmp_ln1057_reg_330_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_reg_330_pp0_iter2_reg;
wire   [63:0] i_V_19_cast_fu_176_p1;
reg   [63:0] i_V_19_cast_reg_334;
reg   [63:0] i_V_19_cast_reg_334_pp0_iter1_reg;
reg   [63:0] i_V_19_cast_reg_334_pp0_iter2_reg;
wire    ap_block_pp0_stage0;
reg   [21:0] lhs_V_fu_56;
wire    ap_loop_init;
reg   [21:0] lhs_V_8_fu_60;
reg   [2:0] i_V_fu_64;
reg   [2:0] ap_sig_allocacmp_i_V_8;
wire   [2:0] add_ln870_fu_170_p2;
wire    ap_block_pp0_stage0_01001;
wire  signed [36:0] grp_fu_300_p2;
wire   [21:0] r_V_21_fu_201_p4;
wire  signed [21:0] mul_ln1245_fu_226_p0;
wire  signed [36:0] sext_ln1171_3_fu_210_p1;
wire   [36:0] lhs_V_9_fu_218_p3;
wire   [36:0] mul_ln1245_fu_226_p2;
wire   [36:0] ret_V_fu_232_p2;
wire  signed [21:0] mul_ln1245_2_fu_260_p0;
wire   [36:0] lhs_V_10_fu_252_p3;
wire   [36:0] mul_ln1245_2_fu_260_p2;
wire   [36:0] ret_V_13_fu_266_p2;
wire   [14:0] grp_fu_300_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [36:0] grp_fu_300_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps #(
    .DataWidth( 15 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
weight_6taps_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_6taps_address0),
    .ce0(weight_6taps_ce0),
    .q0(weight_6taps_q0)
);

channel_gen_mul_22s_22s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 37 ))
mul_22s_22s_37_1_1_U71(
    .din0(mul_ln1245_fu_226_p0),
    .din1(x_real_6taps_V_q0),
    .dout(mul_ln1245_fu_226_p2)
);

channel_gen_mul_22s_22s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 37 ))
mul_22s_22s_37_1_1_U72(
    .din0(mul_ln1245_2_fu_260_p0),
    .din1(x_imag_6taps_V_q0),
    .dout(mul_ln1245_2_fu_260_p2)
);

channel_gen_mul_mul_22s_15ns_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 37 ))
mul_mul_22s_15ns_37_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(n_6taps_V_q0),
    .din1(grp_fu_300_p1),
    .ce(1'b1),
    .dout(grp_fu_300_p2)
);

channel_gen_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1057_fu_164_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_V_fu_64 <= add_ln870_fu_170_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_V_fu_64 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            lhs_V_8_fu_60 <= conv_i_i_i131_le3933;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            lhs_V_8_fu_60 <= {{ret_V_13_fu_266_p2[36:15]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            lhs_V_fu_56 <= conv_i_i_i205_le3926;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            lhs_V_fu_56 <= {{ret_V_fu_232_p2[36:15]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_V_19_cast_reg_334_pp0_iter1_reg[2 : 0] <= i_V_19_cast_reg_334[2 : 0];
        icmp_ln1057_reg_330 <= icmp_ln1057_fu_164_p2;
        icmp_ln1057_reg_330_pp0_iter1_reg <= icmp_ln1057_reg_330;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        i_V_19_cast_reg_334_pp0_iter2_reg[2 : 0] <= i_V_19_cast_reg_334_pp0_iter1_reg[2 : 0];
        icmp_ln1057_reg_330_pp0_iter2_reg <= icmp_ln1057_reg_330_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_164_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_V_19_cast_reg_334[2 : 0] <= i_V_19_cast_fu_176_p1[2 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln1057_fu_164_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_V_8 = 3'd0;
    end else begin
        ap_sig_allocacmp_i_V_8 = i_V_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1057_reg_330_pp0_iter2_reg == 1'd1))) begin
        lhs_V_16_out_ap_vld = 1'b1;
    end else begin
        lhs_V_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1057_reg_330_pp0_iter2_reg == 1'd1))) begin
        lhs_V_18_out_ap_vld = 1'b1;
    end else begin
        lhs_V_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_6taps_V_ce0 = 1'b1;
    end else begin
        n_6taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_6taps_ce0 = 1'b1;
    end else begin
        weight_6taps_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_imag_6taps_V_ce0 = 1'b1;
    end else begin
        x_imag_6taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_real_6taps_V_ce0 = 1'b1;
    end else begin
        x_real_6taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln870_fu_170_p2 = (ap_sig_allocacmp_i_V_8 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_300_p1 = grp_fu_300_p10;

assign grp_fu_300_p10 = weight_6taps_q0;

assign i_V_19_cast_fu_176_p1 = ap_sig_allocacmp_i_V_8;

assign icmp_ln1057_fu_164_p2 = ((ap_sig_allocacmp_i_V_8 == 3'd6) ? 1'b1 : 1'b0);

assign lhs_V_10_fu_252_p3 = {{lhs_V_8_fu_60}, {15'd0}};

assign lhs_V_16_out = lhs_V_fu_56;

assign lhs_V_18_out = lhs_V_8_fu_60;

assign lhs_V_9_fu_218_p3 = {{lhs_V_fu_56}, {15'd0}};

assign mul_ln1245_2_fu_260_p0 = sext_ln1171_3_fu_210_p1;

assign mul_ln1245_fu_226_p0 = sext_ln1171_3_fu_210_p1;

assign n_6taps_V_address0 = i_V_19_cast_fu_176_p1;

assign r_V_21_fu_201_p4 = {{grp_fu_300_p2[36:15]}};

assign ret_V_13_fu_266_p2 = (lhs_V_10_fu_252_p3 + mul_ln1245_2_fu_260_p2);

assign ret_V_fu_232_p2 = (lhs_V_9_fu_218_p3 + mul_ln1245_fu_226_p2);

assign sext_ln1171_3_fu_210_p1 = $signed(r_V_21_fu_201_p4);

assign weight_6taps_address0 = i_V_19_cast_fu_176_p1;

assign x_imag_6taps_V_address0 = i_V_19_cast_reg_334_pp0_iter2_reg;

assign x_real_6taps_V_address0 = i_V_19_cast_reg_334_pp0_iter2_reg;

always @ (posedge ap_clk) begin
    i_V_19_cast_reg_334[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_V_19_cast_reg_334_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_V_19_cast_reg_334_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12
