`timescale 1ns/1ps
module gpu_command_pipeline_tb;
    logic clk = 0;
    always #5 clk = !clk;
    logic reset_n = 0, flush = 0, in_valid = 0, out_ready = 0;
    logic in_ready, out_valid, out_overflow;
    logic [15:0] in_tag = 0, in_a = 0, in_b = 0;
    logic [1:0] in_opcode = 0;
    logic [15:0] out_tag, out_result;

    gpu_command_pipeline dut (.*);

    logic [15:0] expected_tag [0:4095];
    logic [15:0] expected_result [0:4095];
    logic expected_overflow [0:4095];
    logic [1:0] expected_opcode [0:4095];
    integer head = 0, tail = 0, checks = 0, stalls = 0;
    integer flushes = 0, resets = 0, carries = 0;
    integer opcode_hits [0:3];
    integer stalled_opcode_hits [0:3];
    integer cycle, k;
    logic [31:0] random_state = 32'h1badf00d;
    logic [16:0] golden;
    logic previous_stall = 0;
    logic [15:0] stalled_tag, stalled_result;
    logic stalled_overflow;

    function automatic [31:0] next_random(input [31:0] x);
        reg [31:0] y;
        begin
            y = x ^ (x << 13);
            y = y ^ (y >> 17);
            next_random = y ^ (y << 5);
        end
    endfunction

    always @(posedge clk) begin
        if (!reset_n) begin
            head = 0;
            tail = 0;
            resets = resets + 1;
            previous_stall = 0;
            if (out_valid || in_ready) $fatal(1, "handshake active during reset");
        end else if (flush) begin
            head = 0;
            tail = 0;
            flushes = flushes + 1;
            previous_stall = 0;
            if (out_valid || in_ready) $fatal(1, "handshake active during flush");
        end else begin
            if (previous_stall && (!out_valid || out_tag !== stalled_tag ||
                out_result !== stalled_result || out_overflow !== stalled_overflow))
                $fatal(1, "output changed while stalled on cycle %0d", cycle);
            previous_stall = out_valid && !out_ready;
            if (previous_stall) begin
                stalls = stalls + 1;
                stalled_tag = out_tag;
                stalled_result = out_result;
                stalled_overflow = out_overflow;
                if (head == tail) $fatal(1, "unexpected stalled output");
                stalled_opcode_hits[expected_opcode[head]] =
                    stalled_opcode_hits[expected_opcode[head]] + 1;
            end
            if (out_valid && out_ready) begin
                if (head == tail) $fatal(1, "unexpected output on cycle %0d", cycle);
                if (out_tag !== expected_tag[head] ||
                    out_result !== expected_result[head] ||
                    out_overflow !== expected_overflow[head])
                    $fatal(1, "mismatch cycle=%0d tag=%h expected=%h result=%h expected=%h overflow=%b expected=%b",
                        cycle, out_tag, expected_tag[head], out_result,
                        expected_result[head], out_overflow, expected_overflow[head]);
                head = head + 1;
                checks = checks + 1;
            end
            if (in_valid && in_ready) begin
                if (tail >= 4096) $fatal(1, "scoreboard capacity exceeded");
                case (in_opcode)
                    2'b00: golden = {1'b0, in_a} + {1'b0, in_b};
                    2'b01: golden = {1'b0, in_a ^ in_b};
                    2'b10: golden = {1'b0, in_a << in_b[3:0]};
                    2'b11: golden = {1'b0, in_a} - {1'b0, in_b};
                endcase
                expected_tag[tail] = in_tag;
                expected_result[tail] = golden[15:0];
                expected_opcode[tail] = in_opcode;
                expected_overflow[tail] =
                    (in_opcode == 2'b00 || in_opcode == 2'b11) && golden[16];
                if (expected_overflow[tail]) carries = carries + 1;
                tail = tail + 1;
                opcode_hits[in_opcode] = opcode_hits[in_opcode] + 1;
            end
        end
    end

    initial begin
        for (k = 0; k < 4; k = k + 1) begin
            opcode_hits[k] = 0;
            stalled_opcode_hits[k] = 0;
        end
        for (cycle = 0; cycle < 1500; cycle = cycle + 1) begin
            @(negedge clk);
            reset_n = !(cycle < 3 || cycle == 800);
            flush = (cycle == 251 || cycle == 641 || cycle == 1201);
            if (cycle < 1400) begin
                random_state = next_random(random_state);
                in_valid = random_state[0] || (cycle < 12);
                in_opcode = random_state[2:1];
                in_tag = cycle[15:0];
                in_a = random_state[31:16];
                random_state = next_random(random_state);
                in_b = random_state[31:16];
                out_ready = random_state[2] || (cycle < 12);
                // Directed boundary values supplement the repeatable random traffic.
                if (cycle == 5) begin in_opcode = 0; in_a = 16'hffff; in_b = 1; end
                if (cycle == 6) begin in_opcode = 3; in_a = 0; in_b = 1; end
            end else begin
                in_valid = 0;
                out_ready = 1;
            end
        end
        @(negedge clk);
        if (head != tail) $fatal(1, "undrained pipeline: %0d expected", tail-head);
        if (checks < 300 || stalls < 50 || flushes != 3 || resets < 4 || carries < 20)
            $fatal(1, "coverage below target: checks=%0d stalls=%0d flushes=%0d resets=%0d carries=%0d",
                checks, stalls, flushes, resets, carries);
        for (k = 0; k < 4; k = k + 1) begin
            if (opcode_hits[k] < 70) $fatal(1, "opcode %0d coverage too low: %0d", k, opcode_hits[k]);
            if (stalled_opcode_hits[k] < 20)
                $fatal(1, "opcode %0d stalled coverage too low: %0d", k, stalled_opcode_hits[k]);
        end
        $display("PASS checks=%0d stalls=%0d flushes=%0d resets=%0d carries=%0d opcodes=%0d,%0d,%0d,%0d",
            checks, stalls, flushes, resets, carries,
            opcode_hits[0], opcode_hits[1], opcode_hits[2], opcode_hits[3]);
        $display("STALLED_OPCODE_COVERAGE %0d,%0d,%0d,%0d",
            stalled_opcode_hits[0], stalled_opcode_hits[1],
            stalled_opcode_hits[2], stalled_opcode_hits[3]);
        $finish;
    end
endmodule
