"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DISSCC%2C+2003+IEEE+International",2015/06/23 15:28:01
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"Self-corrective device and architecture to ensure LSI operation at 0.5 V using bulk dynamic threshold MOSFET with a self-adaptive power supply","Kakimoto, S.; Okuno, T.; Iwase, Y.; Yaoi, Y.; Yoshioka, F.; Kimoto, K.; Nakano, M.; Kawashima, K.; Morishita, S.; Sugimoto, K.; Shiomi, T.; Okumime, T.; Kataoka, K.; Shibata, A.; Toyoyama, S.; Satoh, Y.; Fujimoto, K.; Tatsumi, K.; Kotaki, H.; Kito, A.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","402","502 vol.1","A 520k transistor COMA matched filter operation at 0.5 V is achieved using a Bulk Dynamic Threshold MOSFET (B-DTMOS) device and a self-adaptive power supply (SAPS) system. B-DTMOS reduces threshold voltage dispersion. The SAPS architecture maximizes performance under worst case conditions.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234356","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234356","","Adaptive control;Delay effects;Large scale integration;Leakage current;MOSFET circuits;Power MOSFET;Power dissipation;Power supplies;Threshold voltage;Voltage control","CMOS integrated circuits;MOSFET;adaptive control;integrated circuit design;integrated circuit testing;low-power electronics;matched filters;power supply circuits;voltage control","0.5 V;520k transistor COMA matched filter operation;LSI operation;SAPS architecture;bulk dynamic threshold MOSFET;low power SoC;self-adaptive power supply;self-corrective device;threshold voltage dispersion;worst case conditions","","0","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A variable-kernel flash-convolution image filtering processor","Ito, K.; Ogawa, M.; Shibata, T.","Dept. of Frontier Informatics, Univ. of Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","470","508 vol.1","A VLSI image filtering processor is designed for single-clock-cycle kernel convolution employing quaternary-tile pixel-data mapping and variable data masking techniques. The concept has been verified by a test chip fabricated in 0.18/spl mu/m CMOS 5M technology. Without pipelining the IC operates at 50MHz with a 1.8V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234391","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234391","","Convolution;Decoding;Filtering algorithms;Image processing;Image recognition;Indium tin oxide;Informatics;Kernel;Pixel;Random access memory","CMOS digital integrated circuits;VLSI;digital signal processing chips;image processing equipment","0.18 micron;1.8 V;50 MHz;CMOS 5M technology;VLSI;image filtering processor;quaternary-tile pixel-data mapping;single-clock-cycle kernel convolution;variable data masking techniques","","4","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 610mW zero-overhead class G full-rate ADSL central-office line driver","Maclean, K.; Corsi, M.; Hester, R.; Quarfoot, J.; Melsa, P.; Halbach, R.; Kozak, C.; Hagan, T.","Texas Instruments, Dallas, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","412","503 vol.1","A full-rate ADSL central-office line driver consumes 610mW through active termination and a zero-overhead class G technique. The supply switching scheme features very low overhead voltage, logic control, and controlled supply-rail ramp rate, and requires analog signal-peak prediction to be performed on the digital data stream.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234362","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234362","","Bit error rate;Energy consumption;MOSFETs;OFDM modulation;Peak to average power ratio;Quadrature amplitude modulation;Rail to rail amplifiers;Switches;Thermal management;Voltage","digital subscriber lines;driver circuits","610 mW;ADSL;active termination;analog signal-peak prediction;central-office line driver;controlled supply-rail ramp rate;digital data stream;logic control;overhead voltage;supply switching scheme;zero-overhead class G technique","","1","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Author index","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","6","The author index contains an entry for each author and coauthor included in the proceedings record.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234393","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234393","","Indexes","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI","Kimura, H.; Hanyu, T.; Kameyama, M.; Fujimori, Y.; Nakamura, T.; Takasu, H.","Graduate Sch. of Inf. Sci., Tohoku Univ., Sendai, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","160","485 vol.1","Series connection of two ferroelectric capacitors with complementary stored data allows both switching operations and non-destructive storage. This circuitry, used in a fully parallel 32b CAM, results in a dynamic power reduction by 2/3 and static power reduction by 1/9000 compared to a CMOS implementation using 0.6 /spl mu/m ferroelectric CMOS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234248","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234248","","Capacitors;Ferroelectric materials;Logic circuits;Logic design;Logic devices;Logic gates;Nonvolatile memory;Research and development;Threshold voltage;Very large scale integration","VLSI;content-addressable storage;ferroelectric capacitors;ferroelectric storage;integrated logic circuits;integrated memory circuits;logic gates;low-power electronics","0.6 micron;32 bit;complementary ferroelectric-capacitor logic;complementary stored data;dynamic power reduction;fully parallel CAM;logic-in-memory VLSI;low-power VLSI;nondestructive storage;series connected ferroelectric capacitors;static power reduction;switching operations","","4","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Implementation of an Alpha microprocessor in SOI","Kowaleski, J.A., Jr.; Truex, T.; Dever, D.; Ament, D.; Anderson, W.; Bair, L.; Bakke, S.; Bertucci, D.; Castelino, R.; Clay, D.; Clouser, J.; DiPace, A.; Germini, V.; Hokinson, R.; Houghton, C.; Kolk, H.; Miller, B.; Moyer, G.; Mueller, R.O.; O'Neill, N.; Ramey, D.A.; Yongsik Seok; Jianxun Sun; Zelic, G.; Zlatkovic, V.","Hewlett Packard, Shrewsbury, MA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","248","491 vol.1","Conversion of a 150 million transistor microprocessor from a 0.18 /spl mu/m bulk process to a 0.13 /spl mu/m SOI process is described. Shorter channels and SOI characteristics cause leakage that must be managed. System requirements drive duplication of signal characteristics and integrity for all I/O. Adaptation of the Si to a 200 /spl mu/m bump structure that is 50 /spl mu/m smaller than the previous generation is shown.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234287","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234287","","Capacitance;Central Processing Unit;Circuits;Degradation;Microprocessors;Noise level;Packaging;Sun;Testing;Voltage","CMOS digital integrated circuits;VLSI;integrated circuit layout;leakage currents;microprocessor chips;silicon-on-insulator","0.13 micron;0.18 micron;200 micron;Alpha microprocessor;Rambus open-drain driver;Si;bulk-to-SOI conversion;bump grid array;feature size reduction;floorplan;interprocessor bus interface;partially depleted SOI process","","4","2","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Forty years of feature-size predictions (1962-2002)","Svensson, C.","Linkoping University","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","35","36","Discusses the historical development of Forty years of feature-size predictions (1962-2002).","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264039","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264039","","","","","","0","4","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 100 MHz DDS with synchronous oscillator-based phase interpolator","Badets, F.; Belot, D.","STMicroelectronics, Crolles, France","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","410","503 vol.1","A synchronous oscillator-based phase interpolator is used to lower spurious tones of a 100 MHz 16 b DDS. The synchronous oscillator locked-loop produces an eight-phase clock with coarse phase interpolation, while eight identical oscillators coupled with a DAC provide accurate phase adjustment. Spurious tone reduction obtained with the accurate phase interpolation is about 20 dB.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234361","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234361","","Charge pumps;Circuits;Current supplies;Delay;Detectors;Filters;Frequency synchronization;Injection-locked oscillators;Linearity;Phase detection","BiCMOS digital integrated circuits;Ge-Si alloys;digital-analogue conversion;direct digital synthesis;interpolation;phase locked loops;relaxation oscillators","0.25 micron;100 MHz;100 MHz DDS;16 bit;BiCMOS SiGe technology;DAC;SiGe;coarse phase interpolation;eight-phase clock;phase adjustment;spurious tone reduction;spurious tones;synchronous oscillator locked-loop;synchronous oscillator-based phase interpolator","","2","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A high density conduction based micro-DNA-identification array fabricated in a CMOS compatible process","Mei Xue; Jiong Li; Zuhong Lu; Chuguang Feng; Zhikuan Zhang; Ko, P.K.; Mansun Chan","Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., China","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","198","488 vol.1","A high-density CMOS-compatible DNA array fabricated using a modified metalization process is demonstrated. The array produces a conductivity difference of nine orders of magnitude for matched and single-based mismatched DNA molecules, which can be easily detected by a simple sensing circuit.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234265","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234265","","Biomedical optical imaging;Bridge circuits;CMOS process;DNA;Fabrication;Gold;Metallization;Multiplexing;Probes;Self-assembly","CMOS integrated circuits;DNA;biosensors;microsensors","CMOS compatible process;DNA molecules;conductivity difference;micro-DNA-identification array;modified metalization process;sensing circuit;single-based matched DNA;single-based mismatched DNA","","2","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A CPU on a glass substrate using CG-silicon TFTs","Lee, B.; Hirayama, Y.; Kubota, Y.; Imai, S.; Imaya, A.; Katayama, M.; Kato, K.; Ishikawa, A.; Ikeda, T.; Kurokawa, Y.; Ozaki, T.; Mutaguch, K.; Yamazaki, S.","Sharp, Nara, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","164","165 vol.1","A CPU is produced on a glass substrate using continuous-gain silicon TFTs. Corning 1737 glass with a distortion point of 640/spl deg/C forms the glass substrate and the process temperature never exceeds 550/spl deg/C. The 8b CPU contains 13,000 TFTs and the chip area is 13/spl times/13mm/sup 2/. Operation at a frequency of 3MHz was confirmed at 5V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234250","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234250","","Central Processing Unit;Glass;Liquid crystal displays;Mass production;Random access memory;Semiconductor films;Substrates;Temperature;Thin film transistors;Threshold voltage","integrated circuit packaging;microprocessor chips;thin film transistors","3 MHz;5 V;550 degC;640 degC;8 bit;CPU;Corning 1737 glass;Si;chip area;continuous-gain silicon TFTs;distortion point;process temperature","","12","8","1","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 40-43Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology","Ong, A.; Benyamin, S.; Condito, V.; Qinghung Lee; Mattia, J.P.; Shaeffer, D.K.; Shahani, A.; Xiaomin Si; Hai Tao; Tarsia, M.; Wong, W.; Min Xu","Big Bear Networks, Sunnyvale, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","234","235 vol.1","A fully integrated OC-768 clock and data recovery IC with SFI-5 1:16 demultiplexer is designed in a 120 GHz/100 GHz (f/sub T//f/sub max/) SiGe technology. The 16 2.5 Gb/s outputs and additional deskew channel are compliant with the SFI-5 specification. The measured BER is <10/sup -15/. Power dissipation is 7.5 W using 1.8 V and -5.2 V supplies.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234281","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234281","","Clocks;Computer buffers;Filters;Forward error correction;Frequency locked loops;Germanium silicon alloys;Phase detection;Sampling methods;Silicon germanium;Voltage-controlled oscillators","Ge-Si alloys;application specific integrated circuits;demultiplexing equipment;error statistics;high-speed integrated circuits;optical communication equipment;semiconductor materials;synchronisation","-5.2 V;1.8 V;100 GHz;120 GHz;2.5 Gbit/s;40 to 43 Gbit/s;7.5 W;BER;SFI-5 specification;SiGe;SiGe technology;bit error rate;clock/data recovery IC;deskew channel;integrated SFI-5 demultiplexer","","3","1","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Filling the gap between system conception and silicon/software implementation","De Man, H.; Catthoor, F.; Marichal, R.; Verdonck, C.; Sevenhans, J.; Kiss, L.","IMEC, Leuven, Belgium","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","158","159 vol.1","The convergence of silicon and embedded software, accompanied by increasing design complexity, exposes a gap between system conception and silicon/software implementation. Design methodologies are presented that make the connection from high level system specification to integrated system solution. These techniques are demonstrated on a digital audio broadcast application.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234247","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234247","","Application software;Costs;Design methodology;Dynamic scheduling;Embedded software;Filling;Silicon;Software design;Telecommunications;Voltage control","digital audio broadcasting;embedded systems;high level synthesis;telecommunication computing","design methodology;digital audio broadcasting;embedded software;high-level system;integrated system;silicon/software implementation;system conception;telecommunication system","","1","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A low-power low-jitter adaptive-bandwidth PLL and clock buffer","Mansuri, M.; Chih-Kong Ken Yang","California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","430","505 vol.1","A multi-context programmable on-chip communication network is implemented using a matrix of Flash-EEPROM pass-transistor switches (FPT) in a 0.18/spl mu/m technology. The prototype 8-context, 8/spl times/8 64b crossbar includes 576k FPT and >8k bi-directional tristate repeaters in an area of 1.38mm/sup 2/. Based on 2/spl times/2 building blocks, wave pipelining and elastic interconnect, data is transferred at 6.4Gb/s per channel, with independent clocks at both ends.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234370","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234370","","Bidirectional control;Clocks;Communication networks;Communication switching;Network-on-a-chip;Phase locked loops;Pipeline processing;Prototypes;Repeaters;Switches","buffer circuits;clocks;flash memories;jitter;low-power electronics;phase locked loops;programmable circuits;repeaters","0.18 micron;6.4 Gbit/s;Flash-EEPROM pass-transistor switch;bi-directional tristate repeater;clock buffer;crossbar switch;elastic interconnect;low-power low-jitter adaptive-bandwidth PLL;programmable on-chip communication network;wave pipelining","","7","16","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 40/43 Gb/s SONET OC-768 SiGe 4:1 MUX/CMU","Shaeffer, D.K.; Hai Tao; Qinghung Lee; Ong, A.; Condito, V.; Benyamin, S.; Wong, W.; Xiaomin Si; Kudszus, S.; Tarsia, M.","Big Bear Networks, Milpitas, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","236","237 vol.1","A 40/43 Gb/s SONET OC-768 4:1 MUX/CMU is implemented in a 120 GHz f/sub T/ SiGe BiCMOS process. When co-packaged with a companion 16:4 multiplexer, the chip produces less than 3 ps of pattern dependent jitter and 175 fs RMS random jitter. A packaged BER of better than 10/sup -14/ is measured with 2/sup 31/-1 PRBS data inputs. The chip consumes 4.9 W from 1.8 V and -5.2 V supplies.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234282","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234282","","Clocks;Germanium silicon alloys;Latches;Multiplexing;Phase locked loops;Propagation delay;SONET;Silicon germanium;Timing;Voltage-controlled oscillators","BiCMOS digital integrated circuits;Ge-Si alloys;SONET;digital communication;error statistics;high-speed integrated circuits;multiplexing equipment;optical communication equipment;optical fibre communication;semiconductor materials","-5.2 V;1.8 V;120 GHz;4.9 W;40 Gbit/s;43 Gbit/s;BER;SONET OC-768;SiGe;SiGe 4:1 MUX/CMU;SiGe BiCMOS process;bit error rate","","14","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2.5 to 10GHz clock multiplier unit with 0.22ps RMS jitter in a 0.18/spl mu/m CMOS technology","van de Beek, R.C.H.; Vaucher, C.S.; Leenaerts, D.M.W.; Pavlovic, N.; Mistry, K.; Klumperink, E.A.M.; Nauta, B.","IC-Design Group, Twente Univ., Enschede, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","178","486 vol.1","A fully integrated clock multiplier unit uses 100mW to generate a 10GHz output clock with 0.22ps RMS jitter, exceeding the SONET OC-192 jitter generation specifications. An LC VCO is controlled by a PLL employing a fast linear phase detector in combination with a frequency detector, both running at 2.5GHz. The jitter and power dissipation are lower than that of previous CMOS implementations.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234256","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234256","","CMOS technology;Circuits;Clocks;Frequency conversion;Jitter;Optical transmitters;Phase detection;Phase frequency detector;Signal generators;Space vector pulse width modulation","CMOS digital integrated circuits;clocks;digital phase locked loops;frequency multipliers;jitter;low-power electronics;phase detectors","0.18 micron;100 mW;2.5 to 10 GHz;CMOS technology;PLL;RMS jitter;SONET OC-192 jitter generation specifications;clock multiplier unit;fast linear phase detector;frequency detector;jitter;power dissipation","","6","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 69 mW 10 b 80 MS/s pipelined CMOS ADC","Byung-Moo Min; Kim, P.; Boisvert, D.; Aude, A.","Nat. Semicond., Salem, NH, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","324","325 vol.1","A 10 b 80 MHz pipelined ADC with an active area of 1.85 mm/sup 2/ is realized in a 0.18 /spl mu/m dual gate oxidation CMOS process and achieves 72.8 dBc SFDR, 57.92 dB SNR, and 9.29 ENOB for a 100 MHz input at full sampling rate. The ADC shares an amplifier between two successive pipeline stages in order to achieve a power consumption of 69 mW at 3 V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234318","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234318","","Bandwidth;Broadband amplifiers;Capacitors;Clocks;Energy consumption;Operational amplifiers;Pipelines;Power amplifiers;Switches;Voltage","CMOS integrated circuits;analogue-digital conversion;low-power electronics;pipeline processing;signal sampling;switched capacitor networks","0.18 micron;10 b 80 MHz pipelined ADC;10 bit;3 V;69 mW;80 MHz;CMOS ADC;ENOB;SFDR;SNR;active area;amplifier sharing;full sampling rate;power consumption;successive pipeline stages","","4","6","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A fully-integrated 0.13/spl mu/m CMOS mixed-signal SoC for DVD player applications","Okamoto, K.; Morie, T.; Yamamoto, A.; Nagano, K.; Sushihara, K.; Nakahira, H.; Horibe, R.; Aida, K.; Takahashi, T.; Ochiai, M.; Soneda, A.; Kakiage, T.; Iwasaki, T.; Taniuchi, H.; Shibata, T.; Ochi, T.; Takiguchi, M.; Yamamoto, T.; Seike, T.; Matsuzawa, A.","Matsushita Electr. Industria, Osaka, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","38","476 vol.1","A mixed-signal SoC for DVD applications is designed in 0.13/spl mu/m 1P 6M CMOS. One DSP, two 32b RISC CPUs, three dedicated processing units, PRML read channel with an analog front end (AFE) and several other subsystems are integrated on the same die. The AFE contains a 5th-order G/sub m/-C filter and over 66dB C/N. The SoC contains 24M transistors in a 64mm/sup 2/ die and consumes 1.5W at 40MS/s which corresponds to 1.5/spl times/ DVD playback.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234197","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234197","","Control systems;DVD;Decoding;Digital control;Error correction;Finite impulse response filter;Iron;Optical filters;Reduced instruction set computing;System-on-a-chip","CMOS integrated circuits;digital versatile discs;mixed analogue-digital integrated circuits;system-on-chip","0.13 micron;1.5 W;32 bit;CMOS mixed-signal SoC;DSP;DVD player;G/sub m/-C filter;PRML read channel;RISC CPU;analog front-end;dedicated processing unit","","1","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 700 mW CMOS line driver for ADSL central office applications","Bicakci, A.; Chun-Sup Kim; Sang-Soo Lee; Conroy, C.","LSI Logic, San Jose, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","414","503 vol.1","A dual-channel analog front-end for ANSI/ETSI standards compliant VDSL in 0.25/0.5/spl mu/m 1P 5M CMOS is presented. The chip includes a non-linearity cancelling multi-path line driver achieving -76dBc 3rd harmonic distortion at 12MHz, a 75mW continuous-time multi-bit 3rd-order self-calibrating /spl Sigma//spl Delta/ ADC, a 14b current-steering DAC with PSD mask post filter, a 0-35dB variable-gain amplifier with adjustable hybrid, and a 12ps jitter LC PLL.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234363","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234363","","Calibration;Capacitors;Central office;Driver circuits;Operational amplifiers;Power dissipation;Power supplies;Resistors;Schottky diodes;Switches","CMOS integrated circuits;digital subscriber lines;driver circuits;harmonic distortion;sigma-delta modulation","0 to 35 dB;0.25 micron;0.5 micron;700 mW;75 mW;ADSL central office applications;ANSI/ETSI standards compliant VDSL;CMOS;LC PLL;PSD mask post filter;current-steering DAC;dual-channel analog front-end;harmonic distortion;line driver;nonlinearity cancelling multi-path line driver;self-calibrating /spl Sigma//spl Delta/ ADC;variable-gain amplifier","","1","1","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Highlights of DAC","Molloy, S.; Williams, J.","Netergy Microelectronics","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents highlights of DAC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234776","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234776","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A wire-delay scalable microprocessor architecture for high performance systems","Keckler, S.W.; Burger, D.; Moore, C.R.; Nagarajan, R.; Sankaralingam, K.; Agarwal, V.; Hrishikesh, M.S.; Ranganathan, N.; Shivakumar, P.","Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","168","169 vol.1","This scalable processor architecture consists of chained ALUs to minimize the physical distance between dependent instructions, thus mitigating the effect of long on-chip wire delays. Simulation studies demonstrate 1.3-15/spl times/ more instructions per clock than conventional superscalar architectures.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234252","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234252","","Clocks;Computer architecture;Concurrent computing;Delay;Energy consumption;Microprocessors;Pipelines;Pulse inverters;Registers;Wire","computer architecture;delays;microprocessor chips","chained ALUs;dependent instructions;high performance systems;instructions per clock;on-chip wire delays;physical distance;wire-delay scalable microprocessor architecture","","16","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Ultra-high resolution image capturing and processing for digital cinematography","Theuwissen, A.; Coghill, J.; Ion, L.; Shu, F.; Siefken, H.; Smith, C.","DALSA, Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","162","485 vol.1","The influence of digital cinematography on silicon ICs is described with primary emphasis on the image capturing function. The CCD imager combines 8 Mpixels resolution, up to 60 frames/s and a linear dynamic range of 12 b. The imager generates 720 MB/s which needs to be further processed in the camera.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234249","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234249","","CMOS technology;Cameras;Charge coupled devices;Cinematography;Dynamic range;Image resolution;Image storage;Motion pictures;Optical films;Sensor phenomena and characterization","CCD image sensors;cinematography;elemental semiconductors;image processing equipment;image resolution;image sampling;silicon","720 MB/s;CCD imager;Si;Si IC;digital cinematography;ultra-high resolution image capture","","1","","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless","Bickerstaff, M.; Davis, L.; Thomas, C.; Garrett, D.; Nicol, C.","Bell Labs, Lucent Technol., North Ryde, NSW, Australia","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","150","484 vol.1","A 24Mb/s 3GPP-HSDPA radix-4 logMAP turbo decoder is designed for 3G data terminals. It features an approximate radix-4 logsum circuit to achieve 145MHz operation. Power is reduced using 1/2-iteration early termination and extrinsics are interleaved in companded format. The decoder core is 14.5mm/sup 2/ in 0.18/spl mu/m CMOS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234244","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234244","","Australia;Calculators;Circuits;Clocks;Downlink;Frequency;Interleaved codes;Iterative decoding;Multiaccess communication;Throughput","3G mobile communication;CMOS integrated circuits;maximum likelihood decoding;mobile radio;turbo codes","0.18 micron;145 MHz;24 Mbit/s;3G data terminal;3GPP-HSDPA mobile wireless;CMOS logsum circuit;radix-4 logMAP turbo decoder","","45","13","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Reflections","Fujino, L.C.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","1","Presents reflections of the conference proceedings.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1263999","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1263999","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"The international solid-state circuits community and its annual conference - genesis and first decade","Stern, P.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","10","14","Reports on the international solid-state circuits community and its annual conference, its beginnings and its first decade.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264025","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264025","","","","","","1","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 12 b 75 MS/s pipelined ADC using open-loop residue amplification","Murmann, B.; Boser, B.E.","California Univ., Berkeley, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","328","497 vol.1","The multi-bit first stage of a 12 b 75 MS/s pipelined ADC uses an open-loop gain stage to achieve more than 60% residue amplifier power savings over a conventional implementation. Statistical background calibration removes linear and nonlinear residue errors in the digital domain. The prototype IC achieves 68.2 dB SNR, -76 dB THD, occupies 7.9 mm/sup 2/ in 0.35 /spl mu/m CMOS and consumes 290 mW at 3 V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234320","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234320","","Bandwidth;Calibration;Error correction;Feedback;Gain;High power amplifiers;Low-noise amplifiers;Pipelines;Power amplifiers;Power dissipation","CMOS integrated circuits;analogue-digital conversion;harmonic distortion;low-power electronics;pipeline processing","0.35 /spl mu/m CMOS;0.35 micron;12 b 75 MS/s pipelined ADC;12 bit;290 mW;3 V;SNR;THD;digital domain;linear residue errors;multi-bit first stage;nonlinear residue errors;open-loop gain stage;open-loop residue amplification;power consumption;residue amplifier power savings;statistical background calibration","","36","3","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density","Schofield, W.; Mercer, D.; Onge, L.S.","Analog Devices Inc., Wilmington, MA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","126","482 vol.1","A current-output DAC with on-board calibration engine guarantees 16b monotonicity and achieves better than -160dBm/Hz noise power spectral density. Well bootstrapping, local bias generation and constant data activity techniques are combined to achieve better than -80dBc IMD to 300MHz at 400MS/s.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234233","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234233","","Calibration;Dynamic range;Impedance;Parasitic capacitance;Peak to average power ratio;Radio frequency;Rails;Signal to noise ratio;Switches;Voltage","bootstrap circuits;calibration;circuit noise;digital-analogue conversion;intermodulation distortion","16 bit;300 MHz;IMD;constant data activity;current-output DAC;local bias generation;monotonicity;noise power spectral density;on-board calibration engine;well bootstrapping","","24","8","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Circuits in emerging technolgoies","Simbuerger, W.; Young, I.","Infineon","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234777","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234777","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS","Poulton, K.; Neff, R.; Setterberg, B.; Wuppermann, B.; Kopley, T.; Jewett, R.; Pernillo, J.; Tan, C.; Montijo, A.","Agilent Labs., Palo Alto, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","318","496 vol.1","A 20 GS/s 8-bit ADC achieves a bandwidth of 6 GHz in 0.18 /spl mu/m CMOS. The implementation uses 80 time-interleaved current-mode pipeline sub-ADCs and stores data at 20 GB/s into a 1 MB on-chip memory. The ADC is packaged with a BiCMOS input buffer chip in a 438-ball BGA, and total power consumption is 10 W.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234315","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234315","","BiCMOS integrated circuits;Bonding;Clocks;FETs;Laboratories;MOS devices;Pipelines;RLC circuits;Resistors;Transconductors","CMOS integrated circuits;CMOS memory circuits;analogue-digital conversion;ball grid arrays;current-mode circuits;integrated circuit packaging","0.18 /spl mu/m CMOS;0.18 micron;1 MB;10 W;20 GB/s;20 GS/s 8-bit ADC;438-ball BGA;6 GHz;8 bit;ADC packaging;BiCMOS input buffer chip;on-chip memory;time-interleaved current-mode pipeline sub-ADCs;total power consumption","","95","5","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A high density memory for SoC with a 143MHz SRAM interface using sense-synchronized-read/write","Taito, Y.; Tanizaki, T.; Kinoshita, M.; Igaue, F.; Fujino, T.; Arimoto, K.","Mitsubishi Electr. Corp., Hyogo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","306","307 vol.1","A high density memory (HDRAM) for SoC with SRAM interface is described. This macro achieves no-wait fast random-cycle operation owing to a sense-synchronized read/write scheme. A 4Mb test device is fabricated in a 0.15/spl mu/m process and achieves 143MHz operation. Its size and standby power are 4.59mm/sup 2/ and 92mW, which are 30% and 4.8%, respectively, of an embedded SRAM macro fabricated identically.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234310","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234310","","Circuit simulation;Delay effects;Energy consumption;Flip-flops;Logic circuits;MOSFETs;Random access memory;Temperature sensors;Timing;Voltage","DRAM chips;system-on-chip;timing","0.15 micron;143 MHz;4 Mbit;92 mW;HDRAM;SRAM interface;SoC;high density memory;no-wait fast random-cycle operation;sense-synchronized-read/write;size;standby power","","7","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 300mW programmable QAM transceiver for VDSL applications","Hyoungsik Nam; Tae Hun Kim; Chang Ho Ryu; Min Gyu Kim; Hyun Jin Kim; Yongchul Song; Jae Hoon Shim; In Seok Hwang; Chang Ho Seo; Young Coo Kim; Yong Hoon Lee; Beomsup Kim","KAIST, Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","418","504 vol.1","A complete VDSL CAM transceiver including ADC, DAC, clock generator, and micro-controller interface, fabricated in 0.18/spl mu/m 1P 6M CMOS technology is described. A new IIR notch filter and dual loop AGC are incorporated in the design. Total power consumption is 300mW and the IC supports a 13Mb/s data rate over a 9000 ft distance with a BER < 10/sup -7/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234365","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234365","","Bit error rate;Clocks;DSL;Decision feedback equalizers;Filters;Gain control;Quadrature amplitude modulation;Registers;Solid state circuits;Transceivers","CMOS integrated circuits;IIR filters;analogue-digital conversion;automatic gain control;digital subscriber lines;digital-analogue conversion;quadrature amplitude modulation;transceivers","0.18 micron;13 Mbit/s;300 mW;9000 ft;ADC;BER;CMOS;DAC;IIR notch filter;VDSL applications;clock generator;dual loop AGC;micro-controller interface;power consumption;programmable QAM transceiver","","4","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.2 Gb/s/pin double data rate SDRAM with on-die-termination","Ho Young Song; Seong Jin Jang; Jin Seok Kwak; Cheol Su Kim; Chang Man Kang; Dae Hyun Jeong; Yun Sik Park; Min Sang Park; Kyoung Su Byun; Woo Jin Lee; Young Cheol Cho; Won Hwa Shin; Young Uk Jang; Seok Won Hwang; Young Hyun Jun; Soo In Cho","Samsung Electron., Hwasung, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","314","496 vol.1","For operating frequencies exceeding 500 MHz, the timing margin of the I/O interface is critical and requires the data input-output timing accuracy to be within 200 ps. To meet the requirement, the designed SDRAM adopts a digitally self-calibrated on-die-termination with linearity error of /spl plusmn/1% and achieves over 1.2 Gbps/pin stable operation by using window matching and latency control. The chip is fabricated in a 0.13 /spl mu/m triple-well DRAM process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234314","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234314","","Circuits;Clocks;DRAM chips;Frequency;Linearity;Random access memory;Resistors;SDRAM;Timing;Voltage","CMOS memory circuits;SRAM chips;circuit stability;high-speed integrated circuits;timing","0.13 micron;1.2 Gbit/s;500 MHz;I/O interface;data input-output timing accuracy;digitally self-calibrated termination;double data rate SDRAM;high speed DDR SDRAM;latency control;on-die-termination;stable operation;triple-well DRAM process;window matching","","8","7","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"E6 SoC: DOA? RIP?","Nagaraj, K.; Allstot, D.","Texas Instruments","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264007","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264007","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A single-chip CMOS Bluetooth transceiver with 1.5MHz IF and direct modulation transmitter","Ishikuro, H.; Hamada, M.; Agawa, K.-I.; Kousai, S.; Kobayashi, H.; Duc Minh Nguyen; Hatori, F.","SoC Res. & Dev. Center, Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","94","480 vol.1","A single-chip Bluetooth transceiver in 0.18/spl mu/m CMOS integrates a direct VCO modulation transmitter and 1.5MHz-IF receiver to reduce power consumption and cost. The receiver achieves a sensitivity of -77dBm and transmitting power of +4dBm.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234222","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234222","","Band pass filters;Baseband;Bluetooth;Detectors;Finite impulse response filter;Frequency synthesizers;Pulse amplifiers;Transceivers;Transmitters;Voltage-controlled oscillators","Bluetooth;CMOS integrated circuits;transceivers","0.18 micron;1.5 MHz;IF receiver;direct VCO modulation transmitter;power consumption;sensitivity;single-chip CMOS Bluetooth transceiver","","24","3","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Far East Program Committee","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","2","2","Provides a listing of current committee members.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264018","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264018","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Broadband ESD protection circuits in CMOS technology","Galal, S.; Razavi, B.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","182","486 vol.1","Two broadband circuits for I/O protection employ on-chip T-coil networks and standard ESD devices. Fabricated in 0.18 /spl mu/m CMOS technology, the input and output circuits tolerate 1000 V and 800 V, respectively, and introduce 3 dB eye closure at 10 Gb/s.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234258","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234258","","Bandwidth;Bridge circuits;CMOS technology;Capacitors;Electrostatic discharge;Frequency;Integrated circuit technology;Parasitic capacitance;Protection;Voltage","CMOS analogue integrated circuits;electrostatic discharge;impedance matching;protection","0.18 /spl mu/m CMOS technology;0.18 micron;10 Gbit/s;1000 V;3 dB eye closure;800 V;CMOS technology;broadband ESD protection circuits;input circuits;on-chip T-coil networks;output circuits","","17","5","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.5 V 14 b 100 MS/s self-calibrated DAC","Yonghua Cong; Geiger, R.L.","Dept. of Electr. Eng. & Comput. Eng., Iowa State Univ., Ames, IA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","128","482 vol.1","A calibrated 14 b current-steering DAC is fabricated in a 0.13 /spl mu/m digital CMOS process. The DAC achieves 14 b static linearity with a single 1.5 V supply, and the core occupies 0.1 mm/sup 2/. Dynamic linearity is improved through reduction of parasitic effects. At 100 MS/s, the SFDR is 82 dB and 62 dB at signals of 0.9 MHz and 42.5 MHz, respectively. Power consumption is 16.7 mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234234","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234234","","Application software;Calibration;Computer errors;Frequency domain analysis;Linearity;Parasitic capacitance;Routing;Telecommunication computing;Telecommunication switching;Voltage","CMOS integrated circuits;calibration;digital-analogue conversion","0.9 to 42.5 MHz;1.5 V;14 bit;16.7 mW;current-steering DAC;digital CMOS process;dynamic linearity;parasitic effects reduction;self-calibrated DAC","","6","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.6Gb/s/pair electromagnetically coupled multidrop bus using modulated signaling","Simon, T.; Amirtharajah, R.; Benham, J.R.; Critchlow, J.L.; Knight, T.F., Jr.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","184","487 vol.1","AC coupling and pulse modulation are presented for high speed multidrop busses. A prototype eight module memory bus operates at a 400MHz symbol rate with 4 bits of modulated data per symbol, for 1.6Gb/s/pair. Test chips in 0.25/spl mu/m 3M CMOS dissipate 40mW peak and occupy 340/spl times/200/spl mu/m per pair.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234259","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234259","","Circuit testing;Clocks;Coupling circuits;Electromagnetic coupling;Geometry;Impedance;Intersymbol interference;Sockets;Space vector pulse width modulation;System testing","CMOS digital integrated circuits;electromagnetic coupling;jitter;pulse modulation","0.25 micron;1.6 Gbit/s;40 mW;400 MHz;AC coupling;CMOS;electromagnetically coupled multidrop bus;modulated signaling;pulse modulation;symbol rate","","6","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Workshop on gigahertz-radio front ends","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","4","4","Reports on gigahertz-radio front ends.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264013","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264013","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 4.4mW 76dB complex /spl Sigma//spl Delta/ ADC for Bluetooth receivers","Philips, K.","Philips Res. Labs., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","64","478 vol.1","A /spl Sigma//spl Delta/ ADC with a fifth-order continuous-time complex loop filter achieves 76dB of DNR in a 1MHz channel. The input impedance is less than 400/spl Omega/ and allows operation with a current-mode RF front-end. Image rejection is over 50dB, and IM3 distortion is below -82dBc. The circuit dissipates 4.4mW and is implemented in 0.18/spl mu/m CMOS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234209","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234209","","Band pass filters;Bandwidth;Bluetooth;Filtering;Impedance;Linearity;Noise shaping;Radio frequency;Receivers;Signal to noise ratio","Bluetooth;CMOS integrated circuits;radio receivers;sigma-delta modulation","0.18 micron;1 MHz;4.4 mW;Bluetooth receiver;CMOS technology;DNR;IM3 distortion;continuous-time complex loop filter;current-mode RF front-end;image rejection;input impedance;sigma-delta ADC","","22","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A half-century of press relations at ISSCC","Smith, K.C.","University of Toronto","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","22","22","Discusses a half-century of press relations at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264031","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264031","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Carbon nanotube field effect transistors - fabrication, device physics, and circuit implications","Wong, H.-S.P.; Appenzeller, J.; Derycke, V.; Martel, R.; Wind, S.; Avouris, P.","IBM Res., IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","370","500 vol.1","The device and circuit implications of carbon nanotube field effect transistors (CNFET) as a logic technology are assessed. The salient device characteristics and fabrication techniques are described based on measured device parameters. The device/circuit performance of CNFET are estimated and the key technical challenges to developing the CNFET as a logic technology are discussed.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234339","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234339","","CNTFETs;Carbon nanotubes;Circuits;Contact resistance;Current measurement;Dielectrics;FETs;Fabrication;Physics;Silicon","carbon nanotubes;field effect logic circuits;field effect transistors;nanotube devices","C;carbon nanotube field effect transistors;circuit implications;device implications;device physics;fabrication techniques;logic technology","","23","4","12","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A multi-step electromechanical /spl Sigma//spl Delta/ converter for micro-g capacitive accelerometers","Kulah, H.; Junseok Chae; Yazdi, N.; Najafi, K.","Center for Wireless Integrated MicroSystenns, Michigan Univ., Ann Arbor, MI, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","202","488 vol.1","A multi-step electromechanical /spl Sigma//spl Delta/ modulator for /spl mu/g accelerometers is described. A two-element sensor array is used in two /spl Sigma//spl Delta/ loops and resolution improves by >2x compared to a conventional 2nd-order /spl Sigma//spl Delta/ modulator. This CMOS chip operates at 1 MHz and provides 0.2-1.2V/pF sensitivity, <20aF resolution, >120dB dynamic range, and dissipates <12mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234267","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234267","","Accelerometers;Circuits;Digital modulation;Dynamic range;Electrodes;Electromechanical sensors;Feedback loop;Mathematical model;Sensor arrays;Sensor systems","CMOS integrated circuits;accelerometers;capacitive sensors;microsensors;sigma-delta modulation","1 MHz;12 mW;CMOS chip;micro-g capacitive accelerometer;multi-step electromechanical sigma-delta converter;two-element sensor array","","14","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A dual channel /spl Sigma//spl Delta/ ADC with 40MHz aggregate signal bandwidth","Tabatabaei, A.; Onodera, K.; Zargari, M.; Samavati, H.; Su, D.K.","Atheros Commun., Sunnyvale, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","66","478 vol.1","A dual-channel /spl Sigma//spl Delta/ ADC has been integrated in 0.13/spl mu/m CMOS technology with an oversampling ratio of 4. The ADC employs a cascade of low-pass and band-pass modulators and achieves an aggregate quadrature signal bandwidth of 40MHz at a sampling frequency of 160MS/s and 54dB dynamic range while dissipating 175mW from a 2.5V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234210","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234210","","Aggregates;Bandwidth;CMOS technology;Clocks;Energy consumption;Frequency;Multi-stage noise shaping;Noise shaping;Quantization;Sampling methods","CMOS integrated circuits;sigma-delta modulation","0.13 micron;175 mW;2.5 V;40 MHz;CMOS technology;band-pass modulator;dual-channel sigma-delta ADC;dynamic range;low-pass modulator;oversampling ratio;quadrature signal bandwidth","","10","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Workshop on microprocessor design in the power-constrained era","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","3","3","Reports on the workshop on microprocessor design in the power-constrained era.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264012","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264012","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"SXGA pinned photodiode CMOS image sensor in 0.35 /spl mu/m technology","Findlater, K.; Henderson, R.; Baxter, D.; Hurwitz, J.E.D.; Grant, L.; Cazaux, Y.; Roy, F.; Herault, D.; Marcellier, Y.","Imaging Div., STMicroelectronics, Edinburgh, UK","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","218","489 vol.1","A 30 frames/s SXGA 5.6 /spl mu/m pinned photodiode pixel column parallel CMOS image sensor achieves 340 /spl mu/V noise floor and 40 pA/cm/sup 2/ dark current. Performance is limited by pixel 1/f noise, not by the ADC noise floor of 140 /spl mu/V. The column ADC memory employs a custom DRAM to save area. The sensor utilizes a 0.35 /spl mu/m 1P 3M CMOS process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234274","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234274","","Bandwidth;CMOS image sensors;CMOS technology;Circuit noise;Colored noise;Low-frequency noise;Photodiodes;Random access memory;Read-write memory;White noise","1/f noise;CMOS image sensors;DRAM chips;analogue-digital conversion;integrated circuit noise","0.35 /spl mu/m 1P 3M CMOS process;0.35 micron;340 muV;5.6 micron;SXGA pinned photodiode CMOS image sensor;column ADC memory;custom DRAM;dark current;noise floor;pinned photodiode pixel column parallel CMOS image sensor;pixel 1/f noise","","13","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of ISSCC technical and general chairs","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","18","18","Discusses 50 years of ISSCC technical and general chairs.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264027","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264027","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 5 GHz floating point multiply-accumulator in 90 nm dual V/sub T/ CMOS","Vangal, S.; Hoskote, Y.; Somasekhar, D.; Erraguntla, V.; Howard, J.; Ruhl, G.; Veeramachaneni, V.; Finan, D.; Mathew, S.; Borkar, N.","Microprocessor Res. Labs., Intel, Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","334","497 vol.1","A 32 b single-cycle floating point accumulator that uses base 32 and carry-save format with delayed addition is described. Combined algorithmic, logic and circuit techniques enable multiply-accumulate operation at 5 GHz. In a 90 nm 7M dual-V/sub T/ CMOS process, the 2 mm/sup 2/ prototype contains 230K transistors and dissipates 1.2 W at 5 GHz, 1.2 V and 25/spl deg/C.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234322","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234322","","Acceleration;Added delay;Adders;Circuits;Logic arrays;Microprocessors;Mirrors;Output feedback;Pipeline processing;Signal generators","CMOS logic circuits;carry logic;floating point arithmetic;logic design;multiplying circuits","1.2 V;1.2 W;25 degC;32 bit;5 GHz;5 GHz floating point multiply-accumulator;90 nm;90 nm dual V/sub T/ CMOS;algorithmic techniques;base 32 format;carry-save format;circuit techniques;delayed addition;logic techniques;power dissipation;single-cycle floating point accumulator","","11","","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.3 GHz fifth generation SPARC64 microprocessor","Ando, H.; Yoshida, Y.; Inoue, A.; Sugiyama, I.; Asakawa, T.; Morita, K.; Muta, T.; Motokurumada, T.; Okada, S.; Yamashita, H.; Satsukawa, Y.; Konmoto, A.; Yamashita, R.; Sugiyama, H.","Fujitsu, Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","246","491 vol.1","A fifth generation SPARC64 processor implemented in 130 nm CMOS process with 8 layers of Cu metallization operates with a 1.3 GHz clock and dissipates 34.7 W. The processor is a 4-issue out-of-order design with 2 MB on-chip level-2 cache. Error checking is added on the data-path in addition to memory. An instruction is retried for correction when an error is detected in the datapath.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234286","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234286","","Bandwidth;CMOS process;Circuits;Clocks;Delay;Latches;Microprocessors;Noise generators;Pipelines;Protection","CMOS digital integrated circuits;VLSI;copper;error detection;fifth generation systems;high-speed integrated circuits;integrated circuit metallisation;microprocessor chips;pipeline processing;silicon-on-insulator","1.3 GHz;130 nm;2 MB;34.7 W;4-issue out-of-order design;CMOS SOI process;Cu;Cu metallization;data-path error checking;fifth generation SPARC64 microprocessor;on-chip level-2 cache;pipeline stages;superscalar design","","29","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Direct conversion dual-band SiGe BiCMOS transmitter and receive PLL IC for CDMA/WCDMA/AMPS/GPS applications","Gard, K.; Barnett, K.; Dunworth, J.; Segoria, T.; Walker, B.; Jianjun Zhou; Maldonado, D.; See, A.; Persico, C.","Qualcomm, San Diego, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","272","273 vol.1","A direct conversion 0.4/spl mu/m SiGe BiCMOS transmitter and receiver PLL consists of two transmitters, two PLLs, and an integrated VCO for cellular, PCS/IMT and GPS applications. The chip consumes 71mA at 2.7V with -55dBc ACPR at 885kHz offset and -134dBm/Hz noise at 45MHz offset for cellular, and 79mA, -56dBc ACPR at 1.25MHz offset, and -132dBm/Hz noise at 80MHz offset for PCS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234298","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234298","","Application specific integrated circuits;BiCMOS integrated circuits;Dual band;Germanium silicon alloys;Global Positioning System;Multiaccess communication;Personal communication networks;Phase locked loops;Silicon germanium;Transmitters","BiCMOS integrated circuits;Ge-Si alloys;Global Positioning System;cellular radio;code division multiple access;phase locked loops;radiofrequency integrated circuits;semiconductor materials;transceivers;voltage-controlled oscillators","0.4 micron;2.7 V;71 mA;79 mA;CDMA/WCDMA/AMPS/PCS/IMT/GPS applications;RF transceiver;RFIC;SiGe;VCO;cellular communication;digital mobile telephone handset;direct-conversion dual-band SiGe BiCMOS transmitter and receiver PLL IC","","8","1","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 48-860MHz digital cable tuner IC with integrated RF and IF selectivity","van Sinderen, J.; Seneschal, F.; Stikvoort, E.; Mounaim, F.; Notten, M.; Brekelmans, H.; Crand, O.; Singh, F.; Bernard, M.; Fillatre, V.; Tombeur, A.","Philips Res., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","444","506 vol.1","A single-chip digital cable tuner with an active splitter for cable data modems and set-top boxes is realized in a 0.5/spl mu/m, 30GHz BiCMOS technology. The IC employs a single down-conversion, low-IF architecture and can receive signals in the 48-860MHz range. Fully integrated selectivity is obtained in combination with a channel decoder. Power consumption is 1.5W with a 3.3V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234379","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234379","","Band pass filters;Broadband amplifiers;Cable TV;Digital integrated circuits;Low pass filters;RF signals;Radio frequency;Radiofrequency amplifiers;Radiofrequency integrated circuits;Tuners","BiCMOS digital integrated circuits;cable television;modems;tuning","0.5 micron;1.5 W;3.3 V;48 to 860 MHz;BiCMOS IC;active splitter;cable data modem;channel decoder;down-conversion low-IF architecture;integrated RF/IF selectivity;set-top box;single-chip digital cable tuner","","30","17","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"10GHz clock distribution using coupled standing-wave oscillators","O'Mahony, F.; Yue, C.P.; Horowitz, M.; Wong, S.S.","Stanford Univ., CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","428","504 vol.1","A global clock network comprised of coupled, standing-wave oscillators is prototyped in a 0.18/spl mu/m 6M CMOS process. The clock network operates from 9.8 to 10.5 GHz with 0.6ps skew and contributes only 0.5ps jitter when referencing a clock source with 1.4ps rms jitter.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234369","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234369","","Clocks;Coupling circuits;Frequency;Injection-locked oscillators;Integrated circuit interconnections;Jitter;Power transmission lines;Prototypes;Transmission lines;Voltage","CMOS integrated circuits;clocks;coupled circuits;oscillators","0.18 micron;10 GHz;CMOS process;clock distribution;coupled standing-wave oscillators;global clock network;jitter;skew","","2","4","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Impact of dielectric relaxation on a 14 b pipeline ADC in 3 V SiGe BiCMOS","Zanchi, A.; Tsay, F.; Papantonopoulos, I.","Texas Instrum. Inc., Dallas, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","330","497 vol.1","Dielectric relaxation in PECVD SiN capacitors of a 45 GHz 0.4 /spl mu/m SiGe BiCMOS process degrades performance even at low frequencies. In the design of pipelined 14 b 70 MS/s ADC, the effects of dielectric relaxation are identified via behavioral/circuit simulations and ad-hoc tests. After LPCVD oxide capacitors are introduced, a 5.3/spl times/5.3 mm/sup 2/ test chip delivers 72 dB SNR, 81 dBc SFDR, and 11.5 ENOB at 70 MS/s with a 1 MHz input. The IC dissipates 1 W from 3.3 V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234321","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234321","","BiCMOS integrated circuits;Capacitors;Circuit testing;Degradation;Dielectrics;Frequency;Germanium silicon alloys;Pipelines;Silicon compounds;Silicon germanium","BiCMOS integrated circuits;Ge-Si alloys;MIS capacitors;SPICE;analogue-digital conversion;circuit simulation;dielectric relaxation;pipeline processing","0.4 micron;1 W;14 b pipeline ADC;14 bit;3 V;3 V SiGe BiCMOS;45 GHz;ENOB;LPCVD oxide capacitors;PECVD SiN capacitors;SFDR;SNR;SiGe;SiN;Spice simulations;ad-hoc tests;behavioral/circuit simulations;dielectric relaxation;low frequencies;performance degradation;power dissipation","","3","1","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A digitally calibrated 5.15-5.825GHz transceiver for 802.11a wireless LANs in 0.18/spl mu/m CMOS","Bouras, J.; Bouras, S.; Georgantas, T.; Haralabidis, N.; Kamoulakos, G.; Kapnistis, C.; Kavadias, S.; Kokolakis, Y.; Merakos, P.; Rudell, J.; Plevridis, S.; Vassiliou, I.; Vavelidis, K.; Yamanaka, A.","Athena Semicond., Athens, Greece","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","352","498 vol.1","This transceiver achieves a transmit 1dB output compression point of +15dBm, and the overall receiver noise figure is 5dB. A power gain range of >45dB/65dB for transmit/receive and a PLL synthesizer frequency range of 4.9 to 5.85GHz with -79dBc/Hz phase noise at 10kHz offset have been measured. The IC is realized in 0.5/spl mu/m SiGe BICMOS technology and occupies 17mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234331","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234331","","BiCMOS integrated circuits;Frequency measurement;Frequency synthesizers;Gain measurement;Noise figure;Phase locked loops;Phase noise;Power measurement;Transceivers;Wireless LAN","BiCMOS integrated circuits;phase locked loops;phase noise;transceivers;wireless LAN","0.18 micron;0.5 micron;4.9 to 5.85 GHz;5 dB;5.15 to 5.825 GHz;802.11a wireless LANs;BiCMOS technology;CMOS;PLL synthesizer frequency range;output compression point;phase noise;power gain range;receiver noise figure;transceiver","","26","4","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"How far can integration go for 3G cellphones?","Camp, W.O.; Stetzler, T.","Sony Ericsson Mobile Communications","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234778","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234778","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 43mW Bluetooth transceiver with -91dBm sensitivity","Cojocaru, C.; Pamir, T.; Balteanu, F.; Namdar, A.; Payer, D.; Gheorghe, I.; Lipan, T.; Sheikh, K.; Pingot, J.; Paananen, H.; Littow, M.; Cloutier, M.; MacRobbie, E.","Skyworks Solutions, Ottawa, Ont., Canada","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","90","480 vol.1","A Bluetooth transceiver has -91dBm sensitivity while drawing 24mA from a 1.8V supply. The receiver has a low-IF path with 30dB image and 9dB co-channel rejection, 80dB of AGC, digital equalization and complex PLL demodulation. The transmitter uses direct two-point modulation and draws 18mA at +6dBm output power. The DS PLL settles in 100/spl mu/s. LDO regulators power the analog and digital sections.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234220","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234220","","Band pass filters;Bluetooth;Circuits;Demodulation;Detectors;Energy consumption;Radio frequency;Strips;Transceivers;Transmitters","Bluetooth;transceivers","1.8 V;18 mA;24 mA;43 mW;AGC;Bluetooth transceiver;DS PLL;LDO regulator;PLL demodulation;co-channel rejection;digital equalization;image rejection;low-IF path;sensitivity;two-point modulation","","26","2","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Differential 4-tap and 7-tap transverse filters in SiGe for 10Gb/s multimode fiber optic link equalization","Wu, H.; Tierno, J.; Pepeljugoski, P.; Schaub, J.; Gowda, S.; Kash, J.; Hajimiri, A.","California Inst. of Technol., Pasadena, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","180","486 vol.1","Differential 4-tap and 7-tap transverse filters are designed in a 0.18/spl mu/m SiGe BiCMOS technology for equalization of 10Gb/s multimode fiber optic signals. The 7-tap equalizer reduced the ISI of a 10Gb/s signal received through 300m of 50/spl mu/m noncompliant next generation multimode fiber from 4.2dB to 0.8dB. The circuit dissipates 40mW from a 3.3V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234257","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234257","","Coplanar transmission lines;Delay;Finite impulse response filter;Germanium silicon alloys;Optical fiber LAN;Optical fiber filters;Optical fibers;Silicon germanium;Transmission lines;Transversal filters","BiCMOS integrated circuits;FIR filters;Ge-Si alloys;equalisers;intersymbol interference;optical communication equipment;optical fibre communication","0.18 micron;10 Gbit/s;3.3 V;300 m;40 mW;ISI;SiGe;fiber optic signals;multimode fiber optic link equalization;noncompliant next generation multimode fiber;transverse filters","","7","8","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A SiGe low noise amplifier for 2.4/5.2/5.7 GHz WLAN applications","Po-Wei Lee; Hung-Wei Chiu; Tien-Ling Hsieh; Chih-Hsien Shen; Guo-Wei Huang; Shey-Shi Lu","Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","364","365 vol.1","A 355 /spl mu/m /spl times/ 155 /spl mu/m LNA in 0.35 /spl mu/m SiGe BiCMOS uses a simple bias switching technique to operate in all three WLAN bands. Noise figure is 2.73 dB at 2 V. Measurements of S parameters, power gain and collector current are also reported.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234337","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234337","","BiCMOS integrated circuits;Current measurement;Gain measurement;Germanium silicon alloys;Low-noise amplifiers;Noise figure;Noise measurement;Power measurement;Silicon germanium;Wireless LAN","BiCMOS analogue integrated circuits;Ge-Si alloys;MMIC amplifiers;S-parameters;UHF amplifiers;UHF integrated circuits;integrated circuit noise;wireless LAN","0.35 /spl mu/m SiGe BiCMOS;0.35 micron;155 micron;2 V;2.4 GHz;2.73 dB;355 micron;5.2 GHz;5.7 GHz;S parameters;SiGe;SiGe low noise amplifier;WLAN applications;WLAN bands;bias switching technique;collector current;power gain","","9","1","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface scheme","Kanda, K.; Antono, D.D.; Ishida, K.; Kawaguchi, H.; Kuroda, T.; Sakurai, T.","Inst. of Ind. Sci., Univ. of Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","186","487 vol.1","A low-power high-speed chip-to-chip interface scheme is described having a density of 625pins/mm/sup 2/. The interface utilizes capacitively coupled contactless minipads, return-to-half-V/sub 00/ signaling and sense amplifying F/F. The measured test chip fabricated in 0.35/spl mu/m CMOS delivers up to 1.27Gb/s/pin at 3mW/pin.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234260","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234260","","Bandwidth;Capacitance;Capacitors;Coupling circuits;Driver circuits;Electrostatic discharge;Personal communication networks;Protection;Transmitters;Very large scale integration","CMOS integrated circuits;coupled circuits;high-speed integrated circuits;integrated circuit interconnections;low-power electronics","0.35 micron;CMOS;capacitively coupled contactless minipads;high-speed chip-to-chip interface scheme;low-power IC;return-to-half-V/sub 00/ signaling;sense amplifying F/F;wireless superconnect","","43","14","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL","Maneatis, J.G.; Jaeha Kim; McClatchie, I.; Maxey, J.; Shankaradas, M.","True Circuits, Los Altos, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","424","504 vol.1","A self-biased PLL uses a sampled feed-forward filter network and a multi-stage inverse-linear programmable current mirror for constant loop dynamics that scale with reference frequency and are independent of multiplication factor, output frequency, and PVT. The PLL achieves a multiplication range of 1 to 4096 with < 3.8% period jitter at 1.5V supply. Fabricated in 0.13/spl mu/m CMOS, the area is 0.182mm/sup 2/ and the supply is 1.5V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234367","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234367","","Bandwidth;Capacitors;Charge pumps;Charge transfer;Clocks;Filters;Frequency;Jitter;Phase locked loops;Proportional control","CMOS integrated circuits;clocks;current mirrors;feedforward;jitter;multiplying circuits;phase locked loops;programmable circuits;sampled data filters","0.13 micron;1.5 V;CMOS chip;constant loop dynamics;multi-stage inverse-linear programmable current mirror;sampled feed-forward filter network;self-biased high-bandwidth low-jitter multiplier clock-generator PLL","","0","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of analog development at ISSCC","Robertson, D.","Analog Devices","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","23","24","Discusses the historical development of analog technology at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264032","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264032","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of memories at ISSCC","Pathak, J.","Sub Micron Circuits","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","31","32","Discusses the historical development of memoriy technology at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264036","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264036","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of communication circuits at ISSCC","Lee, T.H.; Davis, P.C.","Stanford University","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","25","26","Discusses the historical development of communication circuits at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264033","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264033","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Index","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","6","This index covers all technical items that appeared in this conference.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264014","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264014","","Indexes","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 30Gb/s 1:4 demultiplexer in 0.12/spl mu/m CMOS","Rylyakov, A.; Rylov, S.; Ainspan, H.; Gowda, S.","IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","176","486 vol.1","A 1:4 demultiplexer, implemented in 0.12/spl mu/m SOI and bulk CMOS technology, operates with a BER below 10/sup -13/ at 30Gb/s (SOI) and 26Gb/s (bulk) input data rates (2/sup 7/-1 PRBS), drawing 200mA from a 2V supply. At 1.2V, the chips draw 100mA and operates at input data rates of 21Gb/s (SOI) and 18Gb/s (bulk). The design has an active area of 300/spl mu/m /spl times/ 90/spl mu/m.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234255","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234255","","Binary trees;CMOS digital integrated circuits;CMOS technology;Clocks;Demultiplexing;Frequency conversion;Latches;Multiplexing;Testing;Threshold voltage","CMOS digital integrated circuits;demultiplexing equipment;silicon-on-insulator","0.12 micron;1.2 V;100 mA;1:4 demultiplexer;2 V;200 mA;21 Gbit/s;30 Gbit/s;BER;CMOS;SOI;Si;active area;bulk CMOS technology;input data rates","","9","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Short course - system-on-a-chip design","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264009","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264009","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"ISSCC 50-year anniversary author honor roll","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","39","39","Presents an index of the authors whose papers are published in the conference.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264041","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264041","","Indexes","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2.4GHz dual-mode 0.18/spl mu/m CMOS transceiver for Bluetooth and 802.11b","Cho, T.; Kang, D.; Dow, S.; Chun-Huat Heng; Bang Sup Song","Wireless Interface Technol., San Diego, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","88","480 vol.1","A 2.4GHz dual-mode RF transceiver IC implements transmit and receive functions for both Bluetooth with -80dB sensitivity and 802.11b Wireless LAN with -88dB sensitivity in a single chip without doubling the required silicon area. Implemented in 0.18/spl mu/m CMOS process, the circuit operates at 1.8V, and die size is 16mm/sup 2/ including pads.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234219","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234219","","Band pass filters;Baseband;Bluetooth;CMOS technology;Filtering;Low pass filters;Operational amplifiers;Radio frequency;Transceivers;Wireless LAN","Bluetooth;CMOS integrated circuits;radiofrequency integrated circuits;transceivers;wireless LAN","0.18 micron;1.8 V;2.4 GHz;802.11b Wireless LAN;Bluetooth;CMOS single chip;dual-mode RF transceiver IC","","13","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Tutorials","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Lists tutorial sessions at ISSCC 2003.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264008","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264008","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 3 A 20 MHz BiCMOS/DMOS power operational amplifier: a structural design approach","Ivanov, V.; Baum, D.","Texas Instruments Inc, Tucson, AZ, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","138","483 vol.1","Design of a power op-amp using a structural design methodology is presented. The BiCMOS/DMOS op-amp features rail-to-rail output, 3 A maximum output current, adjustable current limit without delay, a class AB input stage with a 50 V//spl mu/s slew rate, and 100 dB open-loop gain with a 2 /spl Omega/ load. It consumes 50 mA from a single 7-16 V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234239","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234239","","Bandwidth;BiCMOS integrated circuits;Clamps;Feedback circuits;Feedback loop;Instruments;Operational amplifiers;Power amplifiers;Tail;Voltage","BiCMOS analogue integrated circuits;HF amplifiers;integrated circuit design;operational amplifiers;power amplifiers;power integrated circuits;radiofrequency amplifiers","100 dB;20 MHz;3 A;50 mA;7 to 16 V;BiCMOS/DMOS power op amp;adjustable current limit;class AB input stage;power operational amplifier;rail-to-rail output;structural design methodology","","0","","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 13.3Mb/s 0.35/spl mu/m CMOS analog turbo decoder IC with a configurable interleaver","Gaudet, V.C.; Gulak, P.G.","Toronto Univ., Ont., Canada","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","148","484 vol.1","A 0.35/spl mu/m CMOS analog decoder for a 4-state, rate 1/3, block length 16 turbo code operates at 13.3Mb/s and latency of 1.2/spl mu/s and consumes 13.9nJ per decoded bit with a 3.3V supply. The 1.42mm/sup 2/ core IC implements two logarithmic domain MAP decoders and a fully programmable analog interleaver that is configured at power-up.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234243","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234243","","Analog integrated circuits;CMOS analog integrated circuits;CMOS integrated circuits;Capacitors;Digital video broadcasting;Energy consumption;Feedback loop;Iterative decoding;Transconductors;Voltage","CMOS analogue integrated circuits;analogue processing circuits;interleaved codes;maximum likelihood decoding","0.35 micron;1.2 mus;13.3 Mbit/s;13.9 nJ;3.3 V;CMOS;analog turbo decoder IC;block length;configurable interleaver;fully programmable analog interleaver;latency;logarithmic domain MAP decoders","","2","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A programmable turbo decoder for multiple 3G wireless standards","Myoung-Cheol Shin; In-Cheol Park","KAIST, Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","154","484 vol.1","A programmable turbo decoder is designed for multiple 3G wireless standards, which mainly consists of a configurable SISO decoder and a 16 b SIMD processor equipped with 5 processing elements and custom instructions for incremental block interleavers. The decoder occupies 8.90 mm/sup 2/ in 0.25 /spl mu/m CMOS with 5 metal layers, and exhibits a maximum decoding rate of 5.48 Mb/s.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234246","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234246","","Code standards;Communication standards;Hardware;Interleaved codes;Iterative decoding;Multiaccess communication;Multiplexing;Process control;Standards development;Turbo codes","3G mobile communication;CMOS digital integrated circuits;decoding;interleaved codes;parallel architectures;pipeline processing;programmable circuits;turbo codes","0.25 /spl mu/m CMOS;0.25 micron;16 b SIMD processor;16 bit;5.48 Mbit/s;configurable SISO decoder;custom instructions;incremental block interleavers;maximum decoding rate;multiple 3G wireless standards;programmable turbo decoder","","9","1","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A single-chip MPEG2 CODEC for DVD+RW","Geerlings, J.; Desmicht, E.; de Perthuis, H.","Philips Semicond., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","40","41 vol.1","A single-chip MPEG2 audio/video encoder and decoder is designed for consumer digital recording systems. The chip includes a CPU core with peripherals, a PCI/XIO bus interface, data streaming units to data sources and sinks, graphics engines, video display units and video DACs. The chip contains 32M transistors in 102mm/sup 2/ and is fabricated in a 0.18/spl mu/m 6M CMOS process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234198","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234198","","Clocks;Codecs;Decoding;Displays;Engines;Frequency;Graphics;SDRAM;Streaming media;Video recording","CMOS integrated circuits;consumer electronics;digital versatile discs;system-on-chip;video codecs;video recording","0.18 micron;CMOS single-chip MPEG2 CODEC;CPU core;DVD+RW;PCI/XIO bus interface;consumer digital recording system;data streaming unit;graphics engine;video DAC;video display unit","","3","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"ISSCC 2004 call for papers","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","3","5","Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264019","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264019","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An SFI-5 compliant 16:4 multiplexer for OC-768 systems","Min Xu; Benyamin, S.; Xiaomin Si; Wong, W.; Shaeffer, D.; Hai Tao; Shahani, A.; Condito, V.; Ong, A.; Tarsia, M.","Big Bear Networks, Sunnyvale, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","238","490 vol.1","A fully integrated SFI-5 compliant 16:4 multiplexer for OC-768/STM-256 systems is implemented in a 0.18 /spl mu/m 120 GHz SiGe technology. The chip recovers sixteen 2.488 Gb/s inputs, aligns them according to the deskew channel and multiplexes them onto 4 streams of 10 Gb/s data. The measured BER is <10/sup -12/. The chip dissipates 4.8 W from 1.8 V and 3.3 V power supplies.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234283","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234283","","Calibration;Charge pumps;Circuits;Clocks;Delay lines;Jitter;Logic;Multiplexing;Phase locked loops;Voltage","BiCMOS logic circuits;Ge-Si alloys;delay lock loops;high-speed integrated circuits;multiplexing equipment","0.18 micron;1.8 V;10 Gb/s data;10 Gbit/s;120 GHz;120 GHz SiGe technology;3.3 V;4.8 W;BER;OC-768 systems;OC-768/STM-256 systems;SFI-5 compliant 16:4 multiplexer;SiGe;SiGe BiCMOS process;deskew channel;power dissipation","","2","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"8Gb/s differential simultaneous bidirectional link with 4mV 9ps waveform capture diagnostic capability","Martin, A.; Casper, B.; Kennedy, J.; Jaussi, J.; Mooney, R.","Intel Labs., Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","78","479 vol.1","Differential simultaneous bidirectional I/O circuits in 0.18 /spl mu/m CMOS operate up to 8 Gb/s with BER better than 10/sup -11/ using 32 b LFSR. The cell area is 0.13 mm/sup 2/ and the dissipation is 120 mW. On-die diagnostic measurement of individual I/O link performance is enabled with a variable offset comparator and clock phase interpolator with resolution of 4 mV and 9 ps.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234215","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234215","","Clocks;Delay;Differential amplifiers;Driver circuits;Filters;Impedance;Power supplies;Timing;Transmitters;Voltage","CMOS digital integrated circuits;comparators (circuits);delay lock loops;interpolation;synchronisation;transceivers","0.18 /spl mu/m CMOS;0.18 micron;120 mW;8 Gbit/s;BER;I/O link performance;LFSR;cell area;clock phase interpolator;delay-locked loop;differential interface;differential simultaneous bidirectional I/O circuits;on-die diagnostic measurement;power dissipation;transceiver architecture;variable offset comparator;waveform capture diagnostic capability","","9","22","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 500 MHz CMOS anti-alias filter using feed-forward op-amps with local common-mode feedback","Harrison, J.; Weste, N.","Dept. of Electron., Macquarie Univ., North Ryde, NSW, Australia","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","132","483 vol.1","A 500 MHz op-amp-RC filter in a 0.18 /spl mu/m CMOS process achieves an integrator signal swing of 1.73 V/sub pp/ for -40 dB THD and thermal noise of 18 nV//spl radic/Hz. A three-stage op-amp with two feed-forward paths and common-mode feedback local to each stage is used. The op-amp features 8 GHz unity-gain frequency and 40 dB gain at 500 MHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234236","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234236","","Active filters;Communication system control;Dynamic range;Feedback circuits;Feedforward systems;Frequency;Low pass filters;Operational amplifiers;Transfer functions;Tuning","CMOS analogue integrated circuits;RC circuits;active filters;circuit feedback;feedforward;operational amplifiers","0.18 micron;40 dB;500 MHz;8 GHz;CMOS anti-alias filter;feedforward op-amps;local common-mode feedback;op-amp RC filter;three-stage op-amp","","22","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 125MHz 8b digital-to-phase converter","Ju-Ming Chou; Yu-Tang Hsieh; Jieh-Tsorng Wu","Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","436","505 vol.1","A digital-to-phase converter (DPC) generates a 125MHz clock with phase shift controlled by an 8b digital input. Averaging resistor rings are used for phase interpolation and phase error reduction by averaging. Implemented in a standard 0.35 /spl mu/m CMOS technology, the DPC achieves /spl plusmn/1 LSB differential nonlinearity and /spl plusmn/2 LSB integral nonlinearity. Power dissipation is 110mW with a 3.3V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234374","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234374","","Clocks;Delay lines;Digital control;Frequency;Interpolation;Multiplexing;Phase locked loops;Resistors;Ring oscillators;Voltage","CMOS integrated circuits;clocks;digital-analogue conversion;interpolation;phase convertors","0.35 micron;110 mW;125 MHz;3.3 V;8 bit;CMOS technology;LSB differential nonlinearity;LSB integral nonlinearity;averaging resistor ring;clock generator;digital-to-phase converter;phase error;phase interpolation;power dissipation","","7","2","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Executive Committee","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","1","Provides a listing of current committee members.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264015","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264015","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2.5-10Gb/s CMOS transceiver with alternating edge sampling phase detection for loop characteristic stabilization","Bong-Joon Lee; Moon-Sang Hwang; Sang-Hyun Lee; Deog-Kyoon Jeong","Seoul Nat. Univ., South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","76","479 vol.1","A 2.5 to 10 Gb/s CMOS transceiver in 0.18 /spl mu/m CMOS dissipates 540 mW from a 1.8 V supply with a BER better than 10/sup -12/. CDR loop characteristics are stabilized across various jitter environments with small hardware overhead using an alternating edge sampling phase detector.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234214","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234214","","Charge pumps;Clocks;Frequency locked loops;Image edge detection;Image sampling;Jitter;Phase detection;Sampling methods;Silicon;Transceivers","CMOS digital integrated circuits;circuit stability;jitter;low-power electronics;phase detectors;signal sampling;synchronisation;transceivers","0.18 micron;1.8 V;2.5 to 10 Gbit/s;540 mW;BER;CDR loop characteristics;CMOS transceiver;alternating edge sampling phase detection;clock and data recovery;jitter environments;loop characteristic stabilization;oversampling technique;power dissipation;up/down decisions","","5","1","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A digitally-programmable zero external components FM radio receiver with 1/spl mu/V sensitivity","van Rumpt, H.; Kasperkovitz, D.; van der Tang, J.","Semicond. Ideas to the Market, Breda, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","448","449 vol.1","A digitally-programmable FM radio IC, implemented in an 11GHz f/sub T/ BiCMOS process, utilizes a low-IF architecture to eliminate all external components. The 11mm/sup 2/ die draws 17mA from a 2.7 to 7.0V supply and exhibits an input sensitivity of 1/spl mu/V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234381","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234381","","Capacitance;Circuit optimization;Inductance;Oscillators;Personal digital assistants;Radio frequency;Receivers;Resonator filters;Tuning;Voltage control","BiCMOS integrated circuits;frequency modulation;programmable circuits;radio receivers","11 GHz;17 mA;2.7 to 7.0 V;BiCMOS IC;digitally-programmable zero external components FM radio receiver;low-IF architecture;sensitivity","","4","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Topolithography and its application to the manufacture of 3D diode-based memories","Shepard, D.R.","Nup2, North Hampton, NH, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","368","500 vol.1","Topolithography is a process wherein all of the information necessary to define a circuit is applied to a substrate in a single step. A multilevel surface topology defines the circuit for subsequent self-assembly so no photolithographic steps are required to manufacture a circuit resulting in substantially reduced costs. A transistor-less memory circuit is designed where high density storage, address decoding and I/O are implemented using an array of diodes.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234338","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234338","","Circuits;Decoding;Dielectrics;Lithography;Manufacturing;Material storage;Power distribution;Semiconductor diodes;Substrates;Voltage","integrated memory circuits;lithography;read-only storage;self-assembly;semiconductor diodes;surface topography","3D diode-based memories;I/O;address decoding;circuit definition;high density storage;multilevel surface topology;self-assembly;single step process;substrate;topolithography;transistor-less memory circuit","","0","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A CMOS multi-channel 10Gb/s transceiver","Takauchi, H.; Tamura, H.; Matsubara, S.; Kibune, M.; Doi, Y.; Chiba, T.; Anbutsu, H.; Yamaguchi, H.; Mori, T.; Takatsu, M.; Gotoh, K.; Sakai, T.; Yamamura, T.","Fujitsu Labs. Ltd., Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","72","479 vol.1","A quad 10Gb/s transceiver in 0.11/spl mu/m CMOS communicates electric signals over balanced copper media. The transceiver uses a single 1.2V power supply and dissipates 415mW per channel. One PLL supplies a reference clock to two transmitter channels and two receiver channels. The transceiver contains analog front ends, clock recovery units, and 312MHz parallel interfaces.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234212","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234212","","Binary codes;Circuits;Clocks;Digital filters;Laboratories;Large scale integration;Latches;MOS devices;Signal generators;Transceivers","CMOS digital integrated circuits;transceivers","0.11 micron;1.2 V;10 Gbit/s;312 MHz;415 mW;CMOS multi-channel quad transceiver;PLL;analog front-end;balanced copper medium;clock recovery unit;electric signal communication;parallel interface;reference clock","","3","1","1","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 0.3V 3.6GHz 0.3mW frequency divider with differential ED-CMOS/SOI circuit technology","Douseki, T.; Shimamura, T.; Shibata, N.","Microsystem Integration Labs., NTT, Atsugi, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","114","482 vol.1","A differential ED-CMOS/SOI circuit combines both zero V/sub T/ CMOS/SOI and ED-MOS/SOI circuits and operates at supply voltages as low as 0.3V. An experimental frequency divider, fabricated in a 0.25/spl mu/m fully-depleted SOI process, achieves a maximum operating frequency of 3.6GHz at 0.3V and 5.4GHz at 0.5V while reducing power dissipation to less than 1 mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234231","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234231","","CMOS technology;Doping;Frequency conversion;Laboratories;Leakage current;Logic circuits;MOS devices;MOSFET circuits;Power dissipation;Threshold voltage","CMOS integrated circuits;frequency dividers;low-power electronics;silicon-on-insulator","0.25 micron;0.3 V;0.3 mW;0.5 V;3.6 GHz;5.4 GHz;differential ED-CMOS/SOI circuit;frequency divider;low-voltage operation","","1","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A fully integrated zero-IF transceiver for GSM-GPRS quad band application","Duvivier, E.; Cipriani, S.; Carpineto, L.; Cusinato, P.; Bisanti, B.; Galant, F.; Chalet, F.; Coppola, F.; Cercelaru, S.; Puccio, G.; Mouralis, N.; Jiguet, J.C.","Texas Instruments, Villeneuve Loubet, France","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","274","275 vol.1","A GPRS GSM850/GSM/DCS/PCS fully integrated transceiver occupies 14mm/sup 2/ in 0.35/spl mu/m SiGe technology. A direct conversion receiver, transmitter, synthesizer, VCO, voltage regulators and loop filters are fully integrated. The chip meets the GPRS specifications including settling time of 105/spl mu/s in RX mode, NF of 3dB for GSM, TX phase error of 2/spl deg/ RMS, and PLL phase noise of -84dBc/Hz at a 1kHz offset at 3.6GHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234299","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234299","","Distributed control;GSM;Germanium silicon alloys;Ground penetrating radar;Personal communication networks;Silicon germanium;Synthesizers;Transceivers;Transmitters;Voltage-controlled oscillators","BiCMOS integrated circuits;Ge-Si alloys;cellular radio;packet radio networks;semiconductor materials;transceivers","0.35 micron;3.6 GHz;GPRS GSM850/GSM/DCS/PCS;GSM-GPRS quad band;SiGe BiCMOS technology;fully-integrated zero-IF transceiver","","8","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A history of the Far-East program committee at ISSCC","Sugano, T.","Toyo University","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","19","19","DIscusses a history of of the Far-East program committee at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264028","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264028","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Bridging the gap between the digital and real worlds: the expanding role of analog interface technologies","Murari, B.","STMicroelectronics, Cornaredo, Italy","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","30","35 vol.1","The dramatic evolution of semiconductor technology over the last 50 years caused a real industrial and social revolution that is ongoing today. The progress from single-transistor to ULSI circuits has been very fast. As technology proceeded according to the well-known Moore's Law, circuit-design techniques moved more and more from analog to digital following the continuous progress made in microlithography. While there has been a corresponding huge increase in the computing power of digital circuits, this has not been accompanied by a comparable evolution in the capability of integrated circuits to interface to the external world. For free-standing computers, speed is the key factor. In other applications such as mobile phones, the interfaces with the external world are fundamental and provide the driving force in the evolution of these products. Technologies like BiCMOS, HVCMOS and BCD, which are already available and will further evolve in the future, appear to be more suitable than pure CMOS in satisfying those needs. We are moving now to SoC (System on Chip) and in the future to SiP (System in Package) techniques that will very likely include micromachined technologies. In this paper, both recent and future developments in analog interfaces will be analyzed, with particular attention given to the problem of power-consumption reduction in portable devices. As well, an overview of new applications of MEMS devices will be presented.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234196","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234196","","Application software;BiCMOS integrated circuits;CMOS technology;Computer interfaces;Digital circuits;Digital integrated circuits;Integrated circuit technology;Mobile handsets;Moore's Law;Ultra large scale integration","analogue integrated circuits;integrated circuit design;low-power electronics;micromechanical devices","MEMS device;analog interface technology;integrated circuit;low-power design;portable device;semiconductor technology;system-in-package;system-on-chip","","2","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 500MHz MP/DLL clock generator for a 5Gb/s backplane transceiver in 0.25/spl mu/m CMOS","Gu-Yeon Wei; Stonick, J.T.; Weinlader, D.; Sonntag, J.; Searles, S.","Harvard Univ., Cambridge, MA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","464","465 vol.1","Low-jitter clock generation is a critical component for enabling robust high-speed operation of 5Gb/s backplane transceivers. The implementation of a 500MHz clock synthesizer that operates either as a multiplying phase-locked loop (MPLL) or a multiplying delay-locked loop (MDLL) is described. The choice depends on the noise characteristics of the input clock source. This MP/DLL design is implemented in a 0.25/spl mu/m CMOS process and operates with a 2.5V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234388","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234388","","Backplanes;Capacitors;Clocks;Delay;Filters;Phase frequency detector;Resistors;Switches;Transceivers;Tuning","CMOS digital integrated circuits;clocks;delay lock loops;digital phase locked loops;high-speed integrated circuits;integrated circuit noise;pulse generators;transceivers","0.25 micron;2.5 V;5 Gbit/s;500 MHz;CMOS;MP/DLL clock generator;backplane transceiver;input clock source;low-jitter clock generation;multiplying delay-locked loop;multiplying phase-locked loop;noise characteristics;robust high-speed operation","","10","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Timekeeping techniques for predicting and optimizing memory behavior","Zhigang Hu; Kaxiras, S.; Martonosi, M.","IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","166","485 vol.1","Computer architects have long exploited observed memory referencing characteristics to optimize memory performance. We introduce timekeeping metrics for improving program memory performance and power dissipation. Performance and power results for previously proposed timekeeping structures are briefly summarized and implementation options are presented. Simulation focusses on implementation issues.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234251","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234251","","Application software;Counting circuits;Filtering;Filters;Interleaved codes;Power dissipation;Prefetching;Switches;System performance;Variable structure systems","cache storage;memory architecture;reference circuits","implementation issues;memory behavior;memory referencing characteristics;power dissipation;timekeeping metrics;timekeeping techniques","","0","","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (turbo-) CODEC","Bougard, B.; Giulietti, A.; Derudder, V.; Weijers, J.-W.; Dupont, S.; Hollevoet, L.; Catthoor, F.; Van der Perre, L.; De Man, H.; Lauwereins, R.","IMEC, Leuven, Belgium","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","152","484 vol.1","A 6 to 75.6Mb/s turbo CODEC with block size from 32 to 432, code rate from 1/3 to 3/4, 5.35/spl mu/s/block decoding latency and up to 8.25dB coding gain is described. This IC is fabricated in a 0.18/spl mu/m process and has a core area of 7.16mm/sup 2/. Energy-optimized architecture reduces the energy per bit to 8.7nJ and is almost constant over the throughput range.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234245","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234245","","Clocks;Codecs;Communication standards;Concatenated codes;Convolutional codes;Energy consumption;Forward error correction;Interleaved codes;Iterative decoding;Throughput","codecs;concatenated codes;convolutional codes;turbo codes","0.18 micron;6 to 75.6 Mbit/s;8.25 dB;8.7 nJ;integrated circuit;parallel concatenated convolutional turbo CODEC","","20","8","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.8 V 700 Mb/s/pin 512 Mb DDR-II SDRAM with on-die termination and off-chip driver calibration","Yoo, C.; Kyung, K.; Han, G.-H.; Lim, K.; Lee, H.; Chai, J.; Heo, N.-W.; Byun, G.; Lee, D.-J.; Choi, H.-I.; Choi, H.-C.; Kim, C.-H.; Cho, S.","Samsung Electron., Hwasung, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","312","496 vol.1","A 1.8 V 700 Mb/s/pin 512 Mb DDR-II SDRAM is JEDEC standard compliant. With the hierarchical I/O line and local sensing, t/sub AA/ /t/sub RCD//t/sub RP/ of 3/3/3 at 533 Mb/s are achieved in the design. For signal integrity at 533 Mb/s, off-chip driver calibration and on-die termination are employed.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234313","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234313","","Bonding;Calibration;Delay;Driver circuits;Low voltage;Multiplexing;Prefetching;Random access memory;SDRAM;Switches","CMOS memory circuits;SRAM chips;calibration;high-speed integrated circuits","1.8 V;512 Mbit;533 Mbit/s;700 Mbit/s;DDR-II SDRAM;JEDEC standard compliant;hierarchical I/O line sensing;local sensing;off-chip driver calibration;on-die termination","","1","14","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A baseband gain-controlled amplifier with a linear-in-dB gain range from 14 dB to 76 dB and a fixed corner frequency DC offset canceler","Aral, T.; Itakura, T.","Toshiba Semicond. Co., Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","136","483 vol.1","A linear-in-dB gain-control amplifier for direct conversion systems employs linearized transconductors in a core amp, a dc offset canceller, and a gain control circuit. The offset compensation circuit achieves a constant corner frequency over a gain range of 14 to 76 dB by simultaneous tuning of the transconductors.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234238","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234238","","Baseband;Feedback;Frequency;Gain control;Research and development;Resistors;Semiconductor optical amplifiers;Temperature dependence;Transconductors;Voltage","CMOS analogue integrated circuits;amplifiers;compensation;frequency response;gain control;integrated circuit design","0.18 /spl mu/m CMOS;0.18 micron;14 to 76 dB;GCA frequency response;baseband gain-controlled amplifier;constant corner frequency;dc offset canceller;design strategy;direct conversion systems;gain control circuit;linear-in-dB gain-control amplifier;linearized transconductors;offset compensation circuit;simultaneous transconductor tuning","","1","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 9/spl mu/W 50MHz 32b adder using a self-adjusted forward body bias in SoCs","Ishibashi, K.; Yamashita, T.; Arima, Y.; Minematsu, I.; Fujimoto, T.","STARC, Yokohama, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","116","482 vol.1","This 32b adder in a 0.13/spl mu/m CMOS process consumes 9/spl mu/W at 50MHz and 0.3V and operates at 500MHz at 0.6V. Forward body biases are self-adjusted to minimize the threshold voltage and reduce PVT dependence. The power of the SoC can be reduced to 1/4 that of standard CMOS by gating the forward body bias in the IP blocks.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234232","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234232","","Adders;Circuit testing;Delay;Diodes;Frequency;Low voltage;Semiconductor device measurement;System-on-a-chip;Temperature dependence;Threshold voltage","CMOS logic circuits;adders;low-power electronics;system-on-chip","0.13 micron;0.3 V;0.6 V;32 bit;50 MHz;500 MHz;9 muW;CMOS process;IP block;PVT dependence;adder;low-power system-on-chip;self-adjusted forward body bias;threshold voltage","","9","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A double precision floating point multiply","Montoye, R.; Belluomini, W.; Ngo, H.; McDowell, C.; Sawada, J.; Nguyen, T.; Veraa, B.; Wagoner, J.; Lee, M.","IBM Austin Res. Lab., TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","336","337 vol.1","A 2.2GHz 53/spl times/54 bit pipelined multiplier is fabricated in 130nm CMOS technology with an area of 0.15mm/sup 2/. The circuit implementation results in a 50% size reduction over the previously reported values. The circuit operates at 2.2GHz and uses 522mW at 80% switching factor, 1.2V supply and 25/spl deg/C.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234323","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234323","","CMOS logic circuits;CMOS technology;Clocks;Inverters;Latches;Logic circuits;Logic devices;Power dissipation;Switches;Switching circuits","CMOS logic circuits;floating point arithmetic;multiplying circuits;pipeline arithmetic","1.2 V;130 nm;2.2 GHz;25 degC;522 mW;CMOS;double precision floating point multiply;pipelined multiplier;size reduction;switching factor","","8","2","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"US program committee","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","1","Provides a listing of current committee members.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264016","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264016","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1 GOPS reconfigurable signal processing IC with embedded FPGA and 3-port 1.2 GB/s flash memory subsystem","Borgatti, M.; Call, L.; De Sandre, G.; Foret, B.; Iezzi, D.; Lertora, F.; Muzzi, G.; Pasotti, M.; Poles, M.; Rolandi, P.L.","STMicroelectronics, Agrate Brianza, Italy","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","50","477 vol.1","A 1 GOPS dynamically reconfigurable processing unit with embedded flash memory and SRAM-based FPGA for image/voice processing/recognition applications is described. Code, data and FPGA bitstreams are stored in the embedded flash memory and are independently accessible through 3 content-specific, 64 b I/O ports with a peak read rate of 1.2 GB/s. The system is implemented in a 0.18 /spl mu/m 2P 6M CMOS flash technology with a chip area of 70 mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234203","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234203","","Aggregates;Field programmable gate arrays;Flash memory;Logic circuits;Microprocessors;Programmable control;Programmable logic arrays;Programmable logic devices;Reconfigurable logic;Signal processing","CMOS digital integrated circuits;digital signal processing chips;embedded systems;face recognition;field programmable gate arrays;flash memories;reconfigurable architectures;speech recognition","0.18 micron;1 GOPS reconfigurable signal processing IC;1.2 GB/s;2P 6M CMOS flash technology;3-port 1.2 GB/s flash memory subsystem;64 bit;FPGA bitstreams;SRAM-based FPGA;chip area;content-specific 64 b I/O ports;embedded FPGA;embedded flash memory;facial recognition;image/voice processing;image/voice recognition;peak read rate;speech recognition","","3","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 750MHz 144Mb cache DRAM LSI with speed scalable design and programmable at-speed function-array BIST","Sakakibara, H.; Nakayama, M.; Kusunoki, M.; Kurita, K.; Otori, H.; Hasegawa, M.; Iwahashi, S.; Higeta, K.; Hanashima, T.; Hayashi, H.; Kuchimachi, K.; Uehara, K.; Nishiyama, T.; Kume, M.; Miyamoto, K.; Kamada, E.","Device Dev. Center, Hitachi, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","458","508 vol.1","A 750MHz 144Mb cache DRAM LSI incorporates speed-scalable embedded DRAM and SRAM macros, and is realized using a logic-merged DRAM process. The LSI has a built-in at-speed test engine with programmable test pattern and timing, merging logic and memory test. The die area is 285mm/sup 2/ in a 0.18/spl mu/m 6M logic-merged DRAM process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234385","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234385","","Built-in self-test;CMOS logic circuits;CMOS technology;Content addressable storage;Delay effects;Frequency;Large scale integration;Random access memory;Scalability;Timing","DRAM chips;built-in self test;cache storage;embedded systems;integrated circuit design;integrated circuit testing;large scale integration;programmable circuits","0.18 micron;144 Mbit;750 MHz;DRAM macro;SRAM macro;cache DRAM LSI;embedded system;logic-merged process;programmable at-speed function-array BIST;speed-scalable design","","2","5","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 400MT/s 6.4GB/s multiprocessor bus interface","Muljono, H.; Beomtaek Lee; Tian, K.; Wang, Y.E.; Huang, T.; Atha, M.; Adachi, M.","Intel Corp., Santa Clara, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","338","339 vol.1","A 0.13/spl mu/m 1.2V GTL bus interface with compensated slew rate and termination achieves 400MT/s at a 6.4GB/s data rate in a 5-load MP environment. Packaged on an FCBGA and interposer with 5:1:4 signal to power and ground ratio and routed on 12mm 45/spl Omega/ traces, the interface incorporates I/O timing self test supported by a DLL and an interpolator with 25ps peak-to-peak jitter.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234324","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234324","","Circuit testing;Clocks;Impedance;MOS devices;Packaging;Pins;Resistors;Test pattern generators;Timing;Voltage","delay lock loops;jitter;multiprocessing systems;system buses","0.13 micron;1.2 V;6.4 GB/s;DLL;FCBGA;GTL bus interface;I/O timing self test;compensated slew rate;interpolator;interposer;multiprocessor bus interface;peak-to-peak jitter;signal to power and ground ratio","","2","3","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.5V 1mA 80dB passive /spl Sigma//spl Delta/ ADC in 0.13/spl mu/m digital CMOS process","Feng Chen; Ramaswamy, S.; Bakkaloglu, B.","Texas Instrum. Inc., Dallas, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","54","477 vol.1","A passive switched-capacitor /spl Sigma//spl Delta/ ADC consisting of only switches, capacitors and a comparator, is implemented in a 0.13/spl mu/m digital CMOS process. This high-speed low-voltage architecture is used in a zero-IF GSM transceiver and has a measured peak SNDR of 67dB over a bandwidth of 100kHz with a SFDR of 75dB and a dynamic range of 72dB. The ADC consumes 1mA from a 1.5V power supply at a clock rate of 104MHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234204","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234204","","Attenuation;Baseband;CMOS process;Feedback;Filtering;Low pass filters;Quantization;Sampling methods;Signal to noise ratio;Voltage","CMOS integrated circuits;cellular radio;high-speed integrated circuits;low-power electronics;sigma-delta modulation;switched current circuits;transceivers","0.13 micron;1 mA;1.5 V;100 kHz;104 MHz;SFDR;SNDR;digital CMOS process;dynamic range;high-speed low-voltage architecture;passive switched-capacitor sigma-delta ADC;zero-IF GSM transceiver","","8","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An above-IC RF-MEMS switch","Saias, D.; Boret, S.; Robert, P.; Billard, C.; Charvet, P.L.; Bouche, G.; Diem, B.; Quoirin, J.B.; Berruyer, B.; Laurens, M.; Grasset, J.C.; Aid, M.; Belot, D.; Ancey, P.","STMicroelectronics, Crolles, France","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","206","207 vol.1","A MEMS switch is driven by a 0.25/spl mu/m BiCMOS IC and achieves 0.4dB insertion loss and 54dB isolation at 2GHz. The 400/spl mu/m/spl times/50/spl mu/m MEMS device is built together on top of the wafers enabling a system-on-chip design.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234269","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234269","","Bonding;Driver circuits;Electrostatics;Insertion loss;Microelectromechanical devices;Micromechanical devices;Radio frequency;Radiofrequency microelectromechanical systems;Switches;Telecommunication switching","BiCMOS integrated circuits;microswitches;radiofrequency integrated circuits;system-on-chip","0.25 micron;0.4 dB;2 GHz;BiCMOS IC;above-IC RF-MEMS switch;system-on-chip design","","7","3","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A delay-line based DCO for multimedia applications using digital standard cells only","Roth, E.; Thalmann, M.; Felber, N.; Fichtner, W.","Integrated Syst. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","432","505 vol.1","A digital clock synthesizer consisting of digital standard cells with 0.5ppm frequency resolution for multimedia applications is implemented in a 0.6/spl mu/m CMOS process. The synthesizer produces an output frequency ranging from 11.1MHz to 12.5MHz with a 100MHz input clock. A DLL-based calibration mechanism tracks PTV variations during operation.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234371","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234371","","Clocks;Delay lines;Digital control;Frequency conversion;Jitter;Multimedia systems;Phase detection;Phase locked loops;Ring oscillators;Streaming media","CMOS integrated circuits;delay lines;delay lock loops;frequency synthesizers;voltage-controlled oscillators","0.6 micron;100 MHz;11.1 to 12.5 MHz;CMOS;DLL-based calibration mechanism;PTV variations;delay-line based DCO;digital clock synthesizer;digital standard cells;frequency resolution;multimedia applications;output frequency","","5","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 32Mb chain FeRAM with segment/stitch array architecture","Shiratake, S.; Miyakawa, T.; Takeuchi, Y.; Ogiwara, R.; Kamoshida, M.; Hoya, K.; Oikawa, K.; Ozaki, T.; Kunishima, I.; Yamakawa, K.; Sugimoto, S.; Takashima, D.; Joachim, H.O.; Rehm, N.; Wohlfahrt, J.; Nagel, N.; Beitel, G.; Jacob, M.; Roehr, T.","Toshiba, Yokohama, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","282","493 vol.1","A 96mm/sup 2/, 32Mb chain FeRAM in 0.20/spl mu/m 3M CMOS and stacked capacitor technology is described. Cell efficiency of 65.6% is realized by compact memory cell structure and segment/stitch WL architecture. The word line power-on/off sequence protects the data from startup noise. A 3/spl mu/A standby current bias generator and compatible access mode SRAM are implemented for mobile applications.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234302","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234302","","CMOS technology;Capacitors;Circuits;Delay;Ferroelectric films;Nonvolatile memory;Protection;Random access memory;Voltage;Wiring","CMOS memory circuits;ferroelectric storage;random-access storage","0.20 micron;3 muA;32 Mbit;65.6 percent;CMOS chip;chain FeRAM;nonvolatile memory cell;segment/stitch array architecture;stacked capacitor technology","","2","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Plastic transistors in active-matrix displays","Huitema, E.; Gelinck, G.; van der Putten, B.; Cantatore, E.; van Veenendaal, E.; Schrijnemakers, L.; Huisman, B.-H.; de Leeuw, D.","Philips Res., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","380","381 vol.1","An active-matrix display driven by a pixel circuit with polymer-based thin film transistors is demonstrated. The circuit contains 4096 solution-processed plastic transistors, which is among the largest organic circuits reported to date. The relation between the transistor parameters such as mobility and leakage current to the display performance is analyzed.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234345","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234345","","Active matrix liquid crystal displays;Active matrix technology;Capacitors;Circuits;Liquid crystal polymers;Organic materials;Plastics;Substrates;Thin film transistors;Voltage","carrier mobility;leakage currents;liquid crystal displays;organic semiconductors;polymer films;thin film transistors","active-matrix display;carrier mobility;leakage current;organic circuit;pixel circuit;plastic transistor;polymer thin film transistor;solution processing","","5","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of solid-state image sensors at ISSCC","Theuwissen, A.","DALSA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","33","33","Discusses 50 years of solid-state image sensors at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264037","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264037","","","","","","1","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Carrier leakage suppression in direct-conversion WCDMA transmitters","Brenna, G.; Tschopp, D.; Qiuting Huang","Integrated Syst. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","270","493 vol.1","Carrier leakage suppression techniques are employed to enable direct up-conversion transmitters to meet WCDMA specifications. Implemented in 0.13/spl mu/m CMOS, the complete TX IC delivers +2.5dBm output power and consumes 45mA at 1.5V. The IC achieves +19dBm OIP3, 4.3% EVM, -38dBc ACLR and an output noise in the DCS band of -146dBm/Hz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234297","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234297","","CMOS technology;Calibration;Circuits;Energy consumption;Filters;Gain control;Multiaccess communication;Transmitters;Universal Serial Bus;Voltage-controlled oscillators","CMOS integrated circuits;code division multiple access;radio transmitters","0.13 micron;1.5 V;45 mA;CMOS IC;carrier leakage suppression;direct up-conversion WCDMA transmitter","","11","2","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A batteryless wireless system uses ambient heat with a reversible-power-source compatible CMOS/SOI DC-DC converter","Douseki, T.; Yoshida, Y.; Utsunomiya, F.; Itoh, N.; Hama, N.","NTT Microsystem Integration Labs., NTT, Kanagawa, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","388","501 vol.1","A 1mW, self-powered wireless system that utilizes ambient heat is described. A switched-capacitor DC-DC converter composed of fully-depleted SOI MOSFETs and a microthermoelectric module makes use of such heat possible. An experimental 300MHz band short-range wireless transmitter transmits from a distance of 5m using only heat from a hand or from water. The chip is fabricated in a 0.8/spl mu/m fully-depleted SOI process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234348","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234348","","Circuits;DC-DC power converters;Inverters;MOSFETs;Solar power generation;Switches;Tellurium;Temperature;Voltage;Water heating","CMOS integrated circuits;DC-DC power convertors;radio transmitters;silicon-on-insulator;switched capacitor networks;thermoelectric conversion","0.8 micron;300 MHz;CMOS/SOI DC-DC converter;ambient heat;batteryless wireless system;fully-depleted SOI MOSFET;microthermoelectric module;reversible power source;self-powered wireless system;short-range wireless transmitter;switched-capacitor DC-DC converter","","3","1","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A direct conversion CMOS transceiver for IEEE 802.11a WLANs","Pengfei Zhang; Nguyen, T.; Lam, C.; Gambetta, D.; Soorapanth, C.; Baohong Cheng; Hart, S.; Sever, I.; Bourdi, T.; Tham, A.; Razavi, B.","Resonext Commun., San Jose, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","354","498 vol.1","A 0.18m CMOS transceiver fully compliant with IEEE 802.11a in the U-NII band (5.15 - 5.35GHz) achieves a sensitivity of -69dBm and an EVM of -29.3dB for 64 QAM. Power dissipation is 171 mW in RX and 138mW in TX using a 1.8V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234332","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234332","","Baseband;Frequency synthesizers;Gain control;Low pass filters;Noise figure;Silicon;Transceivers;Voltage;Voltage-controlled oscillators;Wireless LAN","CMOS integrated circuits;low-power electronics;transceivers;wireless LAN","0.18 micron;1.8 V;138 mW;171 mW;5.15 to 5.35 GHz;EVM;IEEE 802.11a WLANs;U-NII band;direct conversion CMOS transceiver;power dissipation","","31","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Cascaded PLL design for a 90nm CMOS high performance microprocessor","Wong, K.L.; Fayneh, E.; Knoll, E.; Law, R.H.; Lim, C.H.; Parker, R.J.; Feng Wang; Cangsang Zhao","Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","422","504 vol.1","PLL clock generators are designed for a third-generation NetBurst/spl trade/ processor implemented in a 90nm CMOS process. A cascade configuration offers improved jitter attenuation and facilitates a wide synthesis range. Parameter design takes into account a dual-sloped VCO control. A new charge pump topology offers superior symmetry.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234366","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234366","","Capacitors;Clocks;Damping;Filters;Frequency;Jitter;Microprocessors;Phase locked loops;Voltage control;Voltage-controlled oscillators","CMOS digital integrated circuits;cascade networks;clocks;microprocessor chips;phase locked loops","90 nm;CMOS microprocessor;NetBurst processor;cascaded PLL clock generator;charge pump topology;dual-sloped VCO control;jitter attenuation","","14","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors","Osada, K.; Saitoh, Y.; Ibe, E.; Ishibashi, K.","Central Res. Lab., Hitachi, Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","302","494 vol.1","A 16 Mb SRAM based on an electric-field-relaxed scheme and an alternate error checking and correction architecture for handling cosmic-ray-induced multi-errors is realized in 0.13 /spl mu/m CMOS technology. The IC has a 16.7 fA/cell standby current, a cell size of 2.06 /spl mu/m/sup 2/ and a 99.5% smaller SER.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234308","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234308","","Circuits;Error correction;Error correction codes;Laboratories;Leakage current;MOS devices;MOSFETs;Random access memory;Subthreshold current;Threshold voltage","CMOS memory circuits;SRAM chips;cosmic ray interactions;error correction;leakage currents;radiation hardening (electronics)","0.13 /spl mu/m CMOS technology;0.13 micron;16 Mbit;16.7 fA;16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM;SER;alternate error checking and correction architecture;cell size;cosmic-ray-induced multi-errors;electric-field-relaxed scheme;standby current","","15","5","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A CMOS temperature sensor with a 3/spl sigma/ inaccuracy of /spl plusmn/0.5/spl deg/C from -50/spl deg/C to 120/spl deg/C","Pertijs, M.; Niederkorn, A.; Xu Ma; McKillop, B.; Bakker, A.; Huijsing, J.","Delft Univ. of Technol., Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","200","488 vol.1","A temperature sensor in 0.5/spl mu/m CMOS achieves an accuracy of /spl plusmn/0.5/spl deg/C (3/spl sigma/) from -50/spl deg/C to 120/spl deg/C. It combines chopping, dynamic element matching and curvature correction with calibration at room temperature. Calibration time has been reduced to less than 1s by using an onchip transistor to measure the die temperature.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234266","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234266","","CMOS process;Calibration;Current measurement;Packaging;Photonic band gap;Resistors;Substrates;Temperature measurement;Temperature sensors;Voltage","CMOS integrated circuits;calibration;mixed analogue-digital integrated circuits;temperature sensors","-50 to 120 degC;0.5 micron;CMOS;calibration;chopping;curvature correction;die temperature;dynamic element matching;onchip transistor;temperature sensor","","2","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"ISSCC 2003 / 50th anniversary photos","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","37","38","Presents ISSCC 2003 / 50th anniversary photographs.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264040","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264040","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"2003 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.03CH37414)","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","","","The following topics are dealt with: multimedia signal processing; oversampled A/D converters; clock recovery and backplane transceivers; wireless-PAN transceivers; low-power digital techniques; DACs and AMPs; communications signal processing; digital architecture and systems; high speed building blocks; microsensors and BioMEMS; CMOS imagers, sensors and displays; 40Gb/s communication ICs; microprocessors; cellular communications; non-volatile memory; SRAM and DRAM; Nyquist A/D converters; processor building blocks; wireless local area networking; organic and nanoscale technologies; embedded technologies; mixed-signal and wireline techniques; clock generation; RF infotainment; embedded and digital systems.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234193","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234193","","Networks","networks (circuits)","power-aware systems;solid-state circuits","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"136/spl mu/W/channel autonomous strain gauge datalogger","Claes, W.; De Coornan, M.; Sansen, W.; Puers, R.","Katholieke Univ., Leuven, Heverlee, Belgium","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","196","488 vol.1","A single-chip 18-channel strain gauge datalogger IC is integrated in a 0.7/spl mu/m CMOS technology. The chip combines a 10 microstrain accuracy sensor interface with digital offset-compensation, a wireless 132kHz/66kHz transceiver and a 23.4kgate digital unit with adjustable data-processing. The datalogger's maximum power consumption, including an external 2Mb RAM, is 136/spl mu/W/channel at 3.1V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234264","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234264","","Capacitive sensors;Decoding;Dentistry;Electrical resistance measurement;Frequency;In vivo;Prosthetics;Sampling methods;Strain measurement;Transceivers","CMOS integrated circuits;data loggers;mixed analogue-digital integrated circuits;strain gauges;transceivers","0.7 micron;132 kHz;2 Mbit;3.1 V;66 kHz;CMOS;adjustable data-processing;autonomous strain gauge datalogger;digital offset-compensation;power consumption;sensor interface;wireless transceiver","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 4/spl times/40 W digital input class-AB power DAC with 100 dB dynamic range","Meroni, C.; Botti, E.; Grosso, A.; Stefani, F.; Ghioni, M.; Baschirotto, A.","STMicroelectronics, Politecnico di Milano, Italy","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","130","482 vol.1","A 4 /spl times/ 40 W power DAC for car-radio audio systems has a 100 dB dynamic range and is realized in a 0.6 /spl mu/m BiCMOS/DMOS technology. EMI is reduced using a multi-bit DAC with a current-mode interface, DDWA algorithm and a class-AB amplifier with 2nd-order filtering. Total output noise of 25 /spl mu/V/sub RMS/ without signal yields a 110 dB SNR.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234235","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234235","","Circuit noise;Clocks;Dynamic range;Filtering;Interference;Noise reduction;Noise shaping;Power filters;Power generation;Voltage","BiCMOS integrated circuits;audio signal processing;audio systems;digital-analogue conversion;mixed analogue-digital integrated circuits;power amplifiers;power filters;power integrated circuits","0.6 micron;110 dB;2nd-order filtering;40 W;BiCMOS/DMOS technology;DDWA algorithm;EMI reduction;car-radio audio systems;class-AB amplifier;class-AB power DAC;current-mode interface;digital input power DAC;multi-bit DAC","","3","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 9dBm IIP3 direct-conversion satellite broadband tuner-demodulator SOC","Bo-Eun Kim; Hong-Min Yoon; Young-Ho Cho; Jung-Hwan Lee; Se-Yeob Kim; Tae-Ju Lee; Jin-Kyu Lim; Min-Su Jeong; Bonkee Kim; Sung-Uk Kim; Seong-Ho Park; Beom-Kyu Ko; Seong-Hyun Yoon; Il Jung; Young-Uk Oh; Kim, Y.H.","Integrant Technol., Kyeongki, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","446","507 vol.1","A direct-conversion satellite tuner-demodulator IC is realized using 0.18/spl mu/m CMOS technology. The IC down-converts a 950-2150MHz satellite broadcasting signal to base band and demodulates the signal to an MPEG data stream. The IC conforms to both DVB-S and DSS standards. Experimental results show a 9dBm IIP3 while consuming 230mA from 1.8V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234380","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234380","","Baseband;Filters;Linearity;Phase noise;Radio frequency;Radiofrequency amplifiers;Resistors;Satellite broadcasting;System-on-a-chip;Tuners","CMOS integrated circuits;demodulators;direct broadcasting by satellite;system-on-chip;tuning","0.18 micron;1.8 V;230 mA;950 to 2150 MHz;CMOS IC;DSS standard;DVB-S standard;IIP3;MPEG data stream;direct-conversion satellite broadband tuner-demodulator SOC","","14","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era","Kyeong-Sik Min; Kawaguchi, H.; Sakurai, T.","Univ. of Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","400","502 vol.1","A block activation/deactivation technique uses zigzag super cut-off CMOS to improve wake up time by 8/spl times/ in 0.6 /spl mu/m CMOS versus super cutoff CMOS. Our clock-gating substitute achieves a 200 ps wake-up time and 3 orders of magnitude leakage reduction for leakage dominant LSI's.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234355","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234355","","Clocks;Combinational circuits;Degradation;Delay;Energy consumption;Power generation;Signal restoration;Stress;Switches;Voltage control","CMOS integrated circuits;integrated circuit technology;leakage currents;low-power electronics;voltage control","0.6 micron;200 ps;block activation/deactivation technique;leakage power;power consumption;self-adaptive voltage level controller;wake up time;zigzag super cut-off CMOS block activation","","35","6","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 320ps access, 3GHz cycle, 144Kb SRAM macro in 90nm CMOS technology using an all-stage reset control signal generator","Akiyoshi, H.; Shimizu, H.; Matsumoto, T.; Kobayashi, K.; Sambonsugi, Y.","Fujitsu, Akiruno, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","460","508 vol.1","A 320ps access, 3GHz cycle, 144kb SRAM macro was developed in 90nm CMOS technology. This macro adopts an all-reset control signal generator and hierarchical bit line. These techniques enable both the cycle and access speeds to be 1.7 times faster than those available with 130nm technology.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234386","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234386","","CMOS technology;Latches;Microprocessors;Pulse amplifiers;Pulse circuits;Random access memory;Signal generators;Space vector pulse width modulation;Timing;Transistors","CMOS memory circuits;SRAM chips;macros;signal generators","144 Kbit;3 GHz;320 ps;90 nm;CMOS technology;SRAM macro;all-stage reset control signal generator;hierarchical bit line","","1","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 600 MHz NT3 network processor","McMahan, S.; Erickson, B.; McMahon, S.; Huxel, J.; Husrieh, A.; Zhimin Wen; Steiss, D.","NPU Eng., Cisco Syst., Richardson, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","256","257 vol.1","A 97M transistor custom-designed network processor integrating 16 VLIW CPUs implements the Cisco Toaster instruction set at 600 MHz in a 0.18 /spl mu/m process. The chip area is 349 mm/sup 2/ and consumes 20 W at 500 MHz. The frequency is 2.5/spl times/ that of an ASIC Toaster implementation in a similar process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234291","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234291","","Bandwidth;Clocks;Frequency;Libraries;Logic;Phase locked loops;Phased arrays;Random access memory;Testing;Timing","CMOS digital integrated circuits;high-speed integrated circuits;instruction sets;microprocessor chips;network computers;parallel architectures","0.18 micron;20 W;600 MHz;Cisco Toaster instruction set;NT3 network processor;VLIW CPUs;custom-designed network processor","","1","1","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A CMOS chip for individual cell manipulation and detection","Manaresi, N.; Romani, A.; Medoro, G.; Altomare, L.; Leonardi, A.; Tartagni, M.; Guerrieri, R.","Silicon Biosystems, Bologna, Italy","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","192","487 vol.1","Investigation of individual biological cell interactions on a large scale creates applications in drug screening, cell separation and cell analysis. The IC is designed to detect and manipulate more than 10k cells in parallel and includes a 320 /spl times/ 320 sensing and actuation array. The chip is implemented in 0.35/spl mu/m 2P 3M CMOS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234262","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234262","","Cells (biology);Circuits;Drugs;Electrodes;Fluid flow;Logic arrays;Optical sensors;Photodiodes;Sensor arrays;Voltage","CMOS integrated circuits;application specific integrated circuits;biosensors;cellular biophysics;electric actuators","0.35 micron;CMOS;actuation array;biological cell interactions;cell analysis;cell detection;cell manipulation;cell separation;drug screening;sensing array","","15","1","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A current-saving match-line sensing scheme for content-addressable memories","Arsovski, I.; Sheikholeslami, A.","Toronto Univ., Ont., Canada","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","304","494 vol.1","A match-line sensing scheme that reduces power consumption in content-addressable memories by dynamically allocating less power to match-lines with more mismatches is described. This scheme is implemented in a 256/spl times/144 bit CAM using 1.2 V 0.13 /spl mu/m CMOS achieving a 2 ns search time at 1.3 fJ/bit/search.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234309","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234309","","CADCAM;Circuits;Computer aided manufacturing;Energy consumption;Internet;Laser sintering;MOSFETs;Multilevel systems;Reactive power;Threshold voltage","CMOS memory circuits;content-addressable storage","0.13 micron;1.2 V;2 ns;CAM;CMOS process;content-addressable memories;current-saving match-line sensing scheme","","13","8","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Evaluation of the performance potential of organic TFT circuits","Brederlow, R.; Briole, S.; Klauk, H.; Halik, M.; Zschieschang, U.; Schmid, G.; Gorriz-Saez, J.-M.; Pacha, C.; Thewes, R.; Weber, W.","Corporate Res., Infineon Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","378","500 vol.1","Organic thin film transistors (TFTs) on flexible substrates are promising candidates for low-cost, low-performance electronic applications. Based on experimental data from the fastest organic circuits reported, the performance potential of organic TFTs is evaluated using a new physics-based compact model for the simulation of basic logic circuits.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234344","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234344","","Capacitance;Circuits;Electric breakdown;Organic thin film transistors;Paper technology;Pentacene;Polymer films;Schottky barriers;Schottky diodes;Thin film transistors","field effect transistor circuits;organic semiconductors;semiconductor device models;thin film transistors","flexible substrate;logic circuit simulation;organic TFT circuit;organic thin film transistor;physical compact model","","5","1","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A VLIW processor with reconfigurable instruction set for embedded applications","Campi, F.; Toma, M.; Lodi, A.; Cappelli, A.; Canegallo, R.; Guerrieri, R.","ARCES, Bologna Univ., Italy","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","250","491 vol.1","A RISC VLIW processor implements dynamic instruction set extension integrating a pipelined, run-time reconfigurable datapath. A 0.18 /spl mu/m 6M CMOS chip prototype achieves energy consumption reduction up to 90% and time reduction of 13/spl times/ on a signal processing algorithm benchmark. The IC contains 12M transistors and dissipates 120 mW at 80 MHz from a 1.8 V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234288","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234288","","Electronics packaging;Hardware;High level languages;Logic programming;Pipelines;Programmable logic arrays;Programmable logic devices;Reconfigurable logic;Runtime;VLIW","CMOS digital integrated circuits;VLSI;embedded systems;instruction sets;microprocessor chips;parallel architectures;pipeline processing;reconfigurable architectures","0.18 micron;1.8 V;120 mW;80 MHz;CMOS chip;RISC VLIW processor;dynamic instruction set extension;embedded applications;energy consumption reduction;pipelined run-time reconfigurable datapath;reconfigurable instruction set;signal processing algorithm benchmark;time reduction","","9","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A replica-biased 50% duty cycle PLL architecture with 1/spl times/ VCO","Kurd, N.; Griffin, J.; Barkatullah, J.; Young, I.","Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","426","504 vol.1","A replica-biased PLL providing wider-frequency-range lower-power consumption and improved clock jitter and loop stability, is fabricated in 0.13/spl mu/m CMOS technology. A wide common-mode input range, matched-current amplifier provides a stable duty cycle at all operating conditions. In comparison of 1/spl times/ and 2/spl times/ VCO architecture, the 1/spl times/ VCO shows improved core timing.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234368","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234368","","Clocks;Differential amplifiers;Filters;Frequency conversion;Frequency synthesizers;Microprocessors;Phase locked loops;Power supplies;Voltage;Voltage-controlled oscillators","CMOS integrated circuits;clocks;phase locked loops;voltage-controlled oscillators","0.13 micron;CMOS technology;VCO;clock jitter;common-mode input range;duty cycle;frequency range;loop stability;matched-current amplifier;power consumption;replica-biased PLL architecture","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"60GHz and 76GHz oscillators in 0.25/spl mu/m SiGe:C BiCMOS","Winkler, W.; Borngraber, J.; Heinemann, B.; Weger, P.","IHP, Frankfurt, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","454","507 vol.1","A 60GHz VCO and 76GHz oscillator with integrated resonators are fabricated in a 0.25/spl mu/m SiGe:C BiCMOS technology. The circuits are suitable for millimeter wave systems including the 60GHz ISM band for broadband communication and the 76-77GHz region for automotive radar. Results derived from on-wafer measurements and mm-wave modules show wide tuning range and low phase noise.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234384","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234384","","Automotive engineering;BiCMOS integrated circuits;Broadband communication;Integrated circuit technology;Millimeter wave communication;Millimeter wave integrated circuits;Millimeter wave measurements;Millimeter wave radar;Millimeter wave technology;Voltage-controlled oscillators","BiCMOS analogue integrated circuits;Ge-Si alloys;MIMIC;carbon;circuit tuning;millimetre wave oscillators;phase noise;semiconductor materials;voltage-controlled oscillators","0.25 micron;60 GHz;76 GHz;ISM band;SiGe:C;SiGe:C BiCMOS technology;VCO;automotive radar;broadband communication;integrated resonator;millimeter-wave mode;oscillator;phase noise;tuning range","","15","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 3.5GHz 32mW 150nm multiphase clock generator for high-performance microprocessors","Alvandpour, A.; Krishnamurthy, R.K.; Eckerbert, D.; Apperson, S.; Bloechel, B.; Borkar, S.","Circuit Res., Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","112","482 vol.1","A 3.5GHz 8-phase all-digital clock generator is fabricated in 150nm CMOS to achieve scalable 1.7/spl times/ frequency-range and 9ps end-to-end time resolution measured at 1.6V and 110/spl deg/C. A closed-to-open loop control scheme enables 32mW open-loop power consumption, 300/spl mu/W at clock gate-off, zero-cycle response during clock re-enable, and <4% static phase error.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234230","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234230","","Clocks;Counting circuits;Delay;Detectors;Energy consumption;Frequency;Microprocessors;Open loop systems;Phase detection;Temperature sensors","CMOS digital integrated circuits;clocks;microprocessor chips","1.6 V;110 degC;150 nm;3.5 GHz;32 mW;CMOS microprocessor;all-digital multiphase clock generator;closed-to-open loop control","","23","1","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology","Lee, J.; Razavi, B.","California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","242","491 vol.1","A 40-Gb/s clock recovery circuit incorporates a quarter-rate phase detector and a multiphase LC oscillator to retime the data and demultiplex it into four 10 Gb/s outputs. Fabricated in 0.18 /spl mu/m CMOS technology, the circuit produces a clock jitter of 0.9 ps RMS and 9.67 ps peak-to-peak while consuming 144 mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234285","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234285","","CMOS technology;Circuits;Clocks;Inductors;Phase detection;Phase noise;Power transmission lines;Sampling methods;Voltage;Voltage-controlled oscillators","CMOS integrated circuits;application specific integrated circuits;digital communication;high-speed integrated circuits;optical communication equipment;synchronisation","0.18 micron;10 Gbit/s;144 mW;40 Gbit/s;CMOS technology;clock jitter;clock/data recovery circuit;demultiplexing;multiphase LC oscillator;quarter-rate phase detector","","13","3","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology","Koyama, A.; Harada, T.; Yamashita, H.; Takeyari, R.; Shiramizu, N.; Ishikawa, K.; Ito, M.; Suzuki, S.; Yamashita, T.; Yabuki, S.; Ando, H.; Aida, T.; Watanabe, K.; Ohhata, K.; Takeuchi, S.; Chiba, H.; Ito, A.; Yoshioka, H.; Kubota, A.; Takahashi, T.; Nii, H.","Device Dev. Center, Hitachi, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","232","490 vol.1","Fabricated in 0.18 /spl mu/m SiGe BiCMOS, 16:1 MUX and 1:16 DMUX MCMs equipped with an SFI-5 interface operate at 43 Gb/s. The on-chip CDR with external VCO recovers a full-rate clock with 2.5/spl deg/ RMS jitter from 2/sup 31/-1 PRBS. The SFI-5 bus also operates error-free at 2.7 Gb/s, and tolerates a /spl plusmn/6.6 Ul static skew.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234280","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234280","","BiCMOS integrated circuits;CMOS logic circuits;Clocks;Delay;Germanium silicon alloys;Indium tin oxide;Multiplexing;Packaging;Silicon germanium;Timing","BiCMOS digital integrated circuits;Ge-Si alloys;SONET;demultiplexing equipment;multichip modules;multiplexing equipment;synchronisation;timing jitter","0.18 micron;16:1 multiplexer;1:16 demultiplexer;43 Gbit/s;MCMs;RMS jitter;SFI-5 interface;SONET OC-768;SiGe;SiGe BiCMOS technology;external VCO;full-rate clock;on-chip CDR;static skew","","15","2","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Strained SOI technology for high-performance, low-power CMOS applications","Takagi, S.-I.; Mizuno, T.; Tezuka, T.; Sugiyama, N.; Numata, T.; Usuda, K.; Moriyama, Y.; Nakaharai, S.; Koga, J.; Tanabe, A.; Maeda, T.","MIRAI-ASET, Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","376","500 vol.1","Advantages of strained-SOI CMOS and the impact on circuit performance are presented from the viewpoint of ring oscillator speed, floating body effects, threshold voltage control and gate leakage reduction. Circuit performance enhancement of about 1.7 times over conventional SOI CMOS is verified experimentally at 0.95/spl mu/m gate lengths and theoretically expected even at gate lengths of 50nm.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234343","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234343","","CMOS technology;Charge carrier processes;Circuit optimization;Electron mobility;Germanium silicon alloys;MOSFET circuits;Ring oscillators;Semiconductor device modeling;Silicon germanium;Silicon on insulator technology","CMOS integrated circuits;low-power electronics;silicon-on-insulator","0.95 micron;50 nm;floating body effect;gate leakage current;low-power CMOS circuit;ring oscillator;strained SOI technology;threshold voltage","","0","2","11","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"E4 future mobile phones; a beautiful dream or smoke in LSI technology?","Mizuno, M.; Matsuzawa, A.; Kuroda, T.","NEC Corporation","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264005","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264005","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Workshop on analog telecom and circuit concepts","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","1","Reports on the workshop on analog telecom and circuit concepts.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264010","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264010","","","","","","1","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"E5 fineline prototyping: breaking new ground or breaking the bank?","Minear, R.","Agere Systems","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264006","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264006","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 0.5V, 400MHz, V/sub 00/-hopping processor with zero-V/sub TH/ FD-SOI technology","Kawaguchi, H.; Kanda, K.; Nose, K.; Hattori, S.; Dwi, D.; Antono, D.; Yamada, D.; Miyazaki, T.; Inagaki, K.; Hiramoto, T.; Sakurai, T.","University of Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","106","481 vol.1","A 0.5V, 400MHz, 3.5mW, 16b RISC processor with a 0.25/spl mu/m, dual V/sub T/, fully-depleted SOI technology is presented. Zero V/sub T/ is used in logic for high speed while memories and register files adopt a higher V/sub 00/ and V/sub T/ to suppress leakage. Experimental results show that V/sub 00/-hopping is effective in leakage dominant environments.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234227","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234227","","Decoding;Energy consumption;Logic;MOS devices;Nose;Random access memory;Registers;Silicon on insulator technology;Voltage;Voltage-controlled oscillators","high-speed integrated circuits;leakage currents;microprocessor chips;reduced instruction set computing;silicon-on-insulator","0.25 micron;0.5 V;16 bit;3.5 mW;400 MHz;RISC processor;V/sub 00/-hopping processor;dual-V/sub T/ fully-depleted SOI technology;high-speed operation;leakage suppression;zero-V/sub TH/ FD-SOI technology","","3","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A continuous-time /spl Sigma//spl Delta/ modulator with 88dB dynamic range and 1.1MHz signal bandwidth","Yan, S.; Sanchez-Sinencio, E.","Dept. of Electr. Eng., Texas Univ., Austin, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","62","478 vol.1","A baseband continuous-time multi-bit /spl Sigma//spl Delta/ modulator achieves 88dB dynamic range over a 1.1MHz signal bandwidth consuming 62mW from a 3.3V supply. Excess loop delay encountered in conventional continuous-time modulators is eliminated by the proposed architecture. Clock-jitter sensitivity is considerably reduced compared with prior designs.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234208","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234208","","Bandwidth;Circuit noise;Clocks;Delta modulation;Dynamic range;Feedback;Jitter;Multi-stage noise shaping;Optical signal processing;Quantization","sigma-delta modulation","1.1 MHz;3.3 V;62 mW;clock jitter sensitivity;continuous-time sigma-delta modulator;dynamic range;loop delay;signal bandwidth","","8","4","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Workshop on implications of near-limit CMOS on circuits and applications","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","2","2","Reports on the workshop on implications of near-limit CMOS on circuits and applications.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264011","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264011","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A capacitive hybrid flip-chip ASIC and sensor for fingerprint, navigation and pointer detection","Vermesan, O.; Riisnaes, K.H.; Le-Pailleur, L.; Nysaether, J.B.; Bauge, M.; Rustad, H.; Clausen, S.; Blystad, L.-C.; Grindvoll, H.; Pedersen, R.; Pezzani, R.; Kaire, D.","SINTEF, Oslo, Norway","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","214","489 vol.1","A fingerprint detection technology that supports navigation, pointer and fingerprint acquisition is described. The hybrid system consists of a silicon sensor substrate flip-chipped onto a mixed signal ASIC. The sensor is linear and the finger is swept over to scan the fingerprint. To achieve 500 dpi accuracy, separate process optimization for both the ASIC and the sensor substrate gives a alternative solution compared to all silicon sensor approaches. The ASIC is 18 mm/sup 2/ in 0.25 /spl mu/m CMOS and the sensor is 105 mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234272","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234272","","Application specific integrated circuits;CMOS technology;Capacitance;Capacitive sensors;Fingerprint recognition;Fingers;Multiplexing;Navigation;Sensor phenomena and characterization;Silicon","CMOS integrated circuits;capacitive sensors;circuit optimisation;fingerprint identification;flip-chip devices;mixed analogue-digital integrated circuits","0.25 /spl mu/m CMOS;0.25 micron;CMOS sensor chips;Si;capacitive hybrid flip-chip ASIC;fingerprint detection technology;hybrid system;mixed signal ASIC;navigation;pointer detection;process optimization;sensor;silicon sensor substrate","","0","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.9GHz image-reject front-end with automatic tuning in a 0.15/spl mu/m CMOS technology","Koroglu, M.H.; Allen, P.E.","Mindspeed Technol., Newport Beach, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","264","492 vol.1","A 1.9GHz front-end consists of an LNA, an image-reject notch filter with automatic frequency and Q tuning circuits, and a down-conversion mixer. Implemented in a 0.15/spl mu/m CMOS process, the 0.45mm/sup 2/ front-end achieves 5.4dB noise figure, -12dBm IIP3 and consumes 19mW from 1.5V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234294","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234294","","CMOS technology;Circuit topology;Filters;Frequency response;Solid state circuits","CMOS analogue integrated circuits;Q-factor;active filters;circuit tuning;notch filters;superheterodyne receivers","0.15 micron;1.5 V;1.9 GHz;19 mW;5.4 dB;CMOS analog front-end;LNA;Q-factor tuning;automatic tuning circuit;down-conversion mixer;frequency tuning;image-reject notch filter;superheterodyne receiver","","5","11","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A single-chip 802.11a MAC/PHY with a 32 b RISC processor","Fujisawa, T.; Hasegawa, J.; Tsuchie, K.; Shiozawa, T.; Fujita, T.; Seki-Fukuda, K.; Higashi, T.; Bandar, R.; Yoshida, N.; Shinohara, K.; Watanabe, T.; Hatanoz, H.; Noguchiz, K.; Saito, T.; Unekawa, Y.; Aikawa, T.","Toshiba Corp. Semicond., Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","144","483 vol.1","An 802.11a compliant MAC/PHY processing chip has been successfully fabricated in 0.18 /spl mu/m CMOS. Thirty million transistors are integrated on a 10.91 /spl times/ 10.91 mm/sup 2/ die in a 361-pin PFBGA. The MAC functions are fully implemented by firmware on an embedded 32 b RISC processor and hardware acceleration logic. The PHY supports a complete set of data rates up to 54 Mb/s.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234241","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234241","","Broadcasting;Energy management;Frequency estimation;Gain control;Hardware;Microprogramming;Physical layer;Reduced instruction set computing;Traffic control;Unicast","CMOS digital integrated circuits;microprocessor chips;reduced instruction set computing","0.18 micron;32 bit;54 Mbit/s;CMOS IC;PFBGA;RISC processor;compliant MAC/PHY processing chip;hardware acceleration logic;single-chip 802.11a MAC/PHY","","1","1","1","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An experimental coin-sized radio for extremely low power WPAN (IEEE802.15.4) application at 2.4GHz","Pilsoon Choi; Hyungchul Park; Ilku Nam; Kyucheol Kang; Yeonwo Ku; Sangho Shin; Sungchung Park; Taewook Kim; Hyokjae Choi; Sohyeong Kim; Sook Min Park; Myungsoo Kim; Seokjong Park; Kwyro Lee","MICROS Res. Center, KAIST, Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","92","480 vol.1","A 2.4GHz radio for IEEE 802.15.4 WPANs using 0.18/spl mu/m CMOS technology consumes 21mW and 30mW at 1.8V supply in RX and TX mode, respectively. The receiver utilizes a low-IF architecture with a poly-phase filter and transistor linearization technique. A ROM-based DSSS GMSK signal is directly up-converted using I/O mixing. Silicon area is 8.75mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234221","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234221","","Active filters;CMOS technology;Channel spacing;Circuits;Energy consumption;Frequency conversion;Linearity;Low pass filters;Radio frequency;Transceivers","CMOS integrated circuits;IEEE standards;low-power electronics;radiofrequency integrated circuits;transceivers;wireless LAN","0.18 micron;1.8 V;2.4 GHz;21 mW;30 mW;CMOS technology;I/O mixing;IEEE 802.15.4;RF transceiver chip;ROM DSSS GMSK signal;coin-sized radio;direct up-conversion;low-IF architecture;low-power WPAN;poly-phase filter;transistor linearization","","7","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL","Hsiang-Hui Chang; Chih-Hao Sun; Shen-Iuan Liu","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","434","505 vol.1","The DLL, in 0.35/spl mu/m CMOS, uses the shifted averaging VCDL to reduce the mismatch-induced timing error among the delay stages without extra hardware. The DLL can generate precise multiphase outputs with improved duty cycle, reduced skew errors, and lowered jitter. Compared with a conventional DLL, this design improves the peak-to-peak jitter by a factor of 1.4 at 150MHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234373","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234373","","Accuracy;Clocks;Delay effects;Hardware;Parasitic capacitance;Power dissipation;Sun;Tail;Timing;Voltage","CMOS integrated circuits;clocks;delay lines;delay lock loops;jitter","0.35 micron;150 MHz;CMOS chip;clock generator;duty cycle;mismatch-induced timing error;multiphase delay-locked loop;peak-to-peak jitter;shifted averaging VCDL;skew","","16","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Circuit yield of organic integrated electronics","Cantatore, E.; Hart, C.M.; Digioia, M.; Gelinck, G.H.; Geuns, T.C.T.; Huitema, H.E.A.; Schrijnemakers, L.R.R.; van Veenendaal, E.; de Leeuw, D.M.","Philips Res., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","382","501 vol.1","Research on organic electronics is focussed on materials and on the performance of discrete devices. Reliability and circuit yield is largely unexplored. Yield, based on measurements on digital organic circuits up to 1000 transistors, is described. The causes of yield loss are analyzed and design solutions to improve the yield are discussed.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234346","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234346","","Circuit faults;Digital circuits;Electrodes;Flexible printed circuits;Insulation;Integrated circuit interconnections;Integrated circuit yield;Organic semiconductors;Polymer films;Semiconductor films","digital integrated circuits;integrated circuit yield;organic semiconductors","circuit yield;digital circuit;organic integrated electronics;organic transistor;reliability","","8","","12","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 20 GHz bandwidth, 4 b photoconductive-sampling time-interleaved CMOS ADC","Nathawad, L.Y.; Urata, R.; Wooley, B.A.; Miller, D.A.B.","Center for Integrated Syst., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","320","496 vol.1","GaAs photoconductive switches are integrated with two parallel 4 b CMOS ADC channels for time-interleaved sampling of wideband signals. Peak SNDR exceeding 23 dB has been measured for inputs up to 20 GHz. Each channel dissipates 70 mW and occupies an area of 150 /spl mu/m-450 /spl mu/m in a 0.25 /spl mu/m CMOS technology.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234316","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234316","","Bandwidth;Capacitance;Circuits;Gallium arsenide;High speed optical techniques;Jitter;Laser mode locking;Optical switches;Photoconductivity;Sampling methods","CMOS integrated circuits;analogue-digital conversion;integrated optoelectronics;photoconducting switches;signal sampling","0.25 micron;20 GHz;4 bit;70 mW;CMOS ADC channels;GaAs;GaAs photoconductive switches;channel dissipation;peak SNDR;photoconductive-sampling time-interleaved CMOS ADC;time-interleaved sampling;wideband signals","","8","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell","Zerbe, J.; Werner, C.; Stojanovic, V.; Chen, F.; Wei, J.; Tsang, G.; Kim, D.; Stonecypher, W.; Ho, A.; Thrush, T.; Kollipara, R.; Yeh, G.-J.; Horowitz, M.; Donnelly, K.","Rambus, Los Altos, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","80","479 vol.1","A backplane transceiver uses a folded 5-tap TX equalizer and 5-tap RX equalizer to counteract losses and reflections. A flexible 2-PAM/4-PAM CDR uses select transitions for receive clock recovery. BER better than 10/sup -15/ at 10 Gb/s and power <60 mW/Gb are measured values for a 16"" backplane with two high speed connectors.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234216","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234216","","Backplanes;Clocks;Decision feedback equalizers;Delay;Digital filters;Dispersion;Eyes;Reflection;Transceivers;Transmitters","FIR filters;decision feedback equalisers;digital-analogue conversion;pulse amplitude modulation;synchronisation;transceivers","16 in;2-PAM/4-PAM backplane transceiver cell;2.5 to 10 Gbit/s;5-tap RX equalizer;BER;clock recovery;decision feedback-based receive equalization;equalization;folded 5-tap TX equalizer;high speed connectors;select transitions","","8","18","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"History of papers at ISSCC","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","21","21","DIscusses a history of papers presented at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264030","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264030","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2.4GHz CMOS transceiver and baseband processor chipset for 802.11b wireless LAN application","Chien, G.; Weishi Feng; Hsu, Y.A.; Tse, L.","Marvell Semicond., Sunnyvale, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","358","499 vol.1","A fully integrated 2.4GHz CMOS transceiver in 0.25 /spl mu/m CMOS and its associated baseband processor in 0.15 /spl mu/m CMOS are described. The RF transceiver IC occupies 16mm/sup 2/. The total power consumption is 350mW in RX and 1.25W in TX with +20dBm output power. The chipset complies with the IEEE 802.11 b and achieves an RX sensitivity of -87dBm at 11Mb/s.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234334","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234334","","Baseband;CMOS process;Filtering;Inductors;Passive filters;RF signals;Radio frequency;Transceivers;Voltage-controlled oscillators;Wireless LAN","CMOS integrated circuits;UHF integrated circuits;transceivers;wireless LAN","0.15 micron;0.25 micron;1.25 W;11 Mbit/s;2.4 GHz;350 mW;802.11b wireless LAN application;CMOS;RX sensitivity;baseband processor chipset;output power;total power consumption;transceiver","","13","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 128 /spl times/ 128 pixel 120 dB dynamic range vision sensor chip for image contrast and orientation extraction","Ruedi, P.-F.; Heim, P.; Kaess, F.; Grenet, E.; Heitger, F.; Burgi, P.-Y.; Gyger, S.; Nussbaum, P.","Centre Suisse d'Electronique et de Microtechnique SA, Neuchatel, Switzerland","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","226","490 vol.1","This vision sensor outputs luminance, contrast magnitude and contrast orientation of image features for surveillance and automotive applications. The sensor produces a contrast representation with a dynamic range of 120 dB and a sensitivity of 2%. The chip is fabricated in a 0.5 /spl mu/m 3M 2P process and dissipates 300 mW at 3.3 V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234278","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234278","","CMOS image sensors;Data mining;Detectors;Dynamic range;Image sensors;Layout;Lighting;Pixel;Sensor phenomena and characterization;Voltage","CMOS image sensors;automotive electronics;surveillance","0.5 micron;120 dB dynamic range vision sensor chip;128 pixel;16384 pixel;3.3 V;300 mW;3M 2P process;CMOS;automotive applications;contrast magnitude;contrast orientation;contrast representation;image contrast;luminance;orientation extraction;power dissipation;sensitivity;surveillance","","4","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of sensors (and MEMS) at ISSCC","Polla, D.","SurroMed","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","34","34","Discusses 50 years of sensors (and MEMS) at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264038","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264038","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of digital logic and microprocessors at ISSCC","Young, I.","Intel","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","29","30","Discusses the historical development of digital logic and microprocessors at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264035","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264035","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"50 years of signal processing at ISSCC","Thon, L.E.","Aeluros","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","27","28","Discusses the historical development of signal processing at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264034","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264034","","","","","","0","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"ISSCC 2004 timetable","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","6","7","Provides a schedule of conference events and a listing of which papers were presented in each session.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264021","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264021","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Perspectives on power-aware electronics","Sakurai, T.","Tokyo Univ., Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","26","29 vol.1","In the coming ubiquitous-IT society, low-power design is one of the key features at which the VLSI designer should aim. Otherwise, power increase will remain as one of the main obstacles to Moore's law growth. Unless VLSI power is lowered by orders of magnitude, we cannot enjoy the progress that scaling offers. This talk will cover what we now have, and what we should provide in our low-power armory to allow us to cope with ever-increasing leakage loss, as well as dynamic power. The techniques to be presented range over the system, software, circuit, and device levels including interconnect and I/O issues. The novel trend is to examine cooperative approaches between levels such as software-circuit cooperation and circuit-technology cooperation. The biggest challenge that System-on-Chip designers must resolve in the future is the fact that transistors for digital and memory circuits will be more and more leaky as technology generations advance. Approaches to solving this serious problem will be described. Beyond the quest for low-power solutions lies a promising world of ubiquitous VLSI devices and products ranging from ""wireless sensors and tags for everything"" to ""everything-you-must-do mobile terminals"".","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234195","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234195","","Batteries;Capacitance;Circuits;Delay;Energy management;Home appliances;Methanol;Power system interconnection;Repeaters;Very large scale integration","VLSI;integrated circuit design;low-power electronics;system-on-chip","VLSI design;low-power design;power-aware electronics;system-on-chip design","","34","3","39","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A fully integrated 43.2 Gb/s clock and data recovery and 1:4 DEMUX IC in InP HBT technology","Yen, J.; Case, M.G.; Nielsen, S.; Rogers, J.E.; Srivastava, N.K.; Thiagarajah, R.","Inphi, Westlake Village, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","240","491 vol.1","A 43.2 Gb/s CDR/DMUX IC implemented in InP HBT technology is fully integrated, requiring only a single external capacitor for complete functionality. Sensitivity is 27 mV/sub p-p/ differential with a BER of 10/sup -12/. The IC exceeds extrapolated SONET jitter tolerance specifications, operates with a 3.3 V power supply, and dissipates 3.3 W in 10.2 mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234284","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234284","","Clocks;Detectors;Frequency conversion;Heterojunction bipolar transistors;Indium phosphide;Integrated circuit interconnections;Latches;Phase detection;Phase locked loops;Voltage-controlled oscillators","III-V semiconductors;SONET;bipolar integrated circuits;demultiplexing equipment;digital communication;heterojunction bipolar transistors;high-speed integrated circuits;indium compounds;jitter;mixed analogue-digital integrated circuits;optical communication equipment;optical fibre communication;synchronisation","3.3 V;3.3 W;43.2 Gbit/s;BER;CDR/DMUX IC;InP;InP HBT technology;SONET jitter tolerance specifications;clock and data recovery","","6","2","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2.7 Gb/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems","Zhiwei Xu; Hyunchol Shin; Jongsun Kim; Chang, M.F.; Chien, C.","California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","82","479 vol.1","A 2.7 Gb/s interconnect transceiver chip-set based on Code Division Multiple Access (CDMA) is described and implemented in 0.18 /spl mu/m CMOS technology to achieve real-time system re-configurability and multiple I/O communication. The transceiver chip-set, with an Alexander-type multi-level data recovery circuit, can reconfigure multiple I/O signal routes within a symbol period of 0.8 ns. The chip-set dissipates 74 mW and occupies 0.3 mm/sup 2/ per I/O pair.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234217","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234217","","CMOS technology;Circuits;Clocks;Modulation coding;Multiaccess communication;Synchronization;Throughput;Transceivers;Very large scale integration;Voltage-controlled oscillators","CMOS integrated circuits;code division multiple access;integrated circuit interconnections;mixed analogue-digital integrated circuits;reconfigurable architectures;synchronisation;transceivers;voltage-controlled oscillators","0.18 /spl mu/m CMOS technology;0.18 micron;0.8 ns;2.7 Gbit/s;74 mW;Alexander-type multi-level data recovery circuit;CDMA-interconnect transceiver chip set;LC VCO;multi-level signal data recovery;multiple I/O communication;multiple I/O signal routes;power dissipation;real-time system reconfigurability;reconfigurable VLSI systems;symbol period","","6","7","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A class D output stage with zero dead time","Berkhout, M.","Philips Semicond., Nijmegen, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","134","135 vol.1","An integrated class-D output stage has been realized with zero dead time, thereby removing one of the dominant sources of distortion in class-D amplifiers. Dead time is eliminated through proper dimensioning of the power transistor drivers and accurate matching of switch timing. Open-loop distortion of this output stage stays below 0.1% up to 35 W.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234237","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234237","","Capacitance;Distortion measurement;Driver circuits;Latches;Power amplifiers;Power semiconductor switches;Power transistors;Semiconductor optical amplifiers;Threshold voltage;Voltage control","audio-frequency amplifiers;distortion;power amplifiers;power integrated circuits;silicon-on-insulator;switching circuits","35 W;SOI-based BCD process;Si;audio amplifiers;class-D amplifiers;class-D output stage;dead time elimination;distortion reduction;integrated output stage;power transistor drivers;switch timing;zero dead time","","18","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 600 MHz single-chip multiprocessor with 4.8 GB/s internal shared pipelined bus and 512 kB internal memory","Kaneko, S.; Sawai, K.; Masui, N.; Ishimi, K.; Itou, T.; Satou, M.; Kondo, H.; Okumura, N.; Takata, Y.; Takata, H.; Sakugawa, M.; Higuchi, T.; Ohtani, S.; Sakamoto, K.; Ishikawa, N.; Nakajima, M.; Iwata, S.; Hayase, K.; Nakano, S.; Nakazawa, S.; Tomisawa, O.; Shimizu, T.","Mitsubishi Electr., Itami, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","254","255 vol.1","This 600 MHz single-chip multiprocessor consists of two M32R 32 b CPU cores and 512 kB shared SRAM and is designed for embedded systems. Embedded processors are required with increased performance while power dissipation is paramount for battery-operated applications. The design is implemented in a single-chip in a 0.15 /spl mu/m 4M CMOS process and operates at 600 MHz with 800 mW peak power dissipation.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234290","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234290","","Cache memory;Delay;Energy consumption;Microcontrollers;Pipelines;Power dissipation;Random access memory;Registers;System-on-a-chip;Technical Activities Guide -TAG","CMOS digital integrated circuits;VLSI;embedded systems;high-speed integrated circuits;microprocessor chips;pipeline processing;random-access storage;shared memory systems","0.15 micron;32 bit;4.8 GB/s;4M CMOS process;512 kB;600 MHz;800 mW;M32R CPU cores;battery-operated applications;embedded systems;internal shared pipelined bus;shared SRAM;shared internal memory;single-chip multiprocessor","","0","1","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"No exponential is forever: but ""Forever"" can be delayed! [semiconductor industry]","Moore, G.E.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","20","23 vol.1","By any measure, the semiconductor industry has experienced fantastic growth over the last 50 years. Starting from nothing, it has now passed $200 billion in annual revenue and has become the foundation of a trillion-dollar electronics industry. This unprecedented growth is the result of the combination of a unique technology and an extremely elastic market. Over this brief history, many parameters relating to the industry have changed approximately exponentially with time. These include chip complexity, chip performance, feature size, and the numbers of transistors produced each year. This talk will explore some of these trends, and will look at the current status of silicon technology, and at challenges going forward.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234194","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234194","","Automobile manufacture;Costs;Delay;Electronics industry;Integrated circuit measurements;Integrated circuit technology;Manufacturing industries;Production;Solid state circuits;Transistors","electronics industry;semiconductor technology;technological forecasting","electronics industry;semiconductor industry;silicon technology","","43","3","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"10Gb/s limiting amplifier and laser/modulator driver in 0.18/spl mu/m CMOS technology","Galal, S.; Razavi, B.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","188","487 vol.1","A limiting amplifier employs active feedback to achieve a bandwidth of 9.4GHz and a gain of 50dB dissipating 150mW. A laser driver uses T-coil peaking and negative capacitance to deliver 100mA at 10Gb/s, while dissipating 675mW. Fabricated in 0.18/spl mu/m CMOS technology, both circuits operate at 1.8V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234261","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234261","","Bandwidth;Broadband amplifiers;CMOS technology;Capacitance;Driver circuits;Feedback;Optical amplifiers;Resistors;Varactors;Voltage","CMOS analogue integrated circuits;circuit feedback;driver circuits;limiters;optical modulation","0.18 micron;1.8 V;10 Gbit/s;100 mA;150 mW;50 dB;675 mW;9.4 GHz;CMOS technology;T-coil peaking;active feedback;bandwidth;laser/modulator driver;limiting amplifier;negative capacitance","","21","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.2 V 1.5 Gb/s 72 Mb DDR3 SRAM","Uk-Rae Cho; Tae-Hyoung Kim; Yong-Jin Yoon; Jong-Cheol Lee; Dae-Gi Bae; Nam-Seog Kim; Kang-Young Kim; Young-Jae Son; Jeong-Suk Yang; Kwon-Il Sohn; Sung-Tae Kim; In-Yeol Lee; Kwang-Jin Lee; Tae-Gyoung Kang; Su-Chul Kim; Kee-Sik Ahn; Hyun-Geun Byun","Samsung Electron., Hwasung, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","300","494 vol.1","A 1.2 V 72 Mb DDR3 SRAM in a 0.10 /spl mu/m CMOS process achieves a data rate of 1.5 Gb/s using dynamic self-resetting circuits. Single-ended main data lines reduce the power dissipation and the number of data lines by half. Clocks phase-shifted by 0/spl deg/, 90/spl deg/ and 270/spl deg/ are generated by clock adjustment circuits. On-chip input termination with linearity of /spl plusmn/4.1% is developed to improve signal integrity at higher data rates.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234307","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234307","","CMOS process;Clocks;Delay;Differential amplifiers;Driver circuits;Mirrors;Power dissipation;Random access memory;Sampling methods;Timing","CMOS memory circuits;SRAM chips;high-speed integrated circuits","0.10 micron;1.2 V;1.5 Gbit/s;72 Mbit;CMOS process;DDR3 SRAM;clock adjustment circuits;dynamic self-resetting circuits;on-chip input termination;signal integrity;single-ended main data lines","","1","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A second-order semi-digital clock recovery circuit based on injection locking","Lee, M.-J.E.; Dally, W.J.; Poulton, J.; Greer, T.; Edmondson, J.; Farjad-Rad, R.; Hiok-Tiaq Ng; Rathi, R.; Senthinathan, R.","Velio Commun., Milpitas, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","74","75 vol.1","A 3.125Gb/s clock recovery circuit in 0.18/spl mu/m CMOS comprises a multiplying delay-locked loop (MDLL), an injection-locked slave oscillator and a phase control unit. Injection locking reduces MDLL clock distortion and varies the delay of the recovered clock, while a frequency loop in the phase control unit ameliorates the trade off between phase wander and frequency tolerance. Experimental results show high frequency jitter tolerance is improved by 0.08UI.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234213","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234213","","Bandwidth;Circuits;Clocks;Delay;Filtering;Filters;Frequency synthesizers;Injection-locked oscillators;Jitter;Master-slave","CMOS digital integrated circuits;delay lock loops;injection locked oscillators;phase control;synchronisation","0.18 micron;3.125 Gbit/s;CMOS second-order semi-digital clock recovery circuit;frequency loop;injection-locked slave oscillator;jitter tolerance;multiplying delay-locked loop;phase control unit","","4","6","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Scalable sub-10ps skew global clock distribution for a 90nm multi-GHz IA microprocessor","Bindal, N.; Kelly, T.; Velastegui, N.; Wong, K.L.","Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","346","498 vol.1","A three-level clock distribution design for a next generation IA microprocessor is implemented in a 1.2V, 90nm process that scales to a 5GHz range. It achieves sub-10ps global clock uncertainty and addresses in-die variation, RLC delay matching, and scalability with die size and process issues without additional clock jitter or layout area. Risk management of practical constraints due to schedule, changing floor plan, loading and process are discussed.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234329","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234329","","Attenuation;Clocks;Delay;Energy consumption;Inverters;Jitter;Microprocessors;Phase locked loops;Resistors;Wires","clocks;delays;integrated circuit layout;microprocessor chips","1.2 V;5 GHz;90 nm;RLC delay matching;die size;floor plan;global clock uncertainty;in-die variation;loading;multi-GHz IA microprocessor;risk management;scalability;skew global clock distribution;three-level clock distribution","","15","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A high performance SSL IPSEC protocol aware security processor","Carlson, D.; Brasili, D.; Hughes, A.; Jain, A.; Kiszely, T.; Kodandapani, P.; Vardharajan, A.; Xanthopoulos, T.; Yalala, V.","Cavlum Networks, Santa Clara, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","142","483 vol.1","A 64M transistor security macro processor enables 40k full SSL handshakes per second with 1024 b RSA. The 3DES, AES, ARC4, SHA-1, MD5 and modular exponentiation cryptographic primitives are also supported. The processor is fabricated in a 0.13 /spl mu/m 8M CMOS process and consumes 12 W at 500 MHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234240","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234240","","Acceleration;Bandwidth;Cryptographic protocols;Cryptography;Delay;Engines;Entropy;Hardware;Random number generation;Registers","CMOS digital integrated circuits;cryptography;microprocessor chips;protocols;random number generation","0.13 micron;12 W;500 MHz;8M CMOS process;ALU;SSL IPSEC protocol aware security processor;cryptographic protocol acceleration;hardwired cryptographic engines;macro-processor;microcode engine;microcode store;modular exponentiation cryptographic primitives","","10","4","1","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A CMOS up-conversion receiver front-end for cable and terrestrial DTV applications","Retz, G.; Burton, P.","Circuit & Syst. Res. Centre, Limerick Univ., Ireland","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","442","506 vol.1","A CMOS up-conversion receiver front end consists of a low-noise variable-gain amplifier with an input-frequency range from 48 to 860MHz and a mixer with an output frequency of 1.1GHz. The IC exhibits a gain range of 55dB, noise figure of 6.2dB at a gain of 19dB, and a maximum IIP3 of 26dBm. The chip consumes 125mW and is fabricated in a 0.18/spl mu/m 5M process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234378","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234378","","Attenuation;Cable TV;Digital TV;Digital control;Frequency conversion;Gain control;Linearity;Noise figure;Transconductance;Voltage","CMOS integrated circuits;cable television;digital television;television receivers","0.18 micron;1.1 GHz;125 mW;19 dB;48 to 860 MHz;6.2 dB;CMOS up-conversion receiver front-end IC;cable DTV;low-noise variable-gain amplifier;mixer;terrestrial DTV","","18","2","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An autonomous decentralized low-power system with adaptive-universal control for a chip multi-processor","Miyazaki, M.; Ono, G.; Tanaka, H.; Ohkubo, N.; Kawahara, T.","Central Res. Lab., Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","108","481 vol.1","A technique for adaptive-universal control of clock frequency, supply voltage, and body bias optimizes the performance-to-power ratio of chip multi-processors. The technique is based on a compound built-in self-test and self-instructed look-up table scheme for an autonomous and decentralized system. Applied to a 32b ALU, power is reduced by seventy times.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234228","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234228","","Adaptive control;Built-in self-test;Circuits;Clocks;Control systems;Frequency;MOSFETs;Programmable control;Regulators;Voltage","adaptive control;built-in self test;decentralised control;low-power electronics;microprocessor chips;multiprocessing systems;table lookup","32 bit;ALU;adaptive-universal control;autonomous decentralized low-power system;chip multi-processor;compound built-in self-test;self-instructed look-up table","","1","3","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.0 V 256 Mb SDRAM with offset-compensated direct sensing and charge-recycled precharge schemes","Sim, J.Y.; Kwon, K.W.; Choi, J.H.; Lee, S.H.; Kim, D.M.; Hwang, H.R.; Chun, K.C.; Seo, Y.H.; Hwang, H.S.; Seo, D.I.; Kim, C.; Cho, S.I.","Memory Div., Samsung Electron., Hwasung, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","310","495 vol.1","A 1.0 V, 256 Mb SDRAM is designed in a 0.1 /spl mu/m CMOS technology. For low voltage applications, an offset compensated direct current sensing scheme improves refresh time as well as sensing performance. A charge-recycled precharge reuses the word-line discharge current to generate the boosted voltage required for equalization without charge pumping. At 1.0 V, the access time is 25 ns and the current is 15 mA.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234312","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234312","","Consumer electronics;Delay;Differential amplifiers;Low voltage;Operational amplifiers;Random access memory;SDRAM;Switches;Switching circuits;Timing","CMOS memory circuits;SRAM chips;compensation","0.1 micron;1.0 V;15 mA;25 ns;256 Mbit;CMOS technology;SDRAM;charge-recycled precharge scheme;direct sensing scheme;equalization;low voltage applications;offset compensation;refresh time;sensing performance;word-line discharge current","","1","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2/spl times/ load/store pipe for a low-power 1GHz embedded processor","Zongjian Chen; Murrray, D.; Nishinnoto, S.; Pearce, M.; Oyker, M.; Rodriguez, D.; Rogenmoser, R.; Suh, D.; Supnet, E.; Yiu, G.","Broadcom, Santa Clara, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","340","341 vol.1","The load/store pipe in an embedded processor is clocked at 2/spl times/ the processor clock frequency. It sustains two load or store operations per core clock cycle with zero load-to-use issue latency. The design is implemented in 0.13/spl mu/m 7M CMOS process and dissipates between 650 and 1090mW for core clock frequencies between 600MHz and 1GHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234325","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234325","","Buffer storage;Circuits;Clocks;Decoding;Delay;Frequency;Pipelines;Registers;Road transportation;Timing","CMOS digital integrated circuits;low-power electronics;microprocessor chips;pipeline processing","0.13 micron;600 MHz to 1 GHz;650 to 1090 mW;CMOS;core clock frequencies;embedded processor;load-to-use issue latency;load/store pipe;low-power IC","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.9GHz fully integrated CMOS DECT transceiver","Leeuwenburgh, A.J.; ter Laak, J.W.F.; Mulders, A.G.; Hoogstraate, A.J.; van Laarhoven, P.J.M.; Nijrolder, M.; Prummel, J.G.; Kamp, P.J.M.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","450","507 vol.1","A 2.5V DECT RF transceiver IC utilizes a low-IF receiver architecture with a 4th-order complex band-pass filter. The transmitter utilizes direct VCO modulation and a frequency doubler. The 9.4mm/sup 2/ die is implemented in a 0.25/spl mu/m CMOS process. The receiver sensitivity is -94dBm, and supply current is 75mA. Transmitter output power is 0dBm with a supply current of 33mA.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234382","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234382","","Band pass filters;CMOS process;Current supplies;Frequency modulation;Power generation;Radio frequency;Radiofrequency integrated circuits;Transceivers;Transmitters;Voltage-controlled oscillators","CMOS integrated circuits;cordless telephone systems;radiofrequency integrated circuits;transceivers","0.25 micron;1.9 GHz;2.5 V;33 mA;75 mA;RFIC;band-pass filter;direct VCO modulation;frequency doubler;fully-integrated CMOS DECT transceiver;low-IF receiver architecture;transmitter","","6","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A column-based pixel-gain-adaptive CMOS image sensor for low-light-level imaging","Kawahito, S.; Sakakibara, M.; Handoko, D.; Nakamura, N.; Satoh, H.; Higashi, M.; Mabuchi, K.; Sumi, H.","Res. Inst. of Electron., Shizuoka Univ., Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","224","490 vol.1","A 0.25 /spl mu/m technology CMOS image sensor employs a 4.2 /spl mu/m pitch pinned-photodiode pixel. A column amplifier and digital domain processing reduce the fixed pattern noise to 55 /spl mu/V. The saturation voltage is 1 V with a 2.5 V supply voltage, and the dynamic range is 69 dB.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234277","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234277","","CMOS image sensors;CMOS technology;Capacitors;Charge-coupled image sensors;Circuit noise;Low-noise amplifiers;Noise level;Pixel;Semiconductor device noise;Voltage","CMOS image sensors;integrated circuit noise;random noise","0.25 /spl mu/m technology CMOS image sensor;0.25 micron;1 V;2.5 V;4.2 micron;column amplifier;column-based pixel-gain-adaptive CMOS image sensor;digital domain processing;dynamic range;fixed pattern noise;low-light-level imaging;pinned-photodiode pixel;random noise components;saturation voltage;supply voltage","","14","3","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Sea of dual mode polymer pillar I/O interconnections for gigascale integration","Bakir, M.S.; Mule', A.V.; Gaylord, T.K.; Kohl, P.A.; Martin, K.P.; Meindl, J.D.","Microelectron. Res. Center, Georgia Inst. of Technol., Atlanta, GA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","372","373 vol.1","The Sea of Polymer Pillars offers highly compliant electrical, optical, and RF wafer-level I/O interconnects at an I/O density larger than 10/sup 5//cm/sup 2/. Dual mode I/O pillars function simultaneously as both electrical and optical interconnects to offer circuit/system designers essentially unlimited I/O bandwidth at potentially the lowest cost.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234340","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234340","","Gratings;Integrated optics;Lead;Mirrors;Optical coupling;Optical interconnections;Optical polymers;Optical refraction;Optical waveguides;Radio frequency","conducting polymers;integrated circuit interconnections;optical interconnections;optical polymers;radiofrequency integrated circuits","I/O bandwidth;I/O density;RF wafer-level I/O interconnects;electrical interconnects;gigascale integration;optical interconnects;polymer cups;sea of dual mode polymer pillar I/O interconnections;sea of polymer pillars","","7","8","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A shared-well dual-supply-voltage 64-bit ALU","Shimazaki, Y.; Zlatanovici, R.; Nikoli, B.","Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","104","481 vol.1","A shared N-well, dual-supply-voltage 64b ALU module in 0.18/spl mu/m, 1.8V 1P 5M CMOS technology operates at 1.16GHz on a 9mm/sup 2/ die. For a target delay increase of 2.8%, energy savings are 25.3% using dual supplies. An 8.3% increase in delay, saves 33.3% in energy.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234226","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234226","","CMOS logic circuits;Degradation;Delay;Frequency;Integrated circuit synthesis;MOSFETs;Multiplexing;Power dissipation;Rails;Voltage","CMOS logic circuits;delays;digital arithmetic","0.18 micron;1.16 GHz;1.8 V;64 bit;CMOS;delay increase;dual supplies;energy savings;shared-well dual-supply-voltage ALU","","5","1","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.5V 1.7ns 4k /spl times/ 32 SRAM with a fully-differential auto-power-down current sense amplifier","Wicht, B.; Larguier, J.-Y.; Schmitt-Landsiedel, D.","Tech. Univ. Munich, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","462","508 vol.1","A fully-differential current sense amplifier operates as low as 0.7V, automatically turns off after reading and features fast precharge. An implementation of a 1.5V 4k /spl times/ 32 dual-port SRAM macro in a 130nm CMOS process achieves an access time of 1.7ns.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234387","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234387","","Capacitance;Circuits;Decoding;Differential amplifiers;Energy consumption;Latches;Multiplexing;Partial discharges;Random access memory;Voltage control","CMOS memory circuits;SRAM chips;differential amplifiers;low-power electronics","1.5 V;1.7 ns;130 nm;CMOS process;dual-port SRAM macro;fully-differential auto-power-down current sense amplifier","","3","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Image processor capable of block-noise-free JPEG2000 compression with 30 frames/s for digital camera applications","Yamauchi, H.; Okada, S.; Taketa, K.; Ohyama, T.; Matsuda, Y.; Mori, T.; Okada, S.; Watanabe, T.; Matsuo, Y.; Yamada, Y.; Ichikawa, T.; Matsushita, Y.","Sanyo Electr. Co. Ltd., Gifu, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","46","477 vol.1","A one-chip image processor for next-generation digital cameras and broadband PDA multimedia mobile phones is described. It is capable of processing JPEG2000 data with 30 frames/s and a 27 MHz operating frequency. The process is fabricated in 0.25 /spl mu/m CMOS and contains 8.5M transistors in a 103 mm/sup 2/ area.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234201","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234201","","Costs;Digital cameras;Discrete wavelet transforms;Image coding;Parallel processing;Pipelines;Signal processing;Tiles;Transform coding;Wavelet transforms","CCD image sensors;CMOS digital integrated circuits;digital signal processing chips;discrete wavelet transforms;image coding;multimedia communication;parallel architectures;pipeline processing","0.25 micron;0.25/spl mu/m CMOS;2-pixel parallel pipeline architecture;27 MHz;CCD image processor;DWT calculation;JPEG2000 data processing;JPEG2000 encoder;block-noise-free JPEG2000 compression;broadband PDA multimedia mobile phones;next-generation digital cameras;one-chip image processor;operating frequency","","24","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network","Taylor, M.B.; Kim, J.; Miller, J.; Wentzlaff, D.; Ghodrat, F.; Greenwald, B.; Hoffman, H.; Johnson, P.; Lee, W.; Saraf, A.; Shnidman, N.; Strumpen, V.; Amarasinghe, S.; Agarwal, A.","MIT, Cambridge, MA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","170","171 vol.1","This microprocessor explores an architectural solution to scalability problems in scalar operand networks. The 0.15/spl mu/m 6M process, 331 mm/sup 2/ research prototype issues 16 unique instructions per cycle and uses an on-chip point-to-point scalar operand network to transfer operands among distributed functional units.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234253","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234253","","Clocks;Computer networks;Delay;Frequency;Microprocessors;Registers;Routing;Silicon;Switches;Tiles","microprocessor chips;parallel architectures;pipeline processing","0.15 micron;distributed functional units;multiple-program-counter microprocessor;point-to-point scalar operand network;scalability problems","","20","57","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A SiGe transmitter chipset for CATV video-on-demand systems","Ashby, K.B.; Greene, R.E.; Nise, B.E.; Womac, M.D.; Stout, D.W.; Taddiken, A.H.","Microtune, Plano, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","440","506 vol.1","A 3-chip, 6.5W CATV transmitter for video-on-demand applications is implemented in a 0.5/spl mu/m SiGe BiCMOS process. A 38dBmV IF input at 44MHz or 36.125MHz is upconverted to an output between 50 and 860MHz at a level adjustable between 41 and 58dBmV in <0.1dB steps. The 75/spl Omega/ input return loss is <-25dB and the 75/spl Omega/ output return loss is <-160. The wideband noise floor is <-80dBmV/Hz. Spurious signals in the CATV band are <-60dBc, and phase noise is <-88dBc/Hz at 10kHz offset.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234375","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234375","","Cable TV;Costs;Frequency;Gain control;Germanium silicon alloys;Phase noise;Signal generators;Silicon germanium;TV receivers;Transmitters","BiCMOS integrated circuits;Ge-Si alloys;cable television;semiconductor materials;television transmitters;video on demand","0.5 micron;6.5 W;CATV video-on-demand system;SiGe;SiGe BiCMOS transmitter chipset","","2","","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 700/900mW/channel CMOS dual analog front-end IC for VDSL with integrated 11.5/14.5dBm line drivers","Moyal, M.; Groepl, M.; Werker, H.; Mitteregger, G.; Schambacher, J.","Xignal Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","416","504 vol.1","A dual-channel analog front-end for ANSI/ETSI standards compliant VDSL in 0.25/0.5m 1P 5M CMOS is presented. The chip includes a non-linearity cancelling multi-path line driver achieving -76dBc 3rd harmonic distortion at 12MHz, a 75mW continuous-time multi-bit 3rd-order self-calibrating  ADC, a 14b current-steering DAC with PSD mask post filter, a 0-35dB variable-gain amplifier with adjustable hybrid, and a 12ps jitter LC PLL.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234364","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234364","","ANSI standards;Analog integrated circuits;CMOS analog integrated circuits;CMOS integrated circuits;Driver circuits;Filters;Harmonic distortion;Jitter;Phase locked loops;Telecommunication standards","CMOS analogue integrated circuits;digital subscriber lines;driver circuits;harmonic distortion;sigma-delta modulation;telecommunication standards","0 to 35 dB;0.25 micron;0.5 micron;12 MHz;700 mW;75 mW;900 mW;ANSI/ETSI standards;CMOS;LC PLL;PSD mask post filter;VDSL;current-steering DAC;dual analog front-end IC;harmonic distortion;line drivers;multi-path line driver;nonlinearity cancelling;self-calibrating /spl Sigma//spl Delta/ ADC;variable-gain amplifier","","15","35","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 400MHz 183mW microcontroller in body-tied SOI technology","Sato, H.; Itoh, N.; Nii, K.; Yoshida, K.; Nakase, Y.; Makino, H.; Yamada, A.; Arakawa, T.; Iwade, S.; Hirano, Y.; Ipposhi, T.","Syst. LSI Dev. Center, Mitsubishi Electr. Corp., Hyogo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","110","481 vol.1","A low-power microcontroller is designed in 0.10/spl mu/m body-tied SOI CMOS technology by reusing existing design resources developed in 0.18/spl mu/m bulk CMOS. Only two new masks are needed for this work. The performance is evaluated by simulations and indicates operation at 400MHz with 183mW dissipation at 0.8V and represents a five-times improvement in power-delay product.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234229","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234229","","CMOS technology;Capacitance;Circuit simulation;Delay effects;Delay estimation;Isolation technology;Microcontrollers;Random access memory;Silicon on insulator technology;Wire","CMOS digital integrated circuits;low-power electronics;microcontrollers;silicon-on-insulator","0.10 micron;0.8 V;183 mW;400 MHz;body-tied SOI CMOS technology;design reuse;low-power microcontroller;mask;power-delay product","","0","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Automatic phase alignment for a fully integrated CMOS Cartesian feedback power amplifier system","Dawson, J.L.; Lee, T.H.","Dept. of Electr. Eng., Stanford Univ., Palo Alto, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","262","492 vol.1","A phase alignment system is used in an IC that fully integrates a 14.2dBm PA, Cartesian feedback, and phase-alignment circuitry. The alignment system consumes 8.5mW from a 2.5V supply, uses a 2GHz carrier, and rejects phase disturbances over a 180/spl deg/ range. The IC was fabricated in a 0.25/spl mu/m CMOS process.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234293","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234293","","Baseband;Clocks;Demodulation;Feedback;Frequency;Local oscillators;Nonlinear dynamical systems;Phase modulation;Power amplifiers;Prototypes","CMOS analogue integrated circuits;feedback amplifiers;power amplifiers","0.25 micron;2 GHz;2.5 V;8.5 mW;CMOS IC;Cartesian feedback;automatic phase alignment system;power amplifier","","9","4","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Dual antenna UMTS mobile station transceiver ASIC for 2 Mb/s data rate","Eltawil, A.M.; Grayver, E.; Hanli Zou; Frigon, J.F.; Poberezhskiy, G.; Daneshrad, B.","Innovics Wireless, Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","146","484 vol.1","A silicon implementation of a dual antenna mobile station modem for 3G WCDMA is presented. Diversity processing is used to support data rates up to 2 Mb/s while reducing power consumption. An average SNR improvement of 7 dB has been observed yielding up to a 4x increase in capacity with no change to the exisiting network infrastructure.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234242","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234242","","3G mobile communication;Application specific integrated circuits;Correlators;Diversity reception;Finite impulse response filter;Frequency synchronization;Mobile antennas;Multiaccess communication;Timing;Transceivers","3G mobile communication;cellular radio;code division multiple access;digital radio;elemental semiconductors;mixed analogue-digital integrated circuits;silicon;transceivers","2 Mbit/s;3G WCDMA;3G cellular standard;SNR improvement;Si;Si implementation;UMTS mobile station transceiver;diversity processing;dual antenna mobile station modem;transceiver ASIC","","6","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 20-input 20-output 12.5Gb/s SiGe cross-point switch with less than 2ps RMS jitter","Veenstra, H.; Barre, P.; van der Heijden, E.; van Goor, D.; Lecacheur, N.; Fahs, B.; Gloaguen, G.; Clamagirand, S.; Burg, O.","Philips Res., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","174","486 vol.1","A cross-point switch IC in 0.25/spl mu/m SiGe technology for optical networking applications with 20 inputs and 20 outputs achieves an aggregate bandwidth of 250Gb/s. Jitter remains below 2ps RMS and is achieved using impedance matched on-chip signal transfer. The 36mm/sup 2/ IC dissipates 4W from a 2.5V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234254","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234254","","Aggregates;Application specific integrated circuits;Bandwidth;Germanium silicon alloys;Impedance;Jitter;Optical fiber networks;Optical switches;Photonic integrated circuits;Silicon germanium","Ge-Si alloys;impedance matching;jitter;optical communication equipment;optical fibre networks;telecommunication switching","0.25 micron;12.5 Gbit/s;2.5 V;4 W;RMS jitter;SiGe;aggregate bandwidth;cross-point switch;impedance matched on-chip signal transfer;optical networking applications","","1","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A silicon BiCMOS direct up-conversion transmitter IC for CDMA2000 with linear-in-dB power optimized RF level control","Daanen, A.; Aggarwal, S.; Locher, M.; Redman-White, W.; Charlon, O.; Landesman, A.; Judson, M.; Bracey, M.; Duperray, D.; Razzell, C.; Akylas, V.; Brunel, D.; Comte, R.","Philips Semicond., San Jose, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","266","493 vol.1","A direct up-conversion transmitter design for CEL and PCS band CDMA cellular radio is presented. Linear-in-dB power control gives reduced supply consumption at low output levels. Current from the 2.85 V supply is 68 mA at +8 dBm and 38 mA at minimum power including both TX and RX synthesizers and TX VCO.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234295","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234295","","BiCMOS integrated circuits;Land mobile radio cellular systems;Level control;Multiaccess communication;Personal communication networks;Power control;Radio frequency;Radio transmitters;Radiofrequency integrated circuits;Silicon","3G mobile communication;BiCMOS analogue integrated circuits;UHF frequency convertors;UHF integrated circuits;UHF oscillators;personal communication networks;radio transmitters;voltage-controlled oscillators","2.85 V;38 mA;68 mA;BiCMOS direct up-conversion transmitter IC;CDMA2000;CEL band CDMA cellular radio;PCS band CDMA cellular radio;RX synthesizers;TX VCO;TX synthesizers;direct up-conversion transmitter design;linear-in-dB power optimized RF level control;low output levels;reduced supply consumption","","9","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Enabling technologies for disappearing electronics in smart textiles","Jung, S.; Lauterbach, C.; Strasser, M.; Weber, W.","Lab. for Emerging Technol., Infineon Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","386","387 vol.1","Enabling technologies for 'wearable electronics', such as packaging and interconnect, are the key to the integration of electronics in textiles. A silicon-based micromachined thermoelectric generator chip for energy harvesting from body heat, and an interwoven antenna concept for textile radio frequency identification labels are presented.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234347","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234347","","Electronic packaging thermal management;Fabrics;Humans;Microelectronics;Power generation;Silicon;Temperature;Textile technology;Thermoelectricity;Wires","identification technology;intelligent materials;packaging;wearable computers","enabling technologies;energy harvesting;interconnect;interwoven antenna concept;micromachined thermoelectric generator chip;packaging;radio frequency identification labels;smart textiles;wearable electronics","","16","4","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An integrated 5.2GHz CMOS T/R switch with LC-tuned substrate bias","Talwalkar, N.; Yue, C.P.; Wong, S.S.","Stanford Univ., CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","362","499 vol.1","A 0.56mm/sup 2/ T/R switch in 0.18/spl mu/m CMOS achieves 1.5dB insertion loss, 28dBm P/sub 1cB/, 30dB isolation and 4kV HBM ESD rating. The switch uses an on-chip LC-tuned substrate biasing technique to enhance linearity and allows the LNA and PA to be matched independently. Power dissipation is 30/spl mu/W.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234336","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234336","","CMOS process;Communication switching;Electrostatic discharge;Impedance;Insertion loss;Receiving antennas;Resistors;Switches;Transmitting antennas;Voltage","CMOS integrated circuits;MMIC amplifiers;field effect MMIC;low-power electronics;transceivers","0.18 micron;1.5 dB;30 muW;4 kV;5.2 GHz;CMOS;CMOS RF transceivers;HBM ESD rating;LC-tuned substrate bias;LNA;PA;T/R switch;linearity;low-power wireless systems","","15","1","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 0.18 /spl mu/m high dynamic range NTSC/PAL imaging system-on-chip with embedded DRAM frame buffer","Bidermann, W.; El Gamal, A.; Ewedemi, S.; Reyneri, J.; Tian, H.; Wile, D.; Yang, D.","Pixim Inc., Mountain View, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20050418","2003","","","212","488 vol.1","The CMOS imaging system-on-chip includes an embedded frame buffer and operates at 100 MHz. The programmable chip produces color video at up to 500 frames/s with over 100 dB dynamic range using multi-capture. The sensor utilizes a 0.18 /spl mu/m 1 P 4 M CMOS process and dissipates 600 mW including I/O.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234271","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234271","","Buffer storage;CMOS image sensors;CMOS technology;Capacitors;Circuits;Dynamic range;Pixel;Random access memory;System-on-a-chip;Voltage","CMOS image sensors;DRAM chips;embedded systems;image colour analysis;system-on-chip;video signal processing","0.18 micron;100 MHz;600 mW;CMOS imaging system-on-chip;NTSC/PAL imaging system-on-chip;color video;dynamic range;embedded DRAM frame buffer;embedded frame buffer;multi-capture;power dissipation;programmable chip","","8","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"E3 good, bad, ugly - 50 years of memory evolution. what next?","Barth, J.; Natarajan, S.","IBM Microelectronics","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264004","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264004","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.5 GHz third generation Itanium/spl reg/ processor","Stinson, J.; Rusu, S.","Intel, Santa Clara, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","252","492 vol.1","A third-generation 1.5 GHz Itanium/spl reg/ processor implements the Explicitly Parallel Instruction Computing (EPIC) architecture and features an on-die 6 MB, 24-way set associative L3 cache. The 374 mm/sup 2/ die contains 410M transistors and is implemented in a dual-V/sub T/ 0.13 /spl mu/m technology having 6-level Cu interconnects with FSG dielectric and dissipates 130 W.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234289","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234289","","Clocks;Computer aided instruction;Computer architecture;Concurrent computing;Copper;Delay;Dielectrics;Integrated circuit interconnections;Power dissipation;Registers","CMOS digital integrated circuits;VLSI;cache storage;copper;high-speed integrated circuits;integrated circuit interconnections;microprocessor chips;parallel architectures","0.13 micron;1.5 GHz;130 W;24-way set associative L3 cache;6-level Cu interconnects;Cu;FSG dielectric;dual-V/sub T/ technology;explicitly parallel instruction computing architecture;third generation Itanium processor","","8","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 114 dB 68 mW chopper-stabilized stereo multi-bit audio A/D converter","YuQing Yang; Chokhawala, A.; Alexander, M.; Melanson, J.; Hester, D.","Cirrus Logic, Austin, TX, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","56","477 vol.1","A fifth-order single-loop seventeen level /spl Sigma//spl Delta/ modulator with an input feed-forward gain stage and second-order mismatch shaping logic achieves 114 dB dynamic range and -105 dB THD over the 20 kHz audio band. This stereo ADC occupies 5.62 mm/sup 2/ active area in a 0.35 /spl mu/m 2P 3M CMOS process and dissipates only 55 mW power in the analog circuits.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234205","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234205","","Capacitors;Delay;Feedback circuits;Feedback loop;Logic;Noise shaping;Quantization;Sampling methods;Stability;Voltage","CMOS integrated circuits;audio signal processing;choppers (circuits);feedforward;sigma-delta modulation","0.35 micron;20 kHz;20 kHz audio band;2P 3M CMOS process;55 mW;68 mW;THD;active area;chopper-stabilized stereo multi-bit audio A/D converter;dynamic range;fifth-order single-loop seventeen level /spl Sigma//spl Delta/ modulator;input feed-forward gain stage;power dissipation;second-order mismatch shaping logic;stereo ADC","","5","1","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Dynamic-sleep transistor and body bias for active leakage power control of microprocessors","Tschanz, J.; Narendra, S.; Yibin Ye; Bloechel, B.; Borkar, S.; De, V.","Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","102","481 vol.1","Sleep transistors and body bias are used to control active leakage for a 32b integer execution core implemented in a 100nm dual V, CMOS technology. A PMOS sleep transistor degrades performance by 4% but offers 20/spl times/ leakage reduction which is further improved with body bias. Time constants for leakage convergence range from 30ns to 300ns allowing 9-44% power savings for idle periods greater than 100 clock cycles.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234225","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234225","","CMOS technology;Clocks;Frequency;MOS devices;Microprocessors;Power control;Power grids;Power measurement;Sleep;Switches","CMOS digital integrated circuits;leakage currents;microprocessor chips","100 nm;30 to 300 ns;32 bit;CMOS technology;active leakage power control;body bias;clock cycles;dynamic-sleep transistor;idle periods;integer execution core;leakage convergence;microprocessors","","15","1","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An 800MHz star-connected on-chip network for application to systems on a chip","Se-Joong Lee; Seong-Jun Song; Kangmin Lee; Jeong-Ho Woo; Sung-Eun Kim; Byeong-Gyu Nam; Hoi-Jun Yoo","KAIST, Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","468","469 vol.1","A 10.8/spl times/6.0mm/sup 2/ prototype chip is implemented with a star-connected on-chip network. The chip consists of a PLL, 1KB SRAM, two 2/spl times/2 crossbar switches, Up/Down-Samplers, two off-chip gateways, and synchronizers. The on-chip network contains 81k transistors, dissipates 264mW at 2.3V and 800MHz, and provides 1.6GB/s per port and 12.8GB/s aggregated bandwidth, supporting plesiochronous communication without global synchronization.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234390","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234390","","Clocks;Frequency synchronization;Integrated circuit interconnections;Logic;Master-slave;Network-on-a-chip;Packet switching;Routing;Switches;System-on-a-chip","SRAM chips;integrated circuit interconnections;phase locked loops;synchronisation;system-on-chip","1 KB;1.6 GB/s;12.8 GB/s;2.3 V;264 mW;800 MHz;PLL;SRAM;aggregated bandwidth;crossbar switches;off-chip gateways;plesiochronous communication;star-connected on-chip network;synchronizers;systems on a chip;up/down-samplers","","37","1","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Integrated multiple-device IMU system with continuous-time sensing circuitry","Hao Luo; Fedder, G.; Carley, L.R.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","204","205 vol.1","This multiple IMU system integrates lateral accelerometers and vertical gyroscopes with signal processing circuits in a post CMOS MEMS process. A direct-coupled continuous-time sensing buffer for MEMS capacitive sensing has a -3dB frequency corner lower than 10Hz. The integration of multiple sensors makes cross-device compensation possible.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234268","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234268","","Acceleration;Accelerometers;CMOS process;CMOS technology;Circuits;Frequency;Gyroscopes;Micromechanical devices;Parasitic capacitance;Preamplifiers","CMOS integrated circuits;accelerometers;capacitive sensors;gyroscopes;microsensors;sensor fusion","10 Hz;CMOS MEMS capacitive sensor;cross-device compensation;direct-coupled continuous-time sensing buffer;inertial measurement unit;integrated multiple-device IMU system;lateral accelerometer;signal processing circuit;vertical gyroscope","","1","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Foreword - power-aware systems","Chandrakasan, A.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","1","Presents the foreword to the conference proceedings.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1263998","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1263998","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"0.79"" single panel liquid crystal on silicon backplane IC with 1408 8 b DACs for HDTV applications","Baik, S.; Cha, Y.; Hwang, Y.; Chung, J.; Kang, K.; Jeong, J.; Kim, Y.; Cho, B.; Shin, Y.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","220","489 vol.1","The architecture and circuit design of a single panel liquid crystal on silicon (LCoS) backplane IC that includes 1408 /spl times/ 844 pixels and drives 8 color sub-frames/one video frame is described. There are 1408 DACs to improve picture uniformity and one analog frame buffer to reduce video bandwidth. Each pixel has 256 gray levels and 12 /spl mu/m pitch. The IC, fabricated in UMC 0.35 /spl mu/m 5M LCoS technology, is used successfully in projection applications.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234275","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234275","","Application specific integrated circuits;Backplanes;Capacitors;Clocks;Digital TV;HDTV;Liquid crystal displays;Liquid crystal on silicon;Pulse width modulation;Voltage","digital-analogue conversion;driver circuits;high definition television;integrated circuit design;liquid crystal displays;liquid crystal on silicon;mixed analogue-digital integrated circuits","0.35 micron;0.79 in;1188352 pixel;12 micron;1408 pixel;8 bit;844 pixel;DACs;HDTV applications;UMC 0.35 /spl mu/m 5M LCoS technology;analog frame buffer;architecture;circuit design;color sub-frames;gray levels;picture uniformity;projection applications;single panel liquid crystal on silicon backplane IC;video bandwidth;video frame","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Powder LSI: an ultra small RF identification chip for individual recognition applications","Usami, M.; Sato, A.; Sameshima, K.; Watanabe, K.; Yoshigi, H.; Imura, R.","Hitachi, Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","398","501 vol.1","A powder-like 0.09 mm/sup 2/ 2.45 GHz RF identification chip for wireless recognition applications is described. This chip is fabricated in a 0.18 /spl mu/m CMOS process, and its thickness is 60 /spl mu/m. A two-surface connection technique is adopted to facilitate antenna attachment. The distance between the chip and a reader is 300 mm for a reader power of 300 mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234354","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234354","","CMOS process;Circuits;Clocks;Costs;Electrodes;Large scale integration;MOS capacitors;Powders;Radio frequency;Radiofrequency identification","CMOS analogue integrated circuits;UHF integrated circuits;identification technology","0.18 /spl mu/m CMOS process;0.18 micron;2.45 GHz;300 mW;300 mm;60 micron;antenna attachment;chip to reader distance;individual recognition applications;powder LSI;reader power;thickness;two-surface connection technique;ultra small RF identification chip;wireless recognition","","21","20","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A tri-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver","van Veldhoven, R.","Philips Res. Labs., Eindhoven, Netherlands","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","60","477 vol.1","Complex continuous-time fifth-order /spl Sigma//spl Delta/ modulator with 1b quantizer and switched-capacitor feedback DAC for a GSM/CDMA2000/UMTS receiver achieves a dynamic range of 92/83/74dB in 200/1228/3840kHz. Power consumption of one modulator is 3.8/4.1/4.5mW at 1.8V. Processed in 0.18/spl mu/m CMOS, the 0.55mm/sup 2/ IC includes a PLL, two oscillators and a bandgap reference.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234207","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234207","","3G mobile communication;CMOS integrated circuits;CMOS process;Dynamic range;Energy consumption;Feedback;GSM;Oscillators;Phase locked loops;Photonic band gap","3G mobile communication;CMOS integrated circuits;cellular radio;circuit feedback;digital-analogue conversion;radio receivers;sigma-delta modulation;switched capacitor networks","0.18 micron;1.8 V;1228 kHz;200 kHz;3.8 mW;3840 kHz;4.1 mW;4.5 mW;CMOS IC;GSM-EDGE/CDMA2000/UMTS receiver;dynamic range;switched-capacitor feedback DAC;tri-mode continuous-time sigma-delta modulator","","10","3","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2 GS/s 6 b ADC in 0.18 /spl mu/m CMOS","Xicheng Jiang; Zhengyu Wang; Chang, M.F.","California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","322","497 vol.1","A 2 GS/s 6-bit ADC with time-interleaving is demonstrated in 0.18 /spl mu/m CMOS. Three cross-connected and pre-distorted reference voltages improve the averaging performance. Circuit techniques enabling an SNDR of 30 dB at Nyquist input frequency and a FOM of 3.5 pJ per conversion step are discussed, and experimental results validating the simulated performance metrics are presented.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234317","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234317","","Bandwidth;Circuits;Clocks;Differential amplifiers;Energy consumption;Frequency;Latches;Preamplifiers;Resistors;Voltage","CMOS integrated circuits;analogue-digital conversion;integrated circuit design;reference circuits","0.18 /spl mu/m CMOS;0.18 micron;2 GS/s 6-bit ADC;6 bit;FOM;Nyquist input frequency;SNDR;averaging performance;circuit techniques;cross-connected pre-distorted reference voltages;figure-of-merit;simulated performance metrics;time-interleaving","","39","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.8 V 2 Gb NAND flash memory for mass storage applications","June Lee; Sung-Soo Lee; Oh-Suk Kwon; Kyeong-Han Lee; Kyong-Hwa Lee; Dae-Seok Byeon; In-Young Kim; Young-Ho Lim; Byung-Soon Choi; Jong-Sik Lee; Wang-Chul Shin; Jeong-Hyuk Choi; Kang-Deog Suh","Samsung Electron., Hwasung, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","290","494 vol.1","A 1.8 V 2 Gb NAND flash memory is fabricated in a 90 nm process resulting in a 141 mm/sup 2/ die and a 0.044 /spl mu/m/sup 2/ effective cell. To achieve the high level of integration, critical layers are patterned with KF photolithography and phase-shift masks with proximity correction.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234306","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234306","","Acceleration;Capacitance;Circuits;Consumer electronics;Costs;Decoding;Digital cameras;Silicon;Videos;Voltage","CMOS memory circuits;NAND circuits;flash memories;photolithography","1.8 V;2 Gbit;90 nm;KF;KF photolithography;NAND flash memory;mass storage applications;phase-shift masks;proximity correction","","3","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1 Gb multilevel AG-AND-type flash memory with 10 MB/s programming throughput for mass storage application","Yoshida, K.; Tsuchiya, O.; Yamaguchi, Y.; Kishimoto, J.; Ikeda, Y.; Narumi, S.; Takase, Y.; Furusawa, K.; Izawa, K.; Yoshitake, T.; Kobayashi, T.; Kurata, H.; Kanemitsu, M.","Device Devolopment Center, Hitachi, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","288","493 vol.1","A 1 Gb multilevel flash memory is fabricated in a 0.13 /spl mu/m CMOS process. The chip area of 95 mm/sup 2/ is achieved using AG-AND-type cells with a multilevel program cell technique and compact write-buffer. By use of constant-charge-injection programming and multi-bank operation, high-speed programming throughput of 10 MB/s achieved.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234305","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234305","","Clocks;Committee on Communications and Information Policy;Digital cameras;Flash memory;Isolation technology;Memory architecture;Parallel programming;Random access memory;Synchronization;Throughput","CMOS memory circuits;PLD programming;flash memories;high-speed integrated circuits","0.13 micron;1 Gbit;10 MB/s;CMOS process;compact write-buffer;constant-charge-injection programming;high-speed programming throughput;mass storage application;multi-bank operation;multilevel AG-AND-type flash memory;multilevel program cell technique","","5","1","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements","Kyo, S.; Koga, T.; Okazaki, S.; Uchida, R.; Yoshimoto, S.; Kuroda, I.","NEC Corp., Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","48","477 vol.1","A 51.2 GOPS fully programmable and scalable video recognition processor is based on a linear connection of 128 4-way VLIW processing elements and an asynchronous data mapping mechanism. Execution is under 33 ms/frame for complex weather, robust road area/lane marking, and vehicle detection. The chip contains 32.7M transistors in 121 mm/sup 2/ area fabricated in 0.18 /spl mu/m 7M CMOS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234202","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234202","","Broadcasting;Clocks;Control systems;Decoding;Intelligent control;National electric code;Read-write memory;Reduced instruction set computing;Strontium;VLIW","CMOS digital integrated circuits;automated highways;automotive electronics;digital signal processing chips;image recognition;intelligent control;parallel architectures;reduced instruction set computing;video signal processing","0.18 /spl mu/m 7M CMOS;0.18 micron;4-way VLIW processing elements;51.2 GOPS scalable video recognition processor;RISC control processor;asynchronous data mapping mechanism;complex weather;fully programmable video recognition processor;intelligent cruise control;intelligent transport system;linear array;robust road area/lane marking;vehicle detection","","18","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 210mW graphics LSI implementing full 3D pipeline with 264Mtexels/s texturing for mobile multimedia applications","Ramchan Woo; Sungdae Choi; Ju-Ho Sohn; Seong-Jun Song; Young-Don Bae; Chi-Weon Yoon; Byeong-Gyu Nam; Jeong-Ho Woo; Sung-Eun Kim; In-Cheol Park; Sungwon Shin; Kyung-Dong Yoo; Jin-Yong Chung; Hoi-Jun Yoo","KAIST, Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20031020","2003","","","44","476 vol.1","A 121 mm/sup 2/ graphics LSI is for portable 2D/3D graphics and MPEG4 applications. The LSI contains a RISC processor with MAC, a 3D rendering engine, 29Mb DRAM and is built in a 0.16/spl mu/m pure DRAM technology. Programmable clocking allows the LSI to operate in several power modes for various applications. In lower cost mode, power consumption is under 210mW, delivering 264M texture mapped pixels per second.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234200","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234200","","Clocks;Costs;Engines;Graphics;Large scale integration;MPEG 4 Standard;Pipelines;Random access memory;Reduced instruction set computing;Rendering (computer graphics)","computer graphic equipment;large scale integration;mobile computing;multimedia computing;pipeline processing;rendering (computer graphics)","0.16 micron;210 mW;29 Mbit;3D rendering engine;MPEG4 applications;RISC processor;full 3D pipeline;graphics LSI;mobile multimedia applications;portable 2D/3D graphics;power modes;texture mapped pixels","","4","","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 128 /spl times/ 128 CMOS bio-sensor array for extracellular recording of neural activity","Eversmann, B.; Jenkner, M.; Paulus, C.; Hofmann, F.; Brederlow, R.; Holzapfl, B.; Fromherz, P.; Brenner, M.; Schreiter, M.; Gabl, R.; Plehnert, K.; Steinhauser, M.; Eckstein, G.; Schmitt-Landsiedel, D.; Thewes, R.","Corporate Res., Infineon Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","222","489 vol.1","A CMOS sensor array for monitoring neural signals of living cells with 128 /spl times/ 128 pixels in a 1 mm/sup 2/ area is described. A standard 0.5 /spl mu/m, 5 V CMOS process extended by top electrodes covered by a relatively thin bio-compatible dielectric is used. Detection circuitry is based on a sensor-MOSFET mismatch-compensating current-mode technique.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234276","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234276","","Biomembranes;Biosensors;CMOS process;Cells (biology);Dielectrics;Electrodes;Extracellular;MOSFET circuits;Sensor arrays;Voltage","CMOS integrated circuits;array signal processing;bioelectric potentials;biological techniques;biomedical electronics;biomembrane transport;current-mode circuits;medical signal detection;mixed analogue-digital integrated circuits;neurophysiology","0.5 micron;128 pixel;16384 pixel;5 V;CMOS bio-sensor array;detection circuitry;extracellular recording;living cells;neural activity;neural signal monitoring;sensor-MOSFET mismatch-compensating current-mode technique;thin bio-compatible dielectric;top electrodes","","8","1","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A low power CMOS Bluetooth transceiver with a digital offset canceling DLL-based GFSK demodulator","Chan-Hong Park; Byun, S.; Song, Y.; Wang, S.; Conroy, C.; Kim, B.","Stelsys Telecom, Seoul, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","96","481 vol.1","A 0.18/spl mu/m CMOS Bluetooth IC consumes 33mA in RX mode and 25mA in TX mode. The IC has a DLL-based GFSK demodulator with frequency offset cancellation. The receiver has -78dBm sensitivity at 0.1% BER, and the transmitter delivers a nominal 0dBm power level with 20dB control.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234223","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234223","","Bit error rate;Bluetooth;Delay lines;Demodulation;Frequency shift keying;Image edge detection;Mixers;Power harmonic filters;Signal to noise ratio;Transceivers","Bluetooth;CMOS integrated circuits;delay lock loops;demodulators;frequency shift keying;low-power electronics;radiofrequency integrated circuits;transceivers","25 mA;33 mA;DLL GFSK demodulator;digital frequency offset cancellation;low-power CMOS Bluetooth transceiver IC","","4","1","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.8 V 128 Mb 125 MHz multi-level cell flash memory with flexible read while write","Elmhurst, D.; Bains, R.; Bressie, T.; Bueb, C.; Carrieri, E.; Chauhan, B.; Chrisman, N.; Dayley, M.; De Luna, R.; Fan, K.; Goldman, M.; Govindu, P.; Huq, A.; Khandaker, M.; Kreifels, J.; Krishnamachari, S.; Lavapie, P.; Loe, K.; Ly, T.; Marvin, F.; Melcher, R.; Monasa, S.; Nguyen, Q.; Pathak, B.; Proescholdt, A.; Rahman, T.; Srinivasan, B.; Sundaram, R.; Walimbe, P.; Ward, D.; Zeng, D.R.; Zhang, H.","Intel, Folsom, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","286","287 vol.1","A 128 Mb flash memory with a two bit-per-cell design on a 0.13 /spl mu/m technology achieves a random access time of 55 ns and 125 MHz synchronous operation. The design incorporates a flexible multi-partition memory architecture which allows a program or erase operation to occur in one partition of the memory while bursting data out of another partition. The die is 27.3 mm/sup 2/ with a 0.154 /spl mu/m/sup 2/ cell size.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234304","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234304","","Capacitance;Circuits;Costs;Diodes;Flash memory;Lithography;Memory architecture;Nonvolatile memory;Silicon compounds;Voltage","CMOS memory circuits;flash memories;high-speed integrated circuits","0.13 micron;1.8 V;125 MHz;128 Mbit;55 ns;CMOS NOR process technology;erase operation;flexible multi-partition memory architecture;flexible read while write;multi-level cell flash memory;program operation;synchronous operation","","10","2","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 10Gb/s/ch 50mW 120/spl times/130/spl mu/m/sup 2/ clock and data recovery circuit","Kaeriyama, S.; Mizuno, M.","NEC, Sagamihara, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","70","478 vol.1","A 10Gb/s clock and data recovery circuit for SerDes macro uses half the power and a quarter the die size of prior art. In 0.15/spl mu/m CMOS the CDR dissipates 50mW in an area of 120/spl times/130/spl mu/m/sup 2/ while maintaining a 10Gb/s bandwidth per channel. Jitter tolerance is also improved and the influence of PVT variations is reduced.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234211","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234211","","Bandwidth;CMOS technology;Circuits;Clocks;Detectors;Frequency control;Jitter;Signal generators;Voltage;Voltage-controlled oscillators","CMOS digital integrated circuits;synchronisation","0.15 micron;10 Gbit/s;50 mW;CMOS technology;PVT variations;SerDes macro;clock and data recovery circuit;jitter tolerance","","9","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2.4GHz CMOS transceiver for 802.11b wireless LANs","Kluge, W.; Dathe, L.; Jaehne, R.; Ehrenreich, S.; Eggert, D.","Adv. Micro Devices, Dresden, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","360","361 vol.1","A 0.25/spl mu/m CMOS zero-IF transceiver with VCO and PLL (-111dBc/Hz at 1 MHz) has been implemented. The 3.1/spl times/3.1 mm/sup 2/ IC draws 86mA (RX) and 73mA (TX) from a 2.5V supply. The receiver exhibits a 5dB noise figure and 5/spl mu/s AGC settling time. RX channel filter, TX pulse shaping filter, filter calibration circuitry, 6b ADC, bandgap reference and TX preamplifier are included and controlled by a digital interface.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234335","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234335","","Calibration;Circuits;Digital filters;Noise figure;Phase locked loops;Photonic band gap;Pulse shaping methods;Transceivers;Voltage-controlled oscillators;Wireless LAN","CMOS integrated circuits;UHF integrated circuits;automatic gain control;phase locked loops;phase noise;pulse shaping circuits;transceivers;voltage-controlled oscillators;wireless LAN","0.25 micron;2.4 GHz;2.5 V;5 dB;73 mA;802.11b wireless LANs;86 mA;AGC settling time;CMOS transceiver;PLL;RX channel filter;TX preamplifier;TX pulse shaping filter;VCO;bandgap reference;digital interface;filter calibration circuitry","","12","","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Portable MEMS power sources","Schmidt, M.A.","Microsystems Technol. Lab., MIT, Cambridge, MA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","394","395 vol.1","Two devices are described that realize MEMS-based power sources as alternatives to batteries. The first is thermoelectric which utilizes a SiGe thermopile on a silicon nitride membrane. The device generates power at 500/spl deg/C. The second device is an engine that consists of a high-speed rotating silicon turbine.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234352","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234352","","Batteries;Biomembranes;Chemical technology;Combustion;Fuels;Micromechanical devices;Power generation;Tellurium;Temperature;Transistors","engines;micromechanical devices;thermoelectric conversion;thermopiles;turbines","500 degC;Si;SiGe;SiGe thermopile;SiN;high-speed rotating silicon turbine engine;portable MEMS power source;silicon nitride membrane;thermoelectric device","","2","4","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5 GOPS adaptive post filter","Arakida, H.; Takahashi, M.; Tsuboi, Y.; Nishikawa, T.; Yamamoto, H.; Fujiyoshi, T.; Kitasho, Y.; Ueda, Y.; Watanabe, M.; Fujita, T.; Terazawa, T.; Ohmori, K.; Koana, M.; Nakamura, H.; Watanabe, E.; Ando, H.; Aikawa, T.; Furuyama, T.","Toshiba Corp., Kawasaki, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","42","476 vol.1","A single-chip MPEG-4 audiovisual LSI in a 0.13 /spl mu/m 5M CMOS technology with 16 Mb embedded DRAM is presented. Four 16 b RISC processors and dedicated hardware accelerators including a 5 GOPS post filtering engine are integrated on the IC. The chip consumes 160 mW at 125 MHz and uses 80 nA in the standby mode. This LSI handles MPEG-4 CIF video encoding at 15 frames/s and audio encoding simultaneously.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234199","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234199","","Adaptive filters;CMOS technology;Encoding;Engines;Filtering;Hardware;Large scale integration;MPEG 4 Standard;Random access memory;Reduced instruction set computing","CMOS digital integrated circuits;DRAM chips;adaptive filters;audio-visual systems;digital signal processing chips;multimedia communication;reduced instruction set computing;speech codecs;video codecs","125 MHz;16 Mb embedded DRAM;16 Mbit;16 bit;160 mW;5 GOPS adaptive post filter;5M CMOS technology;80 nA;MPEG-4 CIF video encoding;MPEG-4 audiovisual LSI;MPEG-4 video codec;RISC processors;audio encoding;dedicated hardware accelerators;post filtering engine;power consumption;speech codec;standby mode","","11","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"European Program Committee","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","2","2","Provides a listing of current committee members.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264017","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264017","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS","Kehrer, D.; Wohlmuth, H.-D.; Knapp, H.; Wurzer, M.; Scholtz, A.L.","Corporate Res., Infineon Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","344","498 vol.1","A 40Gb/s 2:1 multiplexer in 120nm 1.2V CMOS uses inductive peaking and output series inductor. A companion 1:2 demultiplexer is also described.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234328","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234328","","CMOS logic circuits;CMOS technology;Clocks;Flip-flops;Frequency;Inductors;Latches;MOSFETs;Multiplexing;Voltage","CMOS logic circuits;demultiplexing equipment;multiplexing equipment","1.2 V;120 nm;1:2 demultiplexer;2:1 multiplexer;40 Gbit/s;CMOS;inductive peaking;output series inductor","","7","","6","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 0.18 /spl mu/m SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems","Meghelli, M.; Rylyakov, A.V.; Zier, S.J.; Sorna, M.; Friedman, D.","IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","230","490 vol.1","A BiCMOS CDR/1:4-DEMUX and CMU/4:1-MUX chipset targeting 40-43 Gb/s optical communications is implemented in 0.18 /spl mu/m SiGe. At 43 Gb/s and up to 100/spl deg/C chip temperature, both ICs operate at BER <10/sup -15/ and <210 fs RMS clock jitter. The receiver and transmitter chips dissipate 2.8 W and 2.3 W, respectively, from a -3.6 V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234279","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234279","","BiCMOS integrated circuits;Bit error rate;Clocks;Germanium silicon alloys;Optical fiber communication;Optical receivers;Optical transmitters;SONET;Silicon germanium;Temperature","BiCMOS digital integrated circuits;Ge-Si alloys;SONET;demultiplexing equipment;multiplexing equipment;optical receivers;optical transmitters;timing jitter","-3.6 V;0.18 /spl mu/m SiGe;0.18 micron;100 C;2.3 W;2.8 W;40 to 43 Gbit/s;BER;BiCMOS CDR/1:4-DEMUX;CMU/4:1-MUX;RMS clock jitter;SONET OC-768 transmission systems;SiGe;SiGe BiCMOS receiver transmitter chipset;chip temperature;optical communications;power dissipation;receiver chip;transmitter chip","","12","3","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 0.9 V 0.5 /spl mu/W CMOS single-switched-op-amp signal-conditioning system for pacemaker applications","Cheung, V.S.L.; Luong, H.C.","Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., China","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","408","503 vol.1","A 0.5 /spl mu/W switched-capacitor signal-conditioning system with integrated switched-op-amp filter and /spl Sigma//spl Delta/ modulator is implemented in a 0.35 /spl mu/m CMOS process. A power-efficient single op-amp architecture employing half-delay SC integrators is utilized for the whole system. Operated from a 0.9 V supply, the system has a dynamic range of 45 dB.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234360","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234360","","CMOS technology;Capacitors;Clocks;Energy consumption;Filters;Interference suppression;Operational amplifiers;Pacemakers;Stability;Topology","CMOS analogue integrated circuits;analogue processing circuits;integrating circuits;low-power electronics;medical signal processing;operational amplifiers;pacemakers;sigma-delta modulation;switched capacitor filters","/spl Sigma//spl Delta/ modulator;0.35 micron;0.5 muW;0.9 V;CMOS single-switched-op-amp signal-conditioning system;dynamic range;half-delay SC integrators;integrated switched-op-amp filter;pacemaker applications;power-efficient single op-amp architecture;switched-capacitor signal-conditioning system","","3","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 10GHz TCP offload accelerator for 10Gb/s Ethernet in 90nm dual-V/sub T/ CMOS","Hoskote, Y.; Erraguntla, V.; Finan, D.; Howard, J.; Klowden, D.; Narendra, S.; Ruhl, G.; Tschanz, J.; Vangal, S.; Veeramachaneni, V.; Wilson, H.; Jianping Xu; Borkar, N.","Microprocessor Res. Labs, Intel, Hillsboro, OR, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","258","492 vol.1","This prototype offloads TCP input processing on minimum packet sizes at wire speed for 10Gb/s Ethernet. The design employs a 10GHz core with a specialized instruction set and includes hardware support for dynamically reordering packets. In a 90nm dual-V/sub T/ CMOS process, the 8mm/sup 2/ chip has 260K transistors. Simulation predicts a power dissipation of 1.9W at 1.2V and 10GHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234292","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234292","","CADCAM;Computer aided manufacturing;Ethernet networks;Frequency;Hardware;Out of order;Protocols;Prototypes;Read only memory;Wire","CMOS digital integrated circuits;local area networks;microprocessor chips;transport protocols","1.2 V;1.9 W;10 GHz;10 Gbit/s;90 nm;Ethernet;TCP offload accelerator;dual-V/sub T/ CMOS process;dynamic packet reordering;instruction set;microprocessor chip","","3","6","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Direct-conversion CMOS transceiver with automatic frequency control for 802.11a wireless LANs","Behzad, A.; Lin, L.; Shi, Z.M.; Anand, S.; Carter, K.; Kappes, M.; Lin, E.; Nguyen, T.; Yuan, D.; Wu, S.; Wong, Y.C.; Fong, V.; Rofougaran, A.","Broadcom, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","356","499 vol.1","A 11.7mm/sup 2/ 5GHz direct-conversion 0.18/spl mu/m CMOS transceiver achieves a sensitivity of -93dBm, a system NF of 4.5dB (high gain), and IIP3 of -4.8dBm (low gain). Dissipation is 150mW in RX mode and 380mW while transmitting 15dBm OFDM signal.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234333","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234333","","Automatic frequency control;Baseband;Calibration;Local area networks;Noise measurement;OFDM;Oscillators;Radio frequency;Transceivers;Wireless LAN","CMOS integrated circuits;OFDM modulation;UHF integrated circuits;automatic frequency control;transceivers;wireless LAN","0.18 micron;150 mW;380 mW;4.5 dB;5 GHz;IIP3;OFDM signal;RX mode;automatic frequency control;direct-conversion CMOS transceiver;sensitivity;system NF;wireless LANs","","27","2","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"E2 will MEMS, imagers, and displays, be key to the growth of the IC industry?","Najafi, K.; Wise, K.","University of Michigan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264003","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264003","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"CMOS differential LC oscillator with suppressed up-converted flicker noise","Ismail, A.; Abidi, A.A.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","98","99 vol.1","A 1.5GHz CMOS differential VCO reduces the spectral density of up-converted flicker noise by 20dB, thereby reaching the phase noise target of -105dBc/Hz at 50kHz offset required for the PDC receive VCO. Flicker noise is suppressed by this amount across almost the entire tuning range from 1.43 to 1.64GHz, while drawing 6mA from a 2.7V supply.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234224","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234224","","1f noise;Capacitors;Circuit noise;Frequency modulation;Phase noise;Resistors;Tail;Tuning;Voltage;Voltage-controlled oscillators","CMOS analogue integrated circuits;UHF integrated circuits;UHF oscillators;circuit tuning;phase noise;voltage-controlled oscillators","1.43 to 1.64 GHz;1.5 GHz;2.7 V;6 mA;CMOS;PDC receive VCO;differential LC oscillator;phase noise target;spectral density;suppressed up-converted flicker noise;tuning range","","36","4","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 5.6 ns random cycle 144 Mb DRAM with 1.4 Gb/s/pin and DDR3-SRAM interface","Pilo, H.; Anand, D.; Barth, J.; Burns, S.; Corson, P.; Covino, J.; Houghton, R.; Lamphier, S.","IBM Microeletronics, Essex Junction, VT, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","308","495 vol.1","A 144 Mb DRAM operates at a random cycle of 5.6 ns and is capable of producing data rates of 1.4 Gb/s/pin. The 121 mm/sup 2/ die is fabricated in a 0.13 /spl mu/m logic-based process. The cycle-time is achieved using an early-write sensing technique. Dynamic-precharge decoding and improved data-formatting circuits produce latencies of 5.0 ns.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234311","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234311","","Bandwidth;Clocks;Copper;Delay;FETs;Integrated circuit interconnections;Microelectronics;Protocols;Random access memory;Timing","CMOS memory circuits;DRAM chips;SRAM chips;timing","0.13 micron;0.13 mm logic-based process;144 Mb DRAM;144 Mbit;5 ns;5.6 ns;5.6 ns random cycle;DDR3-SRAM interface;data rates;data-eye window;data-formatting circuits;dynamic-precharge decoding;early-write sensing technique;latencies;timing diagrams","","4","3","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Table of contents ISSCC 50th anniversary supplement 1954-2003","","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","8","8","Presents the table of contents of the proceedings.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264023","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264023","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1 1/4 inch 8.3M pixel digital output CMOS APS for UDTV application","Takayanagi, I.; Shirakawa, M.; Mitani, K.; Sugawara, M.; Iversen, S.; Moholt, J.; Nakamura, J.; Fossum, E.R.","Micron Imaging, Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","216","217 vol.1","A 3936/spl times/2196 pixel CMOS APS has a 10 b column-based ADC. It operates at 49.5 MHz in a progressive scanning mode at 60 frames/s and achieves a 2000 TV line resolution, sensitivity of 4200 b/lux-s, and power consumption of less than 760 mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234273","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234273","","CMOS image sensors;CMOS technology;Circuits;Optical filters;Optical noise;Optical sensors;Pixel;Random access memory;Timing;Voltage","CMOS image sensors;analogue-digital conversion;high definition television","1.25 inch;10 b column-based ADC;2000 TV line resolution;2196 pixel;3936 pixel;760 mW;8643456 pixel;UDTV application;digital output CMOS APS;digital-output CMOS image sensor;power consumption;progressive scanning mode;sensitivity;ultra-high definition imaging sensors","","11","2","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator","Dezzani, A.; Andre, E.","Central R&D, STMicroelectronics, Crolles, France","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","58","59 vol.1","A dual-mode /spl Sigma//spl Delta/ modulator is designed to meet the specifications of a WCDMA/GPRS receiver and is composed of a single-bit second-order modulator followed by a multi-bit stage that adapts performance to broadband signals. The modulator achieves 82dB and 70dB of dynamic range over bandwidths of 100kHz and 1.92MHz, respectively, and dissipates 4.3mW from a 1.2V supply. The circuit is implemented in 0.13/spl mu/m CMOS technology and occupies an active area of 0.2mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234206","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234206","","Capacitance;Delta modulation;Digital modulation;Dynamic range;Energy consumption;Ground penetrating radar;Linearity;Multi-stage noise shaping;Multiaccess communication;Operational amplifiers","CMOS integrated circuits;code division multiple access;mobile radio;packet radio networks;radio receivers;sigma-delta modulation","0.13 micron;1.2 V;1.92 MHz;100 kHz;4.3 mW;CMOS technology;WCDMA/GPRS receiver;dual-mode sigma-delta modulator;dynamic range","","22","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 0.24/spl mu/m 2.0V 1T1MTJ 16kb NV magnetoresistance RAM with self reference sensing","Gitae Jeong; Wooyoung Cho; Sujin Ahn; Hongsik Jeong; Gwanhyeob Koh; Youngnam Hwang; Kinam Kim","Samsung Electron., Yongin, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","280","281 vol.1","A non-volatile 16kb magneto-RAM with a 0.24/spl mu/m design rule uses a self reference sensing scheme for reliable sensing margin. This sensing method is achieved by storing the voltage of the magneto-tunnel junction (MTJ) and afterwards storing a reference voltage of the same MTJ (self-reference), thus eliminating variation in tunneling oxide thickness. Cell size is 2.06/spl mu/m/sup 2/ and read access is 120ns.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234301","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234301","","Antiferromagnetic materials;Current supplies;Driver circuits;Magnetic tunneling;Magnetoresistance;Production;Pulse amplifiers;Random access memory;Very large scale integration;Voltage","magnetic storage;magnetic tunnelling;magnetoresistive devices;random-access storage","0.24 micron;16 kbit;2.0 V;magnetic tunnel junction;nonvolatile magnetoresistance RAM;self-reference sensing;tunneling oxide thickness","","4","4","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"512 Mb PROM with 8 layers of antifuse/diode cells","Crowley, M.; Al-Shamma, A.; Bosch, D.; Farmwald, M.; Fasoli, L.; Ilkbahar, A.; Johnson, M.; Kleveland, B.; Lee, T.; Tz-yi Liu; Quang Nguyen; Scheuerlein, R.; So, K.; Thorp, T.","Matrix Semicond., Santa Clara, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","284","493 vol.1","A 3.3 V, 512 Mb PROM uses a transistorless memory cell containing an antifuse and diode. A bit area of 1.4F/sup 2/ including all overhead is achieved by stacking cells 8 high above the 0.25 /spl mu/m CMOS substrate. Read bandwidth is 1 MB/s and write bandwidth is 0.5 MB/s. A 72 b Hamming code provides fault tolerance.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234303","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234303","","Anodes;Cathodes;Circuits;Decoding;Noise cancellation;Operational amplifiers;PROM;Semiconductor devices;Semiconductor diodes;Semiconductor materials","CMOS memory circuits;PROM;error correction codes;fault tolerant computing","0.25 micron;0.5 MB/s;1 MB/s;3.3 V;512 Mbit;72 bit;CMOS substrate;Hamming code;PROM;antifuse/diode cells;fault tolerance;stacked cells;transistorless memory cell","","12","75","2","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A multi standard single-chip transceiver covering 5.15 to 5.85GHz","Schwanenberger, T.; Ipek, M.; Roth, S.; Schemmann, H.","ICDH, Thomson, Villingen, Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","350","498 vol.1","This transceiver achieves a transmit 1dB output compression point of +15dBm, and the overall receiver noise figure is 5dB. A power gain range of >45dB/65dB for transmit/receive and a PLL synthesizer frequency range of 4.9 to 5.85GHz with -79dBc/Hz phase noise at 10kHz offset have been measured. The IC is realized in 0.5/spl mu/m SiGe BICMOS technology and occupies 17mm/sup 2/.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234330","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234330","","BiCMOS integrated circuits;Frequency measurement;Frequency synthesizers;Gain measurement;Noise figure;Noise measurement;Phase locked loops;Phase noise;Power measurement;Transceivers","BiCMOS integrated circuits;Ge-Si alloys;MMIC;frequency synthesizers;integrated circuit noise;phase locked loops;phase noise;transceivers","0.5 micron;4.9 to 5.85 GHz;5 dB;5.15 to 5.85 GHz;BiCMOS technology;PLL synthesizer frequency range;SiGe;multi standard single-chip transceiver;output compression point;overall receiver noise figure;phase noise;power gain range","","9","","5","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An on-chip high speed serial communication method based on independent ring oscillators","Kimura, S.; Hayakawa, T.; Horiyama, T.; Nakanishi, M.; Watanabe, K.","Waseda Univ., Kitakyushu, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","390","391 vol.1","An on-chip module to module serial data transfer method uses parallel-to-serial conversion with a high frequency clock generated by internal ring oscillators. Both sender and receiver have their own rings which are synchronized by a one bit control line. A 7.84mm/sup 2/ prototype in 0.18/spl mu/m technology operates from a 1GHz clock.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234350","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234350","","Clocks;Communication system control;Counting circuits;Crosstalk;Frequency synchronization;Ring oscillators;Shift registers;Timing;Very large scale integration;Wiring","clocks;data communication;high-speed integrated circuits;integrated circuit interconnections;oscillators;synchronisation","0.18 micron;1 GHz;control line;high-frequency clock;high-speed serial communication;on-chip intra-module serial data transfer;parallel-to-serial conversion;ring oscillator;synchronization","","12","1","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Low-noise monolithic oscillator with an integrated three-dimensional inductor","Van Schuylenbergh, K.; Griffiths, B.; Chua, C.L.; Fork, D.K.; Jeng-Ping Lu","PARC, Palo Alto, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","392","501 vol.1","A balanced silicon BiCMOS oscillator using self-assembled curled circular spring 3D inductor with peak Q of 40 reduces phase noise by 12.3dB at 100kHz offset compared to conventional planar spiral inductor approach. The addition of a 5/spl mu/m copper underlayer raises Q to 85.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234351","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234351","","Active inductors;Atomic layer deposition;Circuit testing;Coils;Mobile communication;Q factor;Radio frequency;Springs;Substrates;Voltage-controlled oscillators","BiCMOS integrated circuits;Q-factor;inductors;integrated circuit noise;oscillators;phase noise;self-assembly","Cu;Q-factor;balanced silicon BiCMOS oscillator;copper underlayer;integrated three-dimensional inductor;low-noise monolithic oscillator;phase noise;self-assembled curled circular spring 3D inductor","","5","","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 1.5V 45mW direct conversion WCDMA receiver IC in 0.13/spl mu/m CMOS","Rogin, J.; Kouchev, I.; Qiuting Huang","Integrated Syst. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","268","493 vol.1","A complete WCDMA receiver IC is integrated in 0.13/spl mu/m CMOS. Circuit features include: 1.5V operation, high compression in FDD mode, base-band filter/AGC gain accuracy (70dB/spl plusmn/0.2dB), cutoff frequency accuracy (/spl plusmn/1.5%) and low output offset (<20mV). Overall NF is 6.5dB, IIP3 = -9dBm, IIP2 = 27dBm and power consumption is 45mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234296","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234296","","1f noise;Baseband;CMOS integrated circuits;CMOS technology;Degradation;Filters;Multiaccess communication;Noise measurement;Radio frequency;Testing","CMOS integrated circuits;cellular radio;code division multiple access;low-power electronics;radio receivers;radiofrequency integrated circuits","0.13 micron;1.5 V;45 mW;6.5 dB;70 dB;CMOS IC;FDD mode;cellular communication;direct conversion WCDMA receiver;low-power RFIC","","8","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A MOS capacitor-based discrete-time parametric amplifier with 1.2 V output swing and 3/spl mu/W power dissipation","Ranganathan, S.; Tsividis, Y.","Columbia Univ., New York, NY, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","406","502 vol.1","Experimental results are reported for an amplifier based on a little-known effect in MOS capacitors: a voltage sampled on the gate rises when the channel charge is pulled out. It is demonstrated that this phenomenon can be used to provide micro-power, low-gain, and low-noise signal amplification.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234357","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234357","","Boosting;Differential amplifiers;MOS capacitors;MOS devices;MOSFET circuits;Power amplifiers;Power dissipation;Switches;Testing;Voltage","MOS analogue integrated circuits;MOS capacitors;discrete time systems;feedback amplifiers;low-power electronics","1.2 V;3 muW;MOS capacitor-based discrete-time parametric amplifier;channel charge;low-gain signal amplification;low-noise signal amplification;micro-power amplification;power dissipation","","8","3","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"E1 analog IP - stairway to SoC heaven?","Koch, R.J.; Dielacher, F.","Infineon Technologies","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","1","2","Presents a summary of evening session topics.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264002","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264002","","","","","","1","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"ISSCC - the later years","Pricer, D.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","15","17","Discusses the ISSCC conference proceedings and its historical development.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264026","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264026","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Welcome","Trnka, J.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","9","9","Presents the welcome message to the conference proceedings.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264024","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264024","","","","","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction","Cheung, T.S.D.; Long, J.R.; Vaed, K.; Volant, R.; Chinthakindi, A.; Schnabel, C.M.; Florkey, J.; Stein, K.","Toronto Univ., Ont., Canada","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","396","501 vol.1","Transmission lines are implemented using an all-copper backend developed for RF and microwave applications. Wavelength reduction is used to achieve a Q factor >20 from 20GHz to 40GHz, about three times higher than conventional transmission lines implemented with the same technology. It has 0.3dB/mm loss, and reduces the wavelength of a conventional transmission line by half thereby minimizing the space for on-chip microwave devices.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234353","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234353","","Attenuation;Conductors;Coplanar waveguides;Copper;Dielectric substrates;Frequency;Integrated circuit interconnections;Semiconductivity;Silicon;Strips","MIMIC;Q-factor;copper;high-frequency transmission lines;integrated circuit interconnections","20 to 40 GHz;Cu;MM-wave integrated circuit;Q-factor;all-copper technology;on-chip interconnect;transmission line;wavelength reduction","","43","41","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 512kb cross-point cell MRAM","Sakimura, N.; Sugibayashi, T.; Honda, T.; Miura, S.; Numata, H.; Hada, H.; Tahara, S.","Silicon Syst. Res. Labs., NEC, Sagamihara, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","278","279 vol.1","A 512kb MRAM comprising cross-point cells, magnetic tunnel junctions, bit lines and word lines is designed using a 0.25/spl mu/m CMOS and a 0.6/spl mu/m MRAM process. The design provides a new sensing method without a large area overhead despite a low current cross-point signal. The MRAM operates with read access time of 1.0/spl mu/s at 2.5V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234300","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234300","","Capacitors;Circuits;Costs;Decoding;Electric resistance;Magnetic separation;Magnetic tunneling;Polarization;Switches;Voltage","CMOS memory circuits;magnetic storage;magnetic tunnelling;random-access storage","0.25 micron;0.6 micron;2.5 V;512 kbit;CMOS MRAM;bit line;cross-point cell;magnetic tunnel junction;nonvolatile memory;sensing method;word line","","11","11","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A dual mode 802.11b/Bluetooth radio in 0.35/spl mu/m CMOS","Darabi, H.; Chiu, J.; Khorram, S.; Kim, H.; Zhimin Zhou; Lin, E.; Shan Jiang; Evans, K.; Chien, E.; Ibrahim, B.; Geronaga, E.; Tran, L.; Rofougaran, R.","Broadcom Corp., El Segundo, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","86","479 vol.1","A dual-mode CMOS 2.4GHz transceiver consumes 65mA in RX and 78mA in TX from a 3V supply. The receiver achieves a typical sensitivity of -88dBm at 11Mb/s for 802.11b, and -83dBm for Bluetooth mode. The receiver minimum IIP3 is -8dBm, and the transmitter delivers a nominal output power of 0dBm, with a power control range of 20dB in 2dB steps.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234218","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234218","","Bluetooth;Clocks;Energy consumption;Frequency shift keying;Frequency synthesizers;Local area networks;Radio transmitters;Signal generators;Software standards;Spread spectrum communication","Bluetooth;CMOS integrated circuits;low-power electronics;transceivers;voltage-controlled oscillators;wireless LAN","0.35 micron;11 Mbit/s;2.4 GHz;3 V;65 mA;78 mA;CMOS;dual mode 802.11b/Bluetooth radio;minimum IIP3;nominal output power;power control range;sensitivity;transceiver","","10","3","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 250MHz direct digital frequency synthesizer with /spl Sigma//spl Delta/ noise shaping","Yongchul Song; Beomsup Kim","KAIST, Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","472","509 vol.1","A 14b direct digital frequency synthesizer in 0.25/spl mu/m CMOS uses a 2b second-order /spl Sigma//spl Delta/ modulator. The /spl Sigma//spl Delta/ noise shaping significantly reduces spurs caused by phase truncation and the measured SFDR is >110dB. The prototype IC consumes 100mW with a 2.5V supply and works to 250MHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234392","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234392","","Digital-analog conversion;Digital-to-frequency converters;Dynamic range;Frequency control;Frequency synthesizers;Hardware;Multiaccess communication;Noise shaping;Quantization;Tuning","CMOS digital integrated circuits;direct digital synthesis;sigma-delta modulation","/spl Sigma//spl Delta/ noise shaping;0.25 micron;100 mW;2.5 V;250 MHz;CMOS;SFDR;direct digital frequency synthesizer;phase truncation;second-order /spl Sigma//spl Delta/ modulator;spurs","","9","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"SiGe pin-photodetectors integrated on silicon substrates for optical fiber links","Wohl, G.; Parry, C.; Kasper, E.; Jutzi, M.; Berroth, M.","Inst. of Semicond. Eng., Stuttgart Univ., Germany","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","374","375 vol.1","100% Ge pin-photodetectors grown on SiGe strain relaxed buffer (SRB) layers are presented, For integrated detectors the SRB layer growth as well as the subsequent SiGe photodiode technology processing must be compatible with standard CMOS technology. DC photoresponsivities of 145 mA/W at 1.3 /spl mu/m and 25 mA/W at 1.55 /spl mu/m can be achieved. In first experiments the 100% Ge pin-photodetector exhibits an RC limited 3-dB opto-electrical bandwidth of 0.9 GHz.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234341","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234341","","Buffer layers;CMOS technology;Germanium silicon alloys;Optical buffering;Optical fiber communication;Optical fibers;Photodetectors;Photodiodes;Silicon germanium;Substrates","CMOS integrated circuits;Ge-Si alloys;integrated optoelectronics;optical receivers;p-i-n photodiodes;photodetectors","0.9 GHz;1.3 micron;1.55 micron;CMOS technology compatibility;DC photoresponsivities;RC limited 3-dB opto-electrical bandwidth;Si;Si substrates;SiGe;SiGe photodiode technology processing;SiGe pin-photodetectors;SiGe strain relaxed buffer layers;integrated detectors;optical fiber links","","1","1","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An active range finder with the capability of -18dB SBR, 48dB dynamic range and 120 /spl times/ 110 pixel resolution","Oike, Y.; Ikeda, M.; Asada, K.","Dept. of Electron. Eng., Univ. of Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","208","488 vol.1","The active range finder with 120/spl times/110 pixels achieves a projected light detection with high SBR (Signal-to-Background Ratio). The sensing scheme realizes a selective light detection under -18 dB SBR with a dynamic range exceeding 48 dB. The maximum frame rate is 2000 frames/s and the maximum range error is 1.5 mm at a distance of 1000 mm.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234270","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234270","","Automotive engineering;Circuits;Dynamic range;Eyes;Frequency modulation;Humans;Lighting;Optical modulation;Vehicle safety;Voltage","CMOS image sensors;distance measurement;image resolution","1000 mm;110 pixel;120 pixel;13200 pixel;CMOS process;active range finder;dynamic range;maximum frame rate;maximum range error;projected light detection;selective light detection;sensing scheme;signal-to-background ratio","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A clock skew absorbing flip-flop","Nedovic, N.; Oklobdzija, V.G.; Walker, W.W.","Fujitsu Labs. of America, Sunnyvale, CA, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","342","497 vol.1","A 0.11/spl mu/m 1.2V CMOS flip-flop absorbs up to 50ps of clock skew. Measured results confirm 27% delay and 33% energy-delay product improvement over previously reported flip-flops, regardless of clock skew.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234326","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234326","","Absorption;Clocks;Delay effects;Flip-flops;Laboratories;Logic;Pulse generation;Switches;Synchronization;Testing","CMOS logic circuits;flip-flops;sequential circuits","0.11 micron;1.2 V;CMOS;clock skew absorbing flip-flop;delay;energy-delay product improvement","","13","6","7","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Low-power interface circuits for bio-implantable microsystems","Yu, H.; Najafi, K.","Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","194","487 vol.1","Low-power interface circuits used in wireless bio-implantable microsystems are described. Regulators have line regulation of 3mV/V, load regulation of 8mV/mA, and ripple rejection of 45dB. An ASK demodulator achieves a bit rate of 60kb/s, and the frequency of the recovered clock reaches 10MHz. An on-chip active transmitter achieves a bit rate of 2Mb/s. Total power dissipation is 2.17mW for a 4.84mm/sup 2/ IC fabricated in 0.8/spl mu/m CMOS.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234263","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234263","","Amplitude shift keying;Circuits;Clocks;Coils;Data communication;Implants;Radio frequency;Regulators;Transmitters;Voltage","CMOS integrated circuits;amplitude shift keying;biomedical electronics;demodulators;low-power electronics;prosthetics","0.8 micron;10 MHz;2 Mbit/s;2.17 mW;ASK demodulator;CMOS;bio-implantable microsystems;bit rate;line regulation;load regulation;low-power interface circuits;on-chip active transmitter;power dissipation;recovered clock;ripple rejection","","34","","3","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A multi-context 6.4Gb/s/channel on-chip communication network using 0.18/spl mu/m Flash-EEPROM switches and elastic interconnects","Borgatti, M.; Auricchio, C.; Pelliconi, R.; Canegallo, R.; Gazzina, C.; Tosoni, A.; Rolandi, P.L.","STMicroelectronics, Agrate Brianza, Italy","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","466","508 vol.1","A multi-context programmable on-chip communication network is implemented using a matrix of Flash-EEPROM pass-transistor switches (FPT) in a 0.18/spl mu/m technology. The prototype 8-context, 8/spl times/8 64b crossbar includes 576k FPT and >8k bi-directional tristate repeaters in an area of 1.38mm/sup 2/. Based on 2/spl times/2 building blocks, wave pipelining and elastic interconnect, data is transferred at 6.4Gb/s per channel, with independent clocks at both ends.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234389","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234389","","Clocks;Communication networks;Communication switching;Integrated circuit interconnections;Network-on-a-chip;Protocols;Switches;Threshold voltage;Transmitters;Voltage control","clocks;flash memories;integrated circuit design;integrated circuit interconnections;multiplexing equipment;repeaters","0.18 micron;6.4 Gbit/s;64 bit;Flash-EEPROM switches;bi-directional tristate repeaters;crossbar;elastic interconnects;independent clocks;multi-context programmable network;on-chip communication network;pass-transistor switches;wave pipelining","","0","4","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 10 b 150 MS/s 123 mW 0.18 /spl mu/m CMOS pipelined ADC","Sang-Min Yoo; Jong-Bum Park; Hee-Suk Yang; Hyuen-Hee Bae; Kyoung-Ho Moon; Ho-Jin Park; Seung-Hoon Lee; Jae-Hwui Kim","Samsung Electron., Yongin, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","326","497 vol.1","A 10 b 150 MHz multi-bit-per-stage single-channel CMOS pipelined ADC, incorporating temperature- and supply-insensitive CMOS references and improved gate-bootstrapping techniques for a wideband SHA, achieves a SNDR of 52 dB and SFDR of 65 dB at 150 MS/s. The ADC, fabricated in 0.18 /spl mu/m CMOS, occupies an active die area of 2.2 mm/sup 2/ and consumes 123 mW at 1.8 V.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234319","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234319","","Breakdown voltage;Capacitors;Clocks;Current supplies;MOS devices;Power supplies;Sampling methods;Switches;Switching circuits;Wireless networks","CMOS integrated circuits;analogue-digital conversion;bootstrap circuits;low-power electronics;pipeline processing;reference circuits;signal sampling","0.18 /spl mu/m CMOS;0.18 micron;1.8 V;10 bit;123 mW;150 MHz;CMOS pipelined ADC;SFDR;SNDR;active die area;gate-bootstrapping techniques;multi-bit-per-stage single-channel CMOS pipelined ADC;power consumption;supply-insensitive CMOS references;temperature-insensitive CMOS references;wideband SHA","","12","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A history of the European program committee at ISSCC","Van de Plassche, R.","","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","20","20","DIscusses a history of the European program committee at ISSCC.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1264029","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1264029","","","","","","1","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 2GHz 16dBm IIP3 low noise amplifier in 0.25/spl mu/m CMOS technology","Yong-Sik Youn; Jae-Hong Chang; Kwang-Jin Koh; Young-Jae Lee; Hyun-Kyu Yu","Electron. & Telecommun. Res. Inst., Daejeon, South Korea","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","452","507 vol.1","A 2GHz LNA implemented in a 0.25/spl mu/m CMOS technology delivers 14dB gain, 2.8dB NF and 16dBm IIP3. High linearity is obtained by a third-harmonic cancellation technique using a stacked triode structure with differential signals. The method, based on DC non-linear characteristics, improves delay equalization from DC-2GHz with a 17% power increase, 0.8dB gain reduction, and <0.1dB NF increase.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234383","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234383","","CMOS technology;Degradation;FETs;Linearity;Low-noise amplifiers;Noise figure;Semiconductor device noise;Semiconductor optical amplifiers;Topology;Voltage","CMOS analogue integrated circuits;UHF amplifiers;UHF integrated circuits;differential amplifiers;linearisation techniques","0.25 micron;14 dB;2 GHz;2.8 dB;CMOS technology;DC nonlinear characteristics;IIP3;delay equalization;differential signal;linearization technique;low-noise amplifier;stacked triode structure;third-harmonic cancellation","","23","2","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"Prospects of gigascale integration (GSI) beyond 2003","Meindl, J.D.; De, V.K.; Agrawal, B.","Rensselaer Polytech. Inst., Troy, NY, USA","Solid-State Circuits Conference, 1993. Digest of Technical Papers. 40th ISSCC., 1993 IEEE International","20020806","1993","","","124","125","The authors suggest that beyond 2003, further opportunities for GSI will be governed by a hierarchy of theoretical and practical limits whose levels can be codified as: (1) fundamental, (2) material, (3) device, (4) circuit, and (5) system. Theoretical limits are elucidated by plotting the average power dissipation during a binary switching transition of a logic gate P versus the corresponding gate delay time t/sub d/ and the reciprocal length squared of an interconnect versus the response time of the interconnect circuit. Using both the hierarchy of theoretical limits and the history of practical limits as guides, a one-billion-transistor chip is again projected by the year 2000 and the possibility of a one-trillion-transistor chip by the year 2020 is suggested.<<ETX>>","","0-7803-0987-1","","10.1109/ISSCC.1993.280057","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=280057","","Delay;Electron devices;Integrated circuit modeling;MESFET integrated circuits;MODFET circuits;MODFET integrated circuits;MOSFET circuits;Solid modeling;Solid state circuits;Threshold current","integrated circuit technology;monolithic integrated circuits;technological forecasting","GSI;average power dissipation;binary switching transition;gate delay time;gigascale integration;interconnect circuit;logic gate;one-billion-transistor chip;one-trillion-transistor chip;practical limits;theoretical limits","","9","","15","","","24-26 Feb. 1993","24 Feb 1993-26 Feb 1993","IEEE","IEEE Conference Publications"
"Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance","Bowman, K.A.; Tschanz, J.W.; Nam Sung Kim; Lee, J.C.; Wilkerson, C.B.; Lu, S.L.; Karnik, T.; De, V.K.","Intel, Hillsboro, OR","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090304","2008","","","402","623","Microprocessor clock frequency (FCLK) is traditionally determined based on maximum supply voltage (Vcc) droop and temperature specifications. Since typical usage patterns usually run at nominal Vcc and temperature, these infrequent dynamic variations severely limit FCLK. The concept of timing-error detection and correction in previous work by Ernst, D., et al, (2003) is extended and implemented in a test-chip in 65nm CMOS in Bai, P., et al, (2004) to explore the effectiveness of resilient circuits in eliminating Vcc and temperature FCLK guardbands as well as exploiting path-activation probabilities to maximize throughput (TP).","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523227","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523227","","Clocks;Delay;Energy efficiency;Error analysis;Gain measurement;Metastasis;Pipelines;Solid state circuits;Temperature distribution;Timing","CMOS integrated circuits;clocks;error detection;microprocessor chips;timing circuits","CMOS;dynamic-variation tolerance;infrequent dynamic variations;instruction-replay-based recovery circuits;metastability-immune timing-error detection;microprocessor clock frequency;path-activation probability;resilient circuits;supply voltage droop;test-chip","","27","7","6","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"50 Years of ISSCC history","","","Solid-State Circuits Society Newsletter, IEEE","20130419","2003","8","3","1","6","Back in 1954, the organizers of what would become the International Solid-State Circuits Conference did not know they were founding an international conference, or even an annual event. The only international presence at the first conference consisted of one attendee each from Canada and Japan. That perspective changed rapidly over the first few years. The first overseas papers appeared in 1958. In I960, after experimenting with almost-yearly title changes, the organizers settled on the present International title of the conference.","1098-4232","","","10.1109/N-SSC.2003.6499972","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6499972","","","","","","0","","","","","July 2003","","IEEE","IEEE Journals & Magazines"
"A single-chip band-segmented-transmission OFDM demodulator for digital terrestrial television broadcasting","Ohwada, H.; Yoshida, M.; Ohtaka, N.; Hamaminato, M.; Hatta, K.; Tamamura, M.; Otobe, Y.","Fujitsu Labs. Ltd., Kanagawa, Japan","Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International","20020807","2001","","","334","335","In Japan, Digital Terrestrial Television Broadcasting (DTTB) is to be launched in 2003. Although this launch is several years later than in the U.S. and Europe, it has features capable of accommodating a variety of broadcasting services. These features include, for example, flexible use of transmission capacity and robust mobile reception, in addition to common services such as high-definition TV (HDTV) and multiple standard definition TV (SDTV). To meet these requirements, DTTB in Japan has adopted orthogonal frequency division multiplexing (OFDM) with band segmented transmission for modulation and multiplexing. This single-chip OFDM demodulator, offers a variety of services, such as multi-layer transmission and mobile reception.","0193-6530","0-7803-6608-5","","10.1109/ISSCC.2001.912662","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=912662","","Decoding;Demodulation;Error correction;HDTV;Large scale integration;OFDM modulation;Robustness;Signal detection;Signal processing;TV broadcasting","OFDM modulation;demodulators;digital television;high definition television;television broadcasting","Japan;band-segmented-transmission OFDM demodulator;broadcasting services;digital terrestrial television broadcasting;high-definition TV;multi-layer transmission;multiple standard definition TV;orthogonal frequency division multiplexing;robust mobile reception;transmission capacity","","0","2","","","","7-7 Feb. 2001","05 Feb 2001-07 Feb 2001","IEEE","IEEE Conference Publications"
"AdCom report","","","Solid-State Circuits Society Newsletter, IEEE","20130419","2003","8","2","14","14","The SSCS Administrative Committee (AdCom) met 9 February 2003 in San Francisco prior to the ISSCC. At the meeting the AdCom endorsed the continued technical cosponsorship of a number of important circuit-related specialty conferences: the Integrated Circuit Computer-Aided Design Conference (ICCAD), the International Symposium on Low-Power Electronic Design Conference (ISLPED), RF Integrated Circuits Conference (RFIC), Design Automation Conference (DAC), and the Asian Pacific Application-Specific Integrated Circuit Conference (AP-ASIC). See the events calendar on page 16 for dates and URLs of these conferences. The SSCS is not participating financially in these conferences but looks forward to publicizing calls for papers, promoting these events among our members, and contributing to the technical success of these meetings.","1098-4232","","","10.1109/N-SSC.2003.6499966","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6499966","","","","","","0","","","","","April 2003","","IEEE","IEEE Journals & Magazines"
