<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Reference//EN?><?doctype-system reference.dtd?><reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" domains="(topic reference) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="ste1440492981297" xml:lang="en-us" xtrc="reference:1;3:194" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
  <title class="- topic/title " xtrc="title:1;4:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Data prefetching</title><titlealts class="- topic/titlealts "/>
  
  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;6:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">This section describes the data prefetching behavior for the <ph class="- topic/ph " xtrc="ph:1;6:126" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><keyword class="- topic/keyword " xtrc="keyword:1;6:160" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:1;6:197" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:2;6:252" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">‑A76</keyword></ph> core.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;7:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>
  </prolog>
  <refbody class="- topic/body        reference/refbody " xtrc="refbody:1;10:59" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
    <section class="- topic/section " xtrc="section:1;11:39" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
      <title class="- topic/title " xtrc="title:2;12:37" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Preload instructions</title>
      <p class="- topic/p " xtrc="p:1;13:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">The <ph class="- topic/ph " xtrc="ph:2;13:57" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><keyword class="- topic/keyword " xtrc="keyword:3;13:91" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:2;13:128" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:4;13:183" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">‑A76</keyword></ph>
        <term class="- topic/term " keyref="core" xtrc="term:1;14:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">core</term> supports the <term class="- topic/term " keyref="aarch64" xtrc="term:2;14:77" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">AArch64</term> <term class="- topic/term " xtrc="term:3;14:120" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Prefetch Memory</term> (<codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:1;14:184" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">PRFM</codeph>) instructions and the <term class="- topic/term " keyref="aarch32" xtrc="term:4;14:243" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">AArch32</term> <term class="- topic/term " xtrc="term:5;14:286" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Prefetch
          Data</term> (<codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:2;15:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">PLD</codeph>) and  <term class="- topic/term " xtrc="term:6;15:111" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Preload Data
            With Intent To Write</term> (<codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:3;16:82" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">PLDW</codeph>) instructions. These
        instructions signal to the memory system that memory accesses from a specified address are
        likely to occur soon. The memory system acts by taking actions that aim to reduce the
        latency of the memory access when they occur. <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:4;19:95" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">PRFM</codeph>
        instructions perform a lookup in the cache, and if they miss and are to a <term class="- topic/term " keyref="cacheable" xtrc="term:7;20:108" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">cacheable</term> address,
        a linefill starts. However, the <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:5;21:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">PRFM</codeph> instruction retires
        when its linefill is started, rather than waiting for the linefill to complete. This enables
        other instructions to execute while the linefill continues in the background.</p>
      
      <p class="- topic/p " xtrc="p:2;25:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">The <term class="- topic/term " xtrc="term:8;25:61" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Preload Instruction</term> (<codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:6;25:129" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">PLI</codeph>) memory system hint performs preloading in the L2 cache for
         accesses if they miss in both the L1 instruction cache and L2 cache. Instruction
        preloading is performed in the background. </p>
      <p class="- topic/p " xtrc="p:3;28:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">For more information about prefetch memory and preloading caches, see the
        <cite class="- topic/cite " xtrc="cite:1;29:37" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><ph class="- topic/ph " xtrc="ph:3;29:61" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
                            <keyword class="- topic/keyword " xtrc="keyword:5;30:63" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:3;30:100" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword " xtrc="keyword:6;30:183" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Arm</keyword>v8, for <keyword class="- topic/keyword " xtrc="keyword:7;30:238" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
    
    <section class="- topic/section " xtrc="section:2;33:39" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
            <title class="- topic/title " xtrc="title:3;34:43" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Data <term class="- topic/term " keyref="prefetching" xtrc="term:9;34:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">prefetching</term> and monitoring</title>
            <p class="- topic/p " xtrc="p:4;35:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">The load-store unit includes a hardware prefetcher that is
                responsible for generating prefetches targeting both the L1 and the L2 cache. The
                load side prefetcher uses the <term class="- topic/term " keyref="virtualaddress" xtrc="term:10;37:77" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">virtual address</term> to prefetch to both the L1 and L2
                Cache. The store side prefetcher uses the <term class="- topic/term " keyref="physicaladdress" xtrc="term:11;38:90" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">physical address</term>, and only prefetches to
                the L2 Cache. </p>
            <p class="- topic/p " xtrc="p:5;40:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">The CPUECTLR register allows you to have some control over the prefetcher.
                See <xref class="- topic/xref " href="vrj1494872408498.xml" keyref="CpuectlrCpuExtendedControlRegister" type="reference" xtrc="xref:1;41:138" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><?ditaot usertext?>CPUECTLR_EL1, CPU Extended Control Register, EL1<desc class="- topic/desc " xtrc="desc:1;41:214" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">The CPUECTLR_EL1 provides additional <term class="- topic/term " outputclass="archterm" xtrc="term:12;41:302" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">IMPLEMENTATION DEFINED</term> configuration and control options 		for the .</desc></xref> for more information
                on the control of the prefetcher.</p>
            <p class="- topic/p " xtrc="p:6;43:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Use the prefetch memory system instructions for data  where
                short sequences or irregular pattern fetches are required.</p>
        </section>
    
    
    <section class="- topic/section " xtrc="section:3;48:39" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
      <title class="- topic/title " xtrc="title:4;49:37" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Data cache zero</title>
      <p class="- topic/p " xtrc="p:7;50:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">The Armv8-A architecture introduces a <term class="- topic/term " xtrc="term:13;50:95" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Data Cache Zero
          by Virtual Address</term> (<codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:7;51:78" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">DC ZVA</codeph>) instruction.</p>
      <p class="- topic/p " xtrc="p:8;52:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">In the <ph class="- topic/ph " xtrc="ph:4;52:60" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><keyword class="- topic/keyword " xtrc="keyword:8;52:94" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:4;52:131" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:9;52:186" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">‑A76</keyword></ph>
        , this enables a block of 64 bytes in memory, aligned to 64 bytes in size, to be
        set to zero. </p>
      <p class="- topic/p " xtrc="p:9;55:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">For more information, see the <cite class="- topic/cite " xtrc="cite:2;55:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><ph class="- topic/ph " xtrc="ph:5;55:111" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">
                            <keyword class="- topic/keyword " xtrc="keyword:10;56:63" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:5;56:100" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword " xtrc="keyword:11;56:183" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Arm</keyword>v8, for <keyword class="- topic/keyword " xtrc="keyword:12;56:238" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492981297.xml">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
  </refbody>
</reference>