# This script segment is generated automatically by AutoPilot

set id 1
set name nn_inference_fmul_32ns_32ns_32_4_max_dsp_1
set corename simcore_fmul
set op fmul
set stage_num 4
set max_latency -1
set registered_input 1
set impl_style max_dsp
set Futype4reduceCEFanout 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 32
set in0_signed 0
set in1_width 32
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 32
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_fmul] == "ap_gen_simcore_fmul"} {
eval "ap_gen_simcore_fmul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    style ${impl_style} \
    Futype4reduceCEFanout ${Futype4reduceCEFanout} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_fmul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op fmul
set corename FMul_maxdsp
if {${::AESL::PGuard_autocg_gen} && (${::AESL::PGuard_autocg_fpip} || ${::AESL::PGuard_autocg_fpv6en} || ${::AESL::PGuard_autocg_hpen})} {
if {[info proc ::AESL_LIB_XILINX_FPV6::fpv6_gen] == "::AESL_LIB_XILINX_FPV6::fpv6_gen"} {
eval "::AESL_LIB_XILINX_FPV6::fpv6_gen { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    style ${impl_style} \
    Futype4reduceCEFanout ${Futype4reduceCEFanout} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_XILINX_FPV6::fpv6_gen, check your platform lib"
}
}


set id 2
set name nn_inference_facc_32ns_32ns_1ns_32_6_no_dsp_1
set corename simcore_facc
set op facc
set stage_num 6
set max_latency -1
set registered_input 1
set impl_style no_dsp
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set ce_width 1
set ce_signed 0
set in_data_width 32
set in_data_signed 0
set in_last_width 1
set in_last_signed 0
set in_valid_width 1
set in_valid_signed 0
set out_data_width 32
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_facc] == "ap_gen_simcore_facc"} {
eval "ap_gen_simcore_facc { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    style ${impl_style} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    in_data_width ${in_data_width} \
    in_data_signed ${in_data_signed} \
    in_last_width ${in_last_width} \
    in_last_signed ${in_last_signed} \
    in_valid_width ${in_valid_width} \
    in_valid_signed ${in_valid_signed} \
    out_data_width ${out_data_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_facc, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op facc
set corename FAcc_nodsp
if {${::AESL::PGuard_autocg_gen} && (${::AESL::PGuard_autocg_fpip} || ${::AESL::PGuard_autocg_fpv6en} || ${::AESL::PGuard_autocg_hpen})} {
if {[info proc ::AESL_LIB_XILINX_FPV6::facc_gen] == "::AESL_LIB_XILINX_FPV6::facc_gen"} {
eval "::AESL_LIB_XILINX_FPV6::facc_gen { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    style ${impl_style} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    in_data_width ${in_data_width} \
    in_data_signed ${in_data_signed} \
    in_last_width ${in_last_width} \
    in_last_signed ${in_last_signed} \
    in_valid_width ${in_valid_width} \
    in_valid_signed ${in_valid_signed} \
    out_data_width ${out_data_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_XILINX_FPV6::facc_gen, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 36
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_0
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111111110100011011011011101" "10111111011010010111100111110101" "00111110100011001001101000001111" "10111110110110101001110100101110" "00111111101100101001010011100001" "00111111101100101101001100011001" "00111111010011111110010010110100" "00111110111101111101111101101011" "00111110000101001001101110110010" "00111111011000110100000101010010" "10111111110011000011101000010101" "10111101010111111101001011000010" "10111110100110000011101100110000" "00111110110000110001100010110111" "00111111010001110110010111010010" "00111111001110001000100101011001" "10111110101111111010011110010111" "00111111001010111001100111110100" "10111111010100000010000000110000" "10111111011001000100101101001011" "10111110111011101111000110000001" "10111111010001000011101110001101" "00111110110011101000100000101001" "00111110110000110011100101100101" "00111110111010110010101001001100" "10111110101010111101100110011111" "00111110001100010110111010100001" "00111110001100000001010111001000" "00111110011010011011011001011001" "00111110100000101011001001011000" "11000000011000100110111001100001" "10111111001000000101000101001011" "10111111000001100001110010001011" "00111110111010001010011101100110" "00111111010110001111011011111011" "10111111010110110010010000111111" "10111110100111011010001010111100" "10111110001100000111001011000111" "10111110010110100000100101101110" "00111110011001111110100101111011" "11000000010100110001010001101101" "00111110001011110101011100101001" "10111101101010101110111101110000" "00111100100010101110100010100011" "10111110010110010010010100110001" "10111110010010000101001011101001" "00111100110110011100001111011000" "00111101001010101010010001001101" "00111110110110101010001000010110" "00111110001001011001110111001010" "10111111110011010111110101101101" "00111110111011110101001101110001" "00111110001001010001010010001111" "10111101100001001110100000011111" "10111110000011101011110010000101" "10111110001000001001011010110010" "00111100011011010001100110000011" "00111101111011000001001100011000" "00111111001010011010111111001011" "10111101100011000010010001110111" "00111111011100101111110110100000" "10111110110011011111100101011001" "10111110110100001101001110011000" "00111011001000110110100111000001" "10111111001000010110100010001000" "00111110001000000010000100101110" "10111110010000000000111100110011" "00111101011000101001110011101000" "00111110000101111001011001110011" "10111111001101010011101011111101" "00111101101010001101010110011010" "00111110111010000110011110100101" "10111110000011101001100000000111" "10111110100101010010101110100101" "10111101101001101010001010011111" "00111111000001011111111001001110" "00111110110000001110000001100111" "00111110111000101101111000111111" "00111110111111110000011001101000" "00111111010010011110111010110010" "00111111011101111100111010010101" "00111110101111111011000100101110" "10111110010100011011101101101001" "10111110101001101001101000100110" "10111101000101000001111100110010" "00111110111010101010010111000101" "00111101111111011111100010101010" "00111101100110111011110000101100" "10111111001110011111011000111011" "00111111000101100101001110110000" "00111110100001001001111111100010" "10111111101100110110110110111011" "00111110101001010001000000100100" "00111110100010011011001100100101" "00111101000101011010110011111010" "00111110100100100000001110010011" "10111110010000101011110010010110" "00111111000100010010101111110011" "00111111101101111000010001100101" "10111111101111110110100001010101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 37
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_1
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111101100101101111110110000100" "10111111100001110100101001101111" "10111111010010101101010110100000" "10111111101101011101010011110001" "10111111001001100111110111011111" "10111111100011011010100011001011" "10111110111010001111010000110010" "10111110011011101111111111000101" "00111110101110010111000101000000" "00111111111010000101110100101010" "00111111001001000001100100100101" "00111111110111001000110000010111" "00111110110101010000110011111101" "00111101011010101101011111100010" "10111111000011001110011010001010" "00111110001000011101101111110011" "00111111000001000110001011100110" "00111110101111100000100001110110" "00111111010111010101111000100000" "00111111101011111011010100011110" "00111110110011111101010000000110" "00111111010111010110010110101000" "00111110010001010011100100011011" "10111110100100111011001101010000" "10111110111011100001010111001001" "00111101011001111001110110010110" "00111110010111011011111110001011" "00111110100100110011101100011011" "00111111000110110101001000110100" "00111111100001001000100011010111" "00111101101111111000010011110000" "00111110110100101111110111000110" "00111110000010101111001100011101" "10111110100010101011010011000111" "10111110010001111111110100010111" "00111110110001110011011010000100" "10111101101100101000010111010000" "10111110100110000110000110100101" "10111100101110011000000001111011" "00111110000110010001111010111000" "00111110101111000000101101010111" "00111110010000001000011100010110" "00111101101110011111001011111100" "00111101101011011110110000110101" "00111110110110100111110001101001" "10111110100011011011111011111001" "10111110100101011011000011111111" "10111111001011001000010011110110" "11000000000010000010000011011010" "10111111100100100110110111111011" "00111111101011001011111111001001" "00111110110101000111111011001111" "10111101111100111001101001110111" "10111110011011000001011110011000" "10111110000001111010101010011101" "10111110100011111011101011000111" "00111110100011101101101001111101" "00111111001111101011110011111101" "00111110100111001000010100101110" "10111111000111000100010011111110" "00111111010100101110111110101110" "00111110010011011101111100100101" "00111110100110001000110000010000" "00111110010100000001010101111111" "10111111000010111101110111101000" "00111110001000001111011010000110" "00111111010000001110111110000100" "00111110010011101000000010100111" "10111110101100110111000110010010" "10111111110100110111111100010100" "00111111011100100100111000110111" "10111111001100011010100010010000" "10111110100001111001001100000001" "00111110101100110001101010011110" "00111101111101000011000100011010" "00111110110001001011000001110100" "10111101100111100100010110011010" "00111110000011101000001001100001" "00111110110101110110110000000110" "10111111010011101010101111111011" "01000000001010100101111111010011" "10111111100110011010010101100100" "10111111100010101101001000100001" "10111110000011100110000001111011" "00111101010110101101001111100011" "00111111000001011111110011000000" "00111111001011110010011110100000" "00111110110011111010011001001100" "10111111001110110000000011011011" "10111111001100101011100001000010" "00111111100010001101010111010101" "00111110010001111110111101010110" "00111111101100111101001110101001" "00111111100001011011110111000100" "00111111011010110100000100100110" "00111111000101001100000101011001" "00111111010101101001110110111011" "00111110111101100001010111100111" "00111111100110101010100101101000" "10111111110010010111110010111011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 38
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_2
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111110100000111000110001011000" "10111111000101010111111111101010" "00111101111011000010101011000110" "10111110001101111010001011100001" "00111110100011101001100010000001" "00111111001100011111100110101010" "01000000000001110111101011100011" "00111111101100000100001011100100" "10111110010111111011100011101111" "10111100001110010111110101110010" "00111110110010101100101111101110" "00111110110001001100010111100101" "00111111110011010111111001000011" "00111111011001110010001000101001" "00111101101101011001011110000111" "10111101101101000000000110011000" "10111110111110010011000001100010" "00111101011010110010001010001000" "00111100000011001110101101011111" "10111111100000010100000111011001" "00111111110000110010111111101110" "00111111000100010001101100100111" "00111111000101001111100111000010" "00111101100110001011111000111001" "10111100100100000100000010000001" "10111101111101001101111111001100" "00111110101111101011100111110000" "00111111000010001100100110100010" "10111101011110100010100001101101" "10111111001101010101100111001010" "00111110100011100101101100111111" "00111110000101100001111011001010" "00111101100110000101011001011100" "00111110001010001001100110110000" "00111111000001100100010011100100" "10111101110111100001010011111000" "00111110011111001100101000110011" "00111111001111010000111111011100" "00111111000010110110111110110110" "00111111000011101010000100010101" "00111111011011010011110000111001" "00111110100010010101110111010101" "10111110110001110101100111101111" "00111111000011111000101101101110" "00111110001000000011010100000101" "00111110110110100010100011110100" "00111110101101101011001010100101" "00111110100101010011000001010100" "00111101101010111000100110110111" "00111101100001011000100110001111" "10111110010011011101011011110001" "10111101100100110010110011000110" "00111110110111011011101011011000" "00111111000001110111110101101011" "10111110010100100111010101010001" "00111110100010100100011100101001" "00111101011000011001011111011011" "10111110111111011010111000101111" "00111110000111110100011101011000" "10111111011000101111110000001111" "10111111010011001100101111101111" "00111110101010000100010101101001" "10111110101111001011011011001100" "00111110011111010000101101101001" "00111110100010101101110101111111" "00111110100010100110011101000101" "00111110101000011111100101111111" "00111111000110000000011101000110" "00111111001000110011001011101110" "00111110001100001000011011010000" "10111111010110110010011000110010" "10111111010000000010101011110100" "10111110110011100111010100010000" "10111110110111010100100000010100" "10111110010010000110110011101100" "10111111000001101011101101111011" "10111110000111010001010111000011" "10111100100011010101000001001010" "10111110100110111111011010110000" "10111110101001111100100001010111" "00111110110001011000000000101111" "00111111100011110110001000011000" "00111111000100110101101111001001" "10111100001010011100011101010100" "10111101100011011011011100101011" "10111101000110110001101100100101" "10111110111001000101111000101100" "10111111001101001111101110010110" "10111111101101000011000000010101" "11000000000110000011010010111011" "00111111000101001000100110111101" "10111111001111011101110001010110" "10111110100101111000011010101011" "00111110101101000010100000011100" "00111110100001010110101011101000" "00111101110000010101000011000100" "10111110101110101110001110000011" "10111110110100000110000010010010" "00111111001001110101100001101000" "11000000001100101000101111111010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 39
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_3
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111110100110001000000011011" "10111101011010011011001101010011" "00111111010111011111000011011111" "00111111100010011010101110011000" "00111101110100100100101100100111" "00111110011110101001001100010111" "00111011011011101110001001101000" "10111111000010110011000010111000" "00111101000101011000101011010010" "00111111010101010100010001110110" "00111111010010001010010010110011" "00111111100101000111011011001100" "00111110111000011001010101110000" "00111111101110000110100011010100" "00111111011010101110000011110000" "00111110111100101010001011001011" "00111110111010100011010100000001" "10111101111111111010010110111100" "10111110000001010100010110101111" "00111110111011001011011000010001" "00111101100101011101000011100101" "00111110111011111011101010000010" "00111110001100111101000011000110" "00111101110111100001011000110111" "00111101101011011000000100010001" "10111101001000011000111101001000" "10111101110011110000000110011111" "10111101111000001101100101011001" "00111110101010110111100101000100" "00111111000000100110010010110000" "00111111101111100011100011110011" "00111110001010010100111101111000" "00111110100110000000001110010110" "10111101111100011011101001001100" "00111101011110110110010000010111" "10111101000100001101101100001111" "00111110001010101100001100100001" "10111100111001000100110001101010" "10111111001000011000101000110001" "10111111100000001101011100000011" "00111111110111000100001001101100" "10111111110101000011010100011010" "10111111011010101111100101011110" "00111101010101010101000010001000" "00111111010111000000011000000111" "00111111000011000111000011101100" "00111101000110000001111111110010" "10111111010101100101001101001101" "10111111000111010011001101110110" "10111111101101100011111011111000" "01000000000100110110100010110011" "10111110001101100001010001000010" "10111111010011100010101101011001" "10111111101101001101110011101111" "10111110110011011111100100101010" "00111110101010111101110100000111" "10111110101000111011000101101101" "00111110100010001110110111110010" "00111110101010010100100000010010" "00111111100011011000110011011010" "00111111110100010110101001100011" "00111110101011101001001110100001" "00111110010010010100010101101101" "00111101010100000010010000100101" "10111111100100001110001101010111" "10111110000010010011001110101110" "00111110110110010111011100011100" "00111110100011000000001001101010" "00111110100001001000100100011111" "10111110111101001000111000011100" "00111111010110000101000010110111" "00111111010001010100101001001011" "00111110100010010110011011010110" "00111110101010100100001000001111" "00111110100000001000001111100010" "10111110101111110101011101001111" "10111110000010011001101110110010" "00111110101000010101001000011000" "10111110011100100011010110000111" "10111110000001111000111100000101" "00111111001010111101101001111000" "10111101001101100001011010110000" "10111101110100110001101110011101" "00111101110110010000000101100100" "10111110010100101100110111101010" "00111110100000100111011011011010" "00111110101101101101110001001111" "10111110110011011001111010111111" "00111110000010000101001000010000" "00111101100110111000001000111111" "00111111010011110000110110111000" "10111111100101000011111110101011" "10111111000110101111010010000010" "00111101011110100100011101110110" "10111110110100100101100000001100" "00111101001000111111110011100101" "00111110011110111011100110100110" "10111111001010000010110100011111" "10111110111111100110110010111011" "00111111100111000000101000110000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 40
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_4
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111010111000100111001010000" "00111111001001011010001011000101" "10111111000111100011010111010101" "00111111000000110111101011101000" "00111110100111111101110100101111" "00111110010100111110110011001100" "00111111000010101100110001010101" "00111111010000001110000001011011" "10111110011011110101110001010001" "10111111011111110000001100110010" "10111001100111000011101010010100" "10111111110010001010111000001010" "00111111001001010001001011010011" "10111110110100100011110110111111" "00111110000011011010100110111111" "00111100111111100101011011010100" "10111111001011000110100011001101" "10111101010101000111110001111111" "10111101111111110011110111001111" "00111111001010001111000111101111" "00111110101000101001000001100111" "00111110101011001110111001000011" "00111111010001101101101101001010" "00111111001100011010001000101111" "00111111001011110000011010111010" "00111101111110100000001000101101" "00111101011001000010111111110000" "10111110100011100111110101110001" "00111110010011111001001110001011" "10111110101011100010001001111101" "10111111100011011011010000100010" "00111111100010001101100100100010" "00111111001000001011010010101101" "10111101100101000001100101000100" "00111111001101111100111100011110" "00111110110000001100011100100010" "00111111001011001110110001001101" "00111110110011111111111010011010" "00111101110100010111000001111000" "10111111000011011011110010110001" "00111110011011010011101011110011" "00111110100110101111111111100011" "10111110111100001000000110011111" "10111110101001011000111001001111" "00111110101100010110111011010011" "10111110100111100001010011100001" "00111111000010100001110100111001" "10111101110011101101000101100010" "00111110101100110001001001000011" "10111111100001101110010011101101" "11000000000001100100010000101100" "10111110110100000100111111100011" "00111110110111100111011011011000" "00111111000111100100110011001011" "10111110001110110110101010011100" "00111010001110000001100001011010" "00111110000101110010000110010000" "00111111000111011001101100100001" "00111111001101011001100110001110" "10111110100001100010100001111100" "11000000001100011110111010001011" "00111101000110100000101001111100" "00111110000000011110000111101101" "00111110100101000100011000101100" "00111110110100110111000111100110" "00111110101110100000111011101111" "00111101010100000111001010001001" "00111110101101010100100110101011" "00111110011110000111110001110010" "10111111010000110111110101110010" "10111110110001011110100100010000" "10111101110001000000010101111000" "10111111000100110110110010101100" "10111110111101001101111101000110" "00111101110101011110110100110001" "10111110011110110100111111101010" "10111111010000001101110100111100" "00111101100110101011101101100011" "10111111000111010000110000010110" "10111111111110111001011110101000" "10111111111111101111011110011000" "00111101111011101111111101000101" "00111011110101011000001010110100" "10111110010000011101001101000011" "00111110001111100111100101100001" "00111111000010010011001101011111" "10111110100011101001110001011110" "10111101101010010000110111011110" "10111101000010110100001010100000" "10111111110100000100010110001110" "10111110110100011110110100101111" "10111101101000001001100111110000" "10111110100110001110101100100101" "00111110010001011000001110110100" "00111100011111101000000101101010" "10111110000101011001101011111011" "10111110111111111010101001100111" "00111101011100111101010000000110" "00111111000001011010110000111110" "10111111100010101110100100111101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 41
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_5
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111110110001110000001101100111" "10111111011001000011111100010001" "10111110011011001101110101000101" "10111111010001010100111100001101" "00111110001100110001010011110000" "00111111010100011100101000000001" "00111111001001010001111100010100" "10111110111100111001000001101111" "10111111010011001011111111010010" "10111111100010101010111111010101" "10111110111011111011011111110010" "00111111100000011000101110001101" "00111110011100000100000011111010" "10111110110010000011110010011110" "10111110101100110001011011110111" "10111110010100011000111101101111" "10111110001011011000101000111101" "00111110110110001100000101001001" "10111110100011110010101101100000" "11000000000001000101110100011110" "00111101100100100110110000001100" "00111110111100010001100110010000" "00111101110000011011100110000110" "00111110111101101100011100000010" "00111111000011000110100111110011" "00111111000000111001011010001011" "10111101101000011001100110111011" "00111110101000110111101011000010" "00111111001010110100111101110111" "11000000100101000000001110001101" "00111111101000010010011001001100" "10111110010011111101000110011010" "00111110101110000000100011111011" "00111110001000011010111000111111" "10111111001000000011110000001100" "10111110000011111001101100100110" "00111101110011111001101001011110" "00111101111101010010100000000101" "00111110100111001100010011011110" "11000000010010111111000011001111" "10111101100010111000111001101101" "10111111111111110001101000100100" "10111111110011101001001100101110" "10111111101011100011100100001101" "10111111001101011011011100101001" "00111110101000100001000101110101" "10111101100111110110110101010111" "00111101000001001010011110010111" "10111110110101100001011100011110" "10111110101000111001100110011111" "00111111101111111011001011101001" "00111110001100011001011011010110" "00111110101011110110111011111111" "00111110101111011001111111111111" "00111111001000000110110111011000" "00111110000010101111111011011000" "00111101110000111110000011100000" "10111101100101111010100111010011" "10111101110001101001101110100111" "10111111001000000100000101101100" "00111111101110110101111010101110" "00111110100101010101011101101000" "00111111010100010101011001001111" "00111101001100110001010110011110" "00111110001111111111001111111010" "10111101011111110101010101010001" "10111101000010001001000011110011" "10111110010010000001100110010000" "10111110000000111111001010101011" "00111111100101100001101011011101" "10111100110010101100100100001101" "00111110111110000110111110101001" "00111101011101010101001110101111" "10111101111010001100110011000100" "00111100110010111100100010000111" "00111100101110100001110100110111" "10111100001100101001010111001011" "00111110110001111111100011110101" "10111111001100101101110110111100" "00111111100010001001100000001101" "00111111001001111010100111011110" "10111110000011000011011101111100" "10111110100001101111110100010001" "10111110110011001001010101101111" "10111100111011001101101100011000" "10111101010111001010000000100111" "10111110110111111100111011011110" "10111111000000101110010111011101" "10111110000101110010100010010001" "00111101001001001001010010110111" "10111101101001111100000010011111" "10111111000101001100111010011001" "00111111001010011001010011010110" "00111111000110010011111100100010" "00111110010100111111011100000001" "00111110001001001011001000101001" "10111111001110101010111010011110" "11000000001001101001100000110100" "11000000010101101110010101101011" "00111101011110100011011111100011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 42
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_6
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111110000111101000001001000" "00111101111101111001111100010011" "10111110001110111010010110101001" "00111110100100111101110110100010" "00111111000101001011100010000111" "10111110101010001000111001101101" "00111101100011001010000001111001" "10111110010010000010101110111010" "00111101100001101100100100101110" "10111111111011011100000111111101" "10111111011110000110010100110100" "10111111111010011011111001110000" "00111110010100010010110100100100" "00111101011111001010101110001100" "10111110101101110101010011000010" "00111110100101000001000000011011" "00111110110110001111110010011111" "00111111010100101110011010101101" "00111110111001000110101010010010" "10111101110001000011011001011100" "10111111001111110001010000010010" "10111101110110110111001101101001" "10111101011111110000101001000110" "10111110100000011000001111000011" "00111101111011111001101101001000" "10111110010100101010000110101111" "00111110100011011110000000101100" "00111111010100001001011110010000" "00111111000001011100100110111000" "11000000001001111110011111100000" "10111111011001010111010101001101" "10111111010001100010011101100000" "10111110100000001111001111001100" "10111110011111011100000101111110" "10111011110110100011011000110010" "10111111010101010110101100001001" "00111101110001101100010001011100" "00111111101011010111001000011011" "00111101111000101010010110100110" "10111111100110111100100000101011" "00111101110011000110010011100011" "10111100011111110110111110110110" "10111110000101001110110010100110" "00111101110010101010100011010100" "00111110000111110100011100100111" "10111111000110100111100111101101" "10111111000000111111110101001101" "00111110110110100010010001011110" "00111110100011000011000111100000" "10111111011100000110001110110101" "10111111100111010101001001000011" "00111110101011100001100000011110" "00111111000110111011110000001000" "10111101101010110010110100010101" "10111101110010111100000011100010" "10111110111010110100000111100101" "10111101110010111111011010101101" "00111111000001001110001111000100" "10111110101100001111110100010000" "10111111101011001000000111001010" "10111110110001000100010001110110" "00111110001011101001110111010111" "00111110011011101110100100101010" "00111110100110010100010011111001" "10111110110001001110110111000000" "00111101110110101010100000100010" "00111110100011110101100011110111" "00111101010101001010100011001010" "00111111000000010100110010000110" "10111111101100010001010101011100" "00111101110110001010010101111010" "00111110100001011111110001001101" "00111101000111011101010101001110" "00111101110000111111001100100101" "10111110100000100100010100100111" "10111101100101001101001001111000" "00111110100011111010100011110011" "00111101110001101000011010000111" "00111110001001010001111000010110" "10111111100110111111001011000111" "10111111011001001100100011000001" "10111110001001111110010000011000" "00111110110101000101000100100101" "00111101101001100111101110011101" "10111100111111011101011101111101" "00111110001001000010011110110110" "10111110000000000101100111000011" "10111110101001100110010110110010" "10111111000100000001110101110100" "10111111110111010011011001001110" "10111111100000000110110111100011" "00111111100000011011111000101111" "00111110011101110000110001110101" "00111110101001111101111101111001" "10111110100101110110101010111101" "00111111001111010010000000100001" "10111110110001110110000000001110" "00111111100101011011101001000011" "10111111110111011110010101100110" "00111111100001111100111011111110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 43
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_7
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111010000010011100000000111" "10111111101110011100110001101011" "10111111101001101001011100001010" "11000000000100101110101000100010" "10111111101111110101010110010100" "10111111011110010110111001001111" "10111110101000011010100011101100" "10111111100000100100111001000000" "10111111001111001000101010011110" "00111111011010011010111100010010" "00111111010000101000110000100000" "00111111101101001010101110001000" "10111110100011101110001101011101" "00111101111110001101110110100010" "10111011110101010010100110101100" "00111110011011111001000001111000" "10111101110010100011011000011011" "10111110001111001100000000001001" "10111111000011000001000011010011" "00111101001101011111111011100010" "00111100001011010111111111100010" "10111101111011110011010001001100" "10111110010101100001100100001111" "10111110101000011001000011100111" "10111110000010101001100000010010" "10111110000010001100001100011100" "00111110001100001010001110100000" "00111101100110010101111110001100" "10111100100001010000110110011111" "10111110100001100000010101101110" "00111111000000000110001101101101" "10111101110000011000001100001111" "00111110000011100111100101101011" "10111110110000101101011000010101" "00111110001001001110101010111110" "00111110111001100110000000001101" "00111111001001001100010101111100" "00111110000100001001010000000010" "10111101111100101011011001001001" "10111110011000000001100100101001" "10111101101000001101011110011000" "00111110001111110100110110011001" "00111110001111000010111111011101" "00111101100011101111010110000100" "00111110110011011000110011011100" "00111110101001100101110110010111" "00111110111000001011010010111101" "00111110001000011010000010000110" "10111111101001111110110000110101" "10111100110101101100011000100000" "00111111101001001101110100000100" "00111101101101010000010010101010" "10111101101100011001100011011001" "10111110101000100001011110010000" "10111111000100110110001101000000" "10111110101010010011001100010000" "00111110010001000101001100001101" "00111110101101100011011100101011" "00111111001010100000000101000111" "10111111000101011110000010001110" "00111111111111000000111011001000" "00111111000100101010011101111100" "10111110010000010111111111011110" "10111110111010100111011110010110" "10111110000000011011011011110000" "00111110100111001101011100001001" "00111101000011011101111111100000" "10111101101100101110010010011111" "10111110110011100001000101101101" "10111111111010011001110000010010" "00111111011000110010110000100001" "00111101111111111001111001000111" "00111110100101010111010110101011" "00111110001101101011111101101011" "00111111000000001000100100111011" "00111110111100111111110101000011" "10111101101110101000101100000001" "10111110010101101011100110110100" "10111110100110000110111011101011" "10111110100101010100101100111011" "01000000000110111100001101110100" "00111111000000000000000010001110" "00111110011000101110000110010101" "00111110001001101001111101111010" "00111101110101000000011110100111" "00111101111011011011011100010010" "10111110100100101100011011101100" "10111110100111001001001010010000" "11000000000001111101000111001000" "10111110110010000000111101110111" "00111111110111011110001011111000" "00111110000001111101111111100110" "00111110011101100111111111001000" "00111110111111001001111111100010" "00111111000100001000000000000111" "10111111001111101110000000001010" "10111111101001011010001011000101" "10111111000100111101111001110001" "10111111001001011000000010001101" "10111111101000001100011011101001" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 44
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_8
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111101110111110110000110101" "10111110100100110111001011110111" "00111111101010010000000111011101" "10111111100101110010010011010001" "10111111111000100101110001100111" "10111111100110111001100101000111" "10111111011110010100001110001111" "10111111101000101100011011000100" "00111110111000011111001100110001" "00111110111110001001010011101101" "00111110100101110011101101111110" "00111111101011001000111010101100" "10111100101111101110010000110111" "00111100010001110111010000000101" "00111110100101111001011111011001" "10111101010101111010111111101111" "10111010100000111010001001100100" "10111101111100000000101110111110" "00111110111101111011001010101111" "00111111000010011101101001000101" "00111111011010101100100110010100" "00111110010010010010001110010000" "00111011011000101100111100000110" "00111101101000110111110000011011" "00111110101001101000101001001000" "00111101111111101100101000110011" "00111110001111101100100111111101" "00111101110010010110011001111010" "10111101111000000010110010001011" "10111111000101001001111000111001" "10111010000111011111010101100001" "10111110010000101111111011000111" "00111110000010101000000111110011" "10111101011011000001101101111111" "10111100101010011100101100010111" "10111101101010000101111010100110" "10111101111011010100000001001010" "10111101101100111110101001010110" "10111101100000110100001111001001" "10111110001011001010010011111001" "10111111010000001001101100100010" "10111110000010111110110100111101" "10111101101010111101100000101111" "10111101101110111000010000010010" "00111110100010101011000101001110" "00111110001110001000000011101101" "10111101011101111101010100110110" "10111110100010011110001111110011" "00111111001110100010110001111010" "10111111000101100110010100000011" "00111110001000100101001000010001" "00111110110111100010001111011100" "10111101001001011000010011111011" "00111111011010010101100010010111" "00111111010100001100001100010010" "00111110001011101000001111110000" "00111011111011100110101101101010" "00111010101101111000110111001000" "00111110010000101000110010000011" "11000000001010101000100110010100" "00111111110100110000101011111010" "10111111101110011110101011101100" "10111111111011010100010001101101" "10111111110010000100010010110011" "10111111001010110101000110110010" "10111110100001011001101101111001" "10111110001100101100001110001111" "10111101000111010111000000110111" "00111101001111101100101011001100" "00111111110101010000001110010110" "00111111011100010101011101011001" "00111110101010000011010101101000" "00111110001011110100001110101111" "00111101110011101110010010001111" "00111101011100000111101011111010" "10111101111001101100011000011110" "10111110100110010100101101011111" "10111101101001111101000010000111" "10111101100010011000000101001111" "10111111000001010111101101110100" "00111111101000111000000011100010" "00111111100110100010000110111100" "00111110101001100000100110101011" "00111110110100100110011011001000" "00111101100100101110100010111001" "10111100100100100000010001111110" "10111110101101010100110000110111" "10111101000101101110101011100110" "10111110010010001100010001101100" "10111111100010101101111100001011" "00111111110110001110101001000101" "00111111100111111101001110001111" "00111111000110011111010011110101" "10111111001001100101110001001100" "10111110101011001011000001010010" "10111110100100110111011011011111" "00111110010101000001000101111110" "10111110101111000111110000101011" "10111111100000011110110000001010" "01000000000001010010100110001001" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 45
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_9
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111100010000010001011110111" "00111111101000100100011001000101" "10111110100011111111010101111011" "10111101110001010000000000111101" "00111101111000000100011111110100" "10111111000111111111100001110101" "10111111101001111110111000010100" "10111111110001110110111100100101" "10111111011010110101111110100111" "11000000010100011110100001011001" "00111111101110011111100001000100" "10111111100100000000010001000001" "10111111001110110010101010110011" "10111101111101011110111110101110" "00111111000001000111001101001000" "00111111001111011110100010101011" "00111101110100011011111011011001" "10111110001010110111000101110111" "10111111001100001011000100011001" "10111111100111110101011001110110" "10111111001111011010101111010011" "10111110100010101010001001011111" "10111110001100111110011110001010" "10111110110000100100100011011111" "10111101101101101000110111011110" "00111110010100010101111100000111" "00111110100101101001001011101110" "10111110001111000010000001110000" "10111111000000011110000000101110" "11000000000110010001010100101101" "00111111000111001000010010111010" "10111110000011011000110110010011" "10111111001110001011011001111010" "10111110011111010101001101111011" "10111110001001100011010011111001" "00111101110110000010100001110111" "00111110111011011100001011011001" "10111101111000011110011110000110" "10111111010001111100101010000111" "10111111011110001101000011110110" "00111111011111110100000111011010" "00111101010111100010000001011010" "00111100011010100011100110101010" "10111100110110011101010101010011" "00111110010100100001000101001010" "10111111010110011010011110000110" "00111110100011111100111111000011" "10111110101010111001010111110100" "00111101010011101011010100000101" "10111111100011010001110111010000" "00111111000110000011100001000011" "00111110111100000001000111110010" "10111110101111000101101010011101" "00111101000100100110110001011000" "10111110001110000101101001100001" "10111111010010101000111010110111" "10111110010111101101010110100100" "10111111000110000110111010100000" "00111100001110001110011001000100" "00111110101010000110100110000000" "00111101100110010111010101111111" "00111111000101100101100000101010" "00111101100010100110111000101001" "00111111000110000110011010100110" "10111110001000101011001110011111" "00111100100101111100101010001110" "00111110100100001010010110110010" "00111110010011011001000010011101" "10111110001101100101011111000100" "00111111000101110011010001110100" "00111111110001110011100000100101" "00111111010110010111110000101111" "00111110110101101001110011011000" "00111110001011101010110101111100" "00111110101110011001000111011010" "00111111000000100111111000000000" "00111111000000000010001011010110" "00111111010010110001110011100011" "00111111000010010100000110101011" "00111111010011011010000011010110" "10111110001111110110001000100110" "00111101110101001011001011110110" "10111101000001110101000010110100" "00111110101111101101010010111000" "10111101010000100000001100011101" "00111110101011110000001001000001" "00111111000001011111010110110111" "00111110110011110010010101101110" "00111111000100010000110011001000" "00111110110110000100000110110011" "10111111111101000110100111011100" "00111111100001010000111010111000" "10111111101000101011100111110010" "10111111010011011010000011101000" "10111110001110011011100000101000" "10111111000111111100001101101111" "10111111100100011110101011110011" "10111111100100010110111000000011" "10111111101110110110011111101011" "00111111100001111011110000010011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 46
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_10
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111010110010010000110000000" "10111110100111101000000001001010" "10111110101111000011010111100010" "10111111100101000111010110111111" "10111111100010000110111101111010" "10111111111011000011101101001101" "10111111110000100000101010111100" "11000000000000101111110010011011" "10111111111001100001011001100101" "10111111100100100100010010101011" "10111101100001101001010111101101" "10111111001111011100100001010101" "10111110100111110110110000011111" "10111111100011111101110000000100" "10111110011010001011010110111101" "00111110010111100100001001101100" "10111110111010110010010000100000" "10111101001011001110001100110000" "10111110101000011101000011010111" "10111111100100010001100111111100" "00111111011100000010100111011101" "10111110010110110101100011110011" "10111110111010011000001010110011" "10111111001001000000001000001110" "10111110001011110000011101111110" "10111110100111010010110101100100" "10111101011010110100111111101110" "10111110100011001100111110000111" "10111110100011101100000110000001" "10111111010110011100110111100111" "01000000000000111011100100000000" "10111111111000010011111000101111" "10111110110011000101001010101100" "10111100111101011110001001000001" "10111110100110100111100000111111" "00111110000111000001001000110000" "00111111001010111111001111101000" "00111111001110000000000110100010" "00111110111101111100111000001111" "00111111011011111101101010111110" "00111111010101011000110110001010" "10111101000100110010011110000110" "10111101110011100101111111011001" "00111110100010110111011111010100" "00111110111001011111010110010000" "10111110000111000110101101000111" "10111110110000010000101011011010" "00111101111001000011111000111100" "00111110110100100101100010100100" "00111111111011011011000000110101" "00111111001110010100100000101000" "10111101101011011011000011100000" "00111110011110101000010001011111" "00111110011001110010111101000101" "00111101100010000111100011010011" "10111110000101111111011101000101" "10111111001000000000101000001000" "10111110111101011101100011101110" "10111101110011001110111000011001" "10111110001100101011101000100100" "00111111101000111000011010110110" "10111110101111001111100011001111" "10111101111001111000111011010011" "10111110000010001010001011100111" "00111110110101011100111111010001" "10111101100000011000010110010010" "00111110001111011001101100110110" "10111101011000110111011011111110" "10111111010110010111101010101001" "10111111111110010100111000010100" "00111111111110110000101110001101" "10111110010010010111100101110100" "10111110110000100100010011100110" "10111110101010010100101110111100" "10111110101111101110011000111101" "10111101111010111011101011010010" "00111110100110000110111101010001" "00111101010010000010011111100001" "10111101100110011010011110111111" "11000000000010101001001111101001" "00111111101100110000011010100000" "10111110100000100111001110111110" "10111101011110010011001101010010" "10111110000111100101010001100110" "00111110011110100110110110100100" "00111110101100010000111101000101" "00111110000111000100111100000101" "00111110101010100001000010101101" "10111101100101000010010011001011" "11000000000101011111011011011010" "00111111010111111000101000011110" "00111111011011110101111101110010" "00111111001101111001101101001110" "10111101111110011110000000111110" "00111110010001100111000011011000" "10111111001111010100011100100011" "00111110000111101101010001011100" "10111110010111111000011101011001" "10111111010100110001010010111110" "10111111000011101010001001111101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 47
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_11
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111100110010110001001100111" "10111101101111100000010111011001" "00111111111110101111101011011110" "10111111011011110101011100100010" "10111111011000000001001100111100" "10111110010111101010110110110011" "00111110110111001101011011101101" "10111111100111101110111011111110" "11000000000101011101011101111100" "00111110001101110110011001110110" "10111111011010100111000101100011" "00111111000001010000101001001001" "10111111001101011010110001011101" "10111111000000100100111110010110" "10111111011010110100011111111101" "10111110001100111111110011001110" "10111111010010010010111010100011" "10111111101001010011010110100011" "10111111001001111110100110110001" "10111111000011000101001011111101" "00111110100111001101111010001110" "00111101001110011111011110111001" "10111101000011100111001010101001" "10111110101111111011110010001010" "10111111000001001000111100110001" "10111111010010010011011101111111" "10111101000101001001010000011111" "00111110001110010010110111101111" "10111100001011101100111111111110" "10111111101000011101110111011001" "00111111100100101100000100010101" "00111110100011110101100000101010" "10111011101110010111000101110111" "10111100101110111001111001101100" "00111110011100001001010101010111" "00111111000100010110110000110111" "10111101010101111010010010011100" "00111101111010011011101110001100" "10111110001110011001100011110011" "10111111001110110010100011010001" "00111110011101000000001010100010" "00111110100100100010001000001010" "10111100100000001010011101100110" "00111101111111100010110010011011" "00111110011110111000100101100011" "00111110111100111001100011101000" "00111101100111110011111101000111" "00111101110111101101011101010110" "00111100101111111011010010101000" "00111110001101111100110001100101" "10111101001011010000101001110011" "00111111000001010101001011110010" "00111110001001111010010000111000" "10111100001100101111111110000101" "00111101111100001111101010111011" "00111110100010101101100010100001" "00111111000001100001100111001110" "10111101101110000000101010000011" "10111110011010000000010110001110" "00111110100000101010101000100000" "10111111000100100000101010110010" "00111110101110100011101000010101" "00111101011001011111000001100111" "00111110100100011100000001011101" "10111110011001001011111010101011" "00111111001110100111101110101000" "00111110111100100101010011101101" "10111110101010101101101100100000" "10111101110010101111001101110101" "00111110111010011100110100011010" "00111101000110110000111101110100" "10111111100101100110001011000101" "10111110111101011100011111111011" "00111110100111100101001101110110" "00111110010101111001000100101001" "10111110110001111101110000001100" "10111111010000111000010011100011" "10111110001111010011001100111101" "10111101111010110010111111111111" "00111111010111011011001101101110" "10111111010011110011100110110111" "10111111001110011101010110101011" "10111110110110010000000010110000" "10111111011101010001111111100000" "10111111100111101000011001011000" "10111111100110000100110000011110" "10111111011001111010000001101001" "10111111100011000110010010101000" "10111111101011110101001011010001" "00111111000111001101111001100110" "11000000001011001001010010101010" "11000000001001100011100010001101" "10111111100001010101000110111110" "10111111100110000011000001101111" "10111101001000100000010000001100" "00111111010000010000110100001100" "10111110001110110101111000010011" "00111111010010000000010111001000" "10111111101011001111011100001011" "10111111100011100100011100011010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 48
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_12
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111011000100101111001100110" "10111110110001100010010011011110" "10111111000000110110100111000100" "10111111100000100000101001011110" "00111111001000000110111011100001" "00111110110101110000000011111000" "00111111110000100101100111000011" "00111110111010010100010111011010" "10111111000110110000111101011000" "10111111110101000000000110011000" "00111111101111111111110110001100" "00111111011100010011100011011010" "00111111010111100110101100110101" "10111101111100011011101111001001" "10111110001110010101111101100010" "00111110111110110000111011100100" "00111110111101000011100001100000" "10111110011001001010100111010101" "10111110110111110111010001110101" "10111111010010111000000110011100" "00111111010010110010010011110101" "00111111101000010011100011000001" "10111111000011001000111110111101" "10111110111010010110001011001110" "10111110101101101110111001011010" "10111101110011000010000110110010" "00111111001010110010001010100110" "10111110001001101011111111111000" "10111101011100001000011100111111" "10111111011110110100111110001001" "01000000010101011000100011010101" "00111111001110111101011001101101" "00111111000100100110010110001101" "00111110100011010011100110011001" "10111111000010000110111100001111" "00111111000001110111011011001011" "00111110110011010000011111011011" "10111111010100100000000110001110" "10111111010110000001010111000001" "10111110110001010001111100000101" "00111111100000010011000110111010" "10111110010011110011011111010100" "10111111000011001000101111101001" "10111110110101100110100111110000" "10111100000100111010101100000110" "00111111001010000010110110010101" "10111111000001000100111110001011" "10111101111011011111111100000111" "00111100001000001110001100100010" "00111111101101100001101000110100" "01000000000000001001101100100010" "10111111011011010100101010110111" "10111110111010111011010010111101" "10111110001111100100010101000110" "00111111000111001111010000010101" "00111110100111010010010000100011" "00111101111011111111010011000010" "00111110100110100010001001010010" "00111110100111000111100011111111" "00111101011111101011111100010001" "10111111011111000101111000011010" "10111111101101100000101111101110" "10111110001010010000110011000111" "00111111000101111111100111111011" "00111110101100100111010111101100" "10111110010101100110010110100001" "10111110010111110010100011111110" "10111110011100100001110110000111" "00111110101110000101101000010000" "00111111000001000101011110111010" "10111111000000001101010000010001" "10111111011000000001010100011100" "00111110101011111101010011101111" "00111100110111010110000101100101" "10111101111000001011000001011011" "10111100000101010100011001100000" "00111101011111100100001100011010" "00111110101110000101001100100110" "00111110010101110010000001110001" "10111100011110010111011001100101" "00111101100001011010100111110101" "00111110100011111011011000110110" "00111110101010101100101101001001" "00111100111000011100010111000010" "10111100010001101100111000100111" "00111110000100011011000001010011" "10111101100000001110001000101001" "00111101101010001100001011100100" "00111101011101001000100101110011" "10111111001111000100010011001011" "10111111001001100111110011110110" "10111110101101011011111001101011" "00111110101011011001101010010101" "10111110111101110110010011010111" "10111111001100110100010010101101" "10111101110010011000011100100101" "10111110100110100100010100100001" "10111110110111111000000001101010" "10111111100000101010100100000000" "00111100000001010010100001101110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 49
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_13
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111101100001100011010110011000" "10111111001011010101110110101010" "10111101010010110110010100100000" "00111110111100101110010000101110" "10111111100100110100011110111100" "10111111001011100111000011111111" "10111111000000100101101111101001" "10111111101101000110010111001011" "00111111010100110101110100111011" "00111111101100110111001000110001" "10111110000010110100100000011001" "10111111100110011010111001011000" "10111110001100001100111010101110" "10111111010011110110101111110110" "10111110100100010101110011101101" "10111110000010101000010001011100" "10111110101011101010100000101001" "10111101110010000100111111100011" "10111110111101110000010000011111" "01000000000111110111011000000110" "10111110110111111101100001101100" "10111111010101100111010110011010" "00111101111001010100110111011011" "10111100001110111111111011100110" "10111110010011101111101100101001" "00111110000011001001101011110000" "00111110101101111000001010010110" "00111100111111100000000011001111" "10111101100000100001001011001111" "10111110100111100111101010001110" "01000000000111000000111010010011" "00111110101111010111100100101101" "10111110101110110001110111110011" "00111101001011110110110101000101" "00111101101001110100110101101001" "10111110010010010110011000011110" "10111110100011111100101111000111" "10111101010010010000010001010100" "10111111100100101110111001100110" "10111111100110101111001000011101" "01000000001111010101100000011111" "10111110010000010111001101100101" "10111111000001010110110100000100" "10111110001011111001111100000110" "10111101011011100101100110101111" "10111100101100010100011101111111" "00111101101001011111100000000101" "10111111000111001010011100010111" "10111111001111011110001000111110" "00111100000111010110010010100101" "00111111111001100011011110100100" "00111101111010011101110011101001" "00111110001101101001001111101011" "00111110001101110101110000110101" "00111101110010001101111001100100" "00111101110111011010111001001000" "00111110111010000000110011111100" "00111101111010101111101110010001" "00111110010110100110101001100100" "00111111100001010111111110001111" "10111111000011101010011001010100" "00111111100100111100110010011110" "00111111011011110010010010101111" "00111111100011011101011000100011" "00111111010001101101010001010111" "00111111001001011100110010010110" "00111101110101110100110001011110" "00111101111001110001000101101101" "00111110101111010001010000011110" "10111110100011101001010101010101" "10111111100101101101001010000111" "00111100111111000110001110110101" "10111111010111101000100110111000" "10111111011000110000001110001100" "10111110100101010110001001110111" "10111110101001110001011110010110" "00111110001011111011000100101000" "00111110111010001100111011001011" "00111110001111100011111101011111" "10111111000010111110011111110111" "00111111001111001011011010001000" "10111111010101110100110000101110" "00111110010101101011011010110100" "10111110001100111111000110000110" "10111110100011000100101101001111" "10111110110111000011001011101011" "10111111001100111110001001011101" "10111101100111100111001101110000" "10111110010000100001110010100010" "00111111100110101110111100010110" "01000000001000101000011011111111" "10111110110111010101001000010101" "00111110110010100000111000111011" "00111111000111001101010111110101" "00111111001001001010010000101011" "00111110110000000011011011010011" "10111110100111101101001101011011" "00111111001101000110101100001011" "00111111010100010110110110111100" "01000000000100111010010100011011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 50
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_14
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111101111111011100010110101101" "00111101100001101110101011110001" "10111111101000100010010010100001" "00111111010110111100010100101010" "00111110011011000001110011011001" "00111111000100000011111001000110" "01000000000010110110111010100101" "01000000000011110011110100100011" "01000000000011001110100110001101" "01000000000111001011100100000010" "00111110110101011110000101100111" "10111111000100100110100111000101" "10111111011000101101001010111101" "10111111011010010011101111101100" "10111110111100110010010010110111" "00111101011000101101101001101000" "00111111000100001101111011110100" "00111111010101000011111010100100" "00111111100001000110000000010011" "10111110110100100011000011010000" "00111111100111101010000001101110" "00111110101100100001011001000010" "10111101101101110110000101110000" "10111110001101000001111001011101" "00111101111001001111011011001001" "10111110000111101010001100111000" "00111110100110011011000010001100" "00111111001110010100111111000100" "00111111001100100110111110001010" "00111101101101100011000101101001" "10111110001010001011110010000011" "10111110001001101110111101110100" "10111110100010010101101100110101" "10111101011001010001010100010010" "10111110100110011110010100011000" "00111100101011100101001001010111" "00111101001000000110000100110101" "00111111010111000010111001001101" "00111111010010001011100110010101" "00111111001110101111100010001010" "10111110101100110101110011000011" "10111110011111000011000000010011" "00111110100010110110001010101100" "00111110110000001010110100001101" "00111110111100111111011111101001" "00111110100010011001110010100010" "10111110101011010101101111111011" "00111110110011111101100011101111" "00111110100101000010111001100011" "00111111011001110010001100101100" "10111110101110110110100111100100" "00111111010100000001111111001110" "00111110101111100001111101000010" "00111111001110001010011011000001" "00111111011001000001011110001100" "00111110010110111001001010101110" "00111101111010100001101110100101" "10111110111000011000111001110010" "00111101011010001001111100100110" "10111110000101111001000000100011" "00111111100100001001000011101011" "00111110110111001000010001010011" "00111111010111011010000001010000" "00111110101010010110000110100010" "00111110100011000011100011110001" "00111110101110111100000010101111" "00111101111101010111110111010000" "10111110110110011010010110101100" "00111100101001001100111010100001" "10111111101101011110010000110010" "00111101000010100010101100110100" "00111110111000000011010110101111" "00111101100111010001111100101001" "10111111000001110110001001010000" "10111110111000100010111111001011" "00111100011111000111101001100110" "00111110110010110100101101110001" "00111110011001100111001110000000" "00111110100011010101001001101110" "00111101100011010001111100100101" "00111000100100001110100100111110" "00111101110001101000111101000000" "00111101001010011010100011010101" "00111110000100101011100100111111" "00111101110111001011111010010101" "00111110001110111000100010001111" "10111110101011010001101001001000" "00111110100001011001000111011100" "00111110010011010011111101000000" "10111111110101101100001101110011" "00111111101010100001100100101001" "00111111100100101000011101101000" "10111110100101101100011100100100" "00111101100011001001001110111011" "10111101101010010100100101100001" "10111101101000110100010011000000" "10111101100000110100011110100101" "10111111000000011000000010110110" "00111100101101010110110011101011" "10111111011111001101101010001010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 51
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_15
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111110100011010110010110010110" "00111111010011101010011000011110" "00111111110000001101100101111001" "10111111100010101110000111010100" "10111111101011010101111010001100" "10111111101001111011100000010000" "00111111000011111011111000101110" "10111100000000010110010000101100" "00111110011000010000011001011101" "00111111001001101101001000111110" "10111110110001011101011100101101" "00111111001101111100111011100100" "10111110010101111000111011111100" "10111111000001110011011001000011" "10111111000111000110000000011001" "10111110001110111110100101101011" "00111100111011001000001101000100" "10111110101010011100000100110101" "00111111110001001111100001010110" "01000000000010010101010110001001" "10111110110001101000000100101100" "00111111000011100101110111001110" "10111100100100100111110000011011" "00111101100100100101001000001000" "10111110000001111000011110110000" "10111111001011000001101001110000" "10111110100110010000011000100010" "00111110010001100110110010010011" "00111110100011110011110011001110" "10111110111101000100110000001101" "00111111101110011010110011101111" "00111110110011000001011000010101" "00111110000011111010000100110000" "00111110000010110001100101001010" "00111111001010001101100011001110" "10111101010011110111100101111110" "00111110001011000000010101101001" "00111101111100011001100100000010" "00111100111100011110011001000010" "10111100110110100100100110010010" "00111111011010110100100011100011" "00111110101000100110100001011100" "00111111001111010110000111000000" "00111110011001110011001101101010" "10111111010101010011010010010011" "10111110111001011101000101111011" "10111100111011100000010011011011" "00111100011100111011010010111011" "10111110101110001011101010011110" "00111101000011100100111000001011" "00111111100101100111100000000111" "10111111110100010010100010111010" "10111111110100011011010110000110" "10111111101011011111110000000001" "10111101100000100111111101101110" "00111110100110110001100000111011" "10111110100000101110000000101110" "10111101100100011101001001000011" "00111110010101011101001110000101" "10111111100100011110111000110011" "10111111101011110011100111001011" "10111111000010001010111000101110" "10111101110100110010001001000000" "00111110101011111011001110100000" "00111111010011011001011001101000" "00111110111000000100011110100001" "00111101101001010011110100110011" "10111101010010011100110100111100" "10111110010100001101100011001110" "00111111101111111110110000000011" "10111101110111011110010011011111" "10111110100011101001011010101110" "00111111000000001111100101000101" "00111110011110100101110000111101" "00111110101010110111001010001100" "00111101110101111101010101001100" "00111110101111010101000101100001" "00111101000101111100111101011110" "10111110111010111001110001000011" "00111110110101010110000010000001" "10111111101010010100110001000011" "00111110101110010011010001110110" "10111101101100000111111000110000" "10111110001100100111101101011001" "00111110110011011100101011010001" "00111110110110000100011001111001" "00111110101111000010101101111111" "00111110110111101010101011001011" "00111111110000101110001010100001" "00111111001000010000011111011011" "11000000010100011111001010001010" "10111111111010101100010110000101" "10111110111000001101110011010010" "10111111011011110001100010001100" "10111111010101011010010110001010" "10111110111101001111110000010100" "10111110001000100111100001001100" "10111110101001110010110100100011" "10111110111111110010111111000110" "10111110000110101001101011100110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 52
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_16
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111101110001010101100111110100" "00111110111010110000001001001110" "00111111101010010110001110100000" "00111111011111001100011000110001" "00111111000111001111001000111011" "00111111101010001110011011110001" "00111110000110100001110101101010" "00111111001101011101011000010001" "00111111011100110010010000111001" "00111111011100111110101101110011" "00111111001000100001010101111111" "00111111100100111010000100011011" "00111111100000101000111011011010" "00111111101010001011010111001010" "00111110111011011110011100111101" "00111110100100010011001101001000" "10111110010100011001110100010001" "10111110101101101011010011111100" "10111110011010001100101111111010" "00111111000001111011111100001111" "00111111110001111101111010001010" "00111111101100111110111111111011" "00111101100000111101100111101111" "10111110110110110001000101000001" "10111111001111000101000000100000" "10111110100111100000001010111101" "10111111000011101000101001010110" "10111111010010111110110111110101" "10111110111100100100011100011011" "00111111010000110000001011010000" "00111101110001110010110010100010" "10111101111101100000111110000111" "10111110100001010000000011011110" "10111110101101111000110100110001" "10111111000000100101010010001101" "10111110010001101111000100001110" "10111110101100111001110101101110" "10111110000000000011000110101010" "10111111001110100001001000000010" "00111101101100001000111100011111" "00111110011001110000110001010000" "10111101101101101001110010101010" "10111100001111010000100011001010" "00111110100001100001110001001110" "00111110101001100110001000011110" "00111111001000101100000101000101" "00111110101110000110101000100000" "00111111000000101000010001100000" "00111111001010010001101011010000" "10111110000101011100011100001000" "00111110011111010010011100011110" "00111110111010101000101110000101" "00111110101011101101100010010111" "10111110100010010001010010011111" "00111110101000011101110101100001" "00111110110100110011010100011001" "00111110100001001111111111001010" "00111111000000101111110100011110" "00111101100110011110011101110101" "00111111001001000111110011000001" "10111111110101110011111011001010" "00111111000001000011101001101100" "00111110000010010011001111101000" "10111110101001110110010101010011" "00111110010001001101101010101100" "00111110111111010101000000011010" "00111111000100110000001101001001" "10111110010000010001011000101010" "10111100111110101000000001111110" "00111111001010011110001101111100" "10111111011001001010110001001011" "10111110111100111100010010001101" "10111110110000101000000000010001" "00111110001000100111001000100011" "00111110001001111010011101110101" "00111110000101110101111010111110" "00111101110010111001011010000000" "10111110101011110010101101001001" "10111110101100111101010100010110" "00111110001111010100101010000100" "10111110111110111001111000101000" "10111111010101100101110100001110" "10111110011110011001110001000011" "10111100101011010011101100011000" "10111110101100000001010011011011" "10111110001111100101110000011101" "10111110111000110001111001111000" "00111101110001001001000101010110" "10111111000001101010010000101101" "10111111000101101101000100101010" "10111110111010010100101010101110" "10111111101011000101010111100010" "10111111000100000000000011001101" "11000000000000001101110110000000" "10111111011100010010011011000000" "10111111011111011011100101011000" "10111101101000001000010111000010" "10111111100010001111000101100110" "10111111000101010100111011100111" "10111111110000100100110110000111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 53
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_17
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111110100100111110000111101110" "00111111101101000101110110111010" "00111110101010111011111100000010" "00111111110001101011000111001111" "00111111100111011011110101100101" "00111111001100111111111011011101" "10111110101011101000101011111101" "10111110001101111010011111101111" "00111111000001111011111001000001" "00111111001011111010000001100000" "10111111000001110110101010110101" "10111110110001001110000111010001" "00111110001101000111100110011000" "00111111001101001100110011111010" "00111111000000101110011001000001" "00111101001100011101011110100110" "00111110011101111001000000001011" "00111110111111000110101011010101" "00111101100110110010100001101110" "00111111100010011101000100000100" "00111110100111111110000000100110" "00111110110111100110001001110110" "00111011110100010101001001100000" "00111110110100111110000010011110" "00111111001110011100010111000001" "00111110011110001110101001010100" "10111100110000011101111010110101" "00111111000110001110100101101110" "00111110111110111100110010000001" "00111110101010001011011000110001" "00111111000100010000010101011010" "10111101100110010110111010110111" "10111110111110001100100011100000" "10111110011000100000011111001110" "00111110011100110101111001101110" "00111101100000101100100000011101" "00111110010001001011111000011100" "10111110101000111010011011001010" "10111110011101011101000000010010" "10111110011001100100011000110010" "10111111001000000110101011000100" "10111110101010101010000110110101" "10111110111100011101010100101011" "10111110011100010111010010100100" "00111111001001111010010101000101" "10111110110100110001000011011001" "10111110101010111101111101000100" "10111110011001110101011000110000" "00111110110100100010110011101110" "00111111100010001011010001101010" "00111111001111110110010100100110" "10111110001000111101101001110100" "00111110000111110101000011100010" "00111111000111010111101001000110" "00111111010010010000011100100101" "10111110101001110001101100010111" "00111110001010101100001011100010" "10111101010011111111110000011010" "00111111010000111001010001101100" "00111111110110001011101101111010" "10111111110001101101010000001110" "00111111010001011000010101101001" "00111110011011111000101000100001" "00111111001001101110000100011111" "00111110101101111001101001011100" "10111101110001010110110010100000" "10111101100001011111100111011010" "00111101110001101011010111111101" "00111110101001101000010111100000" "00111111001110101111011001000101" "00111110000011101001110000010111" "00111111010011111111010000111011" "00111110101000011011110000100111" "00111110100111101001100010100001" "00111111000010111011100100000011" "00111110100110100111001010011010" "10111110001101011010000001111101" "00111110100101001101100100110000" "10111110101001101110010001000010" "00111111001010001011110010010000" "10111111110000010101101001101000" "00111110101010011110111110011001" "00111110100010000111011111000101" "00111111000010111100100010010100" "00111111000010100010101010010110" "00111111000000101100110010000100" "00111110111101101011110100101000" "10111110110010110101101000011010" "10111101100110111110111101110000" "00111100110010000011011100111011" "10111111110010001111110010001110" "10111111101111111010111001011010" "10111110110110100110011100001101" "10111111011111011001111011000100" "10111111000001011010010011000110" "00111110101011000000100010101100" "10111110000110110011000101000101" "00111110110101110110111101000011" "00111110101111011101011100000000" "10111111010010111111101100000110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 54
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_18
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111110011111011111111000101010" "10111111010011110011011111101000" "10111111100100100101111111100101" "10111110000101001100110001100100" "10111111100111001010010101010111" "10111111101101111001100111000001" "00111110110011110010100100110101" "00111111001101001000011111111010" "00111110001111101001001010100001" "11000000001111111100110100111001" "00111111100100110100101001111111" "10111110100000001000110111111010" "10111111100001001100001010101111" "10111111000010011010110110101111" "00111101010110010011101110100111" "10111110011101011101000110110111" "00111110000101101000010000100010" "00111110100001100110101101011111" "00111110101101011000011001101101" "10111111100010000001001000101000" "10111101000001010010001000010010" "00111110001000101001001101000100" "10111111101001010011101000111001" "10111111100000000000101100110101" "10111101110010110001110110011101" "10111110101100110110101000110011" "10111110000111101001011110100101" "00111110100001111000011100000100" "00111110001001100010000111010110" "10111111110100110111101011010101" "00111110110011001100100100011110" "00111110101110010001001011111001" "10111110111000110110000011010100" "10111111010100011011100100100001" "00111111000111101001000111000001" "00111110001111000010001010101000" "00111010101000000111001001100110" "10111110101101100000001011001111" "10111111010010010111111111111110" "10111110100000010110101010000010" "00111111011000010111011001000100" "10111111000001101100111100110011" "10111110110101101100100011100011" "00111100100111111100000000110110" "00111111101100101000100110011111" "00111110010101000000111111110010" "00111110000011000101101100000101" "00111111001111110100100011011001" "10111111000000001100011100101100" "11000000000100101111101100100111" "10111111000000001111111011010111" "00111110000001011001010101011110" "10111110101100111001000110001001" "00111110010001001011110000100111" "00111110110110101111010000110101" "00111110010001001111000001110111" "00111101110111011000000001111100" "10111110111011011111010100010110" "10111111000111111110110110011001" "10111111100110100110001010011011" "10111111011000011000011011001110" "00111111000110101101011001110011" "10111111000001000010001011101100" "10111110100000110100001110001001" "00111110111000100010010110110101" "10111110011010111100111101011000" "10111110011101000000100001111101" "10111110011110010000110100010111" "00111111000100100000011011110000" "00111101110001111000000100001000" "10111111010101110000101000111111" "10111111000101010100110101011010" "10111101101010010101110101011110" "10111110101001111011010110111111" "10111101100110001111110000100100" "10111110001001100111011000110101" "10111110111110111001110100010100" "10111110000101001000111101011010" "10111111010010111100111010100011" "00111111101111100001100111101000" "10111111011110110101001101101101" "00111110100101101100010000110001" "10111101111001000100011010010010" "10111110010101001000100001010101" "10111110010101010001011110001110" "00111110101011011000001000111100" "00111111001111101110010011111100" "00111111001100001111000010000111" "00111111100011001000001011100010" "00111111110101001101011000101001" "10111111001001100111111010100010" "10111111100000110010000010001111" "10111111000100000111000011011111" "10111100100010011110111010100100" "00111101010101000011011101110100" "00111110101010001000111100111101" "10111111010011010110111001010000" "00111110011010010111000001101011" "00111111101011110010101000001111" "00111111100110010001011110100010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 55
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_19
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111110110011000001100011110011" "10111111010000101011011110001100" "10111111011100110011111001111011" "10111110100111001011110000011111" "10111111000000101011110011000101" "10111111001011001001110100101111" "10111110100101100111110000101100" "00111110111011011101010100001111" "00111110010101001010101010110100" "10111111000011101001111100111001" "10111111001000111000110100110001" "10111111111001000100011100111111" "10111111100011110000111101010001" "10111111000001001011001010100001" "10111110010001111010101001101010" "00111110101001011111111101011100" "10111110101100110001001000001000" "10111111010111101001110001101110" "10111111000101011101111010011000" "10111111000011001011001010010100" "10111111000101000010111000001001" "10111111011010000001111000010111" "00111101110010001110000000011111" "10111110100001000010101101100000" "10111101101011001101001110101011" "00111110100000111001110110110001" "10111100110100100001011111110110" "10111110101110101010001111011000" "10111110101101000001000001001101" "10111101111101000111011111001011" "10111111011010100100101110011110" "10111101010001001010010000001000" "00111101101010110010010001011110" "00111110001001110010101111010001" "00111110011101111101001111101101" "00111111000100001011001000000000" "00111110101010010010001001000000" "10111110000100101111001111100101" "10111110100000010001111110111100" "10111110000010100010010011011100" "00111111101000010001110000111010" "00111110010011110000101010110001" "00111110101110100001100110111110" "00111110000101010101011100110000" "00111110100010010111000101111000" "00111111001010101011001010111000" "00111111000011101111001011110010" "00111110111000000010000000100001" "00111101110001100100111111111110" "10111110000010100111011110011110" "10111111011100001101100000011010" "00111110000100110100001110110110" "00111110011100001000100101010000" "00111101010100001110000001100001" "00111111001000101011000011111100" "00111111000100100101111010100101" "00111110111110010000011110111010" "10111101100011110111011100000001" "10111101110101011010110010111101" "10111110100100010110011011001111" "00111111000000101100110011111110" "10111110001010000101100000001110" "10111110000010101111101001000101" "10111110011001000000000000001010" "00111110010110111101001001100000" "00111101100110101000111100100010" "10111101010000000011100011111000" "10111100110100001111000000001000" "00111110011011011111010001011001" "00111110011000010100101111101100" "00111110110100100111100010110010" "10111110100011111110111101111110" "10111111010001001101110101111100" "10111110110110101100011001110001" "10111110110111101000000010101011" "10111110101000011101100011111010" "10111011101010000010000110111000" "10111110001000101001001100001011" "10111111001001000100100011011111" "10111111010111110010010110011100" "10111111010000110110100101100001" "10111111001000000111110110101010" "00111110010111011101011011110101" "00111101101011011000010100010111" "00111110000101101101100011001100" "00111100100010000101111000010100" "10111111000010001011001110111011" "10111101100010111001100011100011" "10111110100110010110101001100011" "10111110011011110011110001111110" "00111111010001001011011101100110" "00111110111111001110110100100111" "10111101111010101000111110101011" "00111110011110001111111001000110" "10111110100101100011001110110101" "00111110000011010000110110010001" "10111110001100100111111010010111" "10111111010000010101011111001010" "10111111001111001001000101011010" "00111111101111011100100101011101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 56
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_20
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111110110000001100101111110010" "01000000000010111100010100011101" "10111111011100101001011000101001" "00111111010001110011100001100000" "00111111010110111100110110011001" "00111111100101101111111101101111" "00111110101010101100110000000100" "10111111010010001001110100100010" "10111111010110100110101001101001" "10111110101110000011000100011000" "00111111110001101000111011010010" "10111110011100110001011100100101" "00111111011111011001111001010000" "00111110111001101000100011110011" "10111110101011100010001010011010" "10111110000101110101101001101101" "00111110101001010101000100100101" "00111100110111100101011010110111" "00111110111101010110001000000010" "01000000000110001101011111101000" "01000000001110011101110000110001" "10111110111110110001011000111101" "10111101010001001000100101011001" "00111101111110010101111001101001" "00111110100100001101010100110110" "10111110111110001001001110110100" "00111011110010100111001110011110" "10111101110111000011111110111000" "10111110111100111001010001010110" "00111111011111000110000000011111" "00111111100001001100110101100010" "10111110110000000100111101000000" "10111111001010101110101100011010" "10111111000011010100001100010100" "10111110000111000111111100101111" "10111100000101000101011010100000" "00111101101001000101001100111011" "00111101000110010011001001100101" "10111101011001000010110011110101" "00111111000111111101101011000110" "00111111100000000010001101111101" "10111110011101101110001100111011" "10111110011111110100100011100011" "00111101100010000101101101001100" "00111111010011010101100110100001" "10111001000101000010011100101101" "10111101100101000101110010001110" "10111110010001111001101000110101" "10111111000100000000001110110101" "00111111101101110100101000101011" "01000000000101011001100001100001" "00111101110100001100001111010011" "00111111000111101111110010100010" "00111110111111110110010101110101" "00111110101111000101110110010111" "00111110110011110110110010010110" "00111110110101100011110011111111" "00111110011101100111100101100011" "00111111001011110010101111110001" "00111111100000111100010011110011" "00111111110011001101000011011001" "00111101100010100111111011001110" "00111110101100100100101000010011" "10111101101110011011110110011100" "10111101110010001000010000000000" "00111110111110100100110011011010" "00111111000010001110011111110101" "00111111010000111010100000100100" "00111111000000101001111100000100" "10111110101001010001001110000111" "10111110100111100101001111000110" "10111101011010111111010100110101" "10111110010011111011011011000101" "10111101010011001010001110000111" "10111111000100011100110011111101" "10111111001010111100001000111001" "10111110110000000010101100101111" "10111110111001001101111001101011" "00111100111000110000001110010100" "10111111010001010000111101011000" "10111111000001001001010110000111" "10111110000010100011111100110110" "10111110010111001000000111111111" "00111100000101101101111110010111" "10111101011100000000011100001001" "10111111000001101011001010011101" "10111110111101100111011011111001" "10111110100011011101010010100111" "10111111110000000101110001100001" "10111110010101001110001111010100" "10111110100011000001011001000010" "10111111100101111110011100101100" "10111111100101110101110001111111" "10111110111010101010011001100010" "10111110100011101100110011011111" "00111100101001011001100100101011" "10111111001111011010100111110100" "11000000000011010101010001000100" "10111111000010110111101100001110" "00111111011010000000010101000100" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 57
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_21
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "01000000000001001110000100000011" "00111111001110101111011000010110" "00111110110111011110111111000000" "10111100000110001001010100110001" "00111110110100000011100100011111" "00111111001010000011010100010100" "10111111100101001011000110000100" "11000000001110110100000111011111" "11000000100000010010100100110101" "00111111100000001001111111110000" "01000000000001010000001011110110" "01000000000011100010001100111100" "00111111011000011111101011010011" "00111110010100101111110000100010" "00111110110110111001100000011011" "10111101110000111011100110101101" "10111111001000101101010011110101" "10111111011101110101100011101010" "10111111010011110001111110101000" "10111111010010000101000110001010" "00111110001110010001011101000011" "00111111010000011111001110011111" "10111100101101110000100010100001" "00111110011001011101100110111011" "00111101110000110010101101011101" "00111110110110111001000011110000" "10111111000000110100010100110011" "10111111010100000100101001101100" "00111111000111010000011111101000" "00111110010010001100011011001000" "01000000000110000111010111111001" "10111110100110000101010110010011" "10111111000100001110110111011011" "10111110011111111110101011001010" "00111110111001010110111010111100" "00111111001110010001110000010111" "10111111010010101001011110101101" "10111111111110011010011010001011" "00111111100101001110111010100101" "00111111101010000011011010011011" "01000000000000111110111101110110" "00111111000101101000011101110001" "10111101000111010001001101001000" "00111101111111010011001111000001" "10111010111001010010000001110101" "00111110010100011100001010010111" "10111111000111100010110011000001" "10111111010101110011101111101101" "00111111010000010000111111010001" "00111110101110001101100101100011" "00111101001000110111110101001010" "10111101110010011010011001111100" "00111110001001010101011011001111" "00111110001101111101111000111011" "10111110010110110110001110010100" "10111110001010001100011111011001" "10111110100000111101001001111100" "00111110001011110001010110100001" "00111110011110100111001000101101" "10111110101101101100100100011001" "10111101110001110100110000011010" "00111111000111100100100100000001" "00111110100010010111000011110101" "00111101100000010100000100110111" "10111101100111100011100001111000" "00111101101101001010011110011011" "00111101110011111001000011011100" "00111110010100111010011111001100" "00111110110001101001011001101111" "00111110100100100010010001110100" "00111100101100111010010011110100" "10111111000110101100100000000101" "00111110100010100110001111010011" "10111110001101010100001001100110" "10111101100110000001010010011110" "00111110000100001110101010011101" "00111110000001001100001001010000" "10111110101010100011101001110001" "10111110100010010000001000000001" "00111111011100110001111001000101" "00111111011111001011101110100011" "10111110100110110001010111101010" "00111110100101100110101011011000" "00111100010001001010001010011110" "00111110001011110100010111101000" "10111101111011001111011111111101" "00111110100100011011011000001001" "00111110010001110111001101000001" "10111111111110011000101001101111" "10111111101001111110100010011100" "00111110101010110001001011111001" "00111111001111111001010101011001" "00111111101110111010011100000111" "00111110110011001110110000000000" "10111111011100110110110011101011" "10111110010111000111000010010100" "10111100001000001000001111000100" "00111111101100101001110001011010" "10111111001001111011011010001100" "00111101111111100110111100101000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 58
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_22
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111011101110111110000101011" "10111111100011000000011010010111" "00111110100110110010000000110011" "10111111010010001000010000000111" "10111111101001011000010010110011" "10111111001111000111001110100000" "10111111100011011000101000100010" "10111111100011010000101110001100" "00111101110001110001000011111100" "00111111100010001111010101101001" "10111111100111010010000111010011" "00111101000001110111100101011010" "10111110001111011010111010110101" "10111111010011010111000011101100" "00111101111011111011001110001101" "00111110000101111011101111110101" "10111101100001100101111010110100" "10111110011010101011100011000100" "00111100110110111011000101110110" "00111111100010111101100110010111" "00111110100001110000111111100110" "00111110001110101101111010000010" "10111101100110000001101110110101" "00111110011111010110011001001011" "00111110111101001100000001011110" "00111111011010010100000011101110" "00111110100101000001111100101001" "00111011101011011000101100101100" "00111110000100001111100101011001" "00111111001011001101010111111011" "00111110100110000111010011111001" "00111110001000111100111010001010" "00111111000101101000010100011111" "00111110101011110110110100111010" "00111110111101110101100000100100" "00111110110101110000000101101101" "00111100000111011111001101111111" "10111110101100110010110110110100" "00111111000101111101000010010101" "00111111100000010111100100011011" "00111110001110110100100101100101" "00111110100000110011010011010000" "00111110111010001001101111011100" "00111110100101011010010101111011" "00111111000100011001011000011101" "10111011001000010010100000101111" "10111101100100011001111001111000" "00111101110000000110110001000110" "10111111000101001100000001001001" "00111111100100010110100000111101" "00111111011010011011010111010011" "10111101111000100111100010010101" "10111110001000011010001100101001" "10111110011000010001111100011110" "00111110100111110110111000001001" "00111110001000110101101001110000" "00111110110010010011011111100000" "10111101111111011000001101110100" "10111110010000010001101000010101" "00111110110000010011000111011101" "01000000010001000011101011100100" "10111110101000001111111000000101" "10111110101000001100010100001011" "10111110101001001110111101010110" "10111110101100101110001101010111" "00111110100001101100100110101011" "00111110001111000000001011111110" "10111101111100010010000001010011" "10111101011110111010010100001011" "00111111010010101110011001000111" "00111111111010001000110000111000" "00111110010000111010101100010101" "00111110100100111010011101010000" "10111101110101000011001010001101" "10111100111100111100010101110111" "00111101011001001010000101100100" "10111101111100001000110011100100" "10111101011100011000101101001100" "00111110110100111011100111000111" "00111111101001011110100110100011" "00111111110010110111010000100111" "00111111001000010000001110000111" "00111111011111010010111111101111" "00111111010110010010001110111011" "00111110101000010110010011101111" "00111101001110000000111001111001" "00111110101100011000100100000010" "10111110010010010100010010110100" "00111110111000010000001101010101" "00111111111100011100111011011100" "00111111010111000010000000000011" "10111111010010111100100100111111" "00111110100011101000001110001010" "00111111000000010101101110110111" "10111101101010010101111011110100" "00111111101001101011011111111010" "00111111101001111010100111101001" "00111111101000000111011111100010" "00111111001001111000001111011101" "00111110111111110010010100001100" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 59
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_23
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111100010101010110100010101" "00111111001111010010000001001110" "10111101010000110001001001011000" "00111111000010110101110100010001" "00111110010000010111001001101110" "00111110100111100011000001100111" "00111111001011001100011010100000" "00111111011001001001111001101111" "00111111101011110010010000100010" "00111111100011101100001011001111" "10111111000111101000010010110100" "00111110001100001011011100110011" "00111110011000100010000111110110" "10111110100001110011101111011011" "00111110110010111000000101101000" "00111111000011010001110110010000" "00111111011001001001101010001000" "00111111000010101101101000001101" "10111101100111101101110010011001" "10111111010110101010000011001101" "10111110101000010011101010010110" "10111110100001000110000001111010" "00111110011001110100100100100101" "10111101111110100001111111000011" "00111110000100001110011000110000" "00111110110010101010100100101111" "10111011001110100100110110101100" "10111110010101010000101111010001" "10111011010110010010000101101000" "00111111100100100000100101101100" "10111111100011011110001101011010" "10111110101011010010000011110111" "00111110100000100001011111010111" "00111101101011111110001111000111" "10111110011011100110110100001010" "00111110100110110000011011100111" "10111101001001100010010001111100" "10111111000001101100110110001001" "10111110001001101100110111111100" "10111110110011000010011000101100" "10111111100101110100011010011110" "10111110101110100100011011110101" "00111110100001111010011001001100" "10111110100000000101010110010010" "00111110101101101000010100101100" "00111110111000000110101011001011" "10111110010110000011110101010101" "10111110010001000010000000110001" "00111110011001011100101001010111" "10111110101100100100111110111100" "10111111100111111010010111110001" "00111110001101101010101010010101" "10111100110000001001000110000110" "10111101110010010011011111110001" "00111111010000011011001010110110" "10111110100111101100101110001111" "00111101010110010111010011001011" "00111111000010010100110110001000" "00111111000001110111001111000100" "00111111101010010100110001101111" "10111111011100110101010100010101" "00111110100100010010101001111110" "00111110101010000111110101101101" "00111111001101000101000100000110" "00111110011101100011001111101111" "00111100111010101010100101111111" "00111110101010000100100101011100" "00111110010011101000101101010011" "00111110111101001001101001010010" "10111110110110110011000111010110" "10111111101001100110100010101101" "00111110111100011110000100110010" "00111110010111110001100101110001" "00111110001001101110000011011100" "00111101100001100101000010100001" "00111110011100100101001101011110" "00111100101010000011110111011101" "00111110010000010101110011001101" "10111110000111000001101100011110" "00111111000101010101100100001101" "11000000000000111000010111001010" "10111110101100001000000001110000" "00111110101001010011100110010110" "00111110100010111110101000010111" "00111110111000100101100011011011" "00111110110101000000100100111110" "00111100100011001110100000010110" "00111110000111000111010010101001" "10111111010111001011111100001010" "00111101000101001011101011001010" "10111110100101001010011101011100" "00111111000101001100000011110111" "10111110011010001101000011001011" "10111111000111010110010111100100" "10111111001100111001010110001000" "10111110111001110000000010001100" "10111110111111010000001100000111" "10111111000001000001101101110100" "10111111101010100110011111110110" "00111110100010111111010101110011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 60
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_24
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111100010100111000110000101" "00111111011010101101110111111000" "00111111100111010010100000010111" "00111111101100100011001101110001" "00111111101100001001001011000010" "00111111101111010100100101111101" "00111100111100001111110111101111" "00111110000011101011011010011000" "00111110001010010101000001000110" "10111111100001100001001011001100" "00111111001001110101011101000100" "10111110010100110000111001011111" "10111111000111111110101101100011" "00111101111110110110010111011101" "00111110111001000001010100000011" "10111110000011011010000100010011" "00111111001100101111101011000111" "10111101100101100110011110110101" "00111101000001111001101110100100" "00111110100111111111100010000010" "10111111100011110011101000101010" "00111110011011111101110010101101" "10111110100010110000000101001101" "00111101111100011001000011110100" "00111110011100110100110011010010" "00111110110001001000100100111100" "00111110100000011111001111001011" "10111110011011110101001001010001" "10111110100110100110101110110010" "00111101111101011111001110011110" "00111111101000100111110110100110" "00111111010111110010001010100001" "00111110001100110111011100110100" "10111110100011111100001011011100" "10111011101011100110110010010000" "10111101111100010110000000000010" "10111100000100110000110111110111" "10111110011100010100010100000100" "10111111000010000100001100000011" "10111111100111011011101100100110" "00111111101001100001110010101011" "00111111010101000010000000011011" "10111101100001110000100010001101" "10111110001101000010001110110110" "10111110111001100001001101000010" "00111110110100000011000000100001" "00111110110000101111100101000000" "00111110011111110110111101101010" "00111111000111111011100101111111" "10111110110001001100111010111000" "00111110101111101100100110111010" "00111110000101100000010011111100" "00111101001110110011000111101101" "00111110100101000111101111010100" "00111111001010111111000100101110" "00111111011111011011010111000101" "00111110001110100011111101101001" "00111111000101100001101101111000" "10111110001101100110010001101001" "00111111110100010011100010110001" "10111111110101101011101011100100" "10111110101111001111110011010001" "10111110010010101101001101100111" "10111101101101110111110001011110" "00111110101000110110011100001101" "00111110110001100010100011000111" "00111101001001001001101111111111" "10111101100110110001101001011111" "10111110000101100111000100001110" "00111111100001000011110111001011" "10111111000111000101001101101011" "00111110010010011001010011101110" "10111101000110100100011001101110" "00111110101101011010101011111010" "00111110101010010010000101101100" "00111111011110000001011100010101" "00111111000011010010001110010000" "00111111001000111001110010100100" "00111111010110011000010110100111" "10111110010000100001011100100010" "10111111100010111111100001011100" "00111101001000010101111110111111" "10111101101000011001110100010011" "10111110001000010110011001100110" "10111101000110001110000110110100" "00111011111111110100111101110110" "00111110110010111011110001000001" "00111111100010100000011011100011" "00111111101000000101110000010100" "00111101100011101010001011101100" "10111111100001110010001000011010" "00111111011101010011111110111110" "00111110101111111110000100010101" "10111110101001000011010011100001" "00111110100101100010101101010001" "00111110000010100001000100000111" "00111111000110111011101001000011" "00111101100100101011111011111000" "10111111010100111001011111011110" "00111111111001111000101010011001" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 61
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_25
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111100101000010100100101010010" "11000000000000001110010000011100" "00111111001000010000100001000000" "00111111010000000100001000100001" "10111111011101001101110000110110" "10111110100101101101100100000010" "10111111000011000111001000100001" "10111111001001101001001110100111" "00111111100101110000101101110001" "01000000001010101101110100110001" "10111110111001011110011011000000" "00111110101010001001011100001001" "00111110001111110100010010101001" "10111110100011100100010100111011" "00111111011101011011001111010101" "00111111010000001101010111000001" "10111110000011110111110110101010" "00111101100101001001110000001011" "00111101011101101110010101101001" "00111110011001101100010000010111" "10111101010101010011001011100111" "10111111000011010100000010010000" "10111110011000011110011001000110" "10111110000100010111111111010010" "00111111100000000101110101111100" "00111111000010110101110011010111" "00111110000010101110011010110101" "00111100010001001000111110100001" "10111111000101110000000000100111" "00111111010101101011111010111000" "00111111000000111111110111111110" "10111110101011000000101111011001" "10111110101111101000011010100001" "10111110111110111101001010000010" "00111111011001111001011101001110" "10111110111101110000000100110011" "10111110111100101011100010100101" "00111110110010111010000101110100" "10111110011111000110111000000001" "00111110111110011111100011110001" "10111110110011011101110001010001" "10111100101111111111100100110010" "10111110111010010011111111101011" "10111101110100010100110011000111" "00111110110100110110101010110111" "00111110110010100011010010101000" "00111110000101001000111011010001" "00111101011011001010010010101000" "10111110011111100100111011110110" "00111110111000011000111011100000" "10111101111010101001111001100111" "10111111001001110111010101100110" "10111110110111101010000101001001" "00111110100000100001101110100001" "00111110000110001010111011001001" "00111111001011111110010010111001" "00111110101101111101000100100110" "00111101100100001010101110000011" "00111110100111100100000110110011" "10111111010110001111101011111111" "00111110110000100100100000100011" "00111110010101011101110111110100" "00111100111011110001010100010111" "00111111000110101011011110011110" "00111101110010000100100100101001" "00111111000000110100110011001010" "00111111000100000010010101100000" "00111110011110110011001001000100" "00111111001000000010100001010111" "10111111111101010110110011110100" "10111110101111010000000000001001" "00111101100111111111011101111010" "00111110111001000001011010111011" "00111101111001000001010101001101" "10111111000010010011010000101011" "10111011110110110101100100000111" "10111110000011010100000010111111" "00111100101011101110111100010010" "10111101001101110110011010101011" "10111111110110111000001101010011" "00111111101101010010000000101010" "00111110100111010011110101101010" "10111110001000101110101000011111" "10111100011100001101110001010011" "10111110010110110000111000110011" "10111110001010110101111010110100" "10111101111000100011001101000111" "10111110100011110100100101011011" "10111111101000001010000111001011" "10111111100010001111000000110100" "01000000000001110111100001001011" "10111111011101001101110110000110" "10111110001010010001000111111000" "00111111110100101100010100101000" "00111111000100111001101110111001" "00111111001000111001001100001111" "00111111010111101000111011110010" "00111111011100110011010001100100" "10111111011111100111010110001101" "10111110100001110010001110000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 62
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_26
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111000010011101001010010000" "10111101101001110101101101110010" "00111111110010111000110010011100" "10111110001011010001011011101100" "00111100111111111111001100011000" "00111110101110001011010011110011" "00111111010001001101000011010011" "00111111100101010011100100010011" "00111111000000111110000001111011" "10111110111011100010101100100010" "10111111001100000110100001100100" "00111110010011110011101101111010" "00111111100001011101100110111110" "00111110101001011010000000110010" "00111111100011000101011110110110" "00111111010001100010111101110011" "00111110110001110000010000010110" "00111110100000100011100011110001" "10111111000100000011011001111000" "10111111100111101100100000100100" "11000000000111010001111101011101" "10111111000101101101111011111111" "10111101101110100011101101010011" "10111111011001001111000101000001" "00111101100001000000100001010110" "00111111010110100000111001110100" "00111111100100000001101001011000" "00111110110110011010100001011100" "00111110001000101100111101100001" "00111101101001100011011110111000" "10111101110010001000011110101010" "10111110010111110001100111010111" "10111101011011101000111110101110" "10111110011101010111010001111001" "10111110111001010011000001100001" "00111110011000101010100010111111" "00111100101101110001000000010000" "00111110100101100101100000100110" "00111110011011100011110111101111" "10111111110100100100100110100101" "10111111101100010000011111101001" "10111110111010011011111110110111" "10111110111001000100001110100001" "10111110000110001110101100110010" "10111110000011100110011010010001" "10111110101101001111110001001001" "00111110011111111110111000111110" "00111110110111001111010110101111" "10111101101110110011001000111111" "11000000010000010001000100001000" "10111111100110010110001101010110" "10111110010010011101010111111010" "10111101110111110010011101110001" "00111101101101110000001001001010" "10111110000011011111101111101111" "10111110111011101010100100011100" "10111110010000011100010010000010" "00111101010101010100000101110000" "10111110011101000000010001010100" "10111111101001000011000001001010" "11000000000111011111010110111001" "10111111001111100110010010110111" "00111110101101101000100010000110" "00111110000101100001001011100110" "10111110000111011111010100000001" "10111110110111100100100010101100" "00111110100000010011011100011111" "10111110111100000010110111110000" "00111110010010111011101001001101" "00111111111000111011000101110000" "10111111101111011101010111011001" "10111110000110100100000100000110" "00111110101101110011101100111101" "00111110101011000000101101001111" "00111111000011011000110010001000" "00111110101000011000001101110101" "00111100010001010010001001110001" "10111111000101111000011001010001" "00111101111000011000111011110100" "00111111010101000100101010111010" "11000000001010001101100010010011" "00111110010110010011011111010010" "10111110001000110100101111000011" "00111101110111110100010100010010" "00111110011110011001111001101100" "00111101110010110110000101101110" "10111101110110100010101110010010" "10111100110110010110100111011011" "00111101111010100001110010000100" "10111110110000011011011101001101" "11000000000010100110100010100000" "11000000001111000000011100010101" "10111111011011010100000010001000" "00111111010010100010011000111010" "00111110111011001110011010010011" "00111101100000001001100000011000" "00111101000110111001011101111001" "00111110111101011011100110110100" "11000000000011000010001000101000" "00111011111101001010010000111010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 63
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_27
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111101010001110101101010000110" "10111111001000111001100110100010" "10111110010010101011100111111111" "10111100101101010100110100000100" "00111111000110100011110110010110" "00111110111110010110001010011100" "00111111000010010110100100010010" "00111111000100001101110011011101" "00111111010011000101000101001010" "01000000001110101110001111000000" "00111110101001001011101100100111" "00111110000100110110111011100100" "10111110011011100111001000100001" "10111110111011000011000001101111" "00111101111000110110110010101110" "00111110110101011001011000101110" "00111111001000000111011101110101" "00111111010101111100011001101111" "00111110100111111100111001111010" "00111101011001001110010001011100" "00111101110011000001101111101111" "00111110100011000011111101101100" "10111110111110011110110100010010" "10111101111101101101110000111100" "00111100100100000100001100101010" "00111101111111111110111010100100" "00111110100001000110011110011001" "10111110010011010110100001010010" "10111110110011100011110101001101" "00111111100000011101111000010010" "00111111100010010101001011000011" "10111110110101010010100001101110" "10111101101001000010001010001100" "10111110101000111110111111001110" "00111110101001000100001011011001" "10111110000101010110110110111010" "10111110101111001110010011101000" "10111101100010100111110011101110" "10111111001100110110001001011001" "10111111101101100000110010101000" "10111111010000011001110101010101" "00111110011101100011011011100110" "10111110100010000100101101011111" "10111110101001111011110101010111" "00111111011001110010111110010001" "10111100100001110110001000111001" "10111100111101000110100111001110" "10111110011110111001010011111110" "10111111100010011111010000110011" "10111111111101010001000110000011" "00111111100101010011000100001101" "10111110011100000111000000110011" "10111101001111110000000111000000" "10111101010010100001000111001110" "00111111010101101000011010111111" "10111101010111100111110110111000" "00111110011001111111100011010010" "10111110100110100011001010011001" "10111101110001100110001100011000" "00111111010011111011011011000011" "00111110100101110010000011111001" "00111111001100110111110101001111" "10111101101101010110111000100101" "10111110000001001110000110110111" "00111101000010000110010110111000" "10111110100101001101100000110000" "00111101000011011000111111100010" "00111110101100110101100010011001" "00111111010011010000100100101101" "10111111101101110101101100100101" "10111110110000110100001111010110" "00111111001010010001101101100011" "00111110010100110111101000011001" "10111110101111011001000010101010" "10111110000010000111011000000010" "00111110011011101101100010010011" "00111110111000010111000111011111" "00111111011000111101001000100000" "00111111001000111101010100101101" "00111110000111000100100111000000" "00111111001101010001001110111100" "00111110110000010111110000011011" "00111110100100101000011110111111" "00111110001100111001010101010011" "00111110100100101100100111110101" "00111110111111101100001111111110" "00111110100010000001101110010101" "00111110111000011011111011111010" "10111110000011101101111110011010" "10111111100101000100001011001011" "00111111101110010101000010011111" "00111111000101111010010000000101" "00111111100100000100110000100101" "00111111101111110001000011011010" "00111111010101010100100101011000" "00111110101011110010001111110100" "10111101101011001100111101101111" "00111110111110111110110001111111" "10111110111111101011011000100110" "11000000000000000111101110000111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 64
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_28
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111110010111110000110100000010" "10111110000010010110110111001111" "00111111000011000001111100000000" "00111111101010011110110010100001" "00111111010001010110010100001110" "00111111010000100011111000111101" "00111110010011010000110101111111" "00111111101011011101110010011110" "00111111100100101100000111111001" "10111111010011110101010111000011" "10111110101101100111010001110000" "10111110100010000100001001011100" "10111110010000110010011000010010" "00111110101010011100011001111001" "10111110110111001101001011110101" "10111110101000001011010100101000" "10111110001000000110111111110010" "00111111000001001010010110100100" "00111110110110101000100100001001" "10111111001100111000100000000000" "00111111000010111000101101111101" "10111110111000100000111111001010" "10111110001110011000001001010110" "00111110011111111110011110101100" "00111110000011000001110101101100" "00111101011011011010000010100000" "10111101110010101011110111011101" "00111110101100100110000100001110" "00111110100011010101000011101011" "00111101101001001000000001001001" "11000000100010111000110011000111" "10111111000110101000111110111110" "10111110001110101110001000111111" "00111101100000001001011010001010" "10111110001000110100111000101111" "00111101101000001100111010110000" "10111110110101011110011001110000" "10111101011011110101010101100011" "00111100000110100010100001110101" "00111110111011001010100000110000" "10111111101011110110001110011101" "10111101010011001010110011001010" "00111110001011011001110010110111" "00111110101001001000110000111100" "00111110001000110110110010000001" "00111111000100110100100011010001" "10111101101001001111100011001100" "10111111000001110011101101010000" "00111110110000010001100100000100" "00111100101000010011111101111000" "11000000001010110000000011111010" "10111111010011111010100101100100" "00111110111111001010010110010010" "00111110111110001111001001111111" "00111110101011000111010111011011" "00111111001010000110010000101110" "00111111000101000101011010110010" "00111110010010111110011110001010" "10111110110101110111101101101010" "10111110110111001011010011111010" "10111111101010100011111001100111" "10111110000110110101101101000110" "00111110011100001110010110110001" "00111110000011100010001110000110" "00111100100010011111010011101011" "00111110110001011010011011110100" "00111110001011010000010101000000" "10111101001111000000001001011111" "10111110101010010111011111011011" "10111110101010101111001110101111" "10111111011001101100010111000000" "10111011101110010100100001001110" "00111110000100010111011010010101" "10111100010001000010110101111110" "00111110110010001010001000011010" "10111110110011001100110111001001" "10111111001010110111100101001000" "10111111001100011011001000010001" "10111110110101010011011111110111" "10111110101010011101011100111011" "10111111010110111011011001111100" "10111111000011001100010011100010" "10111110100111010100010110101110" "00111100100101010000001101001011" "10111101010001110001111000101111" "10111110010101011001001110111011" "10111101101101000010111011111100" "00111110000111000110011010110111" "10111111000000100110000111111111" "10111101100110101011101101011001" "10111111100001010000001011000001" "00111111100100011010111111111011" "10111110111100111110010001010000" "10111111010011010011000110100110" "10111110111010000010010101111000" "10111111010011100110011011011101" "10111110101010011010101000101000" "10111111101111110100011001001111" "00111111101001000111111000011000" "00111111010100100001000111001111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 65
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_29
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111110010101110000110001010001" "10111101011110010000101100000001" "10111110111010100101001011111101" "00111111100110101000011111110110" "10111101011010000110001110000001" "00111111001110100000000110111100" "10111111111010101111001100001111" "10111111111110001010111100100011" "00111110100101100101110110001111" "10111111000110010011110011000111" "00111111100100100000001111001011" "10111110101010100011110000000010" "10111110100000011101000100000011" "00111101101100001011101001101110" "10111110010010101011101101101100" "10111110001011011011101101011100" "00111101101010100111001000010111" "10111110100011011000110100011011" "10111111100010000100110001000100" "10111111101110101011011110000101" "00111111000100110111010000011010" "10111101111101000000000011101100" "00111101111101110011101000111000" "00111110110001110111111110011010" "00111110110101100000011001110010" "10111110011011100110110100000001" "10111110101010001101110001110001" "10111110010011110001011101111001" "10111111001011010101111101111100" "10111110111010111001101110110111" "00111110100001010011011000000101" "00111111001100010011000001011010" "00111101111110010001011010110110" "00111110001001110111010001000001" "00111110110100010001110110101110" "00111110100111001101100000000011" "00111110101110010010101101100111" "00111110101000110101111001011000" "00111110100100100100101110110010" "10111111010111000110111110011110" "00111101101011100010100000001011" "10111110101010001010010010110011" "00111101000110010100011011011000" "00111101100011111111000101000011" "10111111011111100001011000110100" "00111101101000011110100010010100" "00111110010001001100001000001001" "00111110101011011000111101110101" "00111111010100010111001000001011" "10111111110111010001001000111111" "00111101101110100001000100110101" "00111110110101100001001010011100" "00111101110101010101010111110000" "10111110011111100101010010000010" "10111100000001101110011111100011" "00111100000111000001001011001100" "10111110110000100100101101110100" "00111111001000100100100110010001" "00111111100111001010100010001001" "10111111010111011011110000001011" "10111110010111110010011010010000" "00111110001001001110000001111011" "00111110011101110100101100001101" "00111111001110001011101011111010" "00111111000000001111001000010010" "10111111010110100111101011001110" "00111110101011100100101001110011" "00111111010011101010110110101010" "10111101101100111000110001000000" "00111111000100000111010010111110" "10111111000101010000011110110111" "10111111000010100111010011010011" "10111110101011010100000001010110" "10111110111110110000110000111010" "10111111000001001000101000011001" "00111110111011111011000100011100" "00111111000101100101010011110111" "00111101110011110010010111000000" "00111101000001101101101101000111" "10111110101101101001000000100101" "00111110111111001011101110110101" "00111110011001010011101000111000" "00111101011010000101111010010011" "10111110101111010010100101111010" "00111110110001010001100110011010" "00111111001001110111000110111001" "00111110000011100000111111001010" "10111110010110011000111000101101" "00111110111110101111001111000001" "00111111110101000000100101011111" "00111111100010010001011011101010" "00111110101011101011100001110100" "00111100010000011001000000011010" "00111111010011010000100010000001" "00111110001000100010001111010100" "00111100111000110111111000111101" "00111111000111101001111000000000" "00111111100100011101100001000111" "00111110010011110111011010010010" "01000000000111010000000100101110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 66
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_30
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00111111100000000010110101111010" "10111110001101101001101110100011" "10111111111011011101000110001000" "00111111001111101001001011001000" "10111110011001010101101011100111" "10111110110001010000101000011000" "00111100110001111000000000011110" "00111100110111101011110010011110" "00111110100100001111100101100101" "10111111011011001100010110101001" "00111111100111011001100100111000" "10111111101000011100010000001001" "10111110100110011101001100011011" "10111110110111111100001011000000" "10111100110111010000000101111101" "00111101100001001001111000101101" "10111110101100110110010010100001" "10111111000000011111000110101010" "00111110101111001000011100101101" "00111111010011011001001100110110" "10111110101110001010000011011111" "10111101101110101001010011000010" "00111110100111001010000101101101" "00111101010101111011000011011101" "00111110000010100000001001110110" "10111110011111010100001100000101" "10111101001101011101101100011110" "10111110111111010010101111111110" "10111101110101011010010000110101" "00111110000000101011001101010011" "10111111100001100010001110000010" "00111110010001101010001010000111" "10111110011111101011110000010110" "10111110101000000011101011101101" "00111110001110111011010011010100" "10111110011001011000000001110111" "00111111000001110111100100110110" "00111110111001100111101100111110" "10111110111101111001100111110000" "10111111010110101010100000110010" "00111110110111111001011001111001" "10111110101111111001000010100011" "00111100001100100000110111110000" "00111110100010100001111011010011" "00111110000100001100010110100110" "00111110110011001100101011111101" "00111111010000110000001011010010" "00111111011001010010101010111011" "10111110100111111111110001110100" "10111111101001101100111010101101" "10111111010010110111011110000110" "10111111001111010000010100010011" "10111110100110011000110101011011" "10111101101010000001100001100100" "00111111000000111100000001011010" "00111110101110001111010110100010" "00111111010101101100010010010100" "10111101111000110100111100101011" "00111110010111100111100111111001" "10111110010111101010100100100010" "10111111001011101001010010011001" "00111101000111010011001001010111" "00111101101000010110010000100111" "10111110000000010101100010110001" "00111110101111000111011011110011" "00111110110101111010001010000010" "00111100001111011101010011010001" "10111110100001000100011100111000" "10111111000011011011110110000010" "10111111101100010001111001010010" "00111110000100101100010110001110" "00111111001110100111001111111110" "10111110100010010110111111010100" "10111110101011011010101010001100" "10111110001010010111001101111110" "00111101011010001010111100100110" "10111101001100110110000000111100" "10111110100110111111010100011001" "10111110110010001011111110101001" "10111111111000011011101010010010" "10111110110010010011101010011010" "10111111010001101010111101110100" "10111110001001101111111011011011" "10111101100000110010100000000111" "10111101000100011101101110110101" "00111110000111101101000011110111" "00111110000111001000111000010011" "10111101110101010001100111101111" "00111111010100010011000001100000" "10111111000000001000001101100111" "00111111101000101010101000110011" "01000000000111111010100111011011" "00111111001000111010011110010111" "00111110010011100110000110101000" "10111011100110111111101111000100" "10111110101011010111010000001110" "00111011011011100011001111011110" "10111110000011101010111101111100" "00111111000000000111110010100000" "00111111111110110111010010011110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 67
set hasByteEnable 0
set MemName nn_inference_hwmm_layer1_layer1_weights_31
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 100
set AddrWd 7
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "10111111011100101111011111000100" "10111110110100110111100010000011" "00111111100001011101110101011100" "10111111000110000111100100101111" "00111101111101001010111101001110" "00111110011110011010101101111010" "10111111001000101000000001110001" "00111111000001010001011100101100" "10111111011001100100111100111110" "10111111011100111011101010000000" "00111101001001010100110111011101" "10111100001111001100100110111000" "10111111100010010110000101010011" "10111111011101110110011001011011" "10111110010100110010111110111110" "00111101011100111111111101000111" "10111101111100001111111011110110" "10111111010110011110010111101001" "00111101010110011000110000010111" "10111111010001011011001011111111" "00111111100101111100110000010011" "10111110100000000001100001100001" "10111111100001100110000010100010" "10111111000111100101111101100111" "00111111000000110000001000000001" "00111111000101011000111001101000" "10111111001100010110011000010100" "10111111000010101011001110010100" "00111110100000000101100111110010" "10111110100010111100111110111000" "10111111010100010111111011011000" "10111110001110001100010001101110" "00111101011010000111011110010100" "10111111000010011000010110100010" "00111110110100110010111111000101" "00111110000111100001000101011111" "10111111000100111011100000100010" "00111110111001000101000001101110" "00111100010100011010101010001010" "10111111000101101001001111000100" "00111110101110110000111001010010" "10111111000111111010111010011011" "10111101100001100001010010110011" "00111101000000010100001011100111" "00111100101000111100110100001010" "10111100101011110110111010001010" "10111110110100100010011000100100" "10111101110110110100110000100110" "10111101101001100011001101001110" "10111110100011100001001001110001" "00111110101000110001110110011011" "10111111000001010010101000001000" "10111110000100011110111000001011" "00111101000001100000101010111101" "00111101111011101010100000101001" "10111110010110001001001010110011" "10111110001000000101011101001001" "00111101001100101010110001011111" "10111110001100111011001000011111" "00111111100100010101000001101000" "10111101101000110101011101011101" "00111110010011101000011001001110" "00111111000010011001100011011111" "00111110110000101110001101111010" "00111110000101001010001110110001" "00111110100000100110110101100111" "00111110101010011000111110001010" "00111110101100010010010110011111" "00111110100111001101110110001001" "00111110011110001000010100001110" "00111101111101010011011001111101" "00111111000010101111111010111110" "00111110010100001110000010010010" "00111110101011110000101100010101" "00111101100010111011110010111001" "00111101001001100001011010010100" "00111110110101111000111011100111" "00111110111000010100100010000110" "10111110110010001000001110111010" "00111111010001110001110111000010" "00111111000001000111000100011100" "00111111000101011011110011101011" "00111110011111010110010111101001" "00111110110111101011101000110000" "00111110000001111101111000100001" "00111101100010100001111011101110" "10111110111111111101011101101001" "10111111011010110001100011110001" "10111111000001110011011100101010" "00111011001000000101000010110001" "10111111101100101000101110110111" "10111111101010110001101100111011" "10111111001010011001100100100011" "10111100100111010111111110011101" "10111111100011011111110000101101" "11000000000101111100000010100101" "10111111110111110100100011001010" "10111111111110010010100110100010" "00111111011101011110110100100001" "00111111100000110000101011110101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name input_img \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_img \
    op interface \
    ports { input_img_address0 { O 7 vector } input_img_ce0 { O 1 bit } input_img_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_img'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name output_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_0 \
    op interface \
    ports { output_0_address0 { O 5 vector } output_0_ce0 { O 1 bit } output_0_we0 { O 1 bit } output_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


