sim_seconds                                  0.158060                       # Number of seconds simulated
sim_ticks                                158059826000                       # Number of ticks simulated
final_tick                               4779741503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5184587                       # Simulator instruction rate (inst/s)
host_op_rate                                  5360044                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              307049112                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567048                       # Number of bytes of host memory used
host_seconds                                   514.77                       # Real time elapsed on the host
sim_insts                                  2668872476                       # Number of instructions simulated
sim_ops                                    2759192726                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        20992                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data         9216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        11008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       715776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       980224                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       807680                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       870400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       876800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4340736                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        65792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       160000                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        160000                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2796                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         3829                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         3155                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         3400                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         3425                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16956                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              625                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       132810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data        58307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data        69645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        90700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data        24295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        22675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      4528513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      6201601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      5109964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        51828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      5506776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      5547267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            27462614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       132810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        34012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        90700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        22675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        25914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        51828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        25914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         416247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1012275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1012275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1012275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       132810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data        58307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data        69645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        90700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data        24295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        22675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      4528513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      6201601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      5109964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        51828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      5506776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      5547267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           28474889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16956                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      625                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  135648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   5000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4333472                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7264                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                159744                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4340736                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             160000                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           18809                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           17480                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           17352                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           15817                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           15024                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           14849                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           16952                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           19138                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             591                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             568                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             649                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             568                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                158073618000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              135648                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               5000                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16914                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16911                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16913                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16914                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16916                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16916                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16918                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16918                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    18                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    16                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   13                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17939                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.471933                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.024579                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    31.563206                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          272      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           74      0.41%      1.93% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           41      0.23%      2.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      2.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           41      0.23%      2.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           77      0.43%      2.83% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          261      1.45%      4.28% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17171     95.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17939                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   646.110048                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   365.187288                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   563.760427                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           27     12.92%     12.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           28     13.40%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            7      3.35%     29.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            8      3.83%     33.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319           12      5.74%     39.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            8      3.83%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            5      2.39%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            7      3.35%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            7      3.35%     52.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      2.39%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            8      3.83%     58.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            7      3.35%     61.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            8      3.83%     65.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            6      2.87%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            7      3.35%     71.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            6      2.87%     74.64% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            5      2.39%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            7      3.35%     80.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      1.91%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            9      4.31%     86.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            2      0.96%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            3      1.44%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            6      2.87%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            1      0.48%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            3      1.44%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            3      1.44%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            1      0.48%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            2      0.96%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.48%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            3      1.44%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2751            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.885167                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.865099                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.874984                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      0.96%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.48%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            205     98.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3956199734                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6251585684                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                433347200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29214.08                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46164.08                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      27.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   27.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.50                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 118323                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4151                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  8991161.94                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 142779647210                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1392189935                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          19654790.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1              18488736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          16930166.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          19962028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          13259184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              12472560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2          11421144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              13466448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0            110188416                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1            101811840                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             91605696                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         109702195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11997020.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        12006973.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11904122.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        12432061.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      9155756200.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      9150556815.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      9140707324.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      9167272462.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      99846694368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       99851255232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       99859895136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       99836592384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        140132072146.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        140121114324.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        140106985757.760010                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        140133949747.200012                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.939151                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.933056                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.925198                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.940195                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data         6912                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data         8960                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       705536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       997632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       845824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       898560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         5632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       909312                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4425728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        35840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2756                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         3897                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         3304                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         3510                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         3552                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17288                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         3239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         3239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data        56687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        68025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        17816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      4463728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        11337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      6311737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         9718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         9718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      5351290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker        12957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        17816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      5684936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        35632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        14577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      5752961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            28000335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        68025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        17816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        34012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         9718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        17816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        14577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         226750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1057625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1057625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1057625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         3239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         3239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data        56687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        68025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        17816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      4463728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        11337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      6311737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         9718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         9718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      5351290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker        12957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        17816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      5684936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        35632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        14577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      5752961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           29057959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17288                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  138304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4419520                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  6208                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                166688                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4425728                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16808                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           18497                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           15313                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           17857                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15864                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           20456                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           16264                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17051                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             520                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             681                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             753                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             496                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             807                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                158073422000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              138304                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17213                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17209                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17209                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17209                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17210                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17210                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17211                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17212                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    22                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   20                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   20                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   19                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18309                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.489268                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.078732                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.490833                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          275      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           74      0.40%      1.91% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           44      0.24%      2.15% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.02%      2.17% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           46      0.25%      2.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           73      0.40%      2.82% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          264      1.44%      4.26% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17529     95.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18309                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   633.417431                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   350.065917                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   615.483531                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-127           60     27.52%     27.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-255           16      7.34%     34.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-383           10      4.59%     39.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-511           20      9.17%     48.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-639           23     10.55%     59.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-767           13      5.96%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-895           17      7.80%     72.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-1023           15      6.88%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1151            4      1.83%     81.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1279           11      5.05%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1407           10      4.59%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1535            5      2.29%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1663            5      2.29%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1791            1      0.46%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1919            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-2047            3      1.38%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2176-2303            2      0.92%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3328-3455            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4608-4735            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.894495                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.870927                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.937133                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              3      1.38%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            214     98.17%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4073426371                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6414390871                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                441952000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29494.07                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46444.07                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      27.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   28.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 120671                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4339                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  8810736.41                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 142749628963                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1422208182                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          18961689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          18238348.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          19952956.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3              18896976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              12791616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              12303648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              13460328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3              12747960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         105346675.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1            100875840                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         110660659.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         103662873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        12083696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11735331.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        12272808.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11953889.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      9152082737.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      9147969599.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      9164290714.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      9156911941.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       99849916704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       99853524720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       99839207952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       99845680560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        140125705286.399994                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        140119169655.360016                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        140134367587.200012                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        140124376368                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.935610                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.931975                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.940427                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.934870                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        13824                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        18688                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data         8192                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       710656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data      1022720                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       829440                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       913408                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       889856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4487936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        81152                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       203776                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        203776                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data           54                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2776                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         3995                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         3240                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         3568                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         3476                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17531                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          796                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              796                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       105277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data        87461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        58307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       118234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       136050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data        51828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        37252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      4496120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        48589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      6470461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      5247633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        56687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      5778875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        37252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      5629868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            28393907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       105277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        58307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       136050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        37252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        48589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        34012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        56687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        37252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         513426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1289233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1289233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1289233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       105277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data        87461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        58307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       118234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       136050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data        51828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        37252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      4496120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        48589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      6470461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      5247633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        56687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      5778875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        37252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      5629868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           29683140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17531                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      796                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  140248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   6368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4483296                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  4640                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                203776                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4487936                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             203776                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           17545                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           17368                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16704                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           19146                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           15952                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           15964                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           18528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           18896                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             633                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             712                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             479                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             608                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                158072712000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              140248                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               6368                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17445                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17442                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17446                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17451                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17455                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17459                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17464                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17468                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    67                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    65                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   61                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   56                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   52                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   48                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   44                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   40                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  264                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18767                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   249.750733                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   243.528524                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    33.604668                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          336      1.79%      1.79% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           74      0.39%      2.18% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           44      0.23%      2.42% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           10      0.05%      2.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           44      0.23%      2.71% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           75      0.40%      3.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          327      1.74%      4.85% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17857     95.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18767                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          266                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   527.635338                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   318.956646                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   492.021620                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           36     13.53%     13.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           25      9.40%     22.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           17      6.39%     29.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           10      3.76%     33.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           11      4.14%     37.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           18      6.77%     43.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           15      5.64%     49.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           19      7.14%     56.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           23      8.65%     65.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           17      6.39%     71.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           10      3.76%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            5      1.88%     77.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            8      3.01%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            9      3.38%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            5      1.88%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            3      1.13%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            4      1.50%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            6      2.26%     90.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            1      0.38%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            3      1.13%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            2      0.75%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            1      0.38%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            3      1.13%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            3      1.13%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.13%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      0.75%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.38%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            2      0.75%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.38%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.38%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3840-3903            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          266                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          266                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.939850                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.926945                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.692378                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      0.75%      0.75% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            264     99.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          266                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 4090121962                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6464867812                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                448329600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29193.68                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46143.68                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      28.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   28.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.30                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 122415                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  5289                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.06                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  8625127.52                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 142701247944                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1470589201                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          19086883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          18970761.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          17816803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3              20418048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              12876072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              12797736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              12019272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              13774080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0            104787072                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         105677145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         97597593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3            111848256                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12916454.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11741552.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11502673.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12965806.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      9154950338.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      9152114803.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      9148445717.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      9172331161.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       99847401264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       99849888576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       99853107072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      99832154928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        140126540252.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        140125712742.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        140115011300.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        140138014447.680023                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.936074                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.935614                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.929662                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.942456                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        15104                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        18688                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data         7168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       720896                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data      1003264                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       831744                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       920320                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       957952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4536064                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       249088                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        249088                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data           59                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2816                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         3919                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         3249                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         3595                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         3742                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17719                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          973                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              973                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        29154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data        95559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        61546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       118234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       116614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data        45350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        22675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      4560906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      6347369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      5262210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker        11337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      5822605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      6060692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            28698399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        29154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        61546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       116614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        22675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        34012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        25914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        38871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        25914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         354701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1575910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1575910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1575910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        29154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data        95559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        61546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       118234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       116614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data        45350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        22675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      4560906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      6347369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      5262210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker        11337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      5822605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      6060692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           30274309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17719                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      973                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  141752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4524096                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 11968                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                249088                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4536064                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             249088                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           49                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17840                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           17376                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           16978                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           17577                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           19831                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           15105                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           19187                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           17484                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             936                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             817                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1359                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1464                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1248                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             864                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                158076223000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              141752                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7784                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17562                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17550                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17555                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17557                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17557                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17560                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17563                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17564                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    74                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    73                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   68                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   68                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   69                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   68                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   67                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   73                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   36                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   29                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   27                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   27                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   21                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  322                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19176                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   248.914476                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   241.771103                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    35.880744                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          406      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           73      0.38%      2.50% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           50      0.26%      2.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           10      0.05%      2.81% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           49      0.26%      3.07% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           73      0.38%      3.45% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          383      2.00%      5.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18132     94.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19176                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   435.972308                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   281.676124                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   380.602490                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           38     11.69%     11.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           38     11.69%     23.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           25      7.69%     31.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           26      8.00%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           24      7.38%     46.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           22      6.77%     53.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           22      6.77%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           22      6.77%     66.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           16      4.92%     71.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           17      5.23%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            8      2.46%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           12      3.69%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           12      3.69%     86.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            9      2.77%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            6      1.85%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            3      0.92%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            7      2.15%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.23%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            1      0.31%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            3      0.92%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            1      0.31%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.62%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.31%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            2      0.62%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            1      0.31%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2495            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          325                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.950769                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.931516                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.887520                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              3      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            321     98.77%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          325                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4181925280                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6578282380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                452409600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29579.75                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46529.75                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      28.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   28.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.30                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 123512                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6474                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  8456891.88                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 142661842846                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1509994299                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0              19048176                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          18383500.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          19473955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          20836569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              12849960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              12401568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2              13137192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              14056416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         105539865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1            100254336                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2            106117440                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         113489126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        12395151.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        12531594.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        13025525.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        13718937.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      9152876998.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      9152012148.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      9163841627.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      9175568670.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       99849219984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       99849978624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      99839601888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      99829315008.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        140126452302.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        140120083939.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        140129719796.160034                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        140141506896                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.936025                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.932483                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.937842                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.944398                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data         8448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        13312                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       725760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       959744                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       828672                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       902912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       892928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4402176                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        64512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       198656                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        198656                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data           52                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2835                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         3749                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         3237                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         3527                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         3488                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17196                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          776                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              776                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst        53448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data        53448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data        84221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        98798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data        35632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        48589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      4591679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        30773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      6072030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        30773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      5242774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.itb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        53448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      5712470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        48589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      5649304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            27851328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        53448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        43730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        98798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        48589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        30773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        30773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        53448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        48589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         408149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1256841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1256841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1256841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        53448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data        53448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data        84221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        98798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data        35632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        48589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      4591679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        30773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      6072030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        30773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      5242774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.itb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        53448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      5712470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        48589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      5649304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           29108168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17196                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      776                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  137568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4392832                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  9344                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                198400                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4402176                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             198656                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       115123                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           18026                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           16720                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           17449                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           17770                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16787                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           17338                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           15488                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           17698                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            1192                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             632                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             648                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             648                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             592                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1280                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                158065370000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              137568                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6208                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17106                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17098                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17098                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17098                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17099                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17099                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17104                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17104                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    39                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   37                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   37                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   39                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18352                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.176112                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.270028                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    32.617555                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          316      1.72%      1.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           60      0.33%      2.05% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           41      0.22%      2.27% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            6      0.03%      2.30% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           43      0.23%      2.54% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           56      0.31%      2.84% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          298      1.62%      4.47% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17532     95.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18352                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          259                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   526.532819                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   307.007029                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   465.587561                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           38     14.67%     14.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           30     11.58%     26.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           11      4.25%     30.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           10      3.86%     34.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           14      5.41%     39.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           17      6.56%     46.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           16      6.18%     52.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           13      5.02%     57.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           14      5.41%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           11      4.25%     67.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            9      3.47%     70.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767           13      5.02%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            4      1.54%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            2      0.77%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            8      3.09%     81.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023           13      5.02%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            4      1.54%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.32%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            3      1.16%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            4      1.54%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            2      0.77%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            1      0.39%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            2      0.77%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            2      0.77%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.77%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            2      0.77%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            3      1.16%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            2      0.77%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.39%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            2      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          259                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          259                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.938224                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.924973                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.701636                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.77%      0.77% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            257     99.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          259                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4051137627                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6377965827                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                439283200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29510.90                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46460.90                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      27.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   27.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 119969                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5155                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.04                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  8795090.70                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 142731685650                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1440151495                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0              18349632                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1              18869760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2              18645984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          19080835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              12378720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              12729600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              12578640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              12871992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         101905689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         104619340.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         102807244.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         103363852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0            11860992                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11933982.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11841085.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        12777523.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      9146168544.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      9152630703.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      9153380093.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      9163412349.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       99855104592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       99849436032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       99848778672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      99839978448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        140120290338.239990                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        140124741586.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        140122553887.679993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        140126007168                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.932598                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.935074                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.933857                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.935777                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data         6400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        11008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       749312                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data      1044736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       832256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       932864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       953856                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4600832                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       160512                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        160512                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2927                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         4081                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         3251                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         3644                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         3726                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17972                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              627                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data        40491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         8098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        42111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data        69645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        72884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data        35632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         9718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      4740686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        35632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      6609750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        29154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      5265449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      5901968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         8098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        48589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      6034778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            29108168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        42111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        72884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        38871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        35632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        29154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        48589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         367658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1015514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1015514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1015514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data        40491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         8098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        42111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data        69645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        72884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data        35632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         9718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      4740686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        35632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      6609750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        29154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      5265449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      5901968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         8098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        48589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      6034778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           30123682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17972                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      627                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  143776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4595456                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                160512                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4600832                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             160512                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           17209                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           20833                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           16825                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18794                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           16392                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           18056                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           16376                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           19123                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             672                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             519                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             680                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             642                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             760                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             496                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             759                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                158059826000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              143776                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5016                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17948                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17940                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17940                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17941                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17941                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17942                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17942                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17943                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  210                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18977                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.617484                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.320596                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    31.142901                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          278      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           79      0.42%      1.88% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           41      0.22%      2.10% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            4      0.02%      2.12% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           41      0.22%      2.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           79      0.42%      2.75% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          270      1.42%      4.17% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        18185     95.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18977                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   685.665072                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   390.708875                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   587.653697                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           24     11.48%     11.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           26     12.44%     23.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           12      5.74%     29.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            7      3.35%     33.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.35%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            8      3.83%     40.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            6      2.87%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            6      2.87%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            8      3.83%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            3      1.44%     51.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      4.31%     55.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767           10      4.78%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            7      3.35%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            4      1.91%     65.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            7      3.35%     68.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            6      2.87%     71.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087           10      4.78%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            6      2.87%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            3      1.44%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            5      2.39%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            4      1.91%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            4      1.91%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            3      1.44%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            6      2.87%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            1      0.48%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      0.96%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            5      2.39%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.48%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            2      0.96%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.48%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            2      0.96%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            2      0.96%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2751            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.977360                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.042372                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.48%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            204     97.61%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              2      0.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4199361425                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6633517025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                459545600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29241.83                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46191.83                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      29.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   29.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.30                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 125466                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4181                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  8498297.01                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 142700809764                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1470741836                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          19496937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          19535644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          18687715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          19695916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              13152696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              13178808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              12606792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              13286928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         109065715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1            108865536                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         102346483.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3            108386304                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11846476.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11937300.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        12455700.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        12258708.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      9156887864.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      9157982100.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      9154536108.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      9164519936.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       99845702016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       99844742160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       99847764960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       99839007216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        140130673873.919983                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        140130763717.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        140122919927.040009                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        140131677177.600006                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.938373                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.938423                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.934060                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.938931                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data         9216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        12544                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        25600                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       727296                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       984576                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       788480                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       897024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       917248                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4429312                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        86784                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       192256                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        192256                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst          100                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2841                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         3846                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         3080                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         3504                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         3583                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17302                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          751                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              751                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        66405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data        58307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       103657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data        79362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       161964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        42111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      4601397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        61546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      6229135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      4988491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        35632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      5675218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      5803170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            28023009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        66405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       103657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       161964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        42111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        61546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        38871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        35632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        38871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         549058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1216350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1216350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1216350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        66405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data        58307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       103657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data        79362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       161964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        42111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      4601397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        61546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      6229135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      4988491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        35632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      5675218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      5803170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           29239359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17302                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      751                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  138416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   6008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4423072                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6240                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                192512                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4429312                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             192256                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           47                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           17674                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           18416                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           17696                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           18592                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           15577                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15937                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           18105                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           16224                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            1312                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             576                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             575                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1313                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             528                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                158072226000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              138416                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               6008                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17172                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17167                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17169                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17172                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17173                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17174                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17176                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17179                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    59                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    61                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   60                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   57                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   57                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   54                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   54                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18455                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.099377                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.209103                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    32.697720                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          309      1.67%      1.67% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           77      0.42%      2.09% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           40      0.22%      2.31% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            1      0.01%      2.31% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           39      0.21%      2.53% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           79      0.43%      2.95% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          299      1.62%      4.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17611     95.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18455                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   550.273810                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   332.434013                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   526.555514                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-127           57     22.62%     22.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-255           29     11.51%     34.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-383           30     11.90%     46.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-511           19      7.54%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-639           23      9.13%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-767           26     10.32%     73.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-895           22      8.73%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-1023           13      5.16%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1151           10      3.97%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1279            5      1.98%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1407            5      1.98%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1535            2      0.79%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1791            6      2.38%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-2047            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2175            3      1.19%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4736-4863            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.873016                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.847743                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.973629                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.19%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.40%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            247     98.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4162772406                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6505618356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                442307200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30116.79                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47066.79                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      27.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   28.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 120779                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  5003                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  8756008.75                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 142729769690                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1442067455                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          18592156.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          20099318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2              17143056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          18773596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              12542328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1          13559064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2              11564760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              12664728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         102911078.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         112101849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         93643430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         101832806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0            12275712                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        12222627.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11346739.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        12568089.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      9148243472.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      9161928069.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      9143443379.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      9159818065.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       99853284480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      99841280448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      99857495088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      99843131328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        140122371395.519989                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        140135713544.640015                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        140109158620.800018                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        140123310782.400024                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.933755                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.941176                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.926407                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.934278                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data         9216                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        12544                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       692736                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       950784                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       756992                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       848128                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       870400                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4202752                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       158976                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        158976                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2706                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         3714                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2957                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         3313                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         3400                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16417                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          621                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              621                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data        58307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data        79362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       119853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        24295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      4382746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      6015343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        22675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      4789275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      5365867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        27534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      5506776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            26589628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       119853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        24295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        22675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        27534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         359560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1005796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1005796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1005796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data        58307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data        79362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       119853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        24295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      4382746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      6015343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        22675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      4789275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      5365867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        27534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      5506776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           27595425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16417                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      621                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  131336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4196128                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  6624                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                159232                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4202752                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             158976                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           18113                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           15433                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           18106                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15689                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           15681                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           16160                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           16203                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           15744                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             648                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             447                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1168                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             537                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                158088593000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              131336                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4968                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16362                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16355                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16354                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16355                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16356                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16358                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16359                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16360                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    26                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    27                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   28                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   27                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   25                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   28                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  207                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17384                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.538426                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   245.194441                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    31.311100                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          260      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           59      0.34%      1.84% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           51      0.29%      2.13% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.02%      2.15% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           51      0.29%      2.44% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           59      0.34%      2.78% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          251      1.44%      4.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16649     95.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17384                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   630.043269                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   340.824710                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   574.941243                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           30     14.42%     14.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           25     12.02%     26.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           10      4.81%     31.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           13      6.25%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            5      2.40%     39.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            8      3.85%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            8      3.85%     47.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            6      2.88%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            6      2.88%     53.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            6      2.88%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      4.81%     61.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            8      3.85%     64.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            4      1.92%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            5      2.40%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            7      3.37%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            7      3.37%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            7      3.37%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            4      1.92%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            5      2.40%     83.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            5      2.40%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            3      1.44%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            5      2.40%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            3      1.44%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      0.96%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            1      0.48%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            4      1.92%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.48%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      0.96%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            2      0.96%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            2      0.96%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2623            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.923077                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.910150                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.704606                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.48%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            205     98.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3818613814                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6041250364                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                419612800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29121.05                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46071.05                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      26.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   26.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 114579                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4142                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  9278588.63                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 142825286488                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1346550657                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          18420393.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1              18192384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2              18249840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          18180892.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              12426456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              12272640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              12311400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              12264888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         102039475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         100851878.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         100256332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         97954022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11940618.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11539169.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11698421.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        12584678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      9146893584.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      9146827319.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      9152533630.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      9155122214.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       99854468592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       99854526720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       99849521184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       99847250496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        140120711287.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        140118732278.400024                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        140119092976.320007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        140117879359.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.932832                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.931731                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.931932                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.931257                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data         8704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data         9984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       736768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       998144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       817920                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       866048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       911360                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4419584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       173824                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        173824                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2878                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         3899                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         3195                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         3383                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         3560                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17264                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          679                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              679                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         3239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        37252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data        55068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        11337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        12957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data        63166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        66405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      4661324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        46970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      6314976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      5174749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        68025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      5479242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker        12957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        63166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      5765918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            27961463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        37252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        12957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        66405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        46970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        43730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        68025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        63166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         370898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1099735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1099735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1099735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         3239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        37252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data        55068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        11337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        12957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data        63166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        66405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      4661324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        46970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      6314976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      5174749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        68025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      5479242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker        12957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        63166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      5765918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           29061199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17264                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      679                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  138112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4410464                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  9120                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                174080                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4419584                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             173824                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  285                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           17442                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17313                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17138                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           19160                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           15186                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           16745                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15602                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           19241                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1153                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             624                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             631                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             624                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             808                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                158055089000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              138112                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5432                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 17222                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 17211                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17211                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17211                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17211                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17212                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17213                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17214                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18298                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.548912                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.153367                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.384610                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          277      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           68      0.37%      1.89% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           46      0.25%      2.14% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           47      0.26%      2.39% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           69      0.38%      2.77% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          261      1.43%      4.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17530     95.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18298                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          227                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   607.691630                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   331.426363                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   587.810594                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           32     14.10%     14.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           29     12.78%     26.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           10      4.41%     31.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            9      3.96%     35.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319           10      4.41%     39.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           11      4.85%     44.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           10      4.41%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           10      4.41%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            8      3.52%     56.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           10      4.41%     61.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            5      2.20%     63.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            9      3.96%     67.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831           11      4.85%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            6      2.64%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            8      3.52%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            2      0.88%     79.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            6      2.64%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            4      1.76%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            5      2.20%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            4      1.76%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.32%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            1      0.44%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            4      1.76%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.44%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            2      0.88%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            5      2.20%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.44%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            2      0.88%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            3      1.32%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.44%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            3      1.32%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2688-2751            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3840-3903            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          227                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          227                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.964758                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.957170                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.530979                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            226     99.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          227                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4031492086                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6367659736                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                441046400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29250.38                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46200.38                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      27.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   27.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.76                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 120435                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4534                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  8808732.60                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 142754566732                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1417270413                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0              18918144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          19700755.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          18078076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          19321545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              12762240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              13290192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              12195528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              13034376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         104613350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         109859443.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         99159590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         105427046.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        12422108.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1            11943936                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11867627.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        12511272.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      9151382594.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      9159617352.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      9148895187.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      9163369776.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       99850530864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       99843307392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       99852712800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       99840015792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        140125151469.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        140132241239.039978                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        140117430978.239990                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        140128201977.599976                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.935301                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.939245                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.931007                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.936998                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data         8704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data         8960                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        26368                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       706048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       948224                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       769792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       860928                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       873472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4251904                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        70656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2758                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         3704                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         3007                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         3363                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         3412                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16609                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data        55068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data        56687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       166823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        29154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      4466967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        46970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      5999146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      4870257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        51828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      5446849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        37252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      5526211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            26900599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        38871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       166823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        29154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        46970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        25914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        51828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        37252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         447021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1057625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1057625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1057625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data        55068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data        56687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       166823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        29154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      4466967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        46970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      5999146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      4870257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        51828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      5446849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        37252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      5526211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           27958224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16609                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  132872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4243008                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  8896                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                167424                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4251904                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           17190                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           16321                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           16276                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15634                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           17706                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           15433                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           18552                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           15482                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             560                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             625                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             783                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             712                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             632                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             720                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             640                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                158064855000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              132872                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16550                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16539                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16540                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16541                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16543                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16544                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16543                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16546                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    22                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    21                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   20                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   21                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   19                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   19                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   20                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   17                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  218                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17632                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.137931                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   244.440054                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    32.405169                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          276      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           81      0.46%      2.02% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           46      0.26%      2.29% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            5      0.03%      2.31% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           46      0.26%      2.57% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           82      0.47%      3.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          260      1.47%      4.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16836     95.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17632                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   611.678899                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   357.808161                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   527.563470                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           22     10.09%     10.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           35     16.06%     26.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            9      4.13%     30.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            8      3.67%     33.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            4      1.83%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            5      2.29%     38.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            9      4.13%     42.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511           12      5.50%     47.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575           12      5.50%     53.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            7      3.21%     56.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            8      3.67%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767           13      5.96%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            8      3.67%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            7      3.21%     72.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959           11      5.05%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            5      2.29%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            8      3.67%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            7      3.21%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            5      2.29%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            3      1.38%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            3      1.38%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.38%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            2      0.92%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      0.92%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            1      0.46%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      0.92%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            2      0.92%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            2      0.92%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2368-2431            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            218    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3899009523                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6146477823                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                424300800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29405.63                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46355.63                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      26.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   26.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 115838                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4356                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  9156810.05                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 142796713864                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1375123281                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          18218995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          17982518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          18695577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          18488131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              12290592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          12131064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              12612096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              12472152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0            101402496                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             98836608                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         103005926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         100881830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11515944.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11805004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11947253.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3            12026880                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      9145998146.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      9147772114.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      9153279408.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      9155596965.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       99855254064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       99853697952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       99848866992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      99846834048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        140119202406.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        140116747429.440002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        140122929422.399994                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        140120822174.400024                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.931993                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.930627                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.934066                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.932894                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data         9216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        17152                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       694272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       948736                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       763392                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       859392                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       859136                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4233216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        77568                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       196608                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        196608                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data           67                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2712                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         3706                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2982                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         3357                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         3356                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16536                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          768                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              768                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst        97178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data        58307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       108516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        56687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        87461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      4392463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        48589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      6002385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      4829766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        59927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      5437131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        53448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      5435511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            26782365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        97178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        43730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        56687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        87461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        48589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        43730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        59927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        53448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         490751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1243883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1243883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1243883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        97178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data        58307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       108516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        56687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        87461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      4392463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        48589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      6002385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      4829766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        59927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      5437131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        53448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      5435511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           28026249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16536                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      768                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  132288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4228064                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  5152                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                196864                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4233216                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             196608                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs       135073                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           13280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           17168                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           16729                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           17281                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           17665                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           15978                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           18056                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           15970                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             472                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             831                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             512                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1176                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1225                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                158085613000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              132288                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6144                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16422                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16418                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16420                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16421                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16422                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16425                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16428                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16428                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    58                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    58                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   57                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   57                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   56                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   53                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   55                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   57                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   27                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  256                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  256                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  256                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  256                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  256                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17688                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.165536                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.213035                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.664328                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          311      1.76%      1.76% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           52      0.29%      2.05% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           39      0.22%      2.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            4      0.02%      2.30% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           40      0.23%      2.52% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           51      0.29%      2.81% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          303      1.71%      4.52% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16888     95.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17688                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   515.326848                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   319.137616                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   453.347456                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           27     10.51%     10.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           31     12.06%     22.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           16      6.23%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           22      8.56%     37.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           14      5.45%     42.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           12      4.67%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           14      5.45%     52.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           15      5.84%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           13      5.06%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            9      3.50%     67.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           12      4.67%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            7      2.72%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            9      3.50%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895           10      3.89%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            9      3.50%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            6      2.33%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            4      1.56%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            5      1.95%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            1      0.39%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            3      1.17%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      0.78%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            1      0.39%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            3      1.17%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            1      0.39%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            3      1.17%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.39%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            2      0.78%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.39%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          257                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.937743                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.928937                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.589637                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.39%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.39%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.39%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.39%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            253     98.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          257                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3944261502                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6183814152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                422806400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29852.05                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46802.05                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      26.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   26.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 115465                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5126                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  9135784.39                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 142784101808                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1387735337                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0              16994880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          18387129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          18662918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          19434643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              11464800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              12404016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          12590064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              13110672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         93910003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         101490355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2            102570624                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         104411673.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        11260477.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11864309.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        12003655.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        13603230.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      9135600416.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      9150085785.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      9153546661.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      9165636498.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       99864374880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       99851668416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       99848632560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       99838027440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        140108127624.959991                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        140120422179.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        140122528651.200012                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        140128746325.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.925833                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.932671                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.933843                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.937301                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data         7936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        10752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        19456                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       702720                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       962816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       776192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       874240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       901888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4331264                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       202240                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        202240                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2745                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         3761                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         3032                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         3415                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         3523                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16919                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          790                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              790                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        76123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        42111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data        68025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       123093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data        35632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        58307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      4445912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        59927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      6091466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        64786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      4910748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        72884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      5531070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        66405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      5705991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            27402687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        76123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        42111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       123093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        58307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        59927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        64786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        72884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        66405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         563635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1279516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1279516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1279516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        76123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        42111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data        68025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       123093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data        35632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        58307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      4445912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        59927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      6091466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        64786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      4910748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        72884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      5531070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        66405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      5705991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           28682203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16919                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      790                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  135352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4322976                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  8288                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                202240                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4331264                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             202240                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16325                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17049                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           15528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           15105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           16449                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           18267                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           16465                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           19905                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             745                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             616                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             648                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1079                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             488                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1320                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                158082050000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              135352                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6320                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16788                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16780                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16781                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16780                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16782                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16784                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16785                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16785                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    41                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    40                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   39                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   39                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   38                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   36                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   29                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   30                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   30                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   24                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   22                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   22                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   22                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   22                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18094                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.094838                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   244.114630                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    32.843002                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          313      1.73%      1.73% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           68      0.38%      2.11% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           36      0.20%      2.30% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            7      0.04%      2.34% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           37      0.20%      2.55% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           62      0.34%      2.89% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          297      1.64%      4.53% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17274     95.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18094                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          263                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   512.323194                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   302.027342                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   473.507263                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           33     12.55%     12.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           36     13.69%     26.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           20      7.60%     33.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            9      3.42%     37.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           13      4.94%     42.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           16      6.08%     48.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           14      5.32%     53.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      4.94%     58.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           10      3.80%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           15      5.70%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           13      4.94%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           11      4.18%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            8      3.04%     80.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            7      2.66%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            7      2.66%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            3      1.14%     86.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            4      1.52%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            2      0.76%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.52%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            5      1.90%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.76%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            4      1.52%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            1      0.38%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            2      0.76%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            3      1.14%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            3      1.14%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.38%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.38%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.38%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          263                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          263                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.030418                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.009617                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.104738                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.38%      0.38% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            261     99.24%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::40              1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          263                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4031711054                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6321537404                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                432297600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29843.97                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46793.97                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      27.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   27.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 118057                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5262                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  8926650.29                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 142759598415                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1412238730                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          18641750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          17801683.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2              19051200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          20298902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          12575784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              12009072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              12852000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          13693704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         103693324.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         98471193.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2            104400192                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3            110692608                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11854771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        11605524.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        12395151.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        13310853.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      9149096557.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      9143671233.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      9157891921.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      9171740295.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       99852536160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       99857295216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      99844820928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       99832673232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        140122920515.520020                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        140115376090.559998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        140125933560.960022                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        140136931762.559998                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.934061                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.929865                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.935736                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.941853                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        26624                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data         8448                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        12800                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       691712                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       953856                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       796928                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       868096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       871424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4284672                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        75264                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       183040                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        183040                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data           50                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2702                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         3726                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         3113                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         3391                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         3404                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16737                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          715                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              715                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       168443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data        53448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        37252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data        80982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        69645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data        27534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         8098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        30773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      4376267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        45350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      6034778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        30773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      5041939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      5492199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      5513254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            27107913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       168443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        37252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        69645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        30773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        45350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        30773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        43730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         476174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1158043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1158043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1158043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       168443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data        53448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        37252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data        80982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        69645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data        27534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         8098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        30773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      4376267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        45350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      6034778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        30773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      5041939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      5492199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      5513254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           28265955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16737                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      715                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  133896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4275872                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  8800                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                183040                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4284672                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             183040                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           72                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           16121                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           18040                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           16833                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           15180                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15617                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15944                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           18957                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           16929                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             656                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             902                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1339                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             527                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                158087521000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              133896                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5720                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16667                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16660                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16662                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16664                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16666                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16667                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16669                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16670                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    40                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    36                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   33                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   32                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   30                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   29                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   27                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   26                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  236                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  237                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  238                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  240                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  239                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  239                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  238                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  237                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17817                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.261660                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.577410                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    32.188098                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          287      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           66      0.37%      1.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           45      0.25%      2.23% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            6      0.03%      2.27% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           44      0.25%      2.51% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           67      0.38%      2.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          275      1.54%      4.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17027     95.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17817                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   549.720833                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   304.462285                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   498.988761                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           38     15.83%     15.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           33     13.75%     29.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           13      5.42%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            5      2.08%     37.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            8      3.33%     40.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383           11      4.58%     45.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            8      3.33%     48.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            6      2.50%     50.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           17      7.08%     57.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           11      4.58%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           14      5.83%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            9      3.75%     72.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            7      2.92%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            6      2.50%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            5      2.08%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            7      2.92%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            3      1.25%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            8      3.33%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            8      3.33%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            3      1.25%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      1.67%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            3      1.25%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            3      1.25%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            4      1.67%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            1      0.42%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2624-2687            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          240                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.833333                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.807013                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.009025                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.42%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.42%      1.67% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              2      0.83%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.42%      2.92% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.42%      3.33% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            232     96.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          240                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3935243974                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6200119924                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                427587200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29450.79                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46400.79                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      27.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   27.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 116763                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4761                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  9058418.58                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 142783000349                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1388836796                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0              19069344                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          17731526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          18001267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          19775750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              12864240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          11961744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2              12143712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          13340784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         106234252.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         97659993.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             98681856                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         107386406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        12089917.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11730769.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11678515.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        13129620.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      9151281198.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1        9144095040                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      9149926167.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      9169566652.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      99850619808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       99856923456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       99851808432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       99834579936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        140126680928.640015                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        140114624697.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        140116762117.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        140132301317.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.936152                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.929447                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.930635                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.939278                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data         9472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       695552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       923392                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       759296                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       841984                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       857856                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4148736                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       176384                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        176384                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2717                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         3607                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2966                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         3289                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         3351                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16206                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          689                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              689                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        46970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data        45350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        11337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        55068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data        59927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        56687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data        43730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         4859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        16196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      4400562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        24295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      5842041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         6479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         3239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      4803852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      5326996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         8098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        22675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      5427413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            26247884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        46970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        55068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        56687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        16196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        24295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         3239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        34012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        22675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         259142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1115932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1115932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1115932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        46970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data        45350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        11337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        55068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data        59927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        56687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data        43730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         4859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        16196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      4400562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        24295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      5842041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         6479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         3239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      4803852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      5326996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         8098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        22675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      5427413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           27363816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16206                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      689                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  129648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4141088                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  7648                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                176384                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4148736                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             176384                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           13784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           15737                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           18585                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           18146                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15304                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           15977                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16754                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15122                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             544                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             903                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             520                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1153                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             512                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                158059860000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              129648                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5512                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16147                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16139                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16140                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16140                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16141                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16142                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16142                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16143                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    21                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17261                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.128730                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   244.307686                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    32.578709                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          282      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           77      0.45%      2.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           36      0.21%      2.29% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            6      0.03%      2.32% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           34      0.20%      2.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           77      0.45%      2.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          271      1.57%      4.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16478     95.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17261                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          230                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   562.891304                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   330.650680                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   500.087915                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           30     13.04%     13.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           33     14.35%     27.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            7      3.04%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            8      3.48%     33.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319           10      4.35%     38.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383           11      4.78%     43.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447           12      5.22%     48.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           11      4.78%     53.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           11      4.78%     57.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           10      4.35%     62.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703           10      4.35%     66.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767           13      5.65%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            7      3.04%     75.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            5      2.17%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            8      3.48%     80.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            7      3.04%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            5      2.17%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            4      1.74%     87.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            4      1.74%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            3      1.30%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            3      1.30%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            4      1.74%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.87%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            1      0.43%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            2      0.87%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            3      1.30%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            1      0.43%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            2      0.87%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          230                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          230                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.965217                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.957728                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.527504                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            229     99.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          230                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3817856461                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6011339011                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                414108800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29502.25                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46452.25                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      26.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   26.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 113073                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4587                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  9355422.31                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 142816777892                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1354936251                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0              16913232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          19934812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          17547667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          18286732.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              11409720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              13448088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              11837712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              12336288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         92920089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1            111101952                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         95684659.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3             98424768                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11479449.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        12166225.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        11751505.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        12714071.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      9137325683.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      9160665842.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      9145578608.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      9155482600.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      99862861488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       99842387664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       99855622080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      99846934368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        140107431830.400024                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        140134226753.279999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        140112544400.640015                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        140118700995.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.925446                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.940349                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.928290                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.931714                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data         7168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data         9984                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       696320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       951296                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       778496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       839424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       870912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4213760                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       186624                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        186624                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2720                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         3716                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         3041                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         3279                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         3402                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16460                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          729                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              729                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        72884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data        45350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        24295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data        63166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        87461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data        25914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        32393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      4405421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        37252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      6018582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        27534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      4925325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      5310799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        34012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      5510015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            26659273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        72884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        24295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        87461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        32393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        37252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        27534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        38871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        34012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         354701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1180717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1180717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1180717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        72884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data        45350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        24295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data        63166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        87461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data        25914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        32393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      4405421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        37252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      6018582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        27534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      4925325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      5310799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        34012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      5510015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           27839990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16460                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      729                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  131680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4206880                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  6880                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                186624                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4213760                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             186624                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           15712                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           15296                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           18251                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           15449                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15120                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           17809                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           16625                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17203                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             616                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             616                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            1193                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             720                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             480                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             464                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             863                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                158076390000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              131680                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5832                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16364                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16358                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16359                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16360                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16364                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16364                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16364                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16366                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    35                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    33                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   32                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   31                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   29                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   29                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   18                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                   16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                   15                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                   15                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17580                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   249.914903                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   243.841004                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    33.208028                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          304      1.73%      1.73% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           76      0.43%      2.16% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           38      0.22%      2.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            4      0.02%      2.40% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           36      0.20%      2.61% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           76      0.43%      3.04% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          293      1.67%      4.70% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16753     95.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17580                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   540.382716                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   308.932406                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   524.805944                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-127           69     28.40%     28.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-255           19      7.82%     36.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-383           25     10.29%     46.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-511           22      9.05%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-639           16      6.58%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-767           25     10.29%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-895           19      7.82%     80.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-1023           10      4.12%     84.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1151           14      5.76%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1279            6      2.47%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1407            5      2.06%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1535            4      1.65%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1663            4      1.65%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1791            1      0.41%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-2047            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2431            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2815            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4224-4351            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          243                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            243    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          243                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3955028494                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6183360244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                420688000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30084.27                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47034.27                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      26.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   26.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.48                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 114858                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4859                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  9196369.19                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 142801762587                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1370074558                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          17326310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          18968947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2              18334512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3              18848592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          11688384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              12796512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              12368520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              12715320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             95604288                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         103854566.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2            100538880                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         103588492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11515944.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12694164.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11917393.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11927347.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      9140165104.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      9154268035.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      9151425823.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      9157794301.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      99860370768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       99847999776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       99850492944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       99844906560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        140111192967.360016                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        140125104168.959991                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        140119600241.279999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        140124302781.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.927538                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.935275                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.932214                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.934829                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data         6144                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        10752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data         6144                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       695040                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       963328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       777728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       891136                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       891136                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4321536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        80128                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       166144                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        166144                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2715                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         3763                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         3038                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         3481                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         3481                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16881                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          649                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              649                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        59927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        40491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data        68025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        92319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data        38871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        50209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      4397322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        77743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      6094705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        48589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      4920466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        71264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      5637966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        66405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      5637966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            27341141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        59927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        40491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        92319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        50209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        77743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        48589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        71264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        66405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         506947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1051146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1051146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1051146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        59927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        40491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data        68025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        92319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data        38871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        50209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      4397322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        77743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      6094705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        48589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      4920466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        71264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      5637966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        66405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      5637966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           28392287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16881                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      649                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  135048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4313952                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7584                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                166400                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4321536                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             166144                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          338                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           21369                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16624                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           14860                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           15664                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           16514                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           17049                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           17331                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           15400                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             640                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             648                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             671                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             697                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             696                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             456                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                158080235000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              135048                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5192                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16837                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16831                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16832                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16831                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16831                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16832                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16835                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16837                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17871                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.705165                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.247437                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    31.229423                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          287      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           50      0.28%      1.89% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           34      0.19%      2.08% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           36      0.20%      2.28% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           51      0.29%      2.56% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          268      1.50%      4.06% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17145     95.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17871                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   618.631336                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   335.484627                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   593.710689                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           33     15.21%     15.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           25     11.52%     26.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           15      6.91%     33.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            4      1.84%     35.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319           11      5.07%     40.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            8      3.69%     44.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            5      2.30%     46.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511           10      4.61%     51.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           10      4.61%     55.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639           14      6.45%     62.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           10      4.61%     66.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            9      4.15%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            6      2.76%     73.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            2      0.92%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            5      2.30%     76.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            2      0.92%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            2      0.92%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            4      1.84%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            3      1.38%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            4      1.84%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            3      1.38%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            8      3.69%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            5      2.30%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            3      1.38%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            1      0.46%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            3      1.38%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.46%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            2      0.92%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            1      0.46%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.46%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            3      1.38%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2495            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3200-3263            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          217                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.963134                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.958595                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.428742                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.46%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            215     99.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          217                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3920455738                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6205502188                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                431395200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29081.13                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46031.13                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      27.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   27.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     7.99                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.77                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 117811                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4329                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  9017697.38                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 142780333174                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   13888274400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1391503971                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          20503929.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          17597260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2              18869760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3              18328464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              13832016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              11871168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              12729600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3              12364440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         115865817.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         96079526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         103936934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         99603379.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11821178.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11973795.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        12153369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        12169543.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      30974522167.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      9162504106.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      9145417458.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2        9154750392                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      9154364232.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       99840775152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       99855763440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       99847576656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       99847915392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        140139824368.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        140113224816.960022                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        140124538879.679993                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        140119267619.519989                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.943462                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.928668                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.934961                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.932029                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              271025                       # Transaction distribution
system.membus.trans_dist::ReadResp             271025                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::Writeback             11494                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           285042                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17187                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          250799                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27680                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1303                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1134887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1135825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1135825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72572673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72574549                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72574549                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    135512500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4466720000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       135000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        67500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    189651000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    142524992                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq      8594498                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    125399500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     13841497                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     21499500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          390                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         1450                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           48                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            9                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           11                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           52                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          269                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          108                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          111                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       395496                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     12687435                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        55497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        29499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        13499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq          499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      2918000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        34499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1097000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           611                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         1839                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              473492                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           16757932                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            77807                       # Total snoops (count)
system.membus.snoop_fanout::samples            612093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  612093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              612093                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              301500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 469                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           451048000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              534287                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4613686500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded             523262                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             270690                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            270690                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11494                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          240243                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         10556                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         250799                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1303                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1303                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9073                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8697                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8517                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8300                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8887                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8426                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8842                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8839                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8453                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        76189                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        66144                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         8909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         9225                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8659                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8345                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8765                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       264270                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8541                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8563                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         9098                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8918                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8234                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        75873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        66521                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         8600                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9157                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8821                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8340                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8867                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       264302                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9259                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8644                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8668                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8192                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8517                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         9028                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8834                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8174                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        75909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        66284                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         8979                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         9162                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8739                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8456                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       264292                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9166                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8607                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8414                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8816                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8469                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8908                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8858                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8274                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        76015                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        66465                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         8749                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         9063                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8419                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8520                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8822                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       264216                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1057080                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1187840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1132032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1105920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1079808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1100032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1156864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1150208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1101824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1114624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1138688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1201664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1131520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1091584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18138624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1182720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1115648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1163008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1077504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1107200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1162240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1122560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1190400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1154816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1089024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1152256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18151936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1209856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1129472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1071104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1108480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1111552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1176064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1153536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1100544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1170176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1191168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1104896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1144320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18145281                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1204736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1126656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1119744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1098240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1126656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1102592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1154816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1080832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1107456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1162752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1178112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1114880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1150976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18136832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72572673                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    378866800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2668226270                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    108043600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    336336600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     14778400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    350872004                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1770200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     12774928                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          248                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           33                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            9                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq          135                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       245200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       158335                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         5600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        11197                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       147000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         8479                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          392                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          39                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             397800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            178011                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           34008200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18741                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29624200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17589                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30250000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17524                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           28827400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17045                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30206400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17868                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29397800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17271                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           32035200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              18336                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           31326800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18100                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29180400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              16912                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          219455800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded             152377                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         192530200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            133095                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          30571200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             17958                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          31079400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             18617                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          31085600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             17714                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          29887000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17195                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30330000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17944                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         757813174                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            130698                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         758584102                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            130730                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         758221709                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            130720                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         757255717                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            130645                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       270690                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       270690                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11494                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       240243                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        10556                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       250799                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1303                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1303                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       264270                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       264302                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       264292                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       264216                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1057080                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18138624                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18151936                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18145281                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18136832                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72572673                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    216552000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1082760000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     45976000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    192194400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      8444800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    200639200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1042400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5212000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          400                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          147                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           30                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      1254500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       219900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        90700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   577                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1565100                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    116054400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       133572                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    115952000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       133572                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    115980900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       133572                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    116223200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       133571                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1288612000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       522793                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3732734                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3709050                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        23684                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               135                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              135                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            39946                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          284046                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         17300                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         301346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          378                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39958                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       182455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         1463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       170372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         4036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       175556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side          654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       541341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       527493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       644507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       723420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         4350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       576285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       589245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         5482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       604469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       649766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         5092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       610094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       659228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6696582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       498432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       335048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         2920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       389120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       498124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         8048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       498944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       283848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         1308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       653312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     33351420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1053628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       675328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     45287944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1445512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       556800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     37328368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1177348                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       701696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     40697864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side      1296708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       651776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     41478141                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side      1315292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210187053                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1870512000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26025526764                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       135499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        67998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1298257430                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    149033772                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq      8654486                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    124966482                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       189499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     20014924                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    137150429                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       450332                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4981                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           90                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          169                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         1520                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          433                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           99                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          122                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          211                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           50                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    466675775                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     62925840                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      5364973                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      5119496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      8267903                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      3428000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1467497                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      2870500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2054491                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       165496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       454106                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5130                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          493781138                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          64558833                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1492466                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4114027                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               4114027    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4114027                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3347406110                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            4114497                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          63362227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1947                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        5233057905                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            172993                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy            735486                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded               733                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          49569068                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1520                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        5318384364                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            167883                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           2028476                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              2024                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         63466116                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1949                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       5236996010                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.3                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           167153                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy           328990                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded              327                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         83037118                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2552                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      10505522651                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            6.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           370446                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        264123806                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           264086                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         85857026                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2638                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      11597186958                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            7.3                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           414888                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        362089792                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           362042                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         70776654                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2175                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      10878218272                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           386127                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        294952313                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           294908                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         89181128                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             2741                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      11200658744                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            7.1                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           397339                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        325633818                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           325589                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         82815232                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             2546                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      11256539114                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            7.1                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           399509                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        330434876                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           330405                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        15805    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        15805                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        15805    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        15805                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        15805                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        15805    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        15805                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        15805                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        15805    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        15805                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        15805                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            15805    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        15805                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        15805                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           15805    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        15805                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    272424                       # number of replacements
system.l2.tags.tagsinuse                  8185.343586                       # Cycle average of tags in use
system.l2.tags.total_refs                      514521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    272424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.888677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      308.829390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.221023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    17.028063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data    18.324325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.421948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    11.086754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data    20.825677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.041861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    23.110397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data    15.122580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.658091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    10.995598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1295.871845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.405575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    10.991092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1767.997673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.678081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.020228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     9.128211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1473.158008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.545474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.000730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    11.153678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data  1570.215456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     6.253146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    17.546822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  1593.711861                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.002237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.002542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.001846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.158187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.215820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.179829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.191677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.194545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          986                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.985474                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21255686                       # Number of tag accesses
system.l2.tags.data_accesses                 21255686                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker          717                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1156                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data          513                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         1983                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          776                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data          886                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker          323                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          795                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data          460                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       263324                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2010                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        78388                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       361300                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1993                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data       106471                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       294256                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1730                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        87529                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       324094                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         2085                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        95674                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       328743                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2040                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        97118                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2054394                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39946                       # number of Writeback hits
system.l2.Writeback_hits::total                 39946                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  195                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                113                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1725                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker          717                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1156                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data           520                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         1983                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           776                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data           897                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker          323                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           795                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data           482                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       263324                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2010                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         78700                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       361300                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1993                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data        106843                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       294256                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1730                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         87829                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       324094                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          2085                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         96019                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       328743                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2040                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         97474                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2056119                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker          717                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1156                       # number of overall hits
system.l2.overall_hits::system.cpu0.data          520                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         1983                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          776                       # number of overall hits
system.l2.overall_hits::system.cpu1.data          897                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker          323                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          795                       # number of overall hits
system.l2.overall_hits::system.cpu2.data          482                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       263324                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2010                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        78700                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       361300                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1993                       # number of overall hits
system.l2.overall_hits::system.cpu4.data       106843                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       294256                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1730                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        87829                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       324094                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         2085                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        96019                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       328743                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2040                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        97474                       # number of overall hits
system.l2.overall_hits::total                 2056119                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          791                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data          509                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          744                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data          765                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1154                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data          348                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           83                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          542                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        44285                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           78                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          645                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        60810                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           81                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          445                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        49789                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           83                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          656                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        54920                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          506                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        55725                       # number of ReadReq misses
system.l2.ReadReq_misses::total                273086                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         8058                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          470                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         7220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        38759                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        50176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        42286                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        45848                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        46235                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             239052                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         1749                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         2417                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         1964                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         2173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         2200                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            10556                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data           54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2494                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          791                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data          563                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          744                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data          804                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1154                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data          361                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           83                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          542                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        44705                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           78                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          645                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        61357                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           81                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          445                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        50194                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           83                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          656                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        55420                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          506                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        56241                       # number of demand (read+write) misses
system.l2.demand_misses::total                 275580                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          791                       # number of overall misses
system.l2.overall_misses::system.cpu0.data          563                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          744                       # number of overall misses
system.l2.overall_misses::system.cpu1.data          804                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1154                       # number of overall misses
system.l2.overall_misses::system.cpu2.data          361                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           83                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          542                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        44705                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           78                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          645                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        61357                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           81                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          445                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        50194                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           83                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          656                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        55420                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          506                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        56241                       # number of overall misses
system.l2.overall_misses::total                275580                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1579499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    102377500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data     66755499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3621000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     95072500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data     99564997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       446500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    149892500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data     45434999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker     10210500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     67589500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   5745918500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      9679500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     78648000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   7882802999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker     10282000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     54186000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   6455176998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker     10481000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       131000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     82308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   7125936000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker     10033000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     63197000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   7224329997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35395655488                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       982000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       940499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       382500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     64253999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     89407500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     81333985                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data     82005000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data     82069499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    401374982                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       198500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       915000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       915500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       719000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       980500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       719000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4643000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data      7076500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      4799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      1516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     46673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     55620000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     42323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     53596999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     56259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     267863999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1579499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    102377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data     73831999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     95072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    104364497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    149892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data     46950999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker     10210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     67589500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   5792591500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      9679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     78648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   7938422999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker     10282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     54186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   6497499998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker     10481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     82308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   7179532999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker     10033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     63197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   7280588997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35663519487                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1579499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    102377500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data     73831999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3621000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     95072500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    104364497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       446500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    149892500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data     46950999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker     10210500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     67589500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   5792591500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      9679500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     78648000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   7938422999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker     10282000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     54186000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   6497499998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker     10481000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       131000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     82308500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   7179532999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker     10033000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     63197000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   7280588997                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35663519487                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker          730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         1022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         2012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         1651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1949                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data          808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       263407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2552                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       122673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       361378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       167281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       294337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2175                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       137318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       324177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         2741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data       150594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       328823                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         2546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data       152843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2327480                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39946                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39946                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         8077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          472                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         7226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        38787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        50205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        42309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        45898                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        46273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           239247                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         1767                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         2443                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         1976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         2191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         2225                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          10669                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           35                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4219                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker          730                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1947                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         1083                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         2012                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1520                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         1701                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker          327                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1949                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data          843                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       263407                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2552                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       123405                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       361378                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2638                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       168200                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       294337                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2175                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       138023                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       324177                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         2741                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data       151439                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       328823                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         2546                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data       153715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2331699                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker          730                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1947                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         1083                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         2012                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1520                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         1701                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker          327                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1949                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data          843                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       263407                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2552                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       123405                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       361378                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2638                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       168200                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       294337                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2175                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       138023                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       324177                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         2741                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data       151439                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       328823                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         2546                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data       153715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2331699                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.017808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.406266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.498043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.014414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.489474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.463356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.012232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.592099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.430693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000315                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.212382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.361000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.244503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.363520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000275                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.204598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.362582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.239329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.364689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.198743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.364590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.117331                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997648                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.995763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999278                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999422                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999456                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.998911                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.999179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999185                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.473684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.989813                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.989357                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.993927                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.991785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.988764                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.989409                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.885246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.780000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.371429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.573770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.595212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.574468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.591716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.591743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.591135                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.017808                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.406266                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.519852                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.014414                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.489474                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.472663                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.012232                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.592099                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.428233                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000315                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.212382                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.362262                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000216                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.244503                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.364786                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000275                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.204598                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.363664                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000256                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.239329                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.365956                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000243                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.198743                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.365878                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118188                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.017808                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.406266                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.519852                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.014414                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.489474                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.472663                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.012232                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.592099                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.428233                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000315                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.212382                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.362262                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000216                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.244503                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.364786                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000275                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.204598                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.363664                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000256                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.239329                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.365956                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000243                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.198743                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.365878                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118188                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 121499.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 129427.939317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 131150.292731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 124862.068966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 127785.618280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130150.322876                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       111625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 129889.514731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130560.341954                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 123018.072289                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124703.874539                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129748.639494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 124096.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 121934.883721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129630.044384                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 126938.271605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 121766.292135                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129650.665770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 126277.108434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker       131000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 125470.274390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129751.201748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 125412.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 124895.256917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129642.530229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129613.585054                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   121.866468                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  2001.061702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    52.977839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  1657.782683                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data  1781.877790                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  1923.425838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data  1788.627639                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  1775.051346                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1679.027919                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data         7940                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  6868.421053                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  7222.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   523.156089                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   378.775341                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   366.089613                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   451.219512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   326.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   439.844638                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 131046.296296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 123064.102564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 116615.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 111126.190476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 101681.901280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 104501.234568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 107193.998000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 109029.069767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107403.367682                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 121499.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 129427.939317                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 131140.317940                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 124862.068966                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 127785.618280                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129806.588308                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       111625                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 129889.514731                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130058.168975                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 123018.072289                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124703.874539                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129573.683033                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 124096.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 121934.883721                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129380.885620                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 126938.271605                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 121766.292135                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129447.742718                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 126277.108434                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker       131000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 125470.274390                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 129547.690346                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 125412.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 124895.256917                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129453.405825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129412.582506                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 121499.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 129427.939317                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 131140.317940                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 124862.068966                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 127785.618280                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129806.588308                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       111625                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 129889.514731                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130058.168975                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 123018.072289                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124703.874539                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129573.683033                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 124096.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 121934.883721                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129380.885620                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 126938.271605                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 121766.292135                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129447.742718                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 126277.108434                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker       131000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 125470.274390                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 129547.690346                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 125412.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 124895.256917                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129453.405825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129412.582506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11494                       # number of writebacks
system.l2.writebacks::total                     11494                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          292                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          197                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          156                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          136                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          215                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          147                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          133                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          131                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          161                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data          138                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          102                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data          116                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2395                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          197                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data          138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2395                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          197                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data          138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2395                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          679                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data          500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data          730                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          957                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data          330                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        44149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        60663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          312                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        49658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        54782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        55609                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           270691                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         8058                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          470                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         7219                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        38759                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        50176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        42286                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        45848                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        46235                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        239051                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         1749                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         2417                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         1964                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         2173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         2200                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        10556                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2494                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data          554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data          769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data          343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        44569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        61210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        50063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        55282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        56125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            273185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data          554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data          343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        44569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        61210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        50063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        55282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        56125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           273185                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1258499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     82733000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data     60370999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2634000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     56275500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data     87094499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       242000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst    117419000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data     39875999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2435500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     46670000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5246152500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1679500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     51281000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   7200476500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      2615500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     37283000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5895104498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      2496000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       120000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     59663500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   6508920000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      5302000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     49051000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   6601615497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32158769491                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    437929947                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     25638300                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    391960152                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   2111414166                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   2732560891                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   2303187692                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   2496835853                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   2517756782                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  13017283783                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data      1392000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data      1032500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       489000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     95031500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    131269990                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    106716000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    118076499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    119538999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    573546488                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data      6482500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      4370500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      1373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     42053000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     49603000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     37868000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     48096999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     50583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    240429999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1258499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     82733000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data     66853499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2634000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     56275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data     91464999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst    117419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data     41248999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     46670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5288205500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     51281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   7250079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      2615500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     37283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5932972498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      2496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     59663500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   6557016999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      5302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     49051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   6652198497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32399199490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1258499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     82733000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data     66853499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2634000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     56275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data     91464999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst    117419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data     41248999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     46670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5288205500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     51281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   7250079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      2615500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     37283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5932972498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      2496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     59663500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   6557016999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      5302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     49051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   6652198497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32399199490                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       757000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       772000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       739500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1014000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1025500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       932500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       988500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       974500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      7203500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       357000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       320000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       332999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       324000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       361000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       322500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       381000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       371500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2769999                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1114000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      1092000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1072499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1338000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      1386500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1255000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      1369500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      1346000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      9973499                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.015068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.348742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.489237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.010934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.297368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.442156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.006116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.491021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.408416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.151254                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.359892                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.163002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.362641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.143448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.361628                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.180591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.363773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.158680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.363831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.116302                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997648                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.995763                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999031                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999422                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.998911                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.999179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999181                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.473684                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.989813                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.989357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.993927                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.991785                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.988764                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.989409                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.885246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.780000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.371429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.573770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.595212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.574468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.591716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.591743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.591135                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.015068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.348742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.511542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.010934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.297368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.452087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.006116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.491021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.406880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.151254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.361160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.163002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.363912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.143448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.362715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.180591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.365045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.158680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.365124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.015068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.348742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.511542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.010934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.297368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.452087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.006116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.491021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.406880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.151254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.361160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.163002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.363912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.143448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.362715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.180591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.365045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.158680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.365124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117161                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       114409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 121845.360825                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 120741.998000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 124503.318584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119307.532877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       121000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 122694.879833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 120836.360606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 115976.190476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120906.735751                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118828.342658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 119964.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 119258.139535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118696.347032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       130775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119496.794872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118714.094365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 118857.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker       120000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 120532.323232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118814.939214                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 123302.325581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121413.366337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118714.875236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118802.507254                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54347.225987                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54549.574468                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54295.629866                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54475.455146                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54459.520309                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54466.908480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54458.991734                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54455.645766                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54454.002631                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        55680                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54342.105263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54334.762722                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54311.125362                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54336.048880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54338.011505                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54335.908636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54333.695339                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 120046.296296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 112064.102564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 105615.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 100126.190476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 90681.901280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 93501.234568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 96193.998000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 98029.069767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96403.367682                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       114409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 121845.360825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 120674.185921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 124503.318584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118940.180754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       121000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 122694.879833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 120259.472303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 115976.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120906.735751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118652.101236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 119964.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 119258.139535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118445.997386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       130775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119496.794872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118510.127200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 118857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker       120000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 120532.323232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 118610.343312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 123302.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121413.366337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118524.694824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118598.017790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       114409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 121845.360825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 120674.185921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 124503.318584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118940.180754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       121000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 122694.879833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 120259.472303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 115976.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120906.735751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118652.101236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 119964.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 119258.139535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118445.997386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       130775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119496.794872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118510.127200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 118857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker       120000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 120532.323232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 118610.343312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 123302.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121413.366337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118524.694824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118598.017790                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        611                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67980                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67980    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67980                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2874                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2874    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2874                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     110103486.238532                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    54890940.870442                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08        13024     82.40%     82.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08         2703     17.10%     99.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08           40      0.25%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08            6      0.04%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08            9      0.06%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08            5      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08            4      0.03%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09            1      0.01%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09            8      0.05%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09            1      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09            3      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        110103120.067967      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17402880                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4655134.451123                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   12887799.584178                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07        13464     85.19%     85.19% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1990     12.59%     97.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          239      1.51%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           65      0.41%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           32      0.20%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           12      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4654845.058478      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 735744                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67980                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100104.463077                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98723.915223                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      20558.858455                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           85      0.13%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        61042     89.79%     89.92% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2520      3.71%     93.63% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2386      3.51%     97.14% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1263      1.86%     98.99% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          622      0.91%     99.91% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           25      0.04%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            3      0.00%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           13      0.02%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            1      0.00%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            6      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            6      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            8      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67980                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67980                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           2325329.582230                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1686841.209032                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   11      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               7      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              10      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               4      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              17      0.03%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              15      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              12      0.02%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              16      0.02%      0.18% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              15      0.02%      0.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             14      0.02%      0.22% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67830     99.78%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          17315000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67980                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2874                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         55006804.801670                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        73909767.893923                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2874    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          167000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       594296000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2874                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70854                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             2231008.905637                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1629849.833314                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     11      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 7      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                10      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 5      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 4      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                17      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                15      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                12      0.02%      0.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                17      0.02%      0.18% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                15      0.02%      0.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               14      0.02%      0.22% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70701     99.78%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            17315000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70854                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        15805                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.043910                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.205518                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            15113     95.62%     95.62% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              690      4.37%     99.99% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                2      0.01%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        15805                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        15805                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           15805    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        15805                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             15805                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             4.300917                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.141431                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                  4831     30.57%     30.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                 10744     67.98%     98.54% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  162      1.02%     99.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                  30      0.19%     99.76% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   3      0.02%     99.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   7      0.04%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   6      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   5      0.03%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   2      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   2      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   7      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   3      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               15805                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            15805                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.181841                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.503430                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  13464     85.19%     85.19% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1990     12.59%     97.78% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    239      1.51%     99.29% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     65      0.41%     99.70% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     32      0.20%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     12      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              15805                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        68064                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        68064    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         68064                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2842                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2842    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2842                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     110237924.707371                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    54168732.621036                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08        13003     82.27%     82.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08         2722     17.22%     99.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08           41      0.26%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08            6      0.04%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08            9      0.06%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.04%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08            4      0.03%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09            3      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09            5      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        110239169.819154      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17424384                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4603302.752294                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   12980093.074532                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07        13513     85.50%     85.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1934     12.24%     97.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          246      1.56%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           62      0.39%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.19%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           13      0.08%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08            5      0.03%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4603016.581835      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 727552                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           68064                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100105.820992                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98713.204188                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      20787.572070                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           84      0.12%      0.12% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        61162     89.86%     89.98% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2511      3.69%     93.67% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2332      3.43%     97.10% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1294      1.90%     99.00% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          609      0.89%     99.89% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           23      0.03%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            7      0.01%     99.94% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           16      0.02%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            6      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            7      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            5      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            2      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             68064                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               68064                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           2322226.051951                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1697012.819511                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   12      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               9      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               9      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               8      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               8      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              14      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              13      0.02%      0.16% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              14      0.02%      0.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              7      0.01%      0.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67932     99.81%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          18252000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 68064                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2842                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         55621325.475018                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        73602583.224829                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2842    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          143000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       720707000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2842                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70906                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             2229148.365442                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1634505.171720                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     12      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 7      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                12      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                10      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 7      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 8      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 9      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                17      0.02%      0.16% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                14      0.02%      0.17% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                14      0.02%      0.19% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                8      0.01%      0.21% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70760     99.79%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            17637000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70906                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        15805                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.042265                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.201200                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            15137     95.77%     95.77% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              668      4.23%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        15805                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        15805                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           15805    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        15805                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             15805                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             4.306169                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.107156                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                  4813     30.45%     30.45% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                 10764     68.11%     98.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  159      1.01%     99.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                  31      0.20%     99.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   5      0.03%     99.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   4      0.03%     99.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   6      0.04%     99.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   5      0.03%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   4      0.03%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   5      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   2      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   2      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               15805                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            15805                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.179817                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.507035                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  13513     85.50%     85.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1934     12.24%     97.73% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    246      1.56%     99.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     62      0.39%     99.68% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     30      0.19%     99.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     13      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      5      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              15805                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        68029                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        68029    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         68029                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2852                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.910589                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.502740                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     4.774913                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2851     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2852                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     110181233.786776                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    54762727.651055                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08        13034     82.47%     82.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08         2695     17.05%     99.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08           38      0.24%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08            6      0.04%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08           10      0.06%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08            5      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08            2      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09            2      0.01%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09            5      0.03%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09            4      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        110182482.422826      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17415424                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4617880.417589                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   13122686.721680                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07        13525     85.57%     85.57% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1902     12.03%     97.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          261      1.65%     99.26% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           71      0.45%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           31      0.20%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08            8      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            4      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4617599.667609      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 729857                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           68029                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100129.427156                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98735.397574                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      20750.105445                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           78      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        61086     89.79%     89.91% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2578      3.79%     93.70% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2300      3.38%     97.08% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1264      1.86%     98.94% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          657      0.97%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           27      0.04%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            8      0.01%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           10      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            3      0.00%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            7      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            3      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             68029                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               68029                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           2323411.750871                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1696321.252200                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   10      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               4      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              10      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               7      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              17      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              11      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              12      0.02%      0.16% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              14      0.02%      0.18% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             12      0.02%      0.19% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67897     99.81%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          18151000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 68029                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2852                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         55431705.469846                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        76341163.339698                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2852    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          178000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       815403000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2852                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70881                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             2229934.002060                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1637612.292357                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     10      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 7      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                10      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 7      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                18      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                12      0.02%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                12      0.02%      0.16% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                14      0.02%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               15      0.02%      0.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70742     99.80%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            17553000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70881                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        15805                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.045998                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.210392                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            15081     95.42%     95.42% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              721      4.56%     99.98% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                3      0.02%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        15805                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        15805                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           15805    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        15805                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             15805                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             4.303954                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.128642                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                  4774     30.21%     30.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                 10780     68.21%     98.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  182      1.15%     99.56% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                  30      0.19%     99.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   7      0.04%     99.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                   7      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   3      0.02%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   5      0.03%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   2      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   1      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   5      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   4      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               15805                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            15805                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.180386                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.512605                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  13525     85.57%     85.57% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1902     12.03%     97.61% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    261      1.65%     99.26% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     71      0.45%     99.71% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     31      0.20%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      8      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      4      0.03%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              15805                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67920                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67920    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67920                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2927                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2927    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2927                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     110004682.062638                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    54143029.346107                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08        13101     82.89%     82.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08         2628     16.63%     99.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08           37      0.23%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08            6      0.04%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08           10      0.06%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.04%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08            2      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09            5      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09            4      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        110005941.674262      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17387520                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4740980.702309                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   13119867.491003                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06        13468     85.21%     85.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     85.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     85.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07         1943     12.29%     97.51% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.51% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.51% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07          270      1.71%     99.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07           73      0.46%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08           34      0.22%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08           13      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            4      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          15805                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4740685.972918      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 749312                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67920                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100127.694346                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98711.397270                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      21003.059194                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           91      0.13%      0.13% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        61092     89.95%     90.08% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         2403      3.54%     93.62% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2375      3.50%     97.12% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1232      1.81%     98.93% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          659      0.97%     99.90% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           18      0.03%     99.93% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            7      0.01%     99.94% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           21      0.03%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            4      0.01%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            4      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            3      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            5      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            5      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67920                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67920                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           2327384.305065                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1693154.028949                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   16      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               7      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              10      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              15      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              18      0.03%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              10      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              16      0.02%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             17      0.03%      0.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67777     99.79%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          17362000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67920                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2927                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         53988999.658353                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        71915912.791163                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2927    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          174000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       762754000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2927                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70847                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             2230996.076051                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1631203.897839                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     16      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                10      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 7      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                17      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                18      0.03%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                10      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                17      0.02%      0.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               19      0.03%      0.21% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70695     99.79%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            15486000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70847                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        15805                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.042455                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.202258                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            15136     95.77%     95.77% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              667      4.22%     99.99% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                2      0.01%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        15805                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        15805                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           15805    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        15805                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             15805                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             4.297058                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.116248                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                  4807     30.41%     30.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                 10759     68.07%     98.49% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  172      1.09%     99.58% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                  28      0.18%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   5      0.03%     99.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                   8      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   5      0.03%     99.87% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   4      0.03%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   2      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   2      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   5      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   2      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   2      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               15805                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            15805                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.185195                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.512495                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  13468     85.21%     85.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1943     12.29%     97.51% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    270      1.71%     99.22% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     73      0.46%     99.68% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     34      0.22%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     13      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      4      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              15805                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       298370                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       298370    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         298370                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11495                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.977816                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.876536                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.378404                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11494     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11495                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      440527326.795318                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     416802560.937425                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     202623162.905325                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08        12402     78.47%     78.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09         3325     21.04%     99.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09           41      0.26%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09            6      0.04%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09            7      0.04%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09            6      0.04%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09            3      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09            5      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09            3      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09            3      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09            3      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            15805                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         440530713.984210      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69630208                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         15805                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     18617298.323315                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    36370212.026740                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07        14987     94.82%     94.82% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          546      3.45%     98.28% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08          116      0.73%     99.01% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08          100      0.63%     99.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           44      0.28%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            4      0.03%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08            4      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           15805                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        18616147.280840      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2942465                       # Number of bytes written
system.Hmon.readLatencyHist::samples           271993                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108877.425154                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107549.200447                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       20909.643134                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          336      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          129      0.05%      0.17% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       251256     92.38%     92.55% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         9699      3.57%     96.11% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7698      2.83%     98.94% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          125      0.05%     98.99% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2559      0.94%     99.93% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           32      0.01%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           33      0.01%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           46      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           22      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983           23      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            4      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519           14      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             271993                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               298370                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            529744.362704                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           741698.437059                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 1      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   797      0.27%      0.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               286      0.10%      0.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              276      0.09%      0.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              262      0.09%      0.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              265      0.09%      0.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              213      0.07%      0.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              223      0.07%      0.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              187      0.06%      0.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              183      0.06%      0.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              209      0.07%      0.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              166      0.06%      1.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              178      0.06%      1.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              187      0.06%      1.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              132      0.04%      1.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              148      0.05%      1.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              143      0.05%      1.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              119      0.04%      1.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              122      0.04%      1.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              113      0.04%      1.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              97      0.03%      1.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             294063     98.56%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9363500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 298370                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11495                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          13750311.091779                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         19073439.487606                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              9      0.08%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              3      0.03%      0.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              1      0.01%      0.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              1      0.01%      0.12% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              1      0.01%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              2      0.02%      0.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              2      0.02%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              1      0.01%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              0      0.00%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              1      0.01%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              1      0.01%      0.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              3      0.03%      0.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             2      0.02%      0.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            11468     99.77%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        278891000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11495                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 309865                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              510092.543527                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             732704.268459                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   1      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     805      0.26%      0.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 299      0.10%      0.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                287      0.09%      0.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                352      0.11%      0.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                284      0.09%      0.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                230      0.07%      0.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                246      0.08%      0.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                500      0.16%      0.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                452      0.15%      1.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                231      0.07%      1.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                267      0.09%      1.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                225      0.07%      1.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                219      0.07%      1.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                510      0.16%      1.58% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               3992      1.29%      2.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                179      0.06%      2.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                126      0.04%      2.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                136      0.04%      3.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                128      0.04%      3.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               188      0.06%      3.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               300208     96.88%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9363500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   309865                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        15805                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.190699                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.411739                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             12855     81.34%     81.34% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2918     18.46%     99.80% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                15      0.09%     99.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 9      0.06%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 3      0.02%     99.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 3      0.02%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 2      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         15805                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        15805                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            15805    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        15805                       # Outstanding write transactions
system.Hmon.readTransHist::samples              15805                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             18.876938                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            18.006705                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             7.881870                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                  4105     25.97%     25.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                11559     73.14%     99.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   75      0.47%     99.58% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                   28      0.18%     99.76% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    4      0.03%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                   10      0.06%     99.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   3      0.02%     99.87% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  3      0.02%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  3      0.02%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  2      0.01%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  5      0.03%     99.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  3      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  1      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  2      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  2      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                15805                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             15805                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.727238                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.420711                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                 13626     86.21%     86.21% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1729     10.94%     97.15% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   178      1.13%     98.28% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                   116      0.73%     99.01% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    61      0.39%     99.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  63      0.40%     99.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  20      0.13%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   4      0.03%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   3      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               15805                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    30949333                       # DTB read hits
system.cpu0.dtb.read_misses                       373                       # DTB read misses
system.cpu0.dtb.write_hits                     161393                       # DTB write hits
system.cpu0.dtb.write_misses                       10                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                30949706                       # DTB read accesses
system.cpu0.dtb.write_accesses                 161403                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         31110726                       # DTB hits
system.cpu0.dtb.misses                            383                       # DTB misses
system.cpu0.dtb.accesses                     31111109                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   118662772                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               118662772                       # ITB inst accesses
system.cpu0.itb.hits                        118662772                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    118662772                       # DTB accesses
system.cpu0.numCycles                       316066704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  118584864                       # Number of instructions committed
system.cpu0.committedOps                    118646033                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             87812482                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      41391                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     20545535                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    87812482                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads          103830976                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          56861318                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           448807322                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           87416000                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     31111898                       # number of memory refs
system.cpu0.num_load_insts                   30949963                       # Number of load instructions
system.cpu0.num_store_insts                    161935                       # Number of store instructions
system.cpu0.num_idle_cycles              70565.216802                       # Number of idle cycles
system.cpu0.num_busy_cycles              315996138.783198                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999777                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000223                       # Percentage of idle cycles
system.cpu0.Branches                         25715564                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 87535202     73.78%     73.78% # Class of executed instruction
system.cpu0.op_class::IntMult                     453      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.78% # Class of executed instruction
system.cpu0.op_class::MemRead                30949963     26.09%     99.86% # Class of executed instruction
system.cpu0.op_class::MemWrite                 161935      0.14%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 118647556                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1947                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          118903230                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1947                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         61069.969183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        237327491                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       237327491                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    118660825                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      118660825                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    118660825                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       118660825                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    118660825                       # number of overall hits
system.cpu0.icache.overall_hits::total      118660825                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1947                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1947                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1947                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1947                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1947                       # number of overall misses
system.cpu0.icache.overall_misses::total         1947                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    123302227                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    123302227                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    123302227                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    123302227                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    123302227                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    123302227                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    118662772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    118662772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    118662772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    118662772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    118662772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    118662772                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000016                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000016                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 63329.341037                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63329.341037                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 63329.341037                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63329.341037                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 63329.341037                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63329.341037                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1947                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1947                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1947                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1947                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1947                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1947                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    119238773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    119238773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    119238773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    119238773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    119238773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    119238773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 61242.307653                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61242.307653                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 61242.307653                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61242.307653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 61242.307653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61242.307653                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               169                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             1055                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          234.515187                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13953725                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1055                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         13226.279621                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   234.515187                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.916075                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.916075                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         62370478                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        62370478                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     30779019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30779019                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       142393                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        142393                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          244                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          244                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        10684                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        10684                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          162                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     30921412                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        30921412                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     30921656                       # number of overall hits
system.cpu0.dcache.overall_hits::total       30921656                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       153981                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153981                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        13498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13498                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           56                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         5316                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5316                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       167479                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        167479                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       167535                       # number of overall misses
system.cpu0.dcache.overall_misses::total       167535                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   6822159447                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6822159447                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    577780993                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    577780993                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     28397965                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     28397965                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      2733498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2733498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       928000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       928000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   7399940440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7399940440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   7399940440                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7399940440                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     30933000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30933000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       155891                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       155891                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          300                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          300                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        16000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     31088891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31088891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     31089191                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31089191                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.004978                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004978                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.086586                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086586                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.186667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.186667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.332250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.332250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.472313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.472313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.005387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005387                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.005389                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005389                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 44305.202895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44305.202895                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 42804.933546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42804.933546                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  5341.979872                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5341.979872                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 18851.710345                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18851.710345                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 44184.288418                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44184.288418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 44169.519444                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44169.519444                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu0.dcache.writebacks::total              225                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           50                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           50                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       153981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       153981                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        13498                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        13498                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           56                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         5266                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         5266                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       167479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       167479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       167535                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       167535                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   6427977551                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6427977551                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    550778007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    550778007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      3794509                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3794509                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     14319022                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     14319022                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      2583502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2583502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   6978755558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6978755558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   6982550067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6982550067                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1326501                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1326501                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       899500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       899500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2226001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2226001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.004978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.086586                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.086586                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.186667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.186667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.329125                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.329125                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.462541                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.462541                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.005387                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005387                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 41745.264357                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41745.264357                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 40804.415988                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40804.415988                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 67759.089286                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 67759.089286                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  2719.145841                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2719.145841                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 18193.676056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18193.676056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 41669.436514                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41669.436514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 41678.157203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41678.157203                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             45389                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    31018039                       # DTB read hits
system.cpu1.dtb.read_misses                      1033                       # DTB read misses
system.cpu1.dtb.write_hits                     150537                       # DTB write hits
system.cpu1.dtb.write_misses                       18                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                31019072                       # DTB read accesses
system.cpu1.dtb.write_accesses                 150555                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         31168576                       # DTB hits
system.cpu1.dtb.misses                           1051                       # DTB misses
system.cpu1.dtb.accesses                     31169627                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   118854793                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               118854793                       # ITB inst accesses
system.cpu1.itb.hits                        118854793                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    118854793                       # DTB accesses
system.cpu1.numCycles                       316067433                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  118801957                       # Number of instructions committed
system.cpu1.committedOps                    118859150                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             87984736                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      40749                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     20579607                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    87984736                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads          103962530                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          56982963                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           449635970                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           87575182                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     31169487                       # number of memory refs
system.cpu1.num_load_insts                   31018503                       # Number of load instructions
system.cpu1.num_store_insts                    150984                       # Number of store instructions
system.cpu1.num_idle_cycles              82192.490588                       # Number of idle cycles
system.cpu1.num_busy_cycles              315985240.509412                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999740                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000260                       # Percentage of idle cycles
system.cpu1.Branches                         25757933                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 87690432     73.78%     73.78% # Class of executed instruction
system.cpu1.op_class::IntMult                     436      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.78% # Class of executed instruction
system.cpu1.op_class::MemRead                31018503     26.10%     99.87% # Class of executed instruction
system.cpu1.op_class::MemWrite                 150984      0.13%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 118860357                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1520                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          119079099                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1520                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         78341.512500                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        237711106                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       237711106                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    118853273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      118853273                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    118853273                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       118853273                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    118853273                       # number of overall hits
system.cpu1.icache.overall_hits::total      118853273                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1520                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1520                       # number of overall misses
system.cpu1.icache.overall_misses::total         1520                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    110191068                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    110191068                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    110191068                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    110191068                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    110191068                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    110191068                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    118854793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    118854793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    118854793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    118854793                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    118854793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    118854793                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 72494.123684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72494.123684                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 72494.123684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72494.123684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 72494.123684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72494.123684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1520                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1520                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1520                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1520                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1520                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1520                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    106812932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    106812932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    106812932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    106812932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    106812932                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    106812932                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 70271.665789                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70271.665789                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 70271.665789                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70271.665789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 70271.665789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70271.665789                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               133                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             1699                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          236.560656                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20726666                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1699                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         12199.332549                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   236.560656                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.924065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         62498991                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        62498991                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     30855826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       30855826                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       144365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        144365                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          113                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          113                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data          203                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          135                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          135                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     31000191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31000191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     31000304                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31000304                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       156499                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156499                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data         5921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5921                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           45                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           45                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         5318                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5318                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           90                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       162420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        162420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       162465                       # number of overall misses
system.cpu1.dcache.overall_misses::total       162465                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   7001891415                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7001891415                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     61797495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     61797495                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     60512452                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     60512452                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2569000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2569000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       319500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       319500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   7063688910                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7063688910                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   7063688910                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7063688910                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     31012325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31012325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       150286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       150286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         5521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data          225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     31162611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31162611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     31162769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31162769                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.005046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005046                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.039398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039398                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.284810                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.284810                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.963231                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.963231                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.005212                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005212                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44740.806107                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44740.806107                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 10437.003040                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10437.003040                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11378.798797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11378.798797                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 28544.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28544.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 43490.265423                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43490.265423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 43478.219370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43478.219370                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu1.dcache.writebacks::total              244                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       156499                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       156499                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data         5921                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5921                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           45                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         5281                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5281                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           86                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           86                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       162420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       162420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       162465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       162465                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   6585769583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6585769583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     49951503                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     49951503                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3648005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3648005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     46592543                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     46592543                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      2415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       301500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       301500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   6635721086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6635721086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   6639369091                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6639369091                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1211494                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1211494                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1210500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1210500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2421994                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2421994                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.005046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.039398                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039398                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.284810                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.284810                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.956530                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.956530                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.382222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.382222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.005212                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005212                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.005213                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005213                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42081.863673                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42081.863673                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data  8436.328830                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8436.328830                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 81066.777778                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 81066.777778                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  8822.674304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8822.674304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 28081.395349                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 28081.395349                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 40855.320071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40855.320071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 40866.457951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40866.457951                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             46781                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    31006497                       # DTB read hits
system.cpu2.dtb.read_misses                       169                       # DTB read misses
system.cpu2.dtb.write_hits                     158432                       # DTB write hits
system.cpu2.dtb.write_misses                        4                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                31006666                       # DTB read accesses
system.cpu2.dtb.write_accesses                 158436                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         31164929                       # DTB hits
system.cpu2.dtb.misses                            173                       # DTB misses
system.cpu2.dtb.accesses                     31165102                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   118878461                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               118878461                       # ITB inst accesses
system.cpu2.itb.hits                        118878461                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    118878461                       # DTB accesses
system.cpu2.numCycles                       316075431                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  118802611                       # Number of instructions committed
system.cpu2.committedOps                    118861657                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             87969640                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                      41754                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     20583854                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    87969640                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          104007261                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          56962344                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           449626108                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           87578613                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     31166169                       # number of memory refs
system.cpu2.num_load_insts                   31007171                       # Number of load instructions
system.cpu2.num_store_insts                    158998                       # Number of store instructions
system.cpu2.num_idle_cycles              88448.761445                       # Number of idle cycles
system.cpu2.num_busy_cycles              315986982.238555                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999720                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000280                       # Percentage of idle cycles
system.cpu2.Branches                         25764157                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 87696614     73.78%     73.78% # Class of executed instruction
system.cpu2.op_class::IntMult                     469      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                28      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.78% # Class of executed instruction
system.cpu2.op_class::MemRead                31007171     26.09%     99.87% # Class of executed instruction
system.cpu2.op_class::MemWrite                 158998      0.13%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 118863280                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1949                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          119073827                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1949                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         61094.831709                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        237758871                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       237758871                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    118876512                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      118876512                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    118876512                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       118876512                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    118876512                       # number of overall hits
system.cpu2.icache.overall_hits::total      118876512                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1949                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1949                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1949                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1949                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1949                       # number of overall misses
system.cpu2.icache.overall_misses::total         1949                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    166783116                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    166783116                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    166783116                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    166783116                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    166783116                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    166783116                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    118878461                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    118878461                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    118878461                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    118878461                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    118878461                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    118878461                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000016                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000016                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 85573.687019                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85573.687019                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 85573.687019                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85573.687019                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 85573.687019                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85573.687019                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1949                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1949                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1949                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1949                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1949                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1949                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    162637884                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    162637884                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    162637884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    162637884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    162637884                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    162637884                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 83446.836326                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 83446.836326                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 83446.836326                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 83446.836326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 83446.836326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 83446.836326                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               167                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements              789                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          221.396983                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           33149159                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              789                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         42014.143219                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   221.396983                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.864832                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.864832                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         62479135                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        62479135                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     30841141                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30841141                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       140267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        140267                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          165                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          165                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        10764                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10764                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     30981408                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30981408                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     30981573                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30981573                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       148983                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148983                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        12612                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        12612                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           55                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           55                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         5355                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5355                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          152                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       161595                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        161595                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       161650                       # number of overall misses
system.cpu2.dcache.overall_misses::total       161650                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   6429777369                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6429777369                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    553469699                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    553469699                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     29207444                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29207444                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      2353500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2353500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      1021499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1021499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   6983247068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6983247068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   6983247068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6983247068                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     30990124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30990124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       152879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       152879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          220                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          220                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        16119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     31143003                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31143003                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     31143223                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31143223                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.004807                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004807                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.082497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.082497                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.332217                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.332217                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.428169                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.428169                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.005189                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 43157.792292                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43157.792292                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 43884.371947                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 43884.371947                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  5454.237908                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5454.237908                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 15483.552632                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15483.552632                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 43214.499632                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43214.499632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 43199.796276                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43199.796276                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          265                       # number of writebacks
system.cpu2.dcache.writebacks::total              265                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           52                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       148983                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       148983                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        12612                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12612                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           55                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         5303                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5303                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          150                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       161595                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       161595                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       161650                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       161650                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   6051347629                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6051347629                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    525354301                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    525354301                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2750007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2750007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     15834549                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15834549                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      2195500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2195500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       878501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       878501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   6576701930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6576701930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   6579451937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6579451937                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1222998                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1222998                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1243500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1243500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2466498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2466498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.004807                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004807                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.082497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.082497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.328991                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.328991                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.422535                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422535                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.005189                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005189                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.005191                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005191                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 40617.705570                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40617.705570                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 41655.114256                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41655.114256                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 50000.127273                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 50000.127273                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  2985.960588                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2985.960588                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 14636.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14636.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 40698.672174                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40698.672174                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 40701.836913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40701.836913                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             40874                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    27981280                       # DTB read hits
system.cpu3.dtb.read_misses                    132099                       # DTB read misses
system.cpu3.dtb.write_hits                     938464                       # DTB write hits
system.cpu3.dtb.write_misses                       60                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                28113379                       # DTB read accesses
system.cpu3.dtb.write_accesses                 938524                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         28919744                       # DTB hits
system.cpu3.dtb.misses                         132159                       # DTB misses
system.cpu3.dtb.accesses                     29051903                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   106448837                       # ITB inst hits
system.cpu3.itb.inst_misses                         1                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               106448838                       # ITB inst accesses
system.cpu3.itb.hits                        106448837                       # DTB hits
system.cpu3.itb.misses                              1                       # DTB misses
system.cpu3.itb.accesses                    106448838                       # DTB accesses
system.cpu3.numCycles                       316085704                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  104946298                       # Number of instructions committed
system.cpu3.committedOps                    105036683                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             79161846                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      48878                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     17348590                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    79161846                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           97360888                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          52527406                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           399071912                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           74753738                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     28922719                       # number of memory refs
system.cpu3.num_load_insts                   27981872                       # Number of load instructions
system.cpu3.num_store_insts                    940847                       # Number of store instructions
system.cpu3.num_idle_cycles              82540.273071                       # Number of idle cycles
system.cpu3.num_busy_cycles              316003163.726929                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999739                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000261                       # Percentage of idle cycles
system.cpu3.Branches                         21713646                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 76116820     72.46%     72.46% # Class of executed instruction
system.cpu3.op_class::IntMult                     554      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.47% # Class of executed instruction
system.cpu3.op_class::MemRead                27981872     26.64%     99.10% # Class of executed instruction
system.cpu3.op_class::MemWrite                 940847      0.90%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 105040096                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2552                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          106627557                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2552                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         41781.958072                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        212900226                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       212900226                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    106446285                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      106446285                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    106446285                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       106446285                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    106446285                       # number of overall hits
system.cpu3.icache.overall_hits::total      106446285                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2552                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2552                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2552                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2552                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2552                       # number of overall misses
system.cpu3.icache.overall_misses::total         2552                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     99501118                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     99501118                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     99501118                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     99501118                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     99501118                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     99501118                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    106448837                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    106448837                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    106448837                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    106448837                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    106448837                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    106448837                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000024                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000024                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 38989.466301                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 38989.466301                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 38989.466301                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 38989.466301                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 38989.466301                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 38989.466301                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2552                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2552                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2552                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2552                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2552                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2552                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     94202882                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     94202882                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     94202882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     94202882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     94202882                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     94202882                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 36913.355016                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36913.355016                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 36913.355016                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36913.355016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 36913.355016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36913.355016                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               221                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           127044                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.172316                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25613046                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           127044                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           201.607679                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.172316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.992861                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992861                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         58153057                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        58153057                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     27653431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       27653431                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       879930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        879930                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          146                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          146                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        11349                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        11349                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data          931                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          931                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     28533361                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        28533361                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     28533507                       # number of overall hits
system.cpu3.dcache.overall_hits::total       28533507                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       311427                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       311427                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        51191                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51191                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           41                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         4839                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4839                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         2923                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2923                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       362618                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        362618                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       362659                       # number of overall misses
system.cpu3.dcache.overall_misses::total       362659                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  14818636216                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14818636216                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2753946950                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2753946950                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     52528407                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     52528407                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    128666500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    128666500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       524000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       524000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  17572583166                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17572583166                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  17572583166                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17572583166                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     27964858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     27964858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       931121                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       931121                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        16188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         3854                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3854                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     28895979                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     28895979                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     28896166                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     28896166                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.011136                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011136                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.054978                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.054978                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.219251                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.219251                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.298925                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.298925                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.758433                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.758433                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.012549                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012549                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.012550                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012550                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 47583.016938                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47583.016938                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 53797.482956                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 53797.482956                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 10855.219467                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10855.219467                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 44018.645228                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 44018.645228                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 48460.316824                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48460.316824                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 48454.838198                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48454.838198                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6873                       # number of writebacks
system.cpu3.dcache.writebacks::total             6873                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       311427                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       311427                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        51191                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        51191                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           41                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         4804                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         4804                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         2920                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2920                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       362618                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       362618                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       362659                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       362659                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  14077145684                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14077145684                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2651542994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2651542994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2865505                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2865505                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     39443588                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     39443588                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    122920500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    122920500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       430000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       430000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  16728688678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16728688678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  16731554183                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16731554183                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1620462                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1620462                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1548500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1548500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      3168962                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      3168962                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.011136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.054978                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.054978                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.219251                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.219251                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.296763                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.296763                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.757654                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.757654                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.012549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.012550                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012550                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 45202.072023                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45202.072023                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 51797.054052                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 51797.054052                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 69890.365854                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 69890.365854                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  8210.572023                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8210.572023                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 42096.061644                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 42096.061644                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 46133.089582                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46133.089582                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 46135.775434                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46135.775434                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             76973                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    27189646                       # DTB read hits
system.cpu4.dtb.read_misses                    181080                       # DTB read misses
system.cpu4.dtb.write_hits                    1227196                       # DTB write hits
system.cpu4.dtb.write_misses                       60                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                27370726                       # DTB read accesses
system.cpu4.dtb.write_accesses                1227256                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         28416842                       # DTB hits
system.cpu4.dtb.misses                         181140                       # DTB misses
system.cpu4.dtb.accesses                     28597982                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   103087565                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               103087565                       # ITB inst accesses
system.cpu4.itb.hits                        103087565                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                    103087565                       # DTB accesses
system.cpu4.numCycles                       316066428                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  101050316                       # Number of instructions committed
system.cpu4.committedOps                    101148472                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             76817868                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      51641                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     16360180                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    76817868                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           95992915                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          51488462                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           385032213                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           70901086                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     28420771                       # number of memory refs
system.cpu4.num_load_insts                   27190365                       # Number of load instructions
system.cpu4.num_store_insts                   1230406                       # Number of store instructions
system.cpu4.num_idle_cycles              68603.563504                       # Number of idle cycles
system.cpu4.num_busy_cycles              315997824.436496                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999783                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000217                       # Percentage of idle cycles
system.cpu4.Branches                         20476181                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 72731471     71.90%     71.90% # Class of executed instruction
system.cpu4.op_class::IntMult                     616      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     71.90% # Class of executed instruction
system.cpu4.op_class::MemRead                27190365     26.88%     98.78% # Class of executed instruction
system.cpu4.op_class::MemWrite                1230406      1.22%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 101152870                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      96                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2638                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          103245600                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2638                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         39137.831691                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        206177768                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       206177768                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    103084927                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      103084927                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    103084927                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       103084927                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    103084927                       # number of overall hits
system.cpu4.icache.overall_hits::total      103084927                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2638                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2638                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2638                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2638                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2638                       # number of overall misses
system.cpu4.icache.overall_misses::total         2638                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    110680026                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    110680026                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    110680026                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    110680026                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    110680026                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    110680026                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    103087565                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    103087565                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    103087565                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    103087565                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    103087565                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    103087565                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000026                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000026                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 41956.037149                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 41956.037149                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 41956.037149                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 41956.037149                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 41956.037149                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 41956.037149                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2638                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2638                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2638                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2638                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2638                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2638                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    105159974                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    105159974                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    105159974                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    105159974                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    105159974                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    105159974                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 39863.523124                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 39863.523124                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 39863.523124                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 39863.523124                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 39863.523124                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 39863.523124                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               244                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           173234                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          254.431834                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           25818463                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           173234                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           149.038081                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   254.431834                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.993874                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.993874                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         57182366                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        57182366                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     26832158                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       26832158                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1154169                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1154169                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          225                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          225                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        11441                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        11441                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1070                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1070                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     27986327                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        27986327                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     27986552                       # number of overall hits
system.cpu4.dcache.overall_hits::total       27986552                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       341119                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       341119                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        65154                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        65154                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           94                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           94                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         4561                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4561                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         3978                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3978                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       406273                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        406273                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       406367                       # number of overall misses
system.cpu4.dcache.overall_misses::total       406367                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  16427448073                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  16427448073                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   3583056388                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3583056388                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     39453911                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     39453911                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    176441000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    176441000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      1139000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      1139000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  20010504461                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20010504461                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  20010504461                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20010504461                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     27173277                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     27173277                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1219323                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1219323                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          319                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          319                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        16002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         5048                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5048                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     28392600                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     28392600                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     28392919                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     28392919                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.012553                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012553                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.053435                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.053435                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.294671                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.294671                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.285027                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.285027                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.788035                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.788035                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.014309                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.014309                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.014312                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.014312                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 48157.528818                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 48157.528818                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 54993.651779                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 54993.651779                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  8650.276474                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8650.276474                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 44354.198089                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 44354.198089                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 49253.837841                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 49253.837841                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 49242.444542                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 49242.444542                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8705                       # number of writebacks
system.cpu4.dcache.writebacks::total             8705                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           58                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            6                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       341113                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       341113                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        65154                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        65154                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           78                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           78                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         4503                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         4503                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         3974                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         3974                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       406267                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       406267                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       406345                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       406345                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  15650929817                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  15650929817                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   3450894550                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3450894550                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      6244010                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      6244010                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     25571579                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     25571579                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    168605000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    168605000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      1027000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1027000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  19101824367                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  19101824367                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  19108068377                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  19108068377                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1638461                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      1638461                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1450500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1450500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      3088961                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      3088961                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.012553                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.012553                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.053435                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.053435                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.244514                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.244514                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.281402                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.281402                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.787242                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.787242                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.014309                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014309                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.014311                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014311                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 45881.950606                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 45881.950606                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 52965.198606                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 52965.198606                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 80051.410256                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 80051.410256                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  5678.787253                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5678.787253                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 42427.025667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 42427.025667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 47017.907846                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 47017.907846                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 47024.248796                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 47024.248796                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             53759                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    27725933                       # DTB read hits
system.cpu5.dtb.read_misses                    147512                       # DTB read misses
system.cpu5.dtb.write_hits                    1023035                       # DTB write hits
system.cpu5.dtb.write_misses                       51                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                27873445                       # DTB read accesses
system.cpu5.dtb.write_accesses                1023086                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         28748968                       # DTB hits
system.cpu5.dtb.misses                         147563                       # DTB misses
system.cpu5.dtb.accesses                     28896531                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   105359748                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               105359748                       # ITB inst accesses
system.cpu5.itb.hits                        105359748                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                    105359748                       # DTB accesses
system.cpu5.numCycles                       316094659                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  103689372                       # Number of instructions committed
system.cpu5.committedOps                    103775728                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             78393292                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      48801                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     17032969                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    78393292                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           96880597                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          52181122                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           394522736                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           73521451                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     28752267                       # number of memory refs
system.cpu5.num_load_insts                   27726538                       # Number of load instructions
system.cpu5.num_store_insts                   1025729                       # Number of store instructions
system.cpu5.num_idle_cycles              83971.566528                       # Number of idle cycles
system.cpu5.num_busy_cycles              316010687.433472                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999734                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000266                       # Percentage of idle cycles
system.cpu5.Branches                         21317939                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 75026602     72.29%     72.29% # Class of executed instruction
system.cpu5.op_class::IntMult                     538      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     72.29% # Class of executed instruction
system.cpu5.op_class::MemRead                27726538     26.72%     99.01% # Class of executed instruction
system.cpu5.op_class::MemWrite                1025729      0.99%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 103779409                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     180                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2175                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          105463964                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2175                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         48489.178851                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        210721671                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       210721671                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    105357573                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      105357573                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    105357573                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       105357573                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    105357573                       # number of overall hits
system.cpu5.icache.overall_hits::total      105357573                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2175                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2175                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2175                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2175                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2175                       # number of overall misses
system.cpu5.icache.overall_misses::total         2175                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     81808154                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     81808154                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     81808154                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     81808154                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     81808154                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     81808154                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    105359748                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    105359748                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    105359748                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    105359748                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    105359748                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    105359748                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000021                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000021                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 37612.944368                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 37612.944368                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 37612.944368                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 37612.944368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 37612.944368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 37612.944368                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2175                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2175                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2175                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2175                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2175                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2175                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     77279846                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     77279846                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     77279846                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     77279846                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     77279846                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     77279846                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 35530.963678                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 35530.963678                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 35530.963678                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 35530.963678                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 35530.963678                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 35530.963678                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               192                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           142276                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          254.351810                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           24703831                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           142276                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           173.633157                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   254.351810                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.993562                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.993562                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         57823422                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        57823422                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     27387026                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       27387026                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       960259                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        960259                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          107                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          107                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        11320                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        11320                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          819                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          819                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     28347285                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        28347285                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     28347392                       # number of overall hits
system.cpu5.dcache.overall_hits::total       28347392                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       322686                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       322686                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        55426                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        55426                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           42                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         4708                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4708                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         3246                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3246                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       378112                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        378112                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       378154                       # number of overall misses
system.cpu5.dcache.overall_misses::total       378154                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  15454407804                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15454407804                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2995280945                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2995280945                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     38337936                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     38337936                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    144138500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    144138500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       781498                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       781498                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  18449688749                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  18449688749                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  18449688749                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  18449688749                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     27709712                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     27709712                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1015685                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1015685                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          149                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          149                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        16028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     28725397                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     28725397                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     28725546                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     28725546                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.011645                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.011645                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.054570                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.054570                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.281879                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.281879                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.293736                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.293736                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.798524                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.798524                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.013163                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.013163                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.013164                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.013164                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 47893.022331                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 47893.022331                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 54041.080810                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 54041.080810                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  8143.146984                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8143.146984                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 44404.959951                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 44404.959951                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 48794.242841                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 48794.242841                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 48788.823466                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 48788.823466                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7790                       # number of writebacks
system.cpu5.dcache.writebacks::total             7790                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           40                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       322686                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       322686                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        55426                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        55426                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           42                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         4668                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         4668                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         3245                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         3245                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       378112                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       378112                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       378154                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       378154                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  14696348086                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  14696348086                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2884410987                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2884410987                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2666003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2666003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     26000061                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     26000061                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    137732500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    137732500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       696502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       696502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  17580759073                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17580759073                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  17583425076                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17583425076                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1513972                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1513972                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1575500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1575500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      3089472                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      3089472                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.011645                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011645                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.054570                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.054570                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.281879                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.281879                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.291240                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.291240                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.798278                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.798278                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.013163                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.013163                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.013164                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.013164                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 45543.804460                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 45543.804460                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 52040.756811                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 52040.756811                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 63476.261905                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 63476.261905                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  5569.850257                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5569.850257                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 42444.530046                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 42444.530046                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 46496.167995                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 46496.167995                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 46498.053904                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 46498.053904                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             65202                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    27493573                       # DTB read hits
system.cpu6.dtb.read_misses                    162853                       # DTB read misses
system.cpu6.dtb.write_hits                    1122804                       # DTB write hits
system.cpu6.dtb.write_misses                       60                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                27656426                       # DTB read accesses
system.cpu6.dtb.write_accesses                1122864                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         28616377                       # DTB hits
system.cpu6.dtb.misses                         162913                       # DTB misses
system.cpu6.dtb.accesses                     28779290                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   104371291                       # ITB inst hits
system.cpu6.itb.inst_misses                        12                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               104371303                       # ITB inst accesses
system.cpu6.itb.hits                        104371291                       # DTB hits
system.cpu6.itb.misses                             12                       # DTB misses
system.cpu6.itb.accesses                    104371303                       # DTB accesses
system.cpu6.numCycles                       316104424                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  102531195                       # Number of instructions committed
system.cpu6.committedOps                    102625347                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             77717116                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      50823                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     16730811                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    77717116                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           96548729                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          51895598                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           390375940                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           72345597                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     28620214                       # number of memory refs
system.cpu6.num_load_insts                   27494385                       # Number of load instructions
system.cpu6.num_store_insts                   1125829                       # Number of store instructions
system.cpu6.num_idle_cycles              86913.101052                       # Number of idle cycles
system.cpu6.num_busy_cycles              316017510.898948                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999725                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000275                       # Percentage of idle cycles
system.cpu6.Branches                         20939977                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 74008824     72.11%     72.11% # Class of executed instruction
system.cpu6.op_class::IntMult                     591      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                16      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     72.11% # Class of executed instruction
system.cpu6.op_class::MemRead                27494385     26.79%     98.90% # Class of executed instruction
system.cpu6.op_class::MemWrite                1125829      1.10%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 102629645                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     255                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             2741                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          104420889                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2741                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         38095.909887                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        208745323                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       208745323                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst    104368550                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      104368550                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst    104368550                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       104368550                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst    104368550                       # number of overall hits
system.cpu6.icache.overall_hits::total      104368550                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         2741                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2741                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         2741                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2741                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         2741                       # number of overall misses
system.cpu6.icache.overall_misses::total         2741                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    115490128                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    115490128                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    115490128                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    115490128                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    115490128                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    115490128                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst    104371291                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    104371291                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst    104371291                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    104371291                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst    104371291                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    104371291                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000026                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000026                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 42134.304269                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 42134.304269                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 42134.304269                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 42134.304269                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 42134.304269                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 42134.304269                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         2741                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2741                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         2741                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2741                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         2741                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2741                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    109810872                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    109810872                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    109810872                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    109810872                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    109810872                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    109810872                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 40062.339292                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 40062.339292                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 40062.339292                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 40062.339292                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 40062.339292                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 40062.339292                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               230                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements           156098                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          254.360216                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           24333991                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           156098                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           155.889191                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   254.360216                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.993595                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.993595                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         57568709                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        57568709                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     27147953                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       27147953                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      1055261                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1055261                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          188                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          188                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        11506                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        11506                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         1000                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     28203214                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        28203214                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     28203402                       # number of overall hits
system.cpu6.dcache.overall_hits::total       28203402                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       329132                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       329132                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        59884                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        59884                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           68                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         4678                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         4678                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         3581                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         3581                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       389016                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        389016                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       389084                       # number of overall misses
system.cpu6.dcache.overall_misses::total       389084                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  15750735738                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  15750735738                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   3277494580                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   3277494580                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data     41217347                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     41217347                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    158533500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    158533500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      1084500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1084500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  19028230318                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  19028230318                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  19028230318                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  19028230318                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     27477085                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     27477085                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      1115145                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1115145                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          256                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          256                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        16184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         4581                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         4581                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     28592230                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     28592230                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     28592486                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     28592486                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.011978                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.011978                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.053701                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.053701                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.265625                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.265625                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.289051                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.289051                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.781707                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.781707                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.013606                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.013606                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.013608                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013608                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 47855.376378                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 47855.376378                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 54730.722397                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 54730.722397                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data  8810.890765                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  8810.890765                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 44270.734432                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 44270.734432                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 48913.747296                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 48913.747296                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 48905.198667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 48905.198667                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7536                       # number of writebacks
system.cpu6.dcache.writebacks::total             7536                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           63                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       329132                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       329132                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        59884                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        59884                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           68                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           68                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         4615                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         4615                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         3574                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         3574                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       389016                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       389016                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       389084                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       389084                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  14992277170                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14992277170                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   3155772350                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   3155772350                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      5024507                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      5024507                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data     26566146                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     26566146                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    151491500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    151491500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data       978500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       978500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  18148049520                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  18148049520                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  18153074027                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  18153074027                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      1583470                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      1583470                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1621500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      1621500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      3204970                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3204970                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.011978                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011978                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.053701                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.053701                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.265625                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.265625                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.285158                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.285158                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.780179                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.780179                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.013606                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.013606                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.013608                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.013608                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 45550.955756                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 45550.955756                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 52698.088805                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 52698.088805                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 73889.808824                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 73889.808824                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  5756.478007                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5756.478007                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 42387.101287                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 42387.101287                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 46651.164785                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 46651.164785                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 46655.925268                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 46655.925268                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry             58922                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    27465194                       # DTB read hits
system.cpu7.dtb.read_misses                    165254                       # DTB read misses
system.cpu7.dtb.write_hits                    1136842                       # DTB write hits
system.cpu7.dtb.write_misses                       67                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                27630448                       # DTB read accesses
system.cpu7.dtb.write_accesses                1136909                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         28602036                       # DTB hits
system.cpu7.dtb.misses                         165321                       # DTB misses
system.cpu7.dtb.accesses                     28767357                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                   104252200                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses               104252203                       # ITB inst accesses
system.cpu7.itb.hits                        104252200                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                    104252203                       # DTB accesses
system.cpu7.numCycles                       316119720                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  102384678                       # Number of instructions committed
system.cpu7.committedOps                    102482510                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             77635950                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                      50750                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     16691638                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    77635950                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads           96517613                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          51866084                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           389859329                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           72195544                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     28605195                       # number of memory refs
system.cpu7.num_load_insts                   27465904                       # Number of load instructions
system.cpu7.num_store_insts                   1139291                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                 316119720                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                         20890727                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 73880400     72.09%     72.09% # Class of executed instruction
system.cpu7.op_class::IntMult                     534      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                11      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     72.09% # Class of executed instruction
system.cpu7.op_class::MemRead                27465904     26.80%     98.89% # Class of executed instruction
system.cpu7.op_class::MemWrite                1139291      1.11%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 102486142                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2546                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          103758283                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2546                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         40753.449725                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        208506946                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       208506946                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst    104249654                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      104249654                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst    104249654                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       104249654                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst    104249654                       # number of overall hits
system.cpu7.icache.overall_hits::total      104249654                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         2546                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2546                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         2546                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2546                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         2546                       # number of overall misses
system.cpu7.icache.overall_misses::total         2546                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     95616232                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     95616232                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     95616232                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     95616232                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     95616232                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     95616232                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst    104252200                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    104252200                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst    104252200                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    104252200                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst    104252200                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    104252200                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000024                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000024                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 37555.472113                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 37555.472113                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 37555.472113                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 37555.472113                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 37555.472113                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 37555.472113                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         2546                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         2546                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         2546                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         2546                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         2546                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         2546                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     90383768                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     90383768                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     90383768                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     90383768                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     90383768                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     90383768                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 35500.301650                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 35500.301650                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 35500.301650                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 35500.301650                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 35500.301650                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 35500.301650                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               222                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements           158283                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          254.430717                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           25168374                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           158283                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           159.008700                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   254.430717                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.993870                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.993870                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         57541826                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        57541826                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     27117985                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       27117985                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      1068786                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1068786                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          185                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          185                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        11400                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        11400                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         1115                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1115                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     28186771                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        28186771                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     28186956                       # number of overall hits
system.cpu7.dcache.overall_hits::total       28186956                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       330917                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       330917                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        60318                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        60318                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           39                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         4622                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4622                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         3587                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         3587                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       391235                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        391235                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       391274                       # number of overall misses
system.cpu7.dcache.overall_misses::total       391274                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  15858598670                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15858598670                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   3300945026                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   3300945026                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data     39119373                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     39119373                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    160061000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    160061000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data       461000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       461000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  19159543696                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19159543696                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  19159543696                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19159543696                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     27448902                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     27448902                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      1129104                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1129104                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        16022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         4702                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         4702                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     28578006                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     28578006                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     28578230                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     28578230                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.012056                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.012056                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.053421                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.053421                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.174107                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.174107                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.288478                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.288478                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.762867                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.762867                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.013690                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.013690                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.013691                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.013691                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 47923.191223                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 47923.191223                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 54725.704201                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 54725.704201                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data  8463.732800                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  8463.732800                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 44622.525788                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 44622.525788                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 48971.957253                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 48971.957253                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 48967.076003                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 48967.076003                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8308                       # number of writebacks
system.cpu7.dcache.writebacks::total             8308                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           38                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       330917                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       330917                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        60318                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        60318                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           39                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         4584                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         4584                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         3587                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         3587                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       391235                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       391235                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       391274                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       391274                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  15096654272                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  15096654272                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   3178160934                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   3178160934                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      3203000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      3203000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data     26364127                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     26364127                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    152951000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    152951000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data       397000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       397000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  18274815206                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  18274815206                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  18278018206                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  18278018206                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1590974                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      1590974                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      1727002                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      1727002                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      3317976                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      3317976                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.012056                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.012056                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.053421                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.053421                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.174107                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.174107                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.286107                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.286107                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.762867                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.762867                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.013690                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.013690                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.013691                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.013691                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 45620.667031                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 45620.667031                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 52690.091415                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 52690.091415                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 82128.205128                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 82128.205128                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  5751.336606                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5751.336606                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 42640.367996                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 42640.367996                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 46710.583680                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 46710.583680                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 46714.113910                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 46714.113910                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry             59123                       # Number of times sendTimingReq failed
sim_ticks.host 158059826000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1024698124.800000
system.mem_ctrls.total_actEnergy                       1199849414.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -691264608.000000
system.mem_ctrls.total_preEnergy                       809422224.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5517741465.599999
system.mem_ctrls.total_readEnergy                       6602108198.400001
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -738980858.880000
system.mem_ctrls.total_writeEnergy                       777122242.560000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1808098368798.718994
system.mem_ctrls.total_refreshEnergy                       1982369418731.519043
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -533950479722.879761
system.mem_ctrls.total_actBackEnergy                       585859808865.600098
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -5828867038752.000000
system.mem_ctrls.total_preBackEnergy                       6390283693488.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.15806
system.cpu.totalNumCycles                       2528680503.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       563234.972990
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       653492930.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       182576124.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       230834701.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       5934019.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       870791291.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       795101509.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       430765297.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       374787.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       653492930.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       879915683.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       879915667.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       18068.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       230709283.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       5869434.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       237538901.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       790703.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       2094744.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       324004.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5717827
system.mem_ctrls.total_reads                       271993.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11494.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       289600.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1898014.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       76548.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       270690.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
