// Seed: 841102602
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always #(1) begin
    if (id_6) id_1 <= id_4;
    else begin
      id_5 <= 1;
    end
  end
  module_0();
endmodule
module module_0 (
    input tri0 id_0,
    input tri0 id_1
    , id_5,
    output wand id_2,
    inout supply0 module_2
);
  wire id_6;
  module_0();
endmodule
