
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118195                       # Number of seconds simulated
sim_ticks                                118195488719                       # Number of ticks simulated
final_tick                               1176054310032                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72265                       # Simulator instruction rate (inst/s)
host_op_rate                                    91235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3868874                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914500                       # Number of bytes of host memory used
host_seconds                                 30550.36                       # Real time elapsed on the host
sim_insts                                  2207731362                       # Number of instructions simulated
sim_ops                                    2787258461                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       452608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       183680                       # Number of bytes read from this memory
system.physmem.bytes_read::total               639360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       638592                       # Number of bytes written to this memory
system.physmem.bytes_written::total            638592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3536                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1435                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4995                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4989                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4989                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst         9747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3829317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1554036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5409344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst         9747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5402846                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5402846                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5402846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst         9747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3829317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1554036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               10812189                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141891344                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172146                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086345                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9381163                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669259                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437395                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87743                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104450580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128055508                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172146                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106654                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27196872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263884                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4314609                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12100902                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140261888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.112119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113065016     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782522      1.98%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366869      1.69%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2384553      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270429      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124634      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777796      0.55%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1974196      1.41%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515873      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140261888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163309                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902490                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103284616                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5726072                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848534                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293362                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3726258                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6466                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154454210                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293362                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103798830                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3311607                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1266997                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433047                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158037                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153011434                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400093                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7129                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214090459                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713243494                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713243494                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45831234                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33657                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17635                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3800478                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311279                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1685301                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149154173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139208093                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106675                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25225948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57198176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1609                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140261888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992487                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586960                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82896846     59.10%     59.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23707023     16.90%     76.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950905      8.52%     84.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815888      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902173      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702633      1.93%     96.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3071396      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118829      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96195      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140261888                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976451     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157605     12.06%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172473     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114970013     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012846      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363101     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846111      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139208093                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981089                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420091278                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174414447                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135093440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140514622                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202729                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979796                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161232                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293362                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2663677                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       246901                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149187826                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1171795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191925                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902902                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17631                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        196454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13078                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233627                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136835001                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113525                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373092                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21958200                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19289824                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844675                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.964365                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135100487                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135093440                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81539719                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221198368                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.952091                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368627                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26773226                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957061                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    135968526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.900370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.715025                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86873149     63.89%     63.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22503555     16.55%     80.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10804916      7.95%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814810      3.54%     91.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766621      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540231      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564487      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096518      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004239      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    135968526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004239                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282159429                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302683940                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1629456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.418913                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.418913                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704765                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704765                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618367266                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186418865                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145832107                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141891344                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23994400                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19656470                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2032954                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9825662                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9483868                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2454736                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93565                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106490483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128793800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23994400                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11938604                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27898114                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6076549                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2961074                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12457541                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1588209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141375739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.114409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.538733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113477625     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2253093      1.59%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3824001      2.70%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2225232      1.57%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1741341      1.23%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1529155      1.08%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          939361      0.66%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2361190      1.67%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13024741      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141375739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.169104                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907693                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105814816                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4153321                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27309693                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72114                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4025789                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3934336                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155199913                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4025789                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106349790                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         606643                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2632077                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26829522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       931913                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154148603                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94650                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537824                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217671616                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    717136048                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    717136048                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174378474                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43293131                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34696                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17374                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2707170                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14292931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7323341                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70845                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657572                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149098753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140022109                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88274                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22108645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48939822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141375739                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.990425                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.549154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84235739     59.58%     59.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21938933     15.52%     75.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11806087      8.35%     83.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8773970      6.21%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8548923      6.05%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3162806      2.24%     97.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2406675      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       321528      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181078      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141375739                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124773     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166010     37.33%     65.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153935     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118185340     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1895202      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17322      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12626255      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7297990      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140022109                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.986826                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             444718                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421952949                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171242335                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137034073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140466827                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285901                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2961917                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117848                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4025789                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         405813                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54389                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149133451                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       774380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14292931                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7323341                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17374                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44046                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1170239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2249536                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137838618                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12310186                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2183491                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19607977                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19509368                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7297791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.971438                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137034133                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137034073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81013667                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224395352                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.965768                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361031                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101388447                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124975765                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24157960                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2050049                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137349950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.909908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.717167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86807207     63.20%     63.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24356520     17.73%     80.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9525715      6.94%     87.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5014468      3.65%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4265484      3.11%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2055341      1.50%     96.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       959941      0.70%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1496068      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2869206      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137349950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101388447                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124975765                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18536507                       # Number of memory references committed
system.switch_cpus1.commit.loads             11331014                       # Number of loads committed
system.switch_cpus1.commit.membars              17324                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18132637                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112510414                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2584880                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2869206                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283614469                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302294903                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 515605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101388447                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124975765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101388447                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.399482                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.399482                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714550                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714550                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619869273                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191339031                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144942775                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34648                       # number of misc regfile writes
system.l2.replacements                           4995                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1531445                       # Total number of references to valid blocks.
system.l2.sampled_refs                         136067                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.255080                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         83538.282088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.997371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1835.188105                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.009110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    723.645549                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            126.415901                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28574.465474                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16059.996403                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.637347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000069                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014001                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.218006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122528                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        93094                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31946                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  125041                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50363                       # number of Writeback hits
system.l2.Writeback_hits::total                 50363                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        93094                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31946                       # number of demand (read+write) hits
system.l2.demand_hits::total                   125041                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        93094                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31946                       # number of overall hits
system.l2.overall_hits::total                  125041                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3536                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1435                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4995                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1435                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4995                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3536                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1435                       # number of overall misses
system.l2.overall_misses::total                  4995                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1555078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    710200628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2656827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    292076113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1006488646                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1555078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    710200628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2656827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    292076113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1006488646                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1555078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    710200628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2656827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    292076113                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1006488646                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              130036                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50363                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50363                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96630                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130036                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96630                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130036                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.036593                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.042989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.038412                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.036593                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.042989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038412                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.036593                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.042989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038412                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172786.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200848.593891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 177121.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 203537.360976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201499.228428                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172786.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200848.593891                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 177121.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 203537.360976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201499.228428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172786.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200848.593891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 177121.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 203537.360976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201499.228428                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4989                       # number of writebacks
system.l2.writebacks::total                      4989                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3536                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4995                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4995                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1030569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    504121090                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1784335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    208514710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    715450704                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1030569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    504121090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1784335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    208514710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    715450704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1030569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    504121090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1784335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    208514710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    715450704                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.038412                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.036593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.042989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.036593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.042989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038412                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114507.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142568.181561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118955.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145306.418118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143233.374174                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114507.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142568.181561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 118955.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145306.418118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143233.374174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114507.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142568.181561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 118955.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145306.418118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143233.374174                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               548.997367                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012108554                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   549                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843549.278689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     8.997367                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.879803                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12100893                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12100893                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12100893                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12100893                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12100893                       # number of overall hits
system.cpu0.icache.overall_hits::total       12100893                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.cpu0.icache.overall_misses::total            9                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1724278                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1724278                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1724278                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1724278                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1724278                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1724278                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12100902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12100902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12100902                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12100902                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12100902                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12100902                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191586.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191586.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191586.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191586.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191586.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191586.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1629978                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1629978                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1629978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1629978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1629978                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1629978                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181108.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 181108.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 181108.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 181108.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 181108.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 181108.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96630                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191231691                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96886                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1973.780433                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494548                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505452                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10967228                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10967228                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17209                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18676638                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18676638                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18676638                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18676638                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399090                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399205                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399205                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399205                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399205                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33059225398                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33059225398                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9995857                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9995857                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33069221255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33069221255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33069221255                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33069221255                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366318                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366318                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075843                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075843                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075843                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075843                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035112                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035112                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020927                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020927                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020927                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020927                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82836.516570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82836.516570                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86920.495652                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86920.495652                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82837.693052                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82837.693052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82837.693052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82837.693052                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        38763                       # number of writebacks
system.cpu0.dcache.writebacks::total            38763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302460                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302575                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302575                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96630                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96630                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96630                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6976345345                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6976345345                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6976345345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6976345345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6976345345                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6976345345                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005066                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005066                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005066                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005066                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72196.474646                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72196.474646                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 72196.474646                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72196.474646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 72196.474646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72196.474646                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.008864                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018808089                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205212.313853                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.008864                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024053                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738796                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12457524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12457524                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12457524                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12457524                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12457524                       # number of overall hits
system.cpu1.icache.overall_hits::total       12457524                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3096037                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3096037                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3096037                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3096037                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3096037                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3096037                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12457541                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12457541                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12457541                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12457541                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12457541                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12457541                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182119.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182119.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182119.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182119.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182119.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182119.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2845567                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2845567                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2845567                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2845567                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2845567                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2845567                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177847.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177847.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177847.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177847.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177847.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177847.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33381                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163526779                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33637                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4861.514969                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.007439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.992561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902373                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097627                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9180558                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9180558                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7170847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7170847                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17324                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16351405                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16351405                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16351405                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16351405                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85236                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85236                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85236                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85236                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85236                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7096023652                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7096023652                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7096023652                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7096023652                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7096023652                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7096023652                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9265794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9265794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7170847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7170847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17324                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17324                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16436641                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16436641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16436641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16436641                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009199                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005186                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005186                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005186                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005186                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 83251.485898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83251.485898                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 83251.485898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83251.485898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 83251.485898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83251.485898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11600                       # number of writebacks
system.cpu1.dcache.writebacks::total            11600                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51855                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51855                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51855                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33381                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33381                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33381                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2399768924                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2399768924                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2399768924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2399768924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2399768924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2399768924                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71890.264642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71890.264642                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71890.264642                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71890.264642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71890.264642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71890.264642                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
