Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 14:06:16 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  336         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (740)
5. checking no_input_delay (5)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (336)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 275 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (740)
--------------------------------------------------
 There are 740 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  773          inf        0.000                      0                  773           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           773 Endpoints
Min Delay           773 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 4.040ns (50.685%)  route 3.931ns (49.315%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.736     1.077    ssd_wrap/refresh_count[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.099     1.176 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.829     2.005    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.253     2.258 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.366     4.624    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.347     7.972 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.972    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 3.858ns (48.556%)  route 4.087ns (51.444%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.736     1.077    ssd_wrap/refresh_count[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.099     1.176 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.829     2.005    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.240     2.245 r  ssd_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.522     4.767    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.178     7.945 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.945    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 3.969ns (51.920%)  route 3.676ns (48.080%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=6, routed)           0.909     1.222    ssd_wrap/Q[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.233     1.455 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.711     2.165    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.240     2.405 r  ssd_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.056     4.462    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     7.645 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.645    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 4.113ns (55.614%)  route 3.282ns (44.386%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=6, routed)           0.909     1.222    ssd_wrap/Q[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.233     1.455 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.711     2.165    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.244     2.409 r  ssd_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.072    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.323     7.395 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.395    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 3.836ns (51.934%)  route 3.550ns (48.066%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.736     1.077    ssd_wrap/refresh_count[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.099     1.176 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.970     2.146    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.240     2.386 r  ssd_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.844     4.230    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.156     7.386 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.386    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 3.728ns (52.225%)  route 3.410ns (47.775%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=14, routed)          0.936     1.277    ssd_wrap/refresh_count[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.097     1.374 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.474     3.848    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290     7.138 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.138    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 4.092ns (57.861%)  route 2.980ns (42.139%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=6, routed)           0.909     1.222    ssd_wrap/Q[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.233     1.455 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.718     2.173    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.244     2.417 r  ssd_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.353     3.770    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.302     7.072 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.072    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 3.947ns (55.843%)  route 3.121ns (44.157%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=6, routed)           0.909     1.222    ssd_wrap/Q[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.233     1.455 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.718     2.173    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.240     2.413 r  ssd_wrap/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.494     3.907    ssd_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.161     7.068 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.068    ssd[0]
    H15                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 3.940ns (57.535%)  route 2.908ns (42.465%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.736     1.077    ssd_wrap/refresh_count[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.099     1.176 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.970     2.146    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.242     2.388 r  ssd_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.202     3.590    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.258     6.849 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.849    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.614ns (52.785%)  route 3.232ns (47.215%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.736     1.077    ssd_wrap/refresh_count[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.097     1.174 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.497     3.670    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     6.846 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.846    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_r_reg/C
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_r_reg/Q
                         net (fo=1, routed)           0.105     0.246    pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_r
    SLICE_X9Y104         LUT5 (Prop_lut5_I1_O)        0.045     0.291 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/temp_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    sync_porch/temp_Red[0]
    SLICE_X9Y104         FDRE                                         r  sync_porch/temp_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.792%)  route 0.106ns (36.208%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[1]/C
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/row_count_reg[1]/Q
                         net (fo=8, routed)           0.106     0.247    sync_pulse_gen/row_count_reg_n_0_[1]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.045     0.292 r  sync_pulse_gen/row_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.292    sync_pulse_gen/row_count[9]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  sync_pulse_gen/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_paddle/paddle_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.771%)  route 0.106ns (36.229%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/C
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/Q
                         net (fo=18, routed)          0.106     0.247    pong_fsm_wrap/p2_paddle/Q[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.292 r  pong_fsm_wrap/p2_paddle/paddle_y[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.292    pong_fsm_wrap/p2_paddle/paddle_y[3]_i_1__0_n_0
    SLICE_X5Y100         FDRE                                         r  pong_fsm_wrap/p2_paddle/paddle_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_paddle/paddle_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.553%)  route 0.107ns (36.447%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/C
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/Q
                         net (fo=18, routed)          0.107     0.248    pong_fsm_wrap/p2_paddle/Q[2]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  pong_fsm_wrap/p2_paddle/paddle_y[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.293    pong_fsm_wrap/p2_paddle/paddle_y[5]_i_2__0_n_0
    SLICE_X5Y100         FDRE                                         r  pong_fsm_wrap/p2_paddle/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_paddle/paddle_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.189ns (64.139%)  route 0.106ns (35.861%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/C
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p2_paddle/paddle_y_reg[2]/Q
                         net (fo=18, routed)          0.106     0.247    pong_fsm_wrap/p2_paddle/Q[2]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.048     0.295 r  pong_fsm_wrap/p2_paddle/paddle_y[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    pong_fsm_wrap/p2_paddle/paddle_y[4]_i_1__0_n_0
    SLICE_X5Y100         FDRE                                         r  pong_fsm_wrap/p2_paddle/paddle_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.085%)  route 0.109ns (36.915%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[9]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[9]/Q
                         net (fo=18, routed)          0.109     0.250    pong_fsm_wrap/VGA_Sync_to_Count_wrap/small_row_count[5]
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count[2]_i_1__0_n_0
    SLICE_X8Y102         FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[1]/C
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[1]/Q
                         net (fo=8, routed)           0.072     0.200    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg_n_0_[1]
    SLICE_X11Y108        LUT6 (Prop_lut6_I4_O)        0.099     0.299 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.299    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[5]_i_1__0_n_0
    SLICE_X11Y108        FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/column_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/column_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.922%)  route 0.114ns (38.078%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE                         0.000     0.000 r  sync_pulse_gen/column_count_reg[6]/C
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/column_count_reg[6]/Q
                         net (fo=5, routed)           0.114     0.255    sync_pulse_gen/column_count_reg_n_0_[6]
    SLICE_X1Y137         LUT4 (Prop_lut4_I0_O)        0.045     0.300 r  sync_pulse_gen/column_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.300    sync_pulse_gen/p_1_in[7]
    SLICE_X1Y137         FDRE                                         r  sync_pulse_gen/column_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/column_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/column_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE                         0.000     0.000 r  sync_pulse_gen/column_count_reg[6]/C
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/column_count_reg[6]/Q
                         net (fo=5, routed)           0.115     0.256    sync_pulse_gen/column_count_reg_n_0_[6]
    SLICE_X1Y137         LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  sync_pulse_gen/column_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.301    sync_pulse_gen/p_1_in[9]
    SLICE_X1Y137         FDRE                                         r  sync_pulse_gen/column_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.454%)  route 0.117ns (38.546%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/C
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/Q
                         net (fo=8, routed)           0.117     0.258    sync_porch/Sync_to_Count_wrap/column_count[5]
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  sync_porch/Sync_to_Count_wrap/column_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    sync_porch/Sync_to_Count_wrap/column_count[5]_i_1__1_n_0
    SLICE_X5Y141         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/D
  -------------------------------------------------------------------    -------------------





