<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file adder4bits00_adder4bits00.ncd.
Design name: adder4bit00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue Mar 23 17:02:19 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o adder4bits00_adder4bits00.twr -gui -msgset D:/ISC/Semestre 2021-1/Arquitectura de Computadoras/practicas/07_adder4bits00/promote.xml adder4bits00_adder4bits00.ncd adder4bits00_adder4bits00.prf 
Design file:     adder4bits00_adder4bits00.ncd
Preference file: adder4bits00_adder4bits00.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            77 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            19 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            77 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:   17.645ns delay Ai[0] to So[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         45.PAD to       45.PADDI Ai[0]
ROUTE         2     2.964       45.PADDI to     R25C23C.B1 Ai_c[0]
CTOF_DEL    ---     0.497     R25C23C.B1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     1.761     R25C23A.F0 to     R25C24A.A0 LED_c
CTOF_DEL    ---     0.497     R25C24A.A0 to     R25C24A.F0 SLICE_2
ROUTE         1     3.987     R25C24A.F0 to      115.PADDO So_c[2]
DOPAD_DEL   ---     3.558      115.PADDO to        115.PAD So[2]
                  --------
                   17.645   (42.2% logic, 57.8% route), 7 logic levels.

Report:   17.522ns delay SL to So[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         67.PAD to       67.PADDI SL
ROUTE         7     2.841       67.PADDI to     R25C23C.C1 SL_c
CTOF_DEL    ---     0.497     R25C23C.C1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     1.761     R25C23A.F0 to     R25C24A.A0 LED_c
CTOF_DEL    ---     0.497     R25C24A.A0 to     R25C24A.F0 SLICE_2
ROUTE         1     3.987     R25C24A.F0 to      115.PADDO So_c[2]
DOPAD_DEL   ---     3.558      115.PADDO to        115.PAD So[2]
                  --------
                   17.522   (42.5% logic, 57.5% route), 7 logic levels.

Report:   16.824ns delay Ai[1] to So[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         44.PAD to       44.PADDI Ai[1]
ROUTE         2     3.088       44.PADDI to     R25C23C.B0 Ai_c[1]
CTOF_DEL    ---     0.497     R25C23C.B0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     1.761     R25C23A.F0 to     R25C24A.A0 LED_c
CTOF_DEL    ---     0.497     R25C24A.A0 to     R25C24A.F0 SLICE_2
ROUTE         1     3.987     R25C24A.F0 to      115.PADDO So_c[2]
DOPAD_DEL   ---     3.558      115.PADDO to        115.PAD So[2]
                  --------
                   16.824   (41.3% logic, 58.7% route), 6 logic levels.

Report:   16.711ns delay Ai[0] to So[0]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         45.PAD to       45.PADDI Ai[0]
ROUTE         2     2.964       45.PADDI to     R25C23C.B1 Ai_c[0]
CTOF_DEL    ---     0.497     R25C23C.B1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     0.334     R25C23A.F0 to     R25C23B.D0 LED_c
CTOF_DEL    ---     0.497     R25C23B.D0 to     R25C23B.F0 SLICE_4
ROUTE         1     4.480     R25C23B.F0 to      113.PADDO So_c[0]
DOPAD_DEL   ---     3.558      113.PADDO to        113.PAD So[0]
                  --------
                   16.711   (44.6% logic, 55.4% route), 7 logic levels.

Report:   16.633ns delay Ai[0] to So[1]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         45.PAD to       45.PADDI Ai[0]
ROUTE         2     2.964       45.PADDI to     R25C23C.B1 Ai_c[0]
CTOF_DEL    ---     0.497     R25C23C.B1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     0.647     R25C23A.F0 to     R25C23D.D0 LED_c
CTOF_DEL    ---     0.497     R25C23D.D0 to     R25C23D.F0 SLICE_3
ROUTE         1     4.089     R25C23D.F0 to      114.PADDO So_c[1]
DOPAD_DEL   ---     3.558      114.PADDO to        114.PAD So[1]
                  --------
                   16.633   (44.8% logic, 55.2% route), 7 logic levels.

Report:   16.588ns delay SL to So[0]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         67.PAD to       67.PADDI SL
ROUTE         7     2.841       67.PADDI to     R25C23C.C1 SL_c
CTOF_DEL    ---     0.497     R25C23C.C1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     0.334     R25C23A.F0 to     R25C23B.D0 LED_c
CTOF_DEL    ---     0.497     R25C23B.D0 to     R25C23B.F0 SLICE_4
ROUTE         1     4.480     R25C23B.F0 to      113.PADDO So_c[0]
DOPAD_DEL   ---     3.558      113.PADDO to        113.PAD So[0]
                  --------
                   16.588   (44.9% logic, 55.1% route), 7 logic levels.

Report:   16.510ns delay SL to So[1]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         67.PAD to       67.PADDI SL
ROUTE         7     2.841       67.PADDI to     R25C23C.C1 SL_c
CTOF_DEL    ---     0.497     R25C23C.C1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     0.647     R25C23A.F0 to     R25C23D.D0 LED_c
CTOF_DEL    ---     0.497     R25C23D.D0 to     R25C23D.F0 SLICE_3
ROUTE         1     4.089     R25C23D.F0 to      114.PADDO So_c[1]
DOPAD_DEL   ---     3.558      114.PADDO to        114.PAD So[1]
                  --------
                   16.510   (45.1% logic, 54.9% route), 7 logic levels.

Report:   16.441ns delay SL to So[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         67.PAD to       67.PADDI SL
ROUTE         7     2.705       67.PADDI to     R25C23C.D0 SL_c
CTOF_DEL    ---     0.497     R25C23C.D0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     1.761     R25C23A.F0 to     R25C24A.A0 LED_c
CTOF_DEL    ---     0.497     R25C24A.A0 to     R25C24A.F0 SLICE_2
ROUTE         1     3.987     R25C24A.F0 to      115.PADDO So_c[2]
DOPAD_DEL   ---     3.558      115.PADDO to        115.PAD So[2]
                  --------
                   16.441   (42.3% logic, 57.7% route), 6 logic levels.

Report:   16.220ns delay Ai[0] to LED

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         45.PAD to       45.PADDI Ai[0]
ROUTE         2     2.964       45.PADDI to     R25C23C.B1 Ai_c[0]
CTOF_DEL    ---     0.497     R25C23C.B1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     4.820     R25C23A.F0 to      120.PADDO LED_c
DOPAD_DEL   ---     3.558      120.PADDO to        120.PAD LED
                  --------
                   16.220   (42.9% logic, 57.1% route), 6 logic levels.

Report:   16.097ns delay SL to LED

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.410         67.PAD to       67.PADDI SL
ROUTE         7     2.841       67.PADDI to     R25C23C.C1 SL_c
CTOF_DEL    ---     0.497     R25C23C.C1 to     R25C23C.F1 SLICE_1
ROUTE         2     0.448     R25C23C.F1 to     R25C23C.C0 SC[0]
CTOF_DEL    ---     0.497     R25C23C.C0 to     R25C23C.F0 SLICE_1
ROUTE         2     0.326     R25C23C.F0 to     R25C23A.D1 SC[1]
CTOF_DEL    ---     0.497     R25C23A.D1 to     R25C23A.F1 SLICE_0
ROUTE         2     0.706     R25C23A.F1 to     R25C23A.B0 SC[2]
CTOF_DEL    ---     0.497     R25C23A.B0 to     R25C23A.F0 SLICE_0
ROUTE         4     4.820     R25C23A.F0 to      120.PADDO LED_c
DOPAD_DEL   ---     3.558      120.PADDO to        120.PAD LED
                  --------
                   16.097   (43.2% logic, 56.8% route), 6 logic levels.

Report:   17.645ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            19 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    4.820ns maximum delay on LED_c

           Delays             Connection(s)
           4.820ns       R25C23A.F0 to 120.PADDO       
           0.334ns       R25C23A.F0 to R25C23B.D0      
           0.647ns       R25C23A.F0 to R25C23D.D0      
           1.761ns       R25C23A.F0 to R25C24A.A0      

Report:    4.480ns maximum delay on So_c[0]

           Delays             Connection(s)
           4.480ns       R25C23B.F0 to 113.PADDO       

Report:    4.089ns maximum delay on So_c[1]

           Delays             Connection(s)
           4.089ns       R25C23D.F0 to 114.PADDO       

Report:    3.987ns maximum delay on So_c[2]

           Delays             Connection(s)
           3.987ns       R25C24A.F0 to 115.PADDO       

Report:    3.987ns maximum delay on So_c[3]

           Delays             Connection(s)
           3.987ns       R25C23B.F1 to 117.PADDO       

Report:    3.488ns maximum delay on Ai_c[1]

           Delays             Connection(s)
           3.488ns         44.PADDI to R25C23D.B0      
           3.088ns         44.PADDI to R25C23C.B0      

Report:    3.363ns maximum delay on Ai_c[3]

           Delays             Connection(s)
           3.363ns         42.PADDI to R25C23B.B1      
           2.926ns         42.PADDI to R25C23A.A0      

Report:    3.326ns maximum delay on Ai_c[0]

           Delays             Connection(s)
           3.326ns         45.PADDI to R25C23B.A0      
           2.964ns         45.PADDI to R25C23C.B1      

Report:    3.138ns maximum delay on Ai_c[2]

           Delays             Connection(s)
           3.138ns         43.PADDI to R25C24A.D0      
           3.088ns         43.PADDI to R25C23A.B1      

Report:    3.100ns maximum delay on SL_c

           Delays             Connection(s)
           3.048ns         67.PADDI to R25C23B.A1      
           3.099ns         67.PADDI to R25C23D.B1      
           3.100ns         67.PADDI to R25C24A.B1      
           2.841ns         67.PADDI to R25C23C.C1      
           2.705ns         67.PADDI to R25C23C.D0      
           3.062ns         67.PADDI to R25C23A.A1      
           2.291ns         67.PADDI to R25C23A.D0      

Report:    4.820ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|    17.645 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     4.820 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 77 paths, 19 nets, and 39 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
