/*
 * linux/arch/arm/mach-mmp/devices.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/dma-mapping.h>
#include <linux/delay.h>
#include <linux/gpio.h>

#include <asm/irq.h>
#include <mach/irqs.h>
#include <mach/devices.h>
#include <mach/cputype.h>
#include <mach/regs-usb.h>
#include <mach/soc_coda7542.h>
#ifdef CONFIG_UIO_HANTRO
#include <mach/soc_hantro.h>
#endif
#include <mach/addr-map.h>

#include "common.h"

int __init pxa_register_device(struct pxa_device_desc *desc,
				void *data, size_t size)
{
	struct platform_device *pdev;
	struct resource res[2 + MAX_RESOURCE_DMA];
	int i, ret = 0, nres = 0;

	pdev = platform_device_alloc(desc->drv_name, desc->id);
	if (pdev == NULL)
		return -ENOMEM;

	pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);

	memset(res, 0, sizeof(res));

	if (desc->start != -1ul && desc->size > 0) {
		res[nres].start	= desc->start;
		res[nres].end	= desc->start + desc->size - 1;
		res[nres].flags	= IORESOURCE_MEM;
		nres++;
	}

	if (desc->irq != NO_IRQ) {
		res[nres].start	= desc->irq;
		res[nres].end	= desc->irq;
		res[nres].flags	= IORESOURCE_IRQ;
		nres++;
	}

	for (i = 0; i < MAX_RESOURCE_DMA; i++, nres++) {
		if (desc->dma[i] == 0)
			break;

		res[nres].start	= desc->dma[i];
		res[nres].end	= desc->dma[i];
		res[nres].flags	= IORESOURCE_DMA;
	}

	ret = platform_device_add_resources(pdev, res, nres);
	if (ret) {
		platform_device_put(pdev);
		return ret;
	}

	if (data && size) {
		ret = platform_device_add_data(pdev, data, size);
		if (ret) {
			platform_device_put(pdev);
			return ret;
		}
	}

	return platform_device_add(pdev);
}

void __init
pxa_init_i2c_gpio_irq(struct pxa_i2c_board_gpio *gpio_info, unsigned len,
				struct i2c_board_info *i2c_info, unsigned size)
{
	int i, j;

	for (i = 0; i < len; i++) {
		for (j = 0; j < size; j++) {
			if (!strcmp(i2c_info[j].type, gpio_info[i].type)) {
				i2c_info[j].irq = gpio_to_irq(gpio_info[i].gpio);
				break;
			}
		}

		if (j == size)
			pr_err("No i2c device named %s need to set irq!\n",
				gpio_info[i].type);
	}
}

#ifdef CONFIG_PXA9XX_ACIPC
#if defined(CONFIG_CPU_PXA988) || defined(CONFIG_CPU_PXA1088)
static struct resource pxa9xx_resource_acipc[] = {
	[0] = {
		.start  = 0xD401D000,
		.end    = 0xD401D0ff,
		.flags  = IORESOURCE_MEM,
	},
	[1] = {
		.start  = IRQ_PXA988_IPC_AP0,
		.end    = IRQ_PXA988_IPC_AP0,
		.flags  = IORESOURCE_IRQ,
		.name   = "IPC_AP_DATAACK",
	},
	[2] = {
		.start  = IRQ_PXA988_IPC_AP1,
		.end    = IRQ_PXA988_IPC_AP1,
		.flags  = IORESOURCE_IRQ,
		.name   = "IPC_AP_SET_CMD",
	},
	[3] = {
		.start  = IRQ_PXA988_IPC_AP2,
		.end    = IRQ_PXA988_IPC_AP2,
		.flags  = IORESOURCE_IRQ,
		.name   = "IPC_AP_SET_MSG",
	},
};

#elif defined(CONFIG_CPU_EDEN)
static struct resource pxa9xx_resource_acipc[] = {
	[0] = {
		.start  = 0xD0220000,
		.end    = 0xD02200ff,
		.flags  = IORESOURCE_MEM,
	},
	[1] = {
		.start  = IRQ_EDEN_IPC_CP,
		.end    = IRQ_EDEN_IPC_CP,
		.flags  = IORESOURCE_IRQ,
		.name   = "IPC_CP2AP",
	},
};

#else
static struct resource pxa9xx_resource_acipc[] = {};
#endif

struct platform_device pxa9xx_device_acipc = {
	.name           = "pxa9xx-acipc",
	.id             = -1,
	.resource       = pxa9xx_resource_acipc,
	.num_resources  = ARRAY_SIZE(pxa9xx_resource_acipc),
};
#endif

#if defined(CONFIG_USB) || defined(CONFIG_USB_GADGET)
#if !defined(CONFIG_CPU_PXA988) && !defined(CONFIG_CPU_PXA1088)

/*****************************************************************************
 * The registers read/write routines
 *****************************************************************************/

static unsigned int u2o_get(void __iomem *base, unsigned int offset)
{
	return readl_relaxed(base + offset);
}

static void u2o_set(void __iomem *base, unsigned int offset,
		unsigned int value)
{
	u32 reg;

	reg = readl_relaxed(base + offset);
	reg |= value;
	writel_relaxed(reg, base + offset);
	readl_relaxed(base + offset);
}

static void u2o_clear(void __iomem *base, unsigned int offset,
		unsigned int value)
{
	u32 reg;

	reg = readl_relaxed(base + offset);
	reg &= ~value;
	writel_relaxed(reg, base + offset);
	readl_relaxed(base + offset);
}

static void u2o_write(void __iomem *base, unsigned int offset,
		unsigned int value)
{
	writel_relaxed(value, base + offset);
	readl_relaxed(base + offset);
}
#endif

#if defined(CONFIG_USB_MV_UDC) || defined(CONFIG_USB_EHCI_MV)

#ifdef CONFIG_CPU_MMP3

static DEFINE_SPINLOCK(phy_lock);
static int phy_init_cnt;

static int usb_phy_init_internal(void __iomem *base)
{
	int loops = 0;
	u32 temp;

	pr_info("Init usb phy!!!\n");

	temp = __raw_readl(APMU_REG(0x100));
	temp &= ~0xF00;
	temp |= 0xd00;
	__raw_writel(temp, APMU_REG(0x100));

	udelay(100);

	u2o_clear(base, USB2_PLL_REG0,
		USB2_PLL_REFDIV_MASK_MMP3_B0
		| USB2_PLL_FBDIV_MASK_MMP3_B0);

	u2o_set(base, USB2_PLL_REG0,
		0xd << USB2_PLL_REFDIV_SHIFT_MMP3_B0
		| 0xf0 << USB2_PLL_FBDIV_SHIFT_MMP3_B0);


	/* USB2_PLL_REG1 = 0x3333 */
	u2o_clear(base, USB2_PLL_REG1, USB2_PLL_PU_PLL_MASK
		| USB2_PLL_ICP_MASK_MMP3
		| USB2_PLL_KVCO_MASK_MMP3
		| USB2_PLL_CALI12_MASK_MMP3);
	u2o_set(base, USB2_PLL_REG1, 1 << USB2_PLL_PU_PLL_SHIFT_MMP3
		| 1 << USB2_PLL_LOCK_BYPASS_SHIFT_MMP3
		| 3 << USB2_PLL_ICP_SHIFT_MMP3
		| 3 << USB2_PLL_KVCO_SHIFT_MMP3
		| 3 << USB2_PLL_CAL12_SHIFT_MMP3);

	/* USB2_TX_REG0 = 0x288 */
	u2o_clear(base, USB2_TX_REG0, USB2_TX_IMPCAL_VTH_MASK_MMP3);
	u2o_set(base, USB2_TX_REG0, 2 << USB2_TX_IMPCAL_VTH_SHIFT_MMP3);

	/* USB2_TX_REG1 = 0x7c4 */
	u2o_clear(base, USB2_TX_REG1, USB2_TX_VDD12_MASK_MMP3
		| USB2_TX_AMP_MASK_MMP3
		| USB2_TX_CK60_PHSEL_MASK_MMP3);
	u2o_set(base, USB2_TX_REG1, 3 << USB2_TX_VDD12_SHIFT_MMP3
		| 4 << USB2_TX_AMP_SHIFT_MMP3
		| 4 << USB2_TX_CK60_PHSEL_SHIFT_MMP3);

	/* USB2_TX_REG2 = 0xaff */
	u2o_clear(base, USB2_TX_REG2, 3 << USB2_TX_DRV_SLEWRATE_SHIFT);
	u2o_set(base, USB2_TX_REG2, 2 << USB2_TX_DRV_SLEWRATE_SHIFT);

	/* USB2_RX_REG0 =  0xaaa1 */
	u2o_clear(base, USB2_RX_REG0, USB2_RX_SQ_THRESH_MASK_MMP3);
	u2o_set(base, USB2_RX_REG0, 0xa << USB2_RX_SQ_THRESH_SHIFT_MMP3);

	/* USB2_ANA_REG1 =  0x5680 */
	u2o_set(base, USB2_ANA_REG1, 0x1 << USB2_ANA_PU_ANA_SHIFT_MMP3);

	/* USB2_OTG_REG0 =  0x8 */
	u2o_set(base, USB2_OTG_REG0, 0x1 << USB2_OTG_PU_OTG_SHIFT_MMP3);

	/* PLL Power up has been done in usb2CIEnableAppSubSysClocks routine
	*  PLL VCO and TX Impedance Calibration Timing for Eshel & MMP3
	*		   _____________________________________
	*  PU   __________|
	*			   ____________________________
	*  VCOCAL START	__________|
	*				  ___
	*  REG_RCAL_START________________|   |________|_________
	*		  | 200us |400us |40 | 400us  | USB PHY READY
	* ------------------------------------------------------------------
	*/
	/* Calibrate PHY */
	udelay(200);
	u2o_set(base, USB2_PLL_REG1, 1 << USB2_PLL_VCOCAL_START_SHIFT_MMP3);
	udelay(400);
	u2o_set(base, USB2_TX_REG0, 1 << USB2_TX_RCAL_START_SHIFT_MMP3);
	udelay(40);
	u2o_clear(base, USB2_TX_REG0, 1 << USB2_TX_RCAL_START_SHIFT_MMP3);
	udelay(400);

	/* Make sure PHY PLL is ready */
	loops = 0;
	while ((u2o_get(base, USB2_PLL_REG1) & USB2_PLL_READY_MASK_MMP3) == 0) {
		mdelay(1);
		loops++;
		if (loops > 100) {
			pr_warn("PLL_READY not set after 100mS.");
			break;
		}
	}

	return 0;
}

static int usb_phy_deinit_internal(void __iomem *base)
{
	pr_info("Deinit usb phy!!!\n");
	return 0;
}

int pxa_usb_phy_init(void __iomem *base)
{
	unsigned long flags;

	spin_lock_irqsave(&phy_lock, flags);
	if (phy_init_cnt++ == 0)
		usb_phy_init_internal(base);
	spin_unlock_irqrestore(&phy_lock, flags);
	return 0;
}

void pxa_usb_phy_deinit(void __iomem *base)
{
	unsigned long flags;

	WARN_ON(phy_init_cnt == 0);

	spin_lock_irqsave(&phy_lock, flags);
	if (--phy_init_cnt == 0)
		usb_phy_deinit_internal(base);
	spin_unlock_irqrestore(&phy_lock, flags);
}

#endif

#if defined(CONFIG_CPU_PXA910) || defined(CONFIG_CPU_PXA168)

static DEFINE_MUTEX(phy_lock);
static int phy_init_cnt;

static int usb_phy_init_internal(void __iomem *base)
{
	int loops;

	pr_info("Init usb phy!!!\n");

	/* Initialize the USB PHY power */
	if (cpu_is_pxa910()) {
		u2o_set(base, UTMI_CTRL, (1<<UTMI_CTRL_INPKT_DELAY_SOF_SHIFT)
			| (1<<UTMI_CTRL_PU_REF_SHIFT));
	}

	u2o_set(base, UTMI_CTRL, 1<<UTMI_CTRL_PLL_PWR_UP_SHIFT);
	u2o_set(base, UTMI_CTRL, 1<<UTMI_CTRL_PWR_UP_SHIFT);

	/* UTMI_PLL settings */
	u2o_clear(base, UTMI_PLL, UTMI_PLL_PLLVDD18_MASK
		| UTMI_PLL_PLLVDD12_MASK | UTMI_PLL_PLLCALI12_MASK
		| UTMI_PLL_FBDIV_MASK | UTMI_PLL_REFDIV_MASK
		| UTMI_PLL_ICP_MASK | UTMI_PLL_KVCO_MASK);

	u2o_set(base, UTMI_PLL, 0xee<<UTMI_PLL_FBDIV_SHIFT
		| 0xb<<UTMI_PLL_REFDIV_SHIFT | 3<<UTMI_PLL_PLLVDD18_SHIFT
		| 3<<UTMI_PLL_PLLVDD12_SHIFT | 3<<UTMI_PLL_PLLCALI12_SHIFT
		| 1<<UTMI_PLL_ICP_SHIFT | 3<<UTMI_PLL_KVCO_SHIFT);

	/* UTMI_TX */
	u2o_clear(base, UTMI_TX, UTMI_TX_REG_EXT_FS_RCAL_EN_MASK
		| UTMI_TX_TXVDD12_MASK | UTMI_TX_CK60_PHSEL_MASK
		| UTMI_TX_IMPCAL_VTH_MASK | UTMI_TX_REG_EXT_FS_RCAL_MASK
		| UTMI_TX_AMP_MASK);
	u2o_set(base, UTMI_TX, 3<<UTMI_TX_TXVDD12_SHIFT
		| 4<<UTMI_TX_CK60_PHSEL_SHIFT | 4<<UTMI_TX_IMPCAL_VTH_SHIFT
		| 8<<UTMI_TX_REG_EXT_FS_RCAL_SHIFT | 3<<UTMI_TX_AMP_SHIFT);

	/* UTMI_RX */
	u2o_clear(base, UTMI_RX, UTMI_RX_SQ_THRESH_MASK
		| UTMI_REG_SQ_LENGTH_MASK);
	u2o_set(base, UTMI_RX, 7<<UTMI_RX_SQ_THRESH_SHIFT
		| 2<<UTMI_REG_SQ_LENGTH_SHIFT);

	/* UTMI_IVREF */
	if (cpu_is_pxa168())
		/* fixing Microsoft Altair board interface with NEC hub issue -
		 * Set UTMI_IVREF from 0x4a3 to 0x4bf */
		u2o_write(base, UTMI_IVREF, 0x4bf);

	/* toggle VCOCAL_START bit of UTMI_PLL */
	udelay(200);
	u2o_set(base, UTMI_PLL, VCOCAL_START);
	udelay(40);
	u2o_clear(base, UTMI_PLL, VCOCAL_START);

	/* toggle REG_RCAL_START bit of UTMI_TX */
	udelay(400);
	u2o_set(base, UTMI_TX, REG_RCAL_START);
	udelay(40);
	u2o_clear(base, UTMI_TX, REG_RCAL_START);
	udelay(400);

	/* Make sure PHY PLL is ready */
	loops = 0;
	while ((u2o_get(base, UTMI_PLL) & PLL_READY) == 0) {
		mdelay(1);
		loops++;
		if (loops > 100) {
			printk(KERN_WARNING "calibrate timeout, UTMI_PLL %x\n",
				u2o_get(base, UTMI_PLL));
			break;
		}
	}

	if (cpu_is_pxa168()) {
		u2o_set(base, UTMI_RESERVE, 1 << 5);
		/* Turn on UTMI PHY OTG extension */
		u2o_write(base, UTMI_OTG_ADDON, 1);
	}

	return 0;
}

static int usb_phy_deinit_internal(void __iomem *base)
{
	pr_info("Deinit usb phy!!!\n");

	if (cpu_is_pxa168())
		u2o_clear(base, UTMI_OTG_ADDON, UTMI_OTG_ADDON_OTG_ON);

	u2o_clear(base, UTMI_CTRL, UTMI_CTRL_RXBUF_PDWN);
	u2o_clear(base, UTMI_CTRL, UTMI_CTRL_TXBUF_PDWN);
	u2o_clear(base, UTMI_CTRL, UTMI_CTRL_USB_CLK_EN);
	u2o_clear(base, UTMI_CTRL, 1<<UTMI_CTRL_PWR_UP_SHIFT);
	u2o_clear(base, UTMI_CTRL, 1<<UTMI_CTRL_PLL_PWR_UP_SHIFT);

	return 0;
}

int pxa_usb_phy_init(void __iomem *phy_reg)
{
	mutex_lock(&phy_lock);
	if (phy_init_cnt++ == 0)
		usb_phy_init_internal(phy_reg);
	mutex_unlock(&phy_lock);
	return 0;
}

void pxa_usb_phy_deinit(void __iomem *phy_reg)
{
	WARN_ON(phy_init_cnt == 0);

	mutex_lock(&phy_lock);
	if (--phy_init_cnt == 0)
		usb_phy_deinit_internal(phy_reg);
	mutex_unlock(&phy_lock);
}
#endif
#endif
#endif

#if (defined(CONFIG_USB_SUPPORT) && !defined(CONFIG_CPU_PXA988) && !defined(CONFIG_CPU_PXA1088))
static u64 usb_dma_mask = ~(u32)0;

#ifdef CONFIG_USB_MV_UDC
struct resource pxa168_u2o_resources[] = {
	/* regbase */
	[0] = {
		.start	= PXA168_U2O_REGBASE + U2x_CAPREGS_OFFSET,
		.end	= PXA168_U2O_REGBASE + USB_REG_RANGE,
		.flags	= IORESOURCE_MEM,
		.name	= "capregs",
	},
	/* phybase */
	[1] = {
		.start	= PXA168_U2O_PHYBASE,
		.end	= PXA168_U2O_PHYBASE + USB_PHY_RANGE,
		.flags	= IORESOURCE_MEM,
		.name	= "phyregs",
	},
	[2] = {
		.start	= IRQ_PXA168_USB1,
		.end	= IRQ_PXA168_USB1,
		.flags	= IORESOURCE_IRQ,
	},
};

struct platform_device pxa168_device_u2o = {
	.name		= "mv-udc",
	.id		= -1,
	.resource	= pxa168_u2o_resources,
	.num_resources	= ARRAY_SIZE(pxa168_u2o_resources),
	.dev		=  {
		.dma_mask	= &usb_dma_mask,
		.coherent_dma_mask = 0xffffffff,
	}
};
#endif /* CONFIG_USB_MV_UDC */

#ifdef CONFIG_USB_EHCI_MV_U2O
struct resource pxa168_u2oehci_resources[] = {
	/* regbase */
	[0] = {
		.start	= PXA168_U2O_REGBASE + U2x_CAPREGS_OFFSET,
		.end	= PXA168_U2O_REGBASE + USB_REG_RANGE,
		.flags	= IORESOURCE_MEM,
		.name	= "capregs",
	},
	/* phybase */
	[1] = {
		.start	= PXA168_U2O_PHYBASE,
		.end	= PXA168_U2O_PHYBASE + USB_PHY_RANGE,
		.flags	= IORESOURCE_MEM,
		.name	= "phyregs",
	},
	[2] = {
		.start	= IRQ_PXA168_USB1,
		.end	= IRQ_PXA168_USB1,
		.flags	= IORESOURCE_IRQ,
	},
};

struct platform_device pxa168_device_u2oehci = {
	.name		= "pxa-u2oehci",
	.id		= -1,
	.dev		= {
		.dma_mask		= &usb_dma_mask,
		.coherent_dma_mask	= 0xffffffff,
	},

	.num_resources	= ARRAY_SIZE(pxa168_u2oehci_resources),
	.resource	= pxa168_u2oehci_resources,
};
#endif

#if defined(CONFIG_USB_MV_OTG)
struct resource pxa168_u2ootg_resources[] = {
	/* regbase */
	[0] = {
		.start	= PXA168_U2O_REGBASE + U2x_CAPREGS_OFFSET,
		.end	= PXA168_U2O_REGBASE + USB_REG_RANGE,
		.flags	= IORESOURCE_MEM,
		.name	= "capregs",
	},
	/* phybase */
	[1] = {
		.start	= PXA168_U2O_PHYBASE,
		.end	= PXA168_U2O_PHYBASE + USB_PHY_RANGE,
		.flags	= IORESOURCE_MEM,
		.name	= "phyregs",
	},
	[2] = {
		.start	= IRQ_PXA168_USB1,
		.end	= IRQ_PXA168_USB1,
		.flags	= IORESOURCE_IRQ,
	},
};

struct platform_device pxa168_device_u2ootg = {
	.name		= "mv-otg",
	.id		= -1,
	.dev  = {
		.dma_mask          = &usb_dma_mask,
		.coherent_dma_mask = 0xffffffff,
	},

	.num_resources	= ARRAY_SIZE(pxa168_u2ootg_resources),
	.resource      = pxa168_u2ootg_resources,
};
#endif /* CONFIG_USB_MV_OTG */

#endif

#ifdef CONFIG_UIO_CODA7542
static u64 pxa_coda7542_dam_mask = DMA_BIT_MASK(32);
static struct resource pxa_coda7542_resources[] = {
	[0] = {
		.start = 0xD420D000,
		.end   = 0xD420DFFF,
		.flags = IORESOURCE_MEM,
	},
#ifndef CONFIG_CPU_PXA1088
	[1] = {
		.start = SRAM_VIDEO_BASE,
		.end   = SRAM_VIDEO_BASE + SRAM_VIDEO_SIZE - 1,
		.flags = IORESOURCE_MEM,
	},
#endif
	[2] = {
		.start = IRQ_PXA988_CODA7542,
		.end   = IRQ_PXA988_CODA7542,
		.flags = IORESOURCE_IRQ,
	},
};

struct platform_device pxa_device_coda7542 = {
	.name		= UIO_CODA7542_NAME,
	.id		= 0,
	.dev		= {
		.dma_mask = &pxa_coda7542_dam_mask,
		.coherent_dma_mask = DMA_BIT_MASK(32),
	},
	.resource	= pxa_coda7542_resources,
	.num_resources	= ARRAY_SIZE(pxa_coda7542_resources),
};

void __init pxa_register_coda7542(void)
{
	int ret;

	ret = platform_device_register(&pxa_device_coda7542);
	if (ret)
		dev_err(&(pxa_device_coda7542.dev),
			"unable to register coda7542 device: %d\n", ret);
}

#endif

#ifdef CONFIG_UIO_HANTRO
static u64 pxa_hantro_dam_mask = DMA_BIT_MASK(32);
/* decoder resources */
static struct resource pxa_hantro_dec_resources[] = {
	[0] = {
		.start = 0xF0400000,
		.end   = 0xF04007FF,
		.flags = IORESOURCE_MEM,
	},
	[1] = {
		.start = IRQ_EDEN_VPU,
		.end   = IRQ_EDEN_VPU,
		.flags = IORESOURCE_IRQ,
	},
};

/* post processor resources */
static struct resource pxa_hantro_pp_resources[] = {
	[0] = {
		.start = 0xF0400000,
		.end   = 0xF04007FF,
		.flags = IORESOURCE_MEM,
	},
	[1] = {
		.start = IRQ_EDEN_VPU,
		.end   = IRQ_EDEN_VPU,
		.flags = IORESOURCE_IRQ,
	},
};

/* encoder resources */
static struct resource pxa_hantro_enc_resources[] = {
	[0] = {
		.start = 0xF0400800,
		.end   = 0xF07FFFFF,
		.flags = IORESOURCE_MEM,
	},
	[1] = {
		.start = IRQ_EDEN_VPU,
		.end   = IRQ_EDEN_VPU,
		.flags = IORESOURCE_IRQ,
	},
};

struct platform_device pxa_device_hantro[] = {
/* decoder */
	{
		.name		= UIO_HANTRO_NAME,
		.id		= HANTRO_DEC,
		.dev		= {
			.dma_mask = &pxa_hantro_dam_mask,
			.coherent_dma_mask = DMA_BIT_MASK(32),
		},
		.resource	= pxa_hantro_dec_resources,
		.num_resources	= ARRAY_SIZE(pxa_hantro_dec_resources),
	},
/* post processor */
	{
		.name		= UIO_HANTRO_NAME,
		.id		= HANTRO_PP,
		.dev		= {
			.dma_mask = &pxa_hantro_dam_mask,
			.coherent_dma_mask = DMA_BIT_MASK(32),
		},
		.resource	= pxa_hantro_pp_resources,
		.num_resources	= ARRAY_SIZE(pxa_hantro_pp_resources),
	},
/* encoder */
	{
		.name		= UIO_HANTRO_NAME,
		.id		= HANTRO_ENC,
		.dev		= {
			.dma_mask = &pxa_hantro_dam_mask,
			.coherent_dma_mask = DMA_BIT_MASK(32),
		},
		.resource	= pxa_hantro_enc_resources,
		.num_resources	= ARRAY_SIZE(pxa_hantro_enc_resources),
	},
};

void __init pxa_register_hantro(void)
{
	int i, ret;

	for (i = 0; i < ARRAY_SIZE(pxa_device_hantro); i++) {
		ret = platform_device_register(&pxa_device_hantro[i]);
		if (ret)
			dev_err(&(pxa_device_hantro[i].dev),
			"unable to register hantro device: %d\n", i);
	}
}
#endif
