#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 23 10:13:03 2024
# Process ID: 21392
# Current directory: C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_ethernetlite_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_ethernetlite_0_0.tcl
# Log file: C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1/design_1_axi_ethernetlite_0_0.vds
# Journal file: C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_ethernetlite_0_0.tcl -notrace
Command: synth_design -top design_1_axi_ethernetlite_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 496.645 ; gain = 103.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ethernetlite_0_0' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:98]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_ethernetlite_inst - type: string 
	Parameter C_S_AXI_ACLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_INCLUDE_MDIO bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_LOOPBACK bound to: 0 - type: integer 
	Parameter C_INCLUDE_GLOBAL_BUFFERS bound to: 1 - type: integer 
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_TX_PING_PONG bound to: 1 - type: integer 
	Parameter C_RX_PING_PONG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_ethernetlite' declared at 'c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13411' bound to instance 'U0' of component 'axi_ethernetlite' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13520]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_ethernetlite_inst - type: string 
	Parameter C_S_AXI_ACLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_INCLUDE_MDIO bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_LOOPBACK bound to: 0 - type: integer 
	Parameter C_INCLUDE_GLOBAL_BUFFERS bound to: 1 - type: integer 
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_TX_PING_PONG bound to: 1 - type: integer 
	Parameter C_RX_PING_PONG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408' bound to instance 'TX_IBUF_INST' of component 'IBUF' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13906]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408' bound to instance 'RX_IBUF_INST' of component 'IBUF' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13912]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609' bound to instance 'CLOCK_BUFG_TX' of component 'BUFG' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13920]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609' bound to instance 'CLOCK_BUFG_RX' of component 'BUFG' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13929]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (3#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'RX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14018]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'TX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14026]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'RX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14018]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'TX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14026]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'RX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14018]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'TX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14026]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'RX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14018]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'TX_FF_I' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14026]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'DVD_FF' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14045]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'RER_FF' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14053]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'TEN_FF' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:14061]
INFO: [Synth 8-638] synthesizing module 'xemac' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:11002]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_RX_PING_PONG bound to: 1 - type: integer 
	Parameter C_TX_PING_PONG bound to: 1 - type: integer 
	Parameter C_INCLUDE_MDIO bound to: 1 - type: integer 
	Parameter NODE_MAC bound to: 48'b000000000000000001011110000000001111101011001110 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'IP2INTC_IRPT_REG_I' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:11180]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (5#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite_v3_0_16_emac' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10463]
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter NODE_MAC bound to: 48'b000000000000000001011110000000001111101011001110 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'receive' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8566]
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_statemachine' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4291]
	Parameter C_DUPLEX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'crcokdelay' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4414]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'state0a' of component 'FDS' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4467]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state1a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4483]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state2a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4508]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state3a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4525]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state4a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4549]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state17a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4758]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state18a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4783]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state20a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4800]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state21a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4824]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'state22a' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4850]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'preamble' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5099]
WARNING: [Synth 8-6014] Unused sequential element busFifoData_is_5_d2_reg was removed.  [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5088]
WARNING: [Synth 8-6014] Unused sequential element busFifoData_is_5_d3_reg was removed.  [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5089]
INFO: [Synth 8-256] done synthesizing module 'rx_statemachine' (7#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4291]
INFO: [Synth 8-638] synthesizing module 'rx_intrfce' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5306]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 6 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 6 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 6 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 6 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 6 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 6 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 96 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (8#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (8#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 96 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (9#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (10#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (11#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (11#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (11#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1664]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1689]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (12#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (13#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (14#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (14#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (14#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (15#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (16#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (17#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'rx_intrfce' (18#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5306]
INFO: [Synth 8-638] synthesizing module 'crcgenrx' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6895]
INFO: [Synth 8-256] done synthesizing module 'crcgenrx' (19#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6895]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'receive' (20#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8566]
INFO: [Synth 8-638] synthesizing module 'transmit' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7693]
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'crcgentx' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6549]
INFO: [Synth 8-638] synthesizing module 'crcnibshiftreg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcnibshiftreg' (21#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcgentx' (22#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6549]
INFO: [Synth 8-638] synthesizing module 'tx_intrfce' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'pipeIt' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4042]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (22#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'tx_intrfce' (23#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
	Parameter C_DW bound to: 4 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (24#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:599]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (25#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 12 - type: integer 
	Parameter C_RESET_VALUE bound to: 12'b000000000000 
	Parameter C_LD_WIDTH bound to: 12 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 12 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-6157] synthesizing module 'MULT_AND' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560]
INFO: [Synth 8-6155] done synthesizing module 'MULT_AND' (26#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (27#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27560' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (28#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'tx_statemachine' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
	Parameter C_DUPLEX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cntr5bit' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'cntr5bit' (29#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'STATE0A' of component 'FDS' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2769]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE5A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2801]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE6A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2816]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE7A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2834]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE8A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2852]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE9A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2869]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE10A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2886]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE11A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2909]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE12A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2925]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE13A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2941]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE14A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2964]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE15A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2980]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'STATE16A' of component 'FDR' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3000]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'tx_statemachine' (30#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'deferral' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6251]
INFO: [Synth 8-638] synthesizing module 'defer_state' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-226] default block is never used [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1698]
INFO: [Synth 8-256] done synthesizing module 'defer_state' (31#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'deferral' (32#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6251]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 1 - type: bool 
	Parameter C_REG_WIDTH bound to: 12 - type: integer 
	Parameter C_RESET_VALUE bound to: 12'b000000000000 
	Parameter C_LD_WIDTH bound to: 12 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 12 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (32#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 4 - type: integer 
	Parameter C_RESET_VALUE bound to: 4'b1000 
	Parameter C_LD_WIDTH bound to: 4 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 4 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (33#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4107]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (33#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element phy_tx_en_i_p_reg was removed.  [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8302]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'transmit' (34#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7693]
INFO: [Synth 8-638] synthesizing module 'MacAddrRAM' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8884]
	Parameter MACAddr bound to: 48'b000000000000000001011110000000001111101011001110 
	Parameter Filler bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'ram16x4' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5614]
	Parameter INIT_00 bound to: 16'b0000000000000000 
	Parameter INIT_01 bound to: 16'b1110010100000000 
	Parameter INIT_02 bound to: 16'b1010111111101100 
	Parameter INIT_03 bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RAM16X1S' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44970]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM16X1S' (35#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44970]
INFO: [Synth 8-256] done synthesizing module 'ram16x4' (36#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5614]
INFO: [Synth 8-256] done synthesizing module 'MacAddrRAM' (37#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8884]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite_v3_0_16_emac' (38#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10463]
INFO: [Synth 8-638] synthesizing module 'emac_dpram' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9674]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8813]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 4 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 4 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 4 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 2 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_wide.addrblsb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1660]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_rd_b_synth_template.gen_rf_wide_reg.addrblsb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2803]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM gen_wr_b.gen_word_wide.mem_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (38#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (39#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8813]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 4 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'emac_dpram' (40#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9674]
INFO: [Synth 8-638] synthesizing module 'mdio_if' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9103]
INFO: [Synth 8-256] done synthesizing module 'mdio_if' (41#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9103]
WARNING: [Synth 8-6014] Unused sequential element reg_access_d1_reg was removed.  [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:11572]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xemac' (42#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:11002]
INFO: [Synth 8-638] synthesizing module 'axi_interface' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12492]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element AXI4_LITE_IF_GEN.write_complete_reg was removed.  [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12951]
WARNING: [Synth 8-6014] Unused sequential element AXI4_LITE_IF_GEN.read_complete_reg was removed.  [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13107]
INFO: [Synth 8-256] done synthesizing module 'axi_interface' (43#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12492]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite' (44#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13520]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_wide.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_ethernetlite_0_0' (45#1) [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:98]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARBURST[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARBURST[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port TxRst
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[0]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[1]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[2]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[3]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[4]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[5]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[6]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port BusFifoWrNibbleCnt[7]
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port PhyCollision
WARNING: [Synth 8-3331] design tx_statemachine has unconnected port Tx_pong_ping_l
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design rx_intrfce has unconnected port InternalWrapEn
WARNING: [Synth 8-3331] design rx_intrfce has unconnected port Rcv_en
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Emac_rx_rd_data_d1[4]
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Emac_rx_rd_data_d1[5]
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Collision
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Rx_pong_ping_l
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Rx_DPM_rd_data[0]
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Rx_DPM_rd_data[1]
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Rx_DPM_rd_data[2]
WARNING: [Synth 8-3331] design rx_statemachine has unconnected port Rx_DPM_rd_data[3]
WARNING: [Synth 8-3331] design xemac has unconnected port Bus2IP_Addr[1]
WARNING: [Synth 8-3331] design xemac has unconnected port Bus2IP_Addr[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 676.703 ; gain = 283.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 676.703 ; gain = 283.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 676.703 ; gain = 283.062
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_ethernetlite_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_ethernetlite_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_ethernetlite_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_ethernetlite_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_ethernetlite_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_ethernetlite_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 926.312 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 926.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  FDR => FDRE: 127 instances
  FDS => FDSE: 2 instances
  MULT_AND => LUT2: 28 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.312 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 926.312 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 926.312 ; gain = 532.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 926.312 ; gain = 532.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[0].RX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 58).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[1].RX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 58).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[2].RX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 58).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[3].RX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 58).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[0].TX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 59).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[1].TX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 59).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[2].TX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 59).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN[3].TX_FF_I . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 59).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN2.DVD_FF . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 60).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN2.RER_FF . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 61).
Applied set_property IOB = TRUE for U0/\IOFFS_GEN2.TEN_FF . (constraint file  c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0.xdc, line 62).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/TX_PING/\xpm_mem_gen.xpm_memory_inst_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/RX_PING/\xpm_mem_gen.xpm_memory_inst_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/\TX_PONG_GEN.TX_PONG_I /\xpm_mem_gen.xpm_memory_inst_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/\RX_PONG_GEN.RX_PONG_I /\xpm_mem_gen.xpm_memory_inst_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/TX_PING/\xpm_mem_gen.xpm_memory_inst_2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/RX_PING/\xpm_mem_gen.xpm_memory_inst_2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/\TX_PONG_GEN.TX_PONG_I /\xpm_mem_gen.xpm_memory_inst_2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/XEMAC_I/\RX_PONG_GEN.RX_PONG_I /\xpm_mem_gen.xpm_memory_inst_2 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 926.312 ; gain = 532.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rdDestAddrNib_D_t_q_reg' in module 'rx_statemachine'
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDestAddrNib_D_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'thisState_reg' in module 'defer_state'
INFO: [Synth 8-5544] ROM "CntrLd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mdio_state_reg' in module 'mdio_if'
INFO: [Synth 8-5546] ROM "clk_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ld_cnt_data_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mdio_xfer_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_access_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_clk_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "word_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_access_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_clk_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'AXI4_LITE_IF_GEN.arready_i1_reg' into 'AXI4_LITE_IF_GEN.bus2ip_rdce_i_d1_reg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12968]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                    0000000000001 |                             0000
                 iSTATE5 |                    0000000000010 |                             0001
                 iSTATE1 |                    0000000000100 |                             0010
                  iSTATE |                    0000000001000 |                             0011
                 iSTATE0 |                    0000000010000 |                             0100
                iSTATE11 |                    0000000100000 |                             0101
                iSTATE10 |                    0000001000000 |                             0110
                 iSTATE8 |                    0000010000000 |                             0111
                 iSTATE9 |                    0000100000000 |                             1000
                 iSTATE7 |                    0001000000000 |                             1001
                 iSTATE4 |                    0010000000000 |                             1010
                 iSTATE2 |                    0100000000000 |                             1011
                 iSTATE3 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdDestAddrNib_D_t_q_reg' using encoding 'one-hot' in module 'rx_statemachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                loadcntr |                               01 |                               00
           startifgp1cnt |                               11 |                               01
           startifgp2cnt |                               10 |                               10
                 cntdone |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'thisState_reg' using encoding 'sequential' in module 'defer_state'
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_wide.mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                preamble |                    0000000000010 |                             0001
                     st1 |                    0000000000100 |                             0010
                     st2 |                    0000000001000 |                             0011
                     op1 |                    0000000010000 |                             0100
                     op2 |                    0000000100000 |                             0101
                phy_addr |                    0000001000000 |                             1000
                reg_addr |                    0000010000000 |                             1001
                     ta1 |                    0000100000000 |                             0110
                     ta2 |                    0001000000000 |                             0111
                   write |                    0010000000000 |                             1010
                    read |                    0100000000000 |                             1011
                    done |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mdio_state_reg' using encoding 'one-hot' in module 'mdio_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 926.312 ; gain = 532.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 88    
	   3 Input      1 Bit         XORs := 19    
	   4 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 31    
	                4 Bit    Registers := 39    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 110   
+---RAMs : 
	               8K Bit         RAMs := 8     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 27    
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 14    
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 68    
	   5 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rx_statemachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 25    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module crcgenrx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
Module receive 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module crcnibshiftreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crcgentx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 8     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module ld_arith_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module cntr5bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tx_statemachine 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module defer_state 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ld_arith_reg__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module ld_arith_reg__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ethernetlite_v3_0_16_emac 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module emac_dpram__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module emac_dpram__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module emac_dpram__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module emac_dpram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mdio_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 5     
Module xemac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'TX/axi_fifo_tx_en_reg' into 'TX/INST_TX_STATE_MACHINE/phytx_en_reg_reg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8318]
INFO: [Synth 8-4471] merging register 'TX/INST_TX_STATE_MACHINE/txCrcEn_reg_reg' into 'TX/txcrcen_d1_reg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3413]
INFO: [Synth 8-4471] merging register 'TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.select_2_reg' into 'TX_PING/xpm_mem_gen.select_2_reg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10026]
INFO: [Synth 8-4471] merging register 'RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.select_2_reg' into 'RX_PING/xpm_mem_gen.select_2_reg' [c:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ipshared/5576/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10026]
INFO: [Synth 8-5546] ROM "mdio_clk_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_reg[0]' (FDR) to 'U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_reg[1]' (FDR) to 'U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[16]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[16]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[17]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[17]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[18]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[18]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[19]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[19]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[20]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[20]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[21]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[21]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[22]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[22]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[23]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[23]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[24]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[24]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[25]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[25]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[26]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[26]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[27]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[27]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[28]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[28]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/reg_data_out_reg[29]' (FDRE) to 'U0/XEMAC_I/reg_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[29]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[30]' (FDE) to 'U0/XEMAC_I/MDIO_GEN.mdio_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\XEMAC_I/MDIO_GEN.mdio_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/CDC_FIFO_EMPTY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/CDC_FIFO_EMPTY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/CDC_FIFO_EMPTY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/CDC_TX_CLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/CDC_TX_CLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/COLLISION_SYNC_1) is unused and will be removed from module axi_ethernetlite.
INFO: [Synth 8-3332] Sequential element (XEMAC_I/EMAC_I/COLLISION_SYNC_2) is unused and will be removed from module axi_ethernetlite.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 926.312 ; gain = 532.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+---------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 6               | RAM32M x 1   | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 6               | RAM32M x 1   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 926.312 ; gain = 532.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 969.840 ; gain = 576.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_wide.mem_reg | 2 K x 4(READ_FIRST)    | W | R | 512 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+---------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------+----------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 6               | RAM32M x 1   | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 6               | RAM32M x 1   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     9|
|3     |LUT1     |    29|
|4     |LUT2     |   146|
|5     |LUT3     |   120|
|6     |LUT4     |   189|
|7     |LUT5     |   180|
|8     |LUT6     |   220|
|9     |MULT_AND |    17|
|10    |MUXCY    |    25|
|11    |MUXF7    |     2|
|12    |MUXF8    |     1|
|13    |RAM16X1S |     4|
|14    |RAM32M   |     2|
|15    |RAMB18E1 |     8|
|16    |XORCY    |    20|
|17    |FDR      |    79|
|18    |FDRE     |   651|
|19    |FDS      |     2|
|20    |FDSE     |    76|
|21    |IBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+------------------------------------+------+
|      |Instance                                               |Module                              |Cells |
+------+-------------------------------------------------------+------------------------------------+------+
|1     |top                                                    |                                    |  1784|
|2     |  U0                                                   |axi_ethernetlite                    |  1784|
|3     |    BUS_RST_RX_SYNC_CORE_I                             |cdc_sync                            |     4|
|4     |    BUS_RST_TX_SYNC_CORE_I                             |cdc_sync_0                          |     4|
|5     |    CDC_PHY_TX_DATA_OUT                                |cdc_sync__parameterized1            |     8|
|6     |    CDC_PHY_TX_EN_O                                    |cdc_sync__parameterized0            |     2|
|7     |    I_AXI_NATIVE_IPIF                                  |axi_interface                       |   164|
|8     |    XEMAC_I                                            |xemac                               |  1587|
|9     |      EMAC_I                                           |axi_ethernetlite_v3_0_16_emac       |  1160|
|10    |        CDC_TX_CLK                                     |cdc_sync_1                          |     4|
|11    |        NODEMACADDRRAMI                                |MacAddrRAM                          |     6|
|12    |          ram16x4i                                     |ram16x4                             |     6|
|13    |        RX                                             |receive                             |   470|
|14    |          INST_CRCGENRX                                |crcgenrx                            |    63|
|15    |          INST_RX_INTRFCE                              |rx_intrfce                          |   300|
|16    |            CDC_FIFO_RST                               |cdc_sync_10                         |     4|
|17    |            I_RX_FIFO                                  |async_fifo_fg__xdcDup__1            |   296|
|18    |              \xpm_fifo_instance.xpm_fifo_async_inst   |xpm_fifo_async__xdcDup__1           |   258|
|19    |                \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base__xdcDup__1            |   258|
|20    |                  \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__2                  |     7|
|21    |                  \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__4                     |    18|
|22    |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__4     |    23|
|23    |                  \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray__5                     |    18|
|24    |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__5     |    23|
|25    |                  \gae_rptr_p2.rdpp2_inst              |xpm_counter_updn__parameterized0_11 |     8|
|26    |                  \gaf_wptr_p3.wrpp3_inst              |xpm_counter_updn_12                 |     8|
|27    |                  \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec_13                 |    15|
|28    |                  \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_14 |     8|
|29    |                  \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_15                 |    13|
|30    |                  \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_16 |     5|
|31    |                  rdp_inst                             |xpm_counter_updn__parameterized1_17 |    17|
|32    |                  rdpp1_inst                           |xpm_counter_updn__parameterized2_18 |     8|
|33    |                  rst_d1_inst                          |xpm_fifo_reg_bit_19                 |     4|
|34    |                  wrp_inst                             |xpm_counter_updn__parameterized1_20 |    10|
|35    |                  wrpp1_inst                           |xpm_counter_updn__parameterized2_21 |     9|
|36    |                  wrpp2_inst                           |xpm_counter_updn__parameterized0_22 |     8|
|37    |                  xpm_fifo_rst_inst                    |xpm_fifo_rst__xdcDup__1             |    34|
|38    |                    \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__4                 |     2|
|39    |                    \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst__5                 |     2|
|40    |          INST_RX_STATE                                |rx_statemachine                     |   102|
|41    |        TX                                             |transmit                            |   639|
|42    |          CDC_PHY_TX_RST                               |cdc_sync__parameterized0_2          |     2|
|43    |          CDC_TX_EN                                    |cdc_sync__parameterized0_3          |     3|
|44    |          INST_CRCCOUNTER                              |ld_arith_reg__parameterized1        |    18|
|45    |          INST_CRCGENTX                                |crcgentx                            |    64|
|46    |            NSR                                        |crcnibshiftreg                      |    64|
|47    |          INST_DEFERRAL_CONTROL                        |deferral                            |    32|
|48    |            inst_deferral_state                        |defer_state                         |    12|
|49    |            inst_ifgp1_count                           |cntr5bit                            |    10|
|50    |            inst_ifgp2_count                           |cntr5bit_9                          |    10|
|51    |          INST_TXBUSFIFOWRITENIBBLECOUNT               |ld_arith_reg__parameterized0        |    16|
|52    |          INST_TXNIBBLECOUNT                           |ld_arith_reg                        |    63|
|53    |          INST_TX_INTRFCE                              |tx_intrfce                          |   267|
|54    |            CDC_FIFO_EMPTY                             |cdc_sync__parameterized2            |     3|
|55    |            I_TX_FIFO                                  |async_fifo_fg                       |   263|
|56    |              \xpm_fifo_instance.xpm_fifo_async_inst   |xpm_fifo_async                      |   258|
|57    |                \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                       |   258|
|58    |                  \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base                     |     7|
|59    |                  \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__6                     |    18|
|60    |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__6     |    23|
|61    |                  \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                        |    18|
|62    |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0        |    23|
|63    |                  \gae_rptr_p2.rdpp2_inst              |xpm_counter_updn__parameterized0    |     8|
|64    |                  \gaf_wptr_p3.wrpp3_inst              |xpm_counter_updn                    |     8|
|65    |                  \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                    |    15|
|66    |                  \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0    |     8|
|67    |                  \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_4                  |    13|
|68    |                  \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_5  |     5|
|69    |                  rdp_inst                             |xpm_counter_updn__parameterized1    |    17|
|70    |                  rdpp1_inst                           |xpm_counter_updn__parameterized2    |     8|
|71    |                  rst_d1_inst                          |xpm_fifo_reg_bit                    |     4|
|72    |                  wrp_inst                             |xpm_counter_updn__parameterized1_6  |    10|
|73    |                  wrpp1_inst                           |xpm_counter_updn__parameterized2_7  |     9|
|74    |                  wrpp2_inst                           |xpm_counter_updn__parameterized0_8  |     8|
|75    |                  xpm_fifo_rst_inst                    |xpm_fifo_rst                        |    34|
|76    |                    \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__6                 |     2|
|77    |                    \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                    |     2|
|78    |          INST_TX_STATE_MACHINE                        |tx_statemachine                     |   125|
|79    |          ONR_HOT_MUX                                  |mux_onehot_f                        |    11|
|80    |      \MDIO_GEN.MDIO_IF_I                              |mdio_if                             |   123|
|81    |      RX_PING                                          |emac_dpram__xdcDup__2               |    14|
|82    |        \xpm_mem_gen.xpm_memory_inst_1                 |xpm_memory_tdpram__6                |     5|
|83    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__6  |     5|
|84    |        \xpm_mem_gen.xpm_memory_inst_2                 |xpm_memory_tdpram__7                |     5|
|85    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__7  |     5|
|86    |      \RX_PONG_GEN.RX_PONG_I                           |emac_dpram                          |    44|
|87    |        \xpm_mem_gen.xpm_memory_inst_1                 |xpm_memory_tdpram__10               |     5|
|88    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__10 |     5|
|89    |        \xpm_mem_gen.xpm_memory_inst_2                 |xpm_memory_tdpram                   |     5|
|90    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0     |     5|
|91    |      TX_PING                                          |emac_dpram__xdcDup__1               |    36|
|92    |        \xpm_mem_gen.xpm_memory_inst_1                 |xpm_memory_tdpram__4                |     5|
|93    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__4  |     5|
|94    |        \xpm_mem_gen.xpm_memory_inst_2                 |xpm_memory_tdpram__5                |     5|
|95    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__5  |     5|
|96    |      \TX_PONG_GEN.TX_PONG_I                           |emac_dpram__xdcDup__3               |    22|
|97    |        \xpm_mem_gen.xpm_memory_inst_1                 |xpm_memory_tdpram__8                |     5|
|98    |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__8  |     5|
|99    |        \xpm_mem_gen.xpm_memory_inst_2                 |xpm_memory_tdpram__9                |     5|
|100   |          xpm_memory_base_inst                         |xpm_memory_base__parameterized0__9  |     5|
+------+-------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 970.902 ; gain = 327.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 970.902 ; gain = 577.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 970.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 9 instances
  FDR => FDRE: 79 instances
  FDS => FDSE: 2 instances
  MULT_AND => LUT2: 17 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
572 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 970.902 ; gain = 588.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1/design_1_axi_ethernetlite_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_ethernetlite_0_0, cache-ID = 9a7cf17ab617ac63
INFO: [Coretcl 2-1174] Renamed 99 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.runs/design_1_axi_ethernetlite_0_0_synth_1/design_1_axi_ethernetlite_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_ethernetlite_0_0_utilization_synth.rpt -pb design_1_axi_ethernetlite_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 10:13:55 2024...
