/* autogenerated with parsecfg: do not edit. */

union hc_mid_configReg {
 struct { uint32_t

 /* sorting 2 */
#define hc_mid_config_xpu_mid_SHIFT 0
#define hc_mid_config_xpu_mid_WIDTH 6
#define hc_mid_config_mid_mask_SHIFT 7
#define hc_mid_config_mid_mask_WIDTH 1

 xpu_mid:6, /*[5:0] ,NO_MEM */
 hole0:1,
 mid_mask:1, /*[7:7] ,NO_MEM */
 hole1:24;
 } bits;

 uint32_t value;
};

union hc_config_regReg {
 struct { uint32_t

 /* sorting 7 */
#define hc_config_reg_cipher_path_enable_SHIFT 0
#define hc_config_reg_cipher_path_enable_WIDTH 4
#define hc_config_reg_sata0_write_path_lock_SHIFT 6
#define hc_config_reg_sata0_write_path_lock_WIDTH 1
#define hc_config_reg_sata1_write_path_lock_SHIFT 7
#define hc_config_reg_sata1_write_path_lock_WIDTH 1
#define hc_config_reg_cipher_path_mask_SHIFT 8
#define hc_config_reg_cipher_path_mask_WIDTH 1
#define hc_config_reg_sata0_crypt_lock_mask_SHIFT 14
#define hc_config_reg_sata0_crypt_lock_mask_WIDTH 1
#define hc_config_reg_sata1_crypt_lock_mask_SHIFT 15
#define hc_config_reg_sata1_crypt_lock_mask_WIDTH 1
#define hc_config_reg_hc_config_unused_SHIFT 16
#define hc_config_reg_hc_config_unused_WIDTH 16

 cipher_path_enable:4, /*[3:0]  */
 hole0:2,
 sata0_write_path_lock:1, /*[6:6] ,NO_MEM */
 sata1_write_path_lock:1, /*[7:7] ,NO_MEM */
 cipher_path_mask:1, /*[8:8] ,NO_MEM */
 hole1:5,
 sata0_crypt_lock_mask:1, /*[14:14] ,NO_MEM */
 sata1_crypt_lock_mask:1, /*[15:15] ,NO_MEM */
 hc_config_unused:16; /*[31:16] ,RO */
 } bits;

 uint32_t value;
};

struct hc_config {
 union hc_config_regReg hc_config_reg; /* +0x00000000 ,NO_TEST */
 union hc_mid_configReg hc_mid_config; /* +0x00000004 ,NO_TEST */
};
