// Seed: 2440203654
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    output tri id_3
    , id_6,
    input uwire id_4
);
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output logic id_2,
    input wire id_3,
    output supply0 id_4,
    output logic id_5,
    input tri1 id_6,
    input uwire id_7
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_6,
      id_4,
      id_6
  );
  logic id_9;
  ;
  final begin : LABEL_0
    id_2 <= id_9;
    id_2 <= id_0;
    id_5 = id_0;
    id_2 <= id_1;
    id_5 <= id_0;
    id_9 <= id_7;
    #1 id_2 <= id_9;
  end
  final begin : LABEL_1
    id_5 = -1;
  end
endmodule
