<!DOCTYPE html>
<html lang="en" >
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Portfolio - Tharindu Gayan</title>
  <link rel="stylesheet" href="./style.css">

</head>
<body>
<!-- partial:index.partial.html -->
<!-- Header Section-->
<div id=div1>
  <img src="./ID_photo.jpg" width=200 height="240" alt="Tharindu's Photo" align="right"/>
  <h1>THARINDU GAYAN </h1>
  
  <p><b>Residence:</b> No:130, Bokutupalassa, Gonagamuwa, Tissamaharama, Sri Lanka</p>
  <p><b>Phone:</b> +94710310542</p>
  <p><b>E-Mail:</b> gayanvgt@gmail.com</p>
<!--  <p><b>LinkedIn:</b>https://www.linkedin.com/in/v-g-t-gayan-49057591/</p> -->
  <a href="https://www.linkedin.com/in/v-g-t-gayan-49057591/" target="blank_"> LinkedIn Profile </a>
  <p><b></b>Full work right without restriction</p>
</div>


<!-- Profile Section-->
<div id=div2>
  <h2>Profile </h2>
  <ul>
    <li>Electronic Engineer, experienced in working with state-of-the-art EDA tools (Xilinx and Synopsys) for digital
IC designing, verification and EDA tool validation in IC designing and verification industry.</li>
    <li>Experienced in working with designs of customers like Intel, Nvidia, Nokia etc.</li>
    <li>Skilled in Verilog, System Verilog, VHDL, UVM, C, C++, Perl, Python and UNIX environment.</li>
    <li>Engineering professional with a Bachelor of Science (Hons) in Electronics and Telecommunications
Engineering from University of Moratuwa (Top technical university in Sri Lanka).</li>
  </ul>
  
</div>


<!-- Skills Section-->
<div id=div2>
  <h2>Skills </h2>
  
  <ul>
    <li>Digital Circuit Designing
      <ul>
        <li>Languages: Verilog, System Verilog, VHDL, UPF</li>
        <li>Tools: Verdi, VCS, Vivado, ISE, FPGA</li>
      </ul>
    </li>
    
    <li>Digital Design Verification
      <ul>
        <li>Languages: System Verilog, Verilog, VHDL</li>
        <li>Tools: Verdi, VCS, Vivado</li>
        <li>Techniques: UVM, SVA (System Verilog Assertions)</li>
      </ul>
    </li>
    
    <li>Programming
      <ul>
        <li>Languages: Python, C, C++, JAVA</li>
        <li>Techniques: OOP</li>
        <li>Data Structures & Algorithms</li>
      </ul>
    </li>
    
    <li>Scripting
      <ul>
        <li>Languages: Python, Perl, C-Shell, TCL</li>
      </ul>
    </li>
    
    <li>Proficient in working in UNIX environment</li>
    
  </ul>
  
</div>


<!-- Professional Experience Section-->
<div id=div2>
  <h2>Professional Experience </h2>
  
  <ul>
    <li><b>Senior Applications Engineer, Synopsys Inc.</b> [April 2017 – April 2020] (3 years)</li>
    <p>I was responsible for doing product validation in Verdi which is the unified debug interface of the
Synopsys verification continuum. I was involved mainly in Intel onsite testing for Verdi in addition
to internal projects and bug/enhancement validation. I have provided my best to do the job with a
higher quality while retaining the deadlines given.</p>
    
    <li><b>Electronic Engineer (Trainee), ParaQum Technologies.</b> [October 2015 – March 2016] (6 months)</li>
    <p>I worked in the RTL division of the company which is mainly focused on digital system designing in
hardware level.I have contributed to the project "Hardware Implementation of HEVC Encoder".</p>
    
  </ul>
  
  
</div>

<!-- Educational Qualifications Section-->
<div id=div2>
  <h2>Educational Qualifications </h2>
  
  <ul>
    <li><b>B.Sc (Hons) in Electronic Engineering </b>(Graduated in April, 2017), University of Moratuwa, Sri Lanka.
        <b>(Professional Engineer Skill Level -1)</b></li>
  </ul>
  
</div>


<!-- Projects Section-->
<div id=div2>
  <h2>Projects </h2>
  
  <ul>
    <li><b>JPEG2000 IP Core Development </b>(Final Year Project in the university)</li>
    <p>Technologies: Verilog, FPGA, C++, VIVADO (XILINX), JPEG2000</p>
    
    <li><b>HEVC Encoder IP Core</b></li>
    <p>Technologies: Verilog, FPGA, VIVADO (XILINX)</p>
    
    <li><b>Microprocessor Design with FPGA</b></li>
    <p>Technologies: Verilog, FPGA, ISE (XILINX)</p>
    
    <li><b>Bar Code Detector</b></li>
    <p>Technologies: Verilog, FPGA, ISE (XILINX)</p>
    
    <li><b>Automated Railway Level Crossing Protection System-Track Circuit</b></li>
    <p></p>
    
    <li><b>Autonomous Robot and Manual Robot</b></li>
    <p>(Sri Lanka Robotics Challenge 2014 – 2nd Runner-up)</p>
    
    <li><b>Programmable AC Power Socket</b></li>
    <p></p>
    
    <li><b>Connect 6 Grid Solver</b></li>
    <p></p>
    
  </ul>
  
</div>


<!-- Soft Skills Section-->
<div id=div2>
  <h2>Soft Skills </h2>
  
  <ul>
    <li>Teamwork</li>
    <li>Fast learner</li>
    <li>Problem-solving and analytical knowledge</li>
    <li>Communication (Oral/Written)</li>
    <li>Time management</li>
    <li>Leadership</li>
    <li>Creative thinking</li>
  </ul>
  
</div>


<!-- Refrees Section-->
<div id=div2>
  <h2>Refrees </h2>
  <p><b>Available Upon Request</b></p>
</div>
<!-- partial -->
  
</body>
</html>
