#Thu Feb 20 15:29:17 EST 2014
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.sbss2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.bss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.data=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.sbss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sdata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.text=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sbss2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sdata2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.text=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.data=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.rodata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sbss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Stack-size=1024
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.bss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:Stack-size=1024
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.sdata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.sdata2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.DDR_lowres\:.rodata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
