#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a5498a4d100 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
P_0x5a5498a4cb50 .param/l "ADDRESS_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x5a5498a4cb90 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x5a5498a72e00_0 .var "clk", 0 0;
v0x5a5498a72ea0_0 .net "result", 31 0, L_0x5a5498a88960;  1 drivers
v0x5a5498a72f40_0 .var "rst", 0 0;
S_0x5a54989ca5f0 .scope module, "dut" "cpu" 2 11, 3 1 0, S_0x5a5498a4d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
P_0x5a5498a4d640 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x5a5498a4d680 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x5a5498a877a0 .functor OR 1, L_0x5a5498a85330, v0x5a5498a72f40_0, C4<0>, C4<0>;
L_0x5a5498a88960 .functor BUFZ 32, v0x5a5498a6d5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a5498a6e250_0 .net "adder_src_d_i", 0 0, L_0x5a5498a865f0;  1 drivers
v0x5a5498a6e310_0 .net "adder_src_d_o", 0 0, v0x5a5498a48e70_0;  1 drivers
v0x5a5498a6e3d0_0 .net "alu_control_d_i", 3 0, L_0x5a5498a86830;  1 drivers
v0x5a5498a6e470_0 .net "alu_control_d_o", 3 0, v0x5a5498a408a0_0;  1 drivers
v0x5a5498a6e510_0 .net "alu_result_e_i", 31 0, v0x5a5498a5e460_0;  1 drivers
v0x5a5498a6e5d0_0 .net "alu_result_e_o", 31 0, v0x5a5498a5a7d0_0;  1 drivers
v0x5a5498a6e690_0 .net "alu_result_m_i", 31 0, L_0x5a5498a88810;  1 drivers
v0x5a5498a6e750_0 .net "alu_result_m_o", 31 0, v0x5a5498a6bd00_0;  1 drivers
v0x5a5498a6e810_0 .net "alu_result_w_i", 31 0, v0x5a5498a6d5a0_0;  1 drivers
v0x5a5498a6e960_0 .net "alu_src_a_d_i", 0 0, L_0x5a5498a86350;  1 drivers
v0x5a5498a6ea00_0 .net "alu_src_a_d_o", 0 0, v0x5a5498961250_0;  1 drivers
v0x5a5498a6eaa0_0 .net "alu_src_b_d_i", 0 0, L_0x5a5498a864c0;  1 drivers
v0x5a5498a6eb40_0 .net "alu_src_b_d_o", 0 0, v0x5a5498a54030_0;  1 drivers
v0x5a5498a6ebe0_0 .net "branch_d_i", 0 0, L_0x5a5498a86220;  1 drivers
v0x5a5498a6ec80_0 .net "branch_d_o", 0 0, v0x5a5498a54240_0;  1 drivers
v0x5a5498a6ed20_0 .net "clk", 0 0, v0x5a5498a72e00_0;  1 drivers
v0x5a5498a6edc0_0 .net "flush_d", 0 0, L_0x5a5498a85270;  1 drivers
v0x5a5498a6ef70_0 .net "flush_e", 0 0, L_0x5a5498a85330;  1 drivers
v0x5a5498a6f010_0 .net "forward_a_e", 1 0, L_0x5a5498a841d0;  1 drivers
v0x5a5498a6f0b0_0 .net "forward_b_e", 1 0, L_0x5a5498a85090;  1 drivers
v0x5a5498a6f150_0 .net "funct3_d_i", 2 0, L_0x5a5498a87620;  1 drivers
v0x5a5498a6f260_0 .net "funct3_d_o", 2 0, v0x5a5498a54620_0;  1 drivers
v0x5a5498a6f370_0 .net "funct3_e_i", 2 0, L_0x5a5498a882f0;  1 drivers
v0x5a5498a6f480_0 .net "funct3_e_o", 2 0, v0x5a5498a5abe0_0;  1 drivers
v0x5a5498a6f540_0 .net "imm_val_d_i", 31 0, v0x5a5498a57360_0;  1 drivers
v0x5a5498a6f600_0 .net "imm_val_d_o", 31 0, v0x5a5498a547e0_0;  1 drivers
v0x5a5498a6f6c0_0 .net "instr_f_i", 31 0, L_0x5a5498a84e90;  1 drivers
v0x5a5498a6f780_0 .net "instr_f_o", 31 0, v0x5a5498a62150_0;  1 drivers
v0x5a5498a6f840_0 .net "jump_d_i", 0 0, L_0x5a5498a86060;  1 drivers
v0x5a5498a6f8e0_0 .net "jump_d_o", 0 0, v0x5a5498a54980_0;  1 drivers
v0x5a5498a6f9d0_0 .net "mem_write_d_i", 0 0, L_0x5a5498a85f30;  1 drivers
v0x5a5498a6fa70_0 .net "mem_write_d_o", 0 0, v0x5a5498a54b00_0;  1 drivers
v0x5a5498a6fb60_0 .net "mem_write_e_i", 0 0, L_0x5a5498a881d0;  1 drivers
v0x5a5498a6fe60_0 .net "mem_write_e_o", 0 0, v0x5a5498a5ad80_0;  1 drivers
v0x5a5498a6ff00_0 .net "pc_d_i", 31 0, L_0x5a5498a876c0;  1 drivers
v0x5a5498a70010_0 .net "pc_d_o", 31 0, v0x5a5498a54ca0_0;  1 drivers
v0x5a5498a70160_0 .net "pc_f_i", 31 0, L_0x5a5498a85c60;  1 drivers
v0x5a5498a70220_0 .net "pc_f_o", 31 0, v0x5a5498a622d0_0;  1 drivers
v0x5a5498a70330_0 .net "pc_plus4_d_i", 31 0, L_0x5a5498a87730;  1 drivers
v0x5a5498a70440_0 .net "pc_plus4_d_o", 31 0, v0x5a5498a54e60_0;  1 drivers
v0x5a5498a70550_0 .net "pc_plus4_e_i", 31 0, L_0x5a5498a88280;  1 drivers
v0x5a5498a70660_0 .net "pc_plus4_e_o", 31 0, v0x5a5498a5af20_0;  1 drivers
v0x5a5498a70770_0 .net "pc_plus4_f_i", 31 0, L_0x5a5498a85bf0;  1 drivers
v0x5a5498a70880_0 .net "pc_plus4_f_o", 31 0, v0x5a5498a62480_0;  1 drivers
v0x5a5498a70990_0 .net "pc_plus4_m_i", 31 0, L_0x5a5498a888f0;  1 drivers
v0x5a5498a70aa0_0 .net "pc_plus4_m_o", 31 0, v0x5a5498a6c110_0;  1 drivers
v0x5a5498a70b60_0 .net "pc_src_e_i", 0 0, L_0x5a5498a87de0;  1 drivers
v0x5a5498a70c90_0 .net "pc_target_e_i", 31 0, L_0x5a5498a87b10;  1 drivers
v0x5a5498a70de0_0 .net "rd1_d_i", 31 0, L_0x5a5498a86e00;  1 drivers
v0x5a5498a70ea0_0 .net "rd1_d_o", 31 0, v0x5a5498a55020_0;  1 drivers
v0x5a5498a70ff0_0 .net "rd2_d_i", 31 0, L_0x5a5498a870c0;  1 drivers
v0x5a5498a710b0_0 .net "rd2_d_o", 31 0, v0x5a5498a551e0_0;  1 drivers
o0x70b3aeccf588 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a5498a71170_0 .net "rd_d_i", 4 0, o0x70b3aeccf588;  0 drivers
v0x5a5498a71230_0 .net "rd_d_o", 4 0, v0x5a5498a553a0_0;  1 drivers
o0x70b3aecd0f38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a5498a712f0_0 .net "rd_e_i", 4 0, o0x70b3aecd0f38;  0 drivers
v0x5a5498a713b0_0 .net "rd_e_o", 4 0, v0x5a5498a5b0e0_0;  1 drivers
v0x5a5498a71470_0 .net "rd_m_i", 4 0, L_0x5a5498a88880;  1 drivers
v0x5a5498a71530_0 .net "rd_m_o", 4 0, v0x5a5498a6c2c0_0;  1 drivers
o0x70b3aecd05d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a5498a715f0_0 .net "rd_w_i", 4 0, o0x70b3aecd05d8;  0 drivers
v0x5a5498a716b0_0 .net "read_data_m_i", 31 0, v0x5a5498a6a340_0;  1 drivers
v0x5a5498a71770_0 .net "read_data_m_o", 31 0, v0x5a5498a6c4c0_0;  1 drivers
v0x5a5498a71830_0 .net "reg_write_d_i", 0 0, L_0x5a5498a85cd0;  1 drivers
v0x5a5498a718d0_0 .net "reg_write_d_o", 0 0, v0x5a5498a55540_0;  1 drivers
RS_0x70b3aecd0f98 .resolv tri, L_0x5a5498a87f60, L_0x5a5498a87fd0;
v0x5a5498a719c0_0 .net8 "reg_write_e_i", 0 0, RS_0x70b3aecd0f98;  2 drivers
v0x5a5498a71ab0_0 .net "reg_write_e_o", 0 0, v0x5a5498a5b280_0;  1 drivers
v0x5a5498a71f60_0 .net "reg_write_m_i", 0 0, L_0x5a5498a88730;  1 drivers
v0x5a5498a72050_0 .net "reg_write_m_o", 0 0, v0x5a5498a6c640_0;  1 drivers
o0x70b3aecd0668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a5498a720f0_0 .net "reg_write_w_i", 0 0, o0x70b3aecd0668;  0 drivers
v0x5a5498a72190_0 .net "res_src_d_i", 1 0, L_0x5a5498a85e00;  1 drivers
v0x5a5498a72230_0 .net "res_src_d_o", 1 0, v0x5a5498a556e0_0;  1 drivers
v0x5a5498a72320_0 .net "res_src_e_i", 1 0, L_0x5a5498a880d0;  1 drivers
v0x5a5498a72410_0 .net "res_src_e_o", 1 0, v0x5a5498a5b420_0;  1 drivers
v0x5a5498a72500_0 .net "result", 31 0, L_0x5a5498a88960;  alias, 1 drivers
v0x5a5498a725a0_0 .net "result_src_m_i", 1 0, L_0x5a5498a887a0;  1 drivers
v0x5a5498a72690_0 .net "result_src_m_o", 1 0, v0x5a5498a6c7e0_0;  1 drivers
o0x70b3aeccf6a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a5498a72730_0 .net "rs1_d_i", 4 0, o0x70b3aeccf6a8;  0 drivers
v0x5a5498a72820_0 .net "rs1_d_o", 4 0, v0x5a5498a558a0_0;  1 drivers
o0x70b3aeccf708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a5498a728c0_0 .net "rs2_d_i", 4 0, o0x70b3aeccf708;  0 drivers
v0x5a5498a729b0_0 .net "rs2_d_o", 4 0, v0x5a5498a55a60_0;  1 drivers
v0x5a5498a72a50_0 .net "rst", 0 0, v0x5a5498a72f40_0;  1 drivers
v0x5a5498a72af0_0 .net "stall_d", 0 0, L_0x5a5498a73380;  1 drivers
v0x5a5498a72b90_0 .net "stall_f", 0 0, L_0x5a5498a732c0;  1 drivers
o0x70b3aecd1058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a5498a72cc0_0 .net "write_data_e_i", 31 0, o0x70b3aecd1058;  0 drivers
v0x5a5498a72d60_0 .net "write_data_e_o", 31 0, v0x5a5498a5b5e0_0;  1 drivers
L_0x5a5498a85500 .part v0x5a5498a62150_0, 15, 5;
L_0x5a5498a855a0 .part v0x5a5498a62150_0, 20, 5;
L_0x5a5498a85720 .part v0x5a5498a556e0_0, 0, 1;
S_0x5a5498a42630 .scope module, "de" "pl_reg_de" 3 160, 4 1 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 4 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /OUTPUT 1 "reg_write_d_o";
    .port_info 22 /OUTPUT 2 "res_src_d_o";
    .port_info 23 /OUTPUT 1 "mem_write_d_o";
    .port_info 24 /OUTPUT 1 "jump_d_o";
    .port_info 25 /OUTPUT 1 "branch_d_o";
    .port_info 26 /OUTPUT 4 "alu_control_d_o";
    .port_info 27 /OUTPUT 3 "funct3_d_o";
    .port_info 28 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 30 /OUTPUT 1 "adder_src_d_o";
    .port_info 31 /OUTPUT 32 "rd1_d_o";
    .port_info 32 /OUTPUT 32 "rd2_d_o";
    .port_info 33 /OUTPUT 32 "pc_d_o";
    .port_info 34 /OUTPUT 5 "rs1_d_o";
    .port_info 35 /OUTPUT 5 "rs2_d_o";
    .port_info 36 /OUTPUT 5 "rd_d_o";
    .port_info 37 /OUTPUT 32 "imm_val_d_o";
    .port_info 38 /OUTPUT 32 "pc_plus4_d_o";
P_0x5a54989786f0 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5a5498978730 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x5a5498a4b370_0 .net "adder_src_d_i", 0 0, L_0x5a5498a865f0;  alias, 1 drivers
v0x5a5498a48e70_0 .var "adder_src_d_o", 0 0;
v0x5a5498a24a40_0 .net "alu_control_d_i", 3 0, L_0x5a5498a86830;  alias, 1 drivers
v0x5a5498a408a0_0 .var "alu_control_d_o", 3 0;
v0x5a5498a2e9f0_0 .net "alu_src_a_d_i", 0 0, L_0x5a5498a86350;  alias, 1 drivers
v0x5a5498961250_0 .var "alu_src_a_d_o", 0 0;
v0x5a54989750e0_0 .net "alu_src_b_d_i", 0 0, L_0x5a5498a864c0;  alias, 1 drivers
v0x5a5498a54030_0 .var "alu_src_b_d_o", 0 0;
v0x5a5498a540f0_0 .net "branch_d_i", 0 0, L_0x5a5498a86220;  alias, 1 drivers
v0x5a5498a54240_0 .var "branch_d_o", 0 0;
v0x5a5498a54300_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a543c0_0 .net "clr", 0 0, L_0x5a5498a877a0;  1 drivers
L_0x70b3aec86600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a5498a54480_0 .net "en", 0 0, L_0x70b3aec86600;  1 drivers
v0x5a5498a54540_0 .net "funct3_d_i", 14 12, L_0x5a5498a87620;  alias, 1 drivers
v0x5a5498a54620_0 .var "funct3_d_o", 14 12;
v0x5a5498a54700_0 .net "imm_val_d_i", 31 0, v0x5a5498a57360_0;  alias, 1 drivers
v0x5a5498a547e0_0 .var "imm_val_d_o", 31 0;
v0x5a5498a548c0_0 .net "jump_d_i", 0 0, L_0x5a5498a86060;  alias, 1 drivers
v0x5a5498a54980_0 .var "jump_d_o", 0 0;
v0x5a5498a54a40_0 .net "mem_write_d_i", 0 0, L_0x5a5498a85f30;  alias, 1 drivers
v0x5a5498a54b00_0 .var "mem_write_d_o", 0 0;
v0x5a5498a54bc0_0 .net "pc_d_i", 31 0, L_0x5a5498a876c0;  alias, 1 drivers
v0x5a5498a54ca0_0 .var "pc_d_o", 31 0;
v0x5a5498a54d80_0 .net "pc_plus4_d_i", 31 0, L_0x5a5498a87730;  alias, 1 drivers
v0x5a5498a54e60_0 .var "pc_plus4_d_o", 31 0;
v0x5a5498a54f40_0 .net "rd1_d_i", 31 0, L_0x5a5498a86e00;  alias, 1 drivers
v0x5a5498a55020_0 .var "rd1_d_o", 31 0;
v0x5a5498a55100_0 .net "rd2_d_i", 31 0, L_0x5a5498a870c0;  alias, 1 drivers
v0x5a5498a551e0_0 .var "rd2_d_o", 31 0;
v0x5a5498a552c0_0 .net "rd_d_i", 4 0, o0x70b3aeccf588;  alias, 0 drivers
v0x5a5498a553a0_0 .var "rd_d_o", 4 0;
v0x5a5498a55480_0 .net "reg_write_d_i", 0 0, L_0x5a5498a85cd0;  alias, 1 drivers
v0x5a5498a55540_0 .var "reg_write_d_o", 0 0;
v0x5a5498a55600_0 .net "res_src_d_i", 1 0, L_0x5a5498a85e00;  alias, 1 drivers
v0x5a5498a556e0_0 .var "res_src_d_o", 1 0;
v0x5a5498a557c0_0 .net "rs1_d_i", 4 0, o0x70b3aeccf6a8;  alias, 0 drivers
v0x5a5498a558a0_0 .var "rs1_d_o", 4 0;
v0x5a5498a55980_0 .net "rs2_d_i", 4 0, o0x70b3aeccf708;  alias, 0 drivers
v0x5a5498a55a60_0 .var "rs2_d_o", 4 0;
E_0x5a5498980590 .event posedge, v0x5a5498a54300_0;
S_0x5a5498a49620 .scope module, "decode_stage" "decode" 3 129, 5 23 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /OUTPUT 1 "reg_write_d";
    .port_info 8 /OUTPUT 2 "res_src_d";
    .port_info 9 /OUTPUT 1 "mem_write_d";
    .port_info 10 /OUTPUT 1 "jump_d";
    .port_info 11 /OUTPUT 1 "branch_d";
    .port_info 12 /OUTPUT 4 "alu_control_d";
    .port_info 13 /OUTPUT 3 "funct3_d";
    .port_info 14 /OUTPUT 1 "alu_src_b_d";
    .port_info 15 /OUTPUT 1 "alu_src_a_d";
    .port_info 16 /OUTPUT 1 "adder_src_d";
    .port_info 17 /OUTPUT 32 "rd1_d";
    .port_info 18 /OUTPUT 32 "rd2_d";
    .port_info 19 /OUTPUT 32 "pc_d";
    .port_info 20 /OUTPUT 5 "rs1_d";
    .port_info 21 /OUTPUT 5 "rs2_d";
    .port_info 22 /OUTPUT 5 "rd_d";
    .port_info 23 /OUTPUT 32 "imm_val_d";
    .port_info 24 /OUTPUT 32 "pc_plus4_d";
P_0x5a5498a54190 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x5a5498a541d0 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
L_0x5a5498a876c0 .functor BUFZ 32, v0x5a5498a622d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a5498a87730 .functor BUFZ 32, v0x5a5498a62480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a5498a58b30_0 .net "adder_src_d", 0 0, L_0x5a5498a865f0;  alias, 1 drivers
v0x5a5498a58bf0_0 .net "alu_control_d", 3 0, L_0x5a5498a86830;  alias, 1 drivers
v0x5a5498a58d00_0 .net "alu_src_a_d", 0 0, L_0x5a5498a86350;  alias, 1 drivers
v0x5a5498a58df0_0 .net "alu_src_b_d", 0 0, L_0x5a5498a864c0;  alias, 1 drivers
v0x5a5498a58ee0_0 .net "branch_d", 0 0, L_0x5a5498a86220;  alias, 1 drivers
v0x5a5498a59020_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a59110_0 .net "funct3_d", 2 0, L_0x5a5498a87620;  alias, 1 drivers
v0x5a5498a591b0_0 .net "imm_src_d", 2 0, L_0x5a5498a86720;  1 drivers
v0x5a5498a592a0_0 .net "imm_val_d", 31 0, v0x5a5498a57360_0;  alias, 1 drivers
v0x5a5498a59360_0 .net "instr_f", 31 0, v0x5a5498a62150_0;  alias, 1 drivers
v0x5a5498a59440_0 .net "jump_d", 0 0, L_0x5a5498a86060;  alias, 1 drivers
v0x5a5498a59530_0 .net "mem_write_d", 0 0, L_0x5a5498a85f30;  alias, 1 drivers
v0x5a5498a59620_0 .net "pc_d", 31 0, L_0x5a5498a876c0;  alias, 1 drivers
v0x5a5498a596e0_0 .net "pc_f", 31 0, v0x5a5498a622d0_0;  alias, 1 drivers
v0x5a5498a597a0_0 .net "pc_plus4_d", 31 0, L_0x5a5498a87730;  alias, 1 drivers
v0x5a5498a59860_0 .net "pc_plus4_f", 31 0, v0x5a5498a62480_0;  alias, 1 drivers
v0x5a5498a59920_0 .net "rd1_d", 31 0, L_0x5a5498a86e00;  alias, 1 drivers
v0x5a5498a59a30_0 .net "rd2_d", 31 0, L_0x5a5498a870c0;  alias, 1 drivers
v0x5a5498a59b40_0 .net "rd_d", 4 0, o0x70b3aeccf588;  alias, 0 drivers
v0x5a5498a59c00_0 .net "rd_w", 4 0, o0x70b3aecd05d8;  alias, 0 drivers
v0x5a5498a59ca0_0 .net "reg_write_d", 0 0, L_0x5a5498a85cd0;  alias, 1 drivers
v0x5a5498a59d90_0 .net "reg_write_w", 0 0, o0x70b3aecd0668;  alias, 0 drivers
v0x5a5498a59e30_0 .net "res_src_d", 1 0, L_0x5a5498a85e00;  alias, 1 drivers
v0x5a5498a59f20_0 .net "result_w", 31 0, v0x5a5498a6d5a0_0;  alias, 1 drivers
v0x5a5498a59fc0_0 .net "rs1_d", 4 0, o0x70b3aeccf6a8;  alias, 0 drivers
v0x5a5498a5a060_0 .net "rs2_d", 4 0, o0x70b3aeccf708;  alias, 0 drivers
L_0x5a5498a868a0 .part v0x5a5498a62150_0, 0, 7;
L_0x5a5498a86940 .part v0x5a5498a62150_0, 12, 3;
L_0x5a5498a869e0 .part v0x5a5498a62150_0, 30, 1;
L_0x5a5498a87250 .part v0x5a5498a62150_0, 15, 5;
L_0x5a5498a87450 .part v0x5a5498a62150_0, 20, 5;
L_0x5a5498a87540 .part v0x5a5498a62150_0, 7, 25;
L_0x5a5498a87620 .part v0x5a5498a62150_0, 12, 3;
S_0x5a5498a499d0 .scope module, "cu" "control_unit" 5 59, 6 1 0, S_0x5a5498a49620;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 4 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
L_0x5a5498a86830 .functor BUFZ 4, v0x5a5498a56690_0, C4<0000>, C4<0000>, C4<0000>;
v0x5a5498a56430_0 .net *"_ivl_11", 11 0, v0x5a5498a56960_0;  1 drivers
v0x5a5498a56530_0 .net "adder_src_d", 0 0, L_0x5a5498a865f0;  alias, 1 drivers
v0x5a5498a565f0_0 .net "alu_control_d", 3 0, L_0x5a5498a86830;  alias, 1 drivers
v0x5a5498a56690_0 .var "alu_controls", 3 0;
v0x5a5498a56730_0 .net "alu_src_a_d", 0 0, L_0x5a5498a86350;  alias, 1 drivers
v0x5a5498a56820_0 .net "alu_src_b_d", 0 0, L_0x5a5498a864c0;  alias, 1 drivers
v0x5a5498a568c0_0 .net "branch_d", 0 0, L_0x5a5498a86220;  alias, 1 drivers
v0x5a5498a56960_0 .var "controls", 11 0;
v0x5a5498a56a00_0 .net "funct3", 14 12, L_0x5a5498a86940;  1 drivers
v0x5a5498a56aa0_0 .net "funct7b5", 0 0, L_0x5a5498a869e0;  1 drivers
v0x5a5498a56b60_0 .net "imm_src_d", 2 0, L_0x5a5498a86720;  alias, 1 drivers
v0x5a5498a56c40_0 .net "jump_d", 0 0, L_0x5a5498a86060;  alias, 1 drivers
v0x5a5498a56d10_0 .net "mem_write_d", 0 0, L_0x5a5498a85f30;  alias, 1 drivers
v0x5a5498a56de0_0 .net "op", 6 0, L_0x5a5498a868a0;  1 drivers
v0x5a5498a56e80_0 .net "reg_write_d", 0 0, L_0x5a5498a85cd0;  alias, 1 drivers
v0x5a5498a56f50_0 .net "res_src_d", 1 0, L_0x5a5498a85e00;  alias, 1 drivers
E_0x5a5498980a90 .event edge, v0x5a5498a56de0_0, v0x5a5498a56a00_0, v0x5a5498a56aa0_0;
E_0x5a549893be30 .event edge, v0x5a5498a56de0_0;
L_0x5a5498a85cd0 .part v0x5a5498a56960_0, 11, 1;
L_0x5a5498a85e00 .part v0x5a5498a56960_0, 9, 2;
L_0x5a5498a85f30 .part v0x5a5498a56960_0, 8, 1;
L_0x5a5498a86060 .part v0x5a5498a56960_0, 7, 1;
L_0x5a5498a86220 .part v0x5a5498a56960_0, 6, 1;
L_0x5a5498a86350 .part v0x5a5498a56960_0, 5, 1;
L_0x5a5498a864c0 .part v0x5a5498a56960_0, 4, 1;
L_0x5a5498a865f0 .part v0x5a5498a56960_0, 3, 1;
L_0x5a5498a86720 .part v0x5a5498a56960_0, 0, 3;
S_0x5a5498a49d80 .scope module, "imex" "imm_ext" 5 86, 7 23 0, S_0x5a5498a49620;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x5a5498a57250_0 .net "imm_type", 2 0, L_0x5a5498a86720;  alias, 1 drivers
v0x5a5498a57360_0 .var "imm_val", 31 0;
v0x5a5498a57430_0 .net "instr", 31 7, L_0x5a5498a87540;  1 drivers
E_0x5a5498a4d480 .event edge, v0x5a5498a56b60_0, v0x5a5498a57430_0;
S_0x5a54989c6c70 .scope module, "rf" "reg_file" 5 75, 8 23 0, S_0x5a5498a49620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0x5a5498a57600 .param/l "DATA_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
L_0x70b3aec86450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a577b0_0 .net/2u *"_ivl_0", 31 0, L_0x70b3aec86450;  1 drivers
L_0x70b3aec864e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a5498a57870_0 .net *"_ivl_11", 1 0, L_0x70b3aec864e0;  1 drivers
L_0x70b3aec86528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a57950_0 .net/2u *"_ivl_14", 31 0, L_0x70b3aec86528;  1 drivers
v0x5a5498a57a40_0 .net *"_ivl_16", 0 0, L_0x5a5498a86ea0;  1 drivers
L_0x70b3aec86570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a57b00_0 .net/2u *"_ivl_18", 31 0, L_0x70b3aec86570;  1 drivers
v0x5a5498a57c30_0 .net *"_ivl_2", 0 0, L_0x5a5498a86a80;  1 drivers
v0x5a5498a57cf0_0 .net *"_ivl_20", 31 0, L_0x5a5498a86f40;  1 drivers
v0x5a5498a57dd0_0 .net *"_ivl_22", 6 0, L_0x5a5498a87020;  1 drivers
L_0x70b3aec865b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a5498a57eb0_0 .net *"_ivl_25", 1 0, L_0x70b3aec865b8;  1 drivers
L_0x70b3aec86498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a57f90_0 .net/2u *"_ivl_4", 31 0, L_0x70b3aec86498;  1 drivers
v0x5a5498a58070_0 .net *"_ivl_6", 31 0, L_0x5a5498a86cc0;  1 drivers
v0x5a5498a58150_0 .net *"_ivl_8", 6 0, L_0x5a5498a86d60;  1 drivers
v0x5a5498a58230_0 .net "a1", 4 0, L_0x5a5498a87250;  1 drivers
v0x5a5498a58310_0 .net "a2", 4 0, L_0x5a5498a87450;  1 drivers
v0x5a5498a583f0_0 .net "a3", 4 0, o0x70b3aecd05d8;  alias, 0 drivers
v0x5a5498a584d0_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a58570_0 .var/i "i", 31 0;
v0x5a5498a58630_0 .net "rd1", 31 0, L_0x5a5498a86e00;  alias, 1 drivers
v0x5a5498a58720_0 .net "rd2", 31 0, L_0x5a5498a870c0;  alias, 1 drivers
v0x5a5498a587f0 .array "reg_array", 31 0, 31 0;
v0x5a5498a58890_0 .net "wd3", 31 0, v0x5a5498a6d5a0_0;  alias, 1 drivers
v0x5a5498a58970_0 .net "write_enable", 0 0, o0x70b3aecd0668;  alias, 0 drivers
L_0x5a5498a86a80 .cmp/eq 32, L_0x5a5498a86e00, L_0x70b3aec86450;
L_0x5a5498a86cc0 .array/port v0x5a5498a587f0, L_0x5a5498a86d60;
L_0x5a5498a86d60 .concat [ 5 2 0 0], L_0x5a5498a87250, L_0x70b3aec864e0;
L_0x5a5498a86e00 .functor MUXZ 32, L_0x5a5498a86cc0, L_0x70b3aec86498, L_0x5a5498a86a80, C4<>;
L_0x5a5498a86ea0 .cmp/eq 32, L_0x5a5498a870c0, L_0x70b3aec86528;
L_0x5a5498a86f40 .array/port v0x5a5498a587f0, L_0x5a5498a87020;
L_0x5a5498a87020 .concat [ 5 2 0 0], L_0x5a5498a87450, L_0x70b3aec865b8;
L_0x5a5498a870c0 .functor MUXZ 32, L_0x5a5498a86f40, L_0x70b3aec86570, L_0x5a5498a86ea0, C4<>;
S_0x5a54989c78b0 .scope module, "em" "pl_reg_em" 3 242, 9 1 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_e_i";
    .port_info 4 /INPUT 1 "mem_write_e_i";
    .port_info 5 /INPUT 2 "result_src_e_i";
    .port_info 6 /INPUT 3 "funct3_e_i";
    .port_info 7 /INPUT 32 "alu_result_e_i";
    .port_info 8 /INPUT 32 "write_data_e_i";
    .port_info 9 /INPUT 5 "rd_e_i";
    .port_info 10 /INPUT 32 "pc_plus4_e_i";
    .port_info 11 /OUTPUT 1 "reg_write_e_o";
    .port_info 12 /OUTPUT 1 "mem_write_e_o";
    .port_info 13 /OUTPUT 2 "result_src_e_o";
    .port_info 14 /OUTPUT 3 "funct3_e_o";
    .port_info 15 /OUTPUT 32 "alu_result_e_o";
    .port_info 16 /OUTPUT 32 "write_data_e_o";
    .port_info 17 /OUTPUT 5 "rd_e_o";
    .port_info 18 /OUTPUT 32 "pc_plus4_e_o";
P_0x5a5498a576a0 .param/l "ADDRESS_WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
P_0x5a5498a576e0 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
v0x5a5498a5a6f0_0 .net "alu_result_e_i", 31 0, v0x5a5498a5e460_0;  alias, 1 drivers
v0x5a5498a5a7d0_0 .var "alu_result_e_o", 31 0;
v0x5a5498a5a8b0_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a5a950_0 .net "clr", 0 0, v0x5a5498a72f40_0;  alias, 1 drivers
L_0x70b3aec86690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a5498a5a9f0_0 .net "en", 0 0, L_0x70b3aec86690;  1 drivers
v0x5a5498a5ab00_0 .net "funct3_e_i", 14 12, L_0x5a5498a882f0;  alias, 1 drivers
v0x5a5498a5abe0_0 .var "funct3_e_o", 14 12;
v0x5a5498a5acc0_0 .net "mem_write_e_i", 0 0, L_0x5a5498a881d0;  alias, 1 drivers
v0x5a5498a5ad80_0 .var "mem_write_e_o", 0 0;
v0x5a5498a5ae40_0 .net "pc_plus4_e_i", 31 0, L_0x5a5498a88280;  alias, 1 drivers
v0x5a5498a5af20_0 .var "pc_plus4_e_o", 31 0;
v0x5a5498a5b000_0 .net "rd_e_i", 4 0, o0x70b3aecd0f38;  alias, 0 drivers
v0x5a5498a5b0e0_0 .var "rd_e_o", 4 0;
v0x5a5498a5b1c0_0 .net8 "reg_write_e_i", 0 0, RS_0x70b3aecd0f98;  alias, 2 drivers
v0x5a5498a5b280_0 .var "reg_write_e_o", 0 0;
v0x5a5498a5b340_0 .net "result_src_e_i", 1 0, L_0x5a5498a880d0;  alias, 1 drivers
v0x5a5498a5b420_0 .var "result_src_e_o", 1 0;
v0x5a5498a5b500_0 .net "write_data_e_i", 31 0, o0x70b3aecd1058;  alias, 0 drivers
v0x5a5498a5b5e0_0 .var "write_data_e_o", 31 0;
S_0x5a54989c9df0 .scope module, "execute_stage" "execute" 3 204, 10 23 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "alu_result_w";
    .port_info 20 /INPUT 2 "forward_a_e";
    .port_info 21 /INPUT 2 "forward_b_e";
    .port_info 22 /OUTPUT 1 "reg_write_e";
    .port_info 23 /OUTPUT 2 "res_src_e";
    .port_info 24 /OUTPUT 1 "mem_write_e";
    .port_info 25 /OUTPUT 3 "funct3_e";
    .port_info 26 /OUTPUT 32 "alu_result_e";
    .port_info 27 /OUTPUT 32 "write_data_e";
    .port_info 28 /OUTPUT 5 "rd_e";
    .port_info 29 /OUTPUT 32 "pc_plus4_e";
    .port_info 30 /OUTPUT 32 "pc_target_e";
    .port_info 31 /OUTPUT 1 "pc_src_e";
P_0x5a5498a5a570 .param/l "ADDRESS_WIDTH" 0 10 25, +C4<00000000000000000000000000100000>;
P_0x5a5498a5a5b0 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
L_0x5a5498a87bb0 .functor AND 1, v0x5a5498a54240_0, L_0x5a5498a87cb0, C4<1>, C4<1>;
L_0x5a5498a87de0 .functor OR 1, v0x5a5498a54980_0, L_0x5a5498a87bb0, C4<0>, C4<0>;
L_0x5a5498a87f60 .functor BUFZ 1, v0x5a5498a55540_0, C4<0>, C4<0>, C4<0>;
L_0x5a5498a87fd0 .functor BUFZ 1, v0x5a5498a55540_0, C4<0>, C4<0>, C4<0>;
L_0x5a5498a880d0 .functor BUFZ 2, v0x5a5498a556e0_0, C4<00>, C4<00>, C4<00>;
L_0x5a5498a881d0 .functor BUFZ 1, v0x5a5498a54b00_0, C4<0>, C4<0>, C4<0>;
L_0x5a5498a88280 .functor BUFZ 32, v0x5a5498a54e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a5498a882f0 .functor BUFZ 3, v0x5a5498a54620_0, C4<000>, C4<000>, C4<000>;
v0x5a5498a5f320_0 .net *"_ivl_3", 0 0, L_0x5a5498a87cb0;  1 drivers
v0x5a5498a5f420_0 .net *"_ivl_4", 0 0, L_0x5a5498a87bb0;  1 drivers
v0x5a5498a5f500_0 .net "a_alu", 31 0, L_0x5a5498a87810;  1 drivers
v0x5a5498a5f5f0_0 .net "a_forward", 31 0, v0x5a5498a5c4b0_0;  1 drivers
v0x5a5498a5f700_0 .net "adder_src_d", 0 0, v0x5a5498a48e70_0;  alias, 1 drivers
v0x5a5498a5f840_0 .net "alu_control_d", 3 0, v0x5a5498a408a0_0;  alias, 1 drivers
v0x5a5498a5f950_0 .net "alu_result_e", 31 0, v0x5a5498a5e460_0;  alias, 1 drivers
v0x5a5498a5fa60_0 .net "alu_result_m", 31 0, L_0x5a5498a88810;  alias, 1 drivers
v0x5a5498a5fb70_0 .net "alu_result_w", 31 0, v0x5a5498a6d5a0_0;  alias, 1 drivers
v0x5a5498a5fcc0_0 .net "alu_src_a_d", 0 0, v0x5a5498961250_0;  alias, 1 drivers
v0x5a5498a5fd60_0 .net "alu_src_b_d", 0 0, v0x5a5498a54030_0;  alias, 1 drivers
v0x5a5498a5fe00_0 .net "b_alu", 31 0, L_0x5a5498a878b0;  1 drivers
v0x5a5498a5ff10_0 .net "b_forward", 31 0, v0x5a5498a5d3b0_0;  1 drivers
v0x5a5498a60020_0 .net "branch_d", 0 0, v0x5a5498a54240_0;  alias, 1 drivers
v0x5a5498a600c0_0 .net "forward_a_e", 1 0, L_0x5a5498a841d0;  alias, 1 drivers
v0x5a5498a60160_0 .net "forward_b_e", 1 0, L_0x5a5498a85090;  alias, 1 drivers
v0x5a5498a60200_0 .net "funct3_d", 14 12, v0x5a5498a54620_0;  alias, 1 drivers
v0x5a5498a603b0_0 .net "funct3_e", 14 12, L_0x5a5498a882f0;  alias, 1 drivers
v0x5a5498a60450_0 .net "imm_val_d", 31 0, v0x5a5498a547e0_0;  alias, 1 drivers
v0x5a5498a604f0_0 .net "jump_d", 0 0, v0x5a5498a54980_0;  alias, 1 drivers
v0x5a5498a60590_0 .net "mem_write_d", 0 0, v0x5a5498a54b00_0;  alias, 1 drivers
v0x5a5498a60630_0 .net "mem_write_e", 0 0, L_0x5a5498a881d0;  alias, 1 drivers
v0x5a5498a606d0_0 .net "pc_adder_a", 31 0, L_0x5a5498a879e0;  1 drivers
v0x5a5498a607c0_0 .net "pc_d", 31 0, v0x5a5498a54ca0_0;  alias, 1 drivers
v0x5a5498a60860_0 .net "pc_plus4_d", 31 0, v0x5a5498a54e60_0;  alias, 1 drivers
v0x5a5498a60900_0 .net "pc_plus4_e", 31 0, L_0x5a5498a88280;  alias, 1 drivers
v0x5a5498a609a0_0 .net "pc_src_e", 0 0, L_0x5a5498a87de0;  alias, 1 drivers
v0x5a5498a60a40_0 .net "pc_target_e", 31 0, L_0x5a5498a87b10;  alias, 1 drivers
v0x5a5498a60b00_0 .net "rd1_d", 31 0, v0x5a5498a55020_0;  alias, 1 drivers
v0x5a5498a60ba0_0 .net "rd2_d", 31 0, v0x5a5498a551e0_0;  alias, 1 drivers
v0x5a5498a60cb0_0 .net "rd_d", 4 0, v0x5a5498a553a0_0;  alias, 1 drivers
v0x5a5498a60d70_0 .net "rd_e", 4 0, o0x70b3aecd0f38;  alias, 0 drivers
v0x5a5498a60e10_0 .net "reg_write_d", 0 0, v0x5a5498a55540_0;  alias, 1 drivers
v0x5a5498a610f0_0 .net8 "reg_write_e", 0 0, RS_0x70b3aecd0f98;  alias, 2 drivers
v0x5a5498a611c0_0 .net "res_src_d", 1 0, v0x5a5498a556e0_0;  alias, 1 drivers
v0x5a5498a61290_0 .net "res_src_e", 1 0, L_0x5a5498a880d0;  alias, 1 drivers
v0x5a5498a61360_0 .net "rs1_d", 4 0, v0x5a5498a558a0_0;  alias, 1 drivers
v0x5a5498a61430_0 .net "rs2_d", 4 0, v0x5a5498a55a60_0;  alias, 1 drivers
v0x5a5498a61500_0 .net "write_data_e", 31 0, o0x70b3aecd1058;  alias, 0 drivers
L_0x5a5498a87cb0 .part v0x5a5498a5e460_0, 0, 1;
S_0x5a5498a5bf10 .scope module, "a_forward_mux" "mux3" 10 61, 11 23 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a5498a5c110 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5a5498a5a650_0 .net "in1", 31 0, v0x5a5498a55020_0;  alias, 1 drivers
v0x5a5498a5c2d0_0 .net "in2", 31 0, L_0x5a5498a88810;  alias, 1 drivers
v0x5a5498a5c390_0 .net "in3", 31 0, v0x5a5498a6d5a0_0;  alias, 1 drivers
v0x5a5498a5c4b0_0 .var "out", 31 0;
v0x5a5498a5c590_0 .net "sel", 1 0, L_0x5a5498a841d0;  alias, 1 drivers
E_0x5a5498a4d6d0 .event edge, v0x5a5498a5c590_0, v0x5a5498a55020_0, v0x5a5498a5c2d0_0, v0x5a5498a58890_0;
S_0x5a5498a5c760 .scope module, "a_src_mux" "mux2" 10 76, 12 23 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5a5498a5c960 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5a5498a5ca00_0 .net "in1", 31 0, v0x5a5498a5c4b0_0;  alias, 1 drivers
v0x5a5498a5caf0_0 .net "in2", 31 0, v0x5a5498a54ca0_0;  alias, 1 drivers
v0x5a5498a5cbc0_0 .net "out", 31 0, L_0x5a5498a87810;  alias, 1 drivers
v0x5a5498a5cc90_0 .net "sel", 0 0, v0x5a5498961250_0;  alias, 1 drivers
L_0x5a5498a87810 .functor MUXZ 32, v0x5a5498a5c4b0_0, v0x5a5498a54ca0_0, v0x5a5498961250_0, C4<>;
S_0x5a5498a5cdf0 .scope module, "b_forward_mux" "mux3" 10 68, 11 23 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a5498a5cfd0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5a5498a5d100_0 .net "in1", 31 0, v0x5a5498a551e0_0;  alias, 1 drivers
v0x5a5498a5d210_0 .net "in2", 31 0, L_0x5a5498a88810;  alias, 1 drivers
v0x5a5498a5d2e0_0 .net "in3", 31 0, v0x5a5498a6d5a0_0;  alias, 1 drivers
v0x5a5498a5d3b0_0 .var "out", 31 0;
v0x5a5498a5d470_0 .net "sel", 1 0, L_0x5a5498a85090;  alias, 1 drivers
E_0x5a5498a4d710 .event edge, v0x5a5498a5d470_0, v0x5a5498a551e0_0, v0x5a5498a5c2d0_0, v0x5a5498a58890_0;
S_0x5a5498a5d640 .scope module, "b_src_mux" "mux2" 10 83, 12 23 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5a5498a5d820 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5a5498a5d8f0_0 .net "in1", 31 0, v0x5a5498a5d3b0_0;  alias, 1 drivers
v0x5a5498a5da00_0 .net "in2", 31 0, v0x5a5498a547e0_0;  alias, 1 drivers
v0x5a5498a5dad0_0 .net "out", 31 0, L_0x5a5498a878b0;  alias, 1 drivers
v0x5a5498a5dba0_0 .net "sel", 0 0, v0x5a5498a54030_0;  alias, 1 drivers
L_0x5a5498a878b0 .functor MUXZ 32, v0x5a5498a5d3b0_0, v0x5a5498a547e0_0, v0x5a5498a54030_0, C4<>;
S_0x5a5498a5dd00 .scope module, "main_alu" "alu" 10 102, 13 1 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x5a5498a5df30 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x5a5498a5e0e0_0 .net "a", 31 0, L_0x5a5498a87810;  alias, 1 drivers
v0x5a5498a5e1f0_0 .net "alu_controls", 3 0, v0x5a5498a408a0_0;  alias, 1 drivers
v0x5a5498a5e2c0_0 .net "b", 31 0, L_0x5a5498a878b0;  alias, 1 drivers
L_0x70b3aec86648 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5a5498a5e3c0_0 .net "funct3b0", 0 0, L_0x70b3aec86648;  1 drivers
v0x5a5498a5e460_0 .var "res", 31 0;
E_0x5a5498a5e050 .event edge, v0x5a5498a408a0_0, v0x5a5498a5cbc0_0, v0x5a5498a5dad0_0, v0x5a5498a5e3c0_0;
S_0x5a5498a5e600 .scope module, "pc_target_adder" "adder" 10 96, 14 23 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5a5498a5e7e0 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x5a5498a5e8f0_0 .net "a", 31 0, L_0x5a5498a879e0;  alias, 1 drivers
v0x5a5498a5e9f0_0 .net "b", 31 0, v0x5a5498a547e0_0;  alias, 1 drivers
v0x5a5498a5eb00_0 .net "res", 31 0, L_0x5a5498a87b10;  alias, 1 drivers
L_0x5a5498a87b10 .arith/sum 32, L_0x5a5498a879e0, v0x5a5498a547e0_0;
S_0x5a5498a5ec40 .scope module, "pc_target_mux" "mux2" 10 89, 12 23 0, S_0x5a54989c9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5a5498a5ee20 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5a5498a5ef20_0 .net "in1", 31 0, v0x5a5498a54ca0_0;  alias, 1 drivers
v0x5a5498a5f030_0 .net "in2", 31 0, v0x5a5498a55020_0;  alias, 1 drivers
v0x5a5498a5f140_0 .net "out", 31 0, L_0x5a5498a879e0;  alias, 1 drivers
v0x5a5498a5f1e0_0 .net "sel", 0 0, v0x5a5498a48e70_0;  alias, 1 drivers
L_0x5a5498a879e0 .functor MUXZ 32, v0x5a5498a54ca0_0, v0x5a5498a55020_0, v0x5a5498a48e70_0, C4<>;
S_0x5a5498a61970 .scope module, "fd" "pl_reg_fd" 3 116, 15 1 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /OUTPUT 32 "pc_f_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 8 /OUTPUT 32 "instr_f_o";
P_0x5a5498a5ba10 .param/l "ADDRESS_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
P_0x5a5498a5ba50 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x5a5498a61e30_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a61ef0_0 .net "clr", 0 0, v0x5a5498a72f40_0;  alias, 1 drivers
v0x5a5498a61fe0_0 .net "en", 0 0, L_0x5a5498a732c0;  alias, 1 drivers
v0x5a5498a620b0_0 .net "instr_f_i", 31 0, L_0x5a5498a84e90;  alias, 1 drivers
v0x5a5498a62150_0 .var "instr_f_o", 31 0;
v0x5a5498a62210_0 .net "pc_f_i", 31 0, L_0x5a5498a85c60;  alias, 1 drivers
v0x5a5498a622d0_0 .var "pc_f_o", 31 0;
v0x5a5498a623c0_0 .net "pc_plus4_f_i", 31 0, L_0x5a5498a85bf0;  alias, 1 drivers
v0x5a5498a62480_0 .var "pc_plus4_f_o", 31 0;
S_0x5a5498a62700 .scope module, "fetch_stage" "fetch" 3 103, 16 22 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /OUTPUT 32 "pc_f";
    .port_info 6 /OUTPUT 32 "pc_plus4_f";
    .port_info 7 /OUTPUT 32 "instr_f";
P_0x5a5498a62890 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x5a5498a628d0 .param/l "DATA_WIDTH" 0 16 23, +C4<00000000000000000000000000100000>;
L_0x5a5498a85bf0 .functor BUFZ 32, L_0x5a5498a857c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a5498a85c60 .functor BUFZ 32, v0x5a5498a639a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a5498a649f0_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a64a90_0 .net "en", 0 0, L_0x5a5498a732c0;  alias, 1 drivers
v0x5a5498a64ba0_0 .net "instr_f", 31 0, L_0x5a5498a84e90;  alias, 1 drivers
v0x5a5498a64c90_0 .net "pc", 31 0, v0x5a5498a639a0_0;  1 drivers
v0x5a5498a64d30_0 .net "pc_f", 31 0, L_0x5a5498a85c60;  alias, 1 drivers
v0x5a5498a64e40_0 .net "pc_mux_res", 31 0, L_0x5a5498a858f0;  1 drivers
v0x5a5498a64f30_0 .net "pc_plus4", 31 0, L_0x5a5498a857c0;  1 drivers
v0x5a5498a65040_0 .net "pc_plus4_f", 31 0, L_0x5a5498a85bf0;  alias, 1 drivers
v0x5a5498a65100_0 .net "pc_src_e", 0 0, L_0x5a5498a87de0;  alias, 1 drivers
v0x5a5498a651a0_0 .net "pc_target_e", 31 0, L_0x5a5498a87b10;  alias, 1 drivers
v0x5a5498a65240_0 .net "rst", 0 0, v0x5a5498a72f40_0;  alias, 1 drivers
S_0x5a5498a62b00 .scope module, "i_mem" "instr_mem" 16 58, 17 23 0, S_0x5a5498a62700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5a5498a5baf0 .param/l "ADDRESS_WIDTH" 0 17 24, +C4<00000000000000000000000000100000>;
P_0x5a5498a5bb30 .param/l "DATA_WIDTH" 0 17 25, +C4<00000000000000000000000000100000>;
P_0x5a5498a5bb70 .param/l "INSTR_COUNT" 0 17 27, +C4<00000000000000000000001000000000>;
P_0x5a5498a5bbb0 .param/l "MEM_SIZE" 0 17 26, +C4<00000000000000000000001000000000>;
L_0x5a5498a84e90 .functor BUFZ 32, L_0x5a5498a85a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a5498a62f60_0 .net *"_ivl_0", 31 0, L_0x5a5498a85a20;  1 drivers
v0x5a5498a63060_0 .net *"_ivl_3", 29 0, L_0x5a5498a85ac0;  1 drivers
v0x5a5498a63140_0 .net "instr", 31 0, L_0x5a5498a84e90;  alias, 1 drivers
v0x5a5498a63240_0 .net "instr_addr", 31 0, v0x5a5498a639a0_0;  alias, 1 drivers
v0x5a5498a63300 .array "instr_mem", 511 0, 31 0;
L_0x5a5498a85a20 .array/port v0x5a5498a63300, L_0x5a5498a85ac0;
L_0x5a5498a85ac0 .part v0x5a5498a639a0_0, 2, 30;
S_0x5a5498a63470 .scope module, "pc_ff" "reset_ff" 16 37, 18 23 0, S_0x5a5498a62700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5a5498a63650 .param/l "DATA_WIDTH" 0 18 24, +C4<00000000000000000000000000100000>;
v0x5a5498a63800_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a638c0_0 .net "din", 31 0, L_0x5a5498a858f0;  alias, 1 drivers
v0x5a5498a639a0_0 .var "dout", 31 0;
v0x5a5498a63aa0_0 .net "en", 0 0, L_0x5a5498a732c0;  alias, 1 drivers
v0x5a5498a63b70_0 .net "rst", 0 0, v0x5a5498a72f40_0;  alias, 1 drivers
E_0x5a5498a637a0 .event posedge, v0x5a5498a5a950_0, v0x5a5498a54300_0;
S_0x5a5498a63d10 .scope module, "pc_mux" "mux2" 16 51, 12 23 0, S_0x5a5498a62700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5a5498a63ef0 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5a5498a63fc0_0 .net "in1", 31 0, L_0x5a5498a857c0;  alias, 1 drivers
v0x5a5498a640a0_0 .net "in2", 31 0, L_0x5a5498a87b10;  alias, 1 drivers
v0x5a5498a641b0_0 .net "out", 31 0, L_0x5a5498a858f0;  alias, 1 drivers
v0x5a5498a64280_0 .net "sel", 0 0, L_0x5a5498a87de0;  alias, 1 drivers
L_0x5a5498a858f0 .functor MUXZ 32, L_0x5a5498a857c0, L_0x5a5498a87b10, L_0x5a5498a87de0, C4<>;
S_0x5a5498a643c0 .scope module, "pc_plus4_adder" "adder" 16 45, 14 23 0, S_0x5a5498a62700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5a5498a645a0 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x5a5498a646b0_0 .net "a", 31 0, v0x5a5498a639a0_0;  alias, 1 drivers
L_0x70b3aec86408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5a5498a647e0_0 .net "b", 31 0, L_0x70b3aec86408;  1 drivers
v0x5a5498a648c0_0 .net "res", 31 0, L_0x5a5498a857c0;  alias, 1 drivers
L_0x5a5498a857c0 .arith/sum 32, v0x5a5498a639a0_0, L_0x70b3aec86408;
S_0x5a5498a65430 .scope module, "hazard_unit" "hazard" 3 81, 19 1 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "rs1_d";
    .port_info 2 /INPUT 5 "rs2_d";
    .port_info 3 /INPUT 5 "rs1_e";
    .port_info 4 /INPUT 5 "rs2_e";
    .port_info 5 /INPUT 5 "rd_e";
    .port_info 6 /INPUT 1 "pc_src_e";
    .port_info 7 /INPUT 1 "res_src_e_b0";
    .port_info 8 /INPUT 5 "rd_m";
    .port_info 9 /INPUT 1 "reg_write_m";
    .port_info 10 /INPUT 5 "rd_w";
    .port_info 11 /INPUT 1 "reg_write_w";
    .port_info 12 /OUTPUT 1 "stall_f";
    .port_info 13 /OUTPUT 1 "stall_d";
    .port_info 14 /OUTPUT 1 "flush_d";
    .port_info 15 /OUTPUT 1 "flush_e";
    .port_info 16 /OUTPUT 2 "forward_a_e";
    .port_info 17 /OUTPUT 2 "forward_b_e";
P_0x5a5498a655c0 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x5a5498a65600 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
L_0x5a54989968a0 .functor OR 1, L_0x5a5498a72fe0, L_0x5a5498a73110, C4<0>, C4<0>;
L_0x5a5498a73200 .functor AND 1, L_0x5a5498a85720, L_0x5a54989968a0, C4<1>, C4<1>;
L_0x5a5498a732c0 .functor BUFZ 1, L_0x5a5498a73200, C4<0>, C4<0>, C4<0>;
L_0x5a5498a73380 .functor BUFZ 1, L_0x5a5498a73200, C4<0>, C4<0>, C4<0>;
L_0x5a5498a73600 .functor AND 1, L_0x5a5498a73440, v0x5a5498a5b280_0, C4<1>, C4<1>;
L_0x5a5498a838a0 .functor AND 1, L_0x5a5498a73600, L_0x5a5498a837b0, C4<1>, C4<1>;
L_0x5a5498a83b60 .functor AND 1, L_0x5a5498a839f0, v0x5a5498a6c640_0, C4<1>, C4<1>;
L_0x5a5498a83ee0 .functor AND 1, L_0x5a5498a83b60, L_0x5a5498a83d50, C4<1>, C4<1>;
L_0x5a5498a844e0 .functor AND 1, L_0x5a5498a843b0, v0x5a5498a5b280_0, C4<1>, C4<1>;
L_0x5a5498a84830 .functor AND 1, L_0x5a5498a844e0, L_0x5a5498a84740, C4<1>, C4<1>;
L_0x5a5498a845f0 .functor AND 1, L_0x5a5498a849a0, v0x5a5498a6c640_0, C4<1>, C4<1>;
L_0x5a5498a84d80 .functor AND 1, L_0x5a5498a845f0, L_0x5a5498a84bb0, C4<1>, C4<1>;
L_0x5a5498a85270 .functor BUFZ 1, L_0x5a5498a87de0, C4<0>, C4<0>, C4<0>;
L_0x5a5498a85330 .functor OR 1, L_0x5a5498a73200, L_0x5a5498a87de0, C4<0>, C4<0>;
v0x5a5498a659e0_0 .net *"_ivl_0", 0 0, L_0x5a5498a72fe0;  1 drivers
v0x5a5498a65ac0_0 .net *"_ivl_12", 0 0, L_0x5a5498a73440;  1 drivers
v0x5a5498a65b80_0 .net *"_ivl_14", 0 0, L_0x5a5498a73600;  1 drivers
v0x5a5498a65c40_0 .net *"_ivl_16", 31 0, L_0x5a5498a73700;  1 drivers
L_0x70b3aec86018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a65d20_0 .net *"_ivl_19", 26 0, L_0x70b3aec86018;  1 drivers
v0x5a5498a65e50_0 .net *"_ivl_2", 0 0, L_0x5a5498a73110;  1 drivers
L_0x70b3aec86060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a65f10_0 .net/2u *"_ivl_20", 31 0, L_0x70b3aec86060;  1 drivers
v0x5a5498a65ff0_0 .net *"_ivl_22", 0 0, L_0x5a5498a837b0;  1 drivers
v0x5a5498a660b0_0 .net *"_ivl_24", 0 0, L_0x5a5498a838a0;  1 drivers
L_0x70b3aec860a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a5498a66190_0 .net/2u *"_ivl_26", 1 0, L_0x70b3aec860a8;  1 drivers
v0x5a5498a66270_0 .net *"_ivl_28", 0 0, L_0x5a5498a839f0;  1 drivers
v0x5a5498a66330_0 .net *"_ivl_30", 0 0, L_0x5a5498a83b60;  1 drivers
v0x5a5498a66410_0 .net *"_ivl_32", 31 0, L_0x5a5498a83c60;  1 drivers
L_0x70b3aec860f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a664f0_0 .net *"_ivl_35", 26 0, L_0x70b3aec860f0;  1 drivers
L_0x70b3aec86138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a665d0_0 .net/2u *"_ivl_36", 31 0, L_0x70b3aec86138;  1 drivers
v0x5a5498a666b0_0 .net *"_ivl_38", 0 0, L_0x5a5498a83d50;  1 drivers
v0x5a5498a66770_0 .net *"_ivl_4", 0 0, L_0x5a54989968a0;  1 drivers
v0x5a5498a66960_0 .net *"_ivl_40", 0 0, L_0x5a5498a83ee0;  1 drivers
L_0x70b3aec86180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a5498a66a40_0 .net/2u *"_ivl_42", 1 0, L_0x70b3aec86180;  1 drivers
L_0x70b3aec861c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a5498a66b20_0 .net/2u *"_ivl_44", 1 0, L_0x70b3aec861c8;  1 drivers
v0x5a5498a66c00_0 .net *"_ivl_46", 1 0, L_0x5a5498a84040;  1 drivers
v0x5a5498a66ce0_0 .net *"_ivl_50", 0 0, L_0x5a5498a843b0;  1 drivers
v0x5a5498a66da0_0 .net *"_ivl_52", 0 0, L_0x5a5498a844e0;  1 drivers
v0x5a5498a66e80_0 .net *"_ivl_54", 31 0, L_0x5a5498a84550;  1 drivers
L_0x70b3aec86210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a66f60_0 .net *"_ivl_57", 26 0, L_0x70b3aec86210;  1 drivers
L_0x70b3aec86258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a67040_0 .net/2u *"_ivl_58", 31 0, L_0x70b3aec86258;  1 drivers
v0x5a5498a67120_0 .net *"_ivl_60", 0 0, L_0x5a5498a84740;  1 drivers
v0x5a5498a671e0_0 .net *"_ivl_62", 0 0, L_0x5a5498a84830;  1 drivers
L_0x70b3aec862a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a5498a672c0_0 .net/2u *"_ivl_64", 1 0, L_0x70b3aec862a0;  1 drivers
v0x5a5498a673a0_0 .net *"_ivl_66", 0 0, L_0x5a5498a849a0;  1 drivers
v0x5a5498a67460_0 .net *"_ivl_68", 0 0, L_0x5a5498a845f0;  1 drivers
v0x5a5498a67540_0 .net *"_ivl_70", 31 0, L_0x5a5498a84ac0;  1 drivers
L_0x70b3aec862e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a67620_0 .net *"_ivl_73", 26 0, L_0x70b3aec862e8;  1 drivers
L_0x70b3aec86330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a67910_0 .net/2u *"_ivl_74", 31 0, L_0x70b3aec86330;  1 drivers
v0x5a5498a679f0_0 .net *"_ivl_76", 0 0, L_0x5a5498a84bb0;  1 drivers
v0x5a5498a67ab0_0 .net *"_ivl_78", 0 0, L_0x5a5498a84d80;  1 drivers
L_0x70b3aec86378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a5498a67b90_0 .net/2u *"_ivl_80", 1 0, L_0x70b3aec86378;  1 drivers
L_0x70b3aec863c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a5498a67c70_0 .net/2u *"_ivl_82", 1 0, L_0x70b3aec863c0;  1 drivers
v0x5a5498a67d50_0 .net *"_ivl_84", 1 0, L_0x5a5498a84f00;  1 drivers
v0x5a5498a67e30_0 .net "flush_d", 0 0, L_0x5a5498a85270;  alias, 1 drivers
v0x5a5498a67ef0_0 .net "flush_e", 0 0, L_0x5a5498a85330;  alias, 1 drivers
v0x5a5498a67fb0_0 .net "forward_a_e", 1 0, L_0x5a5498a841d0;  alias, 1 drivers
v0x5a5498a68070_0 .net "forward_b_e", 1 0, L_0x5a5498a85090;  alias, 1 drivers
v0x5a5498a68180_0 .net "lw_stall", 0 0, L_0x5a5498a73200;  1 drivers
v0x5a5498a68240_0 .net "pc_src_e", 0 0, L_0x5a5498a87de0;  alias, 1 drivers
v0x5a5498a682e0_0 .net "rd_e", 4 0, v0x5a5498a553a0_0;  alias, 1 drivers
v0x5a5498a683f0_0 .net "rd_m", 4 0, v0x5a5498a5b0e0_0;  alias, 1 drivers
v0x5a5498a684b0_0 .net "rd_w", 4 0, v0x5a5498a6c2c0_0;  alias, 1 drivers
v0x5a5498a68570_0 .net "reg_write_m", 0 0, v0x5a5498a5b280_0;  alias, 1 drivers
v0x5a5498a68610_0 .net "reg_write_w", 0 0, v0x5a5498a6c640_0;  alias, 1 drivers
v0x5a5498a686b0_0 .net "res_src_e_b0", 0 0, L_0x5a5498a85720;  1 drivers
v0x5a5498a68770_0 .net "rs1_d", 4 0, L_0x5a5498a85500;  1 drivers
v0x5a5498a68850_0 .net "rs1_e", 4 0, v0x5a5498a558a0_0;  alias, 1 drivers
v0x5a5498a68960_0 .net "rs2_d", 4 0, L_0x5a5498a855a0;  1 drivers
v0x5a5498a68a40_0 .net "rs2_e", 4 0, v0x5a5498a55a60_0;  alias, 1 drivers
o0x70b3aecd32d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a5498a68b50_0 .net "rst", 0 0, o0x70b3aecd32d8;  0 drivers
v0x5a5498a68c10_0 .net "stall_d", 0 0, L_0x5a5498a73380;  alias, 1 drivers
v0x5a5498a68cd0_0 .net "stall_f", 0 0, L_0x5a5498a732c0;  alias, 1 drivers
L_0x5a5498a72fe0 .cmp/eq 5, L_0x5a5498a85500, v0x5a5498a553a0_0;
L_0x5a5498a73110 .cmp/eq 5, L_0x5a5498a855a0, v0x5a5498a553a0_0;
L_0x5a5498a73440 .cmp/eq 5, v0x5a5498a558a0_0, v0x5a5498a5b0e0_0;
L_0x5a5498a73700 .concat [ 5 27 0 0], v0x5a5498a558a0_0, L_0x70b3aec86018;
L_0x5a5498a837b0 .cmp/ne 32, L_0x5a5498a73700, L_0x70b3aec86060;
L_0x5a5498a839f0 .cmp/eq 5, v0x5a5498a558a0_0, v0x5a5498a6c2c0_0;
L_0x5a5498a83c60 .concat [ 5 27 0 0], v0x5a5498a558a0_0, L_0x70b3aec860f0;
L_0x5a5498a83d50 .cmp/ne 32, L_0x5a5498a83c60, L_0x70b3aec86138;
L_0x5a5498a84040 .functor MUXZ 2, L_0x70b3aec861c8, L_0x70b3aec86180, L_0x5a5498a83ee0, C4<>;
L_0x5a5498a841d0 .functor MUXZ 2, L_0x5a5498a84040, L_0x70b3aec860a8, L_0x5a5498a838a0, C4<>;
L_0x5a5498a843b0 .cmp/eq 5, v0x5a5498a55a60_0, v0x5a5498a5b0e0_0;
L_0x5a5498a84550 .concat [ 5 27 0 0], v0x5a5498a55a60_0, L_0x70b3aec86210;
L_0x5a5498a84740 .cmp/ne 32, L_0x5a5498a84550, L_0x70b3aec86258;
L_0x5a5498a849a0 .cmp/eq 5, v0x5a5498a55a60_0, v0x5a5498a6c2c0_0;
L_0x5a5498a84ac0 .concat [ 5 27 0 0], v0x5a5498a55a60_0, L_0x70b3aec862e8;
L_0x5a5498a84bb0 .cmp/ne 32, L_0x5a5498a84ac0, L_0x70b3aec86330;
L_0x5a5498a84f00 .functor MUXZ 2, L_0x70b3aec863c0, L_0x70b3aec86378, L_0x5a5498a84d80, C4<>;
L_0x5a5498a85090 .functor MUXZ 2, L_0x5a5498a84f00, L_0x70b3aec862a0, L_0x5a5498a84830, C4<>;
S_0x5a5498a69050 .scope module, "memory_stage" "memory" 3 266, 20 1 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /OUTPUT 1 "reg_write_m";
    .port_info 10 /OUTPUT 2 "result_src_m";
    .port_info 11 /OUTPUT 32 "alu_result_m";
    .port_info 12 /OUTPUT 32 "read_data_m";
    .port_info 13 /OUTPUT 5 "rd_m";
    .port_info 14 /OUTPUT 32 "pc_plus4_m";
P_0x5a5498a656a0 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x5a5498a656e0 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
L_0x5a5498a88730 .functor BUFZ 1, v0x5a5498a5b280_0, C4<0>, C4<0>, C4<0>;
L_0x5a5498a887a0 .functor BUFZ 2, v0x5a5498a5b420_0, C4<00>, C4<00>, C4<00>;
L_0x5a5498a88810 .functor BUFZ 32, v0x5a5498a5a7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a5498a88880 .functor BUFZ 5, v0x5a5498a5b0e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5a5498a888f0 .functor BUFZ 32, v0x5a5498a5af20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a5498a6a7b0_0 .net "alu_result_e", 31 0, v0x5a5498a5a7d0_0;  alias, 1 drivers
v0x5a5498a6a890_0 .net "alu_result_m", 31 0, L_0x5a5498a88810;  alias, 1 drivers
v0x5a5498a6a950_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a6a9f0_0 .net "funct3_e", 14 12, v0x5a5498a5abe0_0;  alias, 1 drivers
v0x5a5498a6aae0_0 .net "mem_write_e", 0 0, v0x5a5498a5ad80_0;  alias, 1 drivers
v0x5a5498a6ac20_0 .net "pc_plus4_e", 31 0, v0x5a5498a5af20_0;  alias, 1 drivers
v0x5a5498a6ace0_0 .net "pc_plus4_m", 31 0, L_0x5a5498a888f0;  alias, 1 drivers
v0x5a5498a6ada0_0 .net "rd_e", 4 0, v0x5a5498a5b0e0_0;  alias, 1 drivers
v0x5a5498a6aeb0_0 .net "rd_m", 4 0, L_0x5a5498a88880;  alias, 1 drivers
v0x5a5498a6af90_0 .net "read_data_m", 31 0, v0x5a5498a6a340_0;  alias, 1 drivers
v0x5a5498a6b050_0 .net "reg_write_e", 0 0, v0x5a5498a5b280_0;  alias, 1 drivers
v0x5a5498a6b0f0_0 .net "reg_write_m", 0 0, L_0x5a5498a88730;  alias, 1 drivers
v0x5a5498a6b190_0 .net "result_src_e", 1 0, v0x5a5498a5b420_0;  alias, 1 drivers
v0x5a5498a6b250_0 .net "result_src_m", 1 0, L_0x5a5498a887a0;  alias, 1 drivers
v0x5a5498a6b310_0 .net "write_data_e", 31 0, v0x5a5498a5b5e0_0;  alias, 1 drivers
S_0x5a5498a69550 .scope module, "dm" "data_memory" 20 22, 21 1 0, S_0x5a5498a69050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x5a5498a69750 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x5a5498a69790 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
P_0x5a5498a697d0 .param/l "MEM_SIZE" 0 21 4, +C4<00000000000000000000000001000000>;
L_0x5a5498a886c0 .functor BUFZ 32, L_0x5a5498a88620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a5498a69a00_0 .net *"_ivl_1", 29 0, L_0x5a5498a883b0;  1 drivers
v0x5a5498a69b00_0 .net *"_ivl_10", 31 0, L_0x5a5498a88620;  1 drivers
v0x5a5498a69be0_0 .net *"_ivl_2", 31 0, L_0x5a5498a884e0;  1 drivers
L_0x70b3aec866d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a5498a69cd0_0 .net *"_ivl_5", 1 0, L_0x70b3aec866d8;  1 drivers
L_0x70b3aec86720 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5a5498a69db0_0 .net/2u *"_ivl_6", 31 0, L_0x70b3aec86720;  1 drivers
v0x5a5498a69ee0_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a69f80_0 .net "data_mem_addr", 31 0, v0x5a5498a5a7d0_0;  alias, 1 drivers
v0x5a5498a6a040_0 .net "funct3", 14 12, v0x5a5498a5abe0_0;  alias, 1 drivers
v0x5a5498a6a110_0 .var/i "i", 31 0;
v0x5a5498a6a1d0_0 .net "mem_write_e", 0 0, v0x5a5498a5ad80_0;  alias, 1 drivers
v0x5a5498a6a2a0 .array "ram", 63 0, 31 0;
v0x5a5498a6a340_0 .var "read_data_m", 31 0;
v0x5a5498a6a420_0 .net "word", 31 0, L_0x5a5498a886c0;  1 drivers
v0x5a5498a6a500_0 .net "word_addr", 31 0, L_0x5a5498a88580;  1 drivers
v0x5a5498a6a5e0_0 .net "write_data_e", 31 0, v0x5a5498a5b5e0_0;  alias, 1 drivers
E_0x5a5498a69980 .event edge, v0x5a5498a5abe0_0, v0x5a5498a5a7d0_0, v0x5a5498a6a420_0;
L_0x5a5498a883b0 .part v0x5a5498a5a7d0_0, 2, 30;
L_0x5a5498a884e0 .concat [ 30 2 0 0], L_0x5a5498a883b0, L_0x70b3aec866d8;
L_0x5a5498a88580 .arith/mod 32, L_0x5a5498a884e0, L_0x70b3aec86720;
L_0x5a5498a88620 .array/port v0x5a5498a6a2a0, L_0x5a5498a88580;
S_0x5a5498a6b680 .scope module, "mw" "pl_reg_mw" 3 286, 22 1 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /OUTPUT 1 "reg_write_m_o";
    .port_info 10 /OUTPUT 2 "result_src_m_o";
    .port_info 11 /OUTPUT 32 "alu_result_m_o";
    .port_info 12 /OUTPUT 32 "read_data_m_o";
    .port_info 13 /OUTPUT 5 "rd_m_o";
    .port_info 14 /OUTPUT 32 "pc_plus4_m_o";
P_0x5a5498a6b8f0 .param/l "ADDRESS_WIDTH" 0 22 2, +C4<00000000000000000000000000100000>;
P_0x5a5498a6b930 .param/l "DATA_WIDTH" 0 22 3, +C4<00000000000000000000000000100000>;
v0x5a5498a6bc20_0 .net "alu_result_m_i", 31 0, L_0x5a5498a88810;  alias, 1 drivers
v0x5a5498a6bd00_0 .var "alu_result_m_o", 31 0;
v0x5a5498a6bde0_0 .net "clk", 0 0, v0x5a5498a72e00_0;  alias, 1 drivers
v0x5a5498a6be80_0 .net "clr", 0 0, v0x5a5498a72f40_0;  alias, 1 drivers
L_0x70b3aec86768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a5498a6bfb0_0 .net "en", 0 0, L_0x70b3aec86768;  1 drivers
v0x5a5498a6c050_0 .net "pc_plus4_m_i", 31 0, L_0x5a5498a888f0;  alias, 1 drivers
v0x5a5498a6c110_0 .var "pc_plus4_m_o", 31 0;
v0x5a5498a6c1d0_0 .net "rd_m_i", 4 0, L_0x5a5498a88880;  alias, 1 drivers
v0x5a5498a6c2c0_0 .var "rd_m_o", 4 0;
v0x5a5498a6c420_0 .net "read_data_m_i", 31 0, v0x5a5498a6a340_0;  alias, 1 drivers
v0x5a5498a6c4c0_0 .var "read_data_m_o", 31 0;
v0x5a5498a6c5a0_0 .net "reg_write_m_i", 0 0, L_0x5a5498a88730;  alias, 1 drivers
v0x5a5498a6c640_0 .var "reg_write_m_o", 0 0;
v0x5a5498a6c710_0 .net "result_src_m_i", 1 0, L_0x5a5498a887a0;  alias, 1 drivers
v0x5a5498a6c7e0_0 .var "result_src_m_o", 1 0;
S_0x5a5498a6cae0 .scope module, "writeback_stage" "writeback" 3 307, 23 23 0, S_0x5a54989ca5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /OUTPUT 32 "result_w";
    .port_info 7 /OUTPUT 1 "reg_write_w";
    .port_info 8 /OUTPUT 5 "rd_w";
P_0x5a5498a6cc70 .param/l "ADDRESS_WIDTH" 0 23 24, +C4<00000000000000000000000000100000>;
P_0x5a5498a6ccb0 .param/l "DATA_WIDTH" 0 23 25, +C4<00000000000000000000000000100000>;
v0x5a5498a6d7e0_0 .net "alu_result_m", 31 0, v0x5a5498a6bd00_0;  alias, 1 drivers
v0x5a5498a6d910_0 .net "pc_plus4_m", 31 0, v0x5a5498a6c110_0;  alias, 1 drivers
v0x5a5498a6da20_0 .net "rd_m", 4 0, v0x5a5498a6c2c0_0;  alias, 1 drivers
v0x5a5498a6db10_0 .net "rd_w", 4 0, o0x70b3aecd05d8;  alias, 0 drivers
v0x5a5498a6dc20_0 .net "read_data_m", 31 0, v0x5a5498a6c4c0_0;  alias, 1 drivers
v0x5a5498a6dd80_0 .net "reg_write_m", 0 0, v0x5a5498a6c640_0;  alias, 1 drivers
v0x5a5498a6de70_0 .net "reg_write_w", 0 0, o0x70b3aecd0668;  alias, 0 drivers
v0x5a5498a6df60_0 .net "result_src_m", 1 0, v0x5a5498a6c7e0_0;  alias, 1 drivers
v0x5a5498a6e070_0 .net "result_w", 31 0, v0x5a5498a6d5a0_0;  alias, 1 drivers
S_0x5a5498a6cf70 .scope module, "result_mux" "mux3" 23 39, 11 23 0, S_0x5a5498a6cae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a5498a6d170 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5a5498a6d2c0_0 .net "in1", 31 0, v0x5a5498a6bd00_0;  alias, 1 drivers
v0x5a5498a6d3d0_0 .net "in2", 31 0, v0x5a5498a6c4c0_0;  alias, 1 drivers
v0x5a5498a6d4a0_0 .net "in3", 31 0, v0x5a5498a6c110_0;  alias, 1 drivers
v0x5a5498a6d5a0_0 .var "out", 31 0;
v0x5a5498a6d640_0 .net "sel", 1 0, v0x5a5498a6c7e0_0;  alias, 1 drivers
E_0x5a5498a69940 .event edge, v0x5a5498a6c7e0_0, v0x5a5498a6bd00_0, v0x5a5498a6c4c0_0, v0x5a5498a6c110_0;
    .scope S_0x5a5498a63470;
T_0 ;
    %wait E_0x5a5498a637a0;
    %load/vec4 v0x5a5498a63b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a639a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a5498a63aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5a5498a638c0_0;
    %assign/vec4 v0x5a5498a639a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a5498a62b00;
T_1 ;
    %vpi_call 17 36 "$readmemh", "./src/pl_stages/fetch/code.hex", v0x5a5498a63300 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5a5498a61970;
T_2 ;
    %wait E_0x5a5498980590;
    %load/vec4 v0x5a5498a61ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a622d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a62480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a62150_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a5498a61fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5a5498a62210_0;
    %assign/vec4 v0x5a5498a622d0_0, 0;
    %load/vec4 v0x5a5498a623c0_0;
    %assign/vec4 v0x5a5498a62480_0, 0;
    %load/vec4 v0x5a5498a620b0_0;
    %assign/vec4 v0x5a5498a62150_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a5498a499d0;
T_3 ;
    %wait E_0x5a549893be30;
    %load/vec4 v0x5a5498a56de0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2052, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x5a5498a56960_0, 0, 12;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a5498a499d0;
T_4 ;
    %wait E_0x5a5498980a90;
    %load/vec4 v0x5a5498a56de0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5a5498a56a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x5a5498a56aa0_0;
    %load/vec4 v0x5a5498a56de0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x5a5498a56aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5a5498a56a00_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %jmp T_4.26;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.26;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a5498a56690_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a54989c6c70;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a5498a58570_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5a5498a58570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5a5498a58570_0;
    %store/vec4a v0x5a5498a587f0, 4, 0;
    %load/vec4 v0x5a5498a58570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a5498a58570_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x5a54989c6c70;
T_6 ;
    %wait E_0x5a5498980590;
    %load/vec4 v0x5a5498a58970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5a5498a58890_0;
    %load/vec4 v0x5a5498a583f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a587f0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a5498a49d80;
T_7 ;
    %wait E_0x5a5498a4d480;
    %load/vec4 v0x5a5498a57250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a57360_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a57360_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5a5498a57360_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5a5498a57360_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5a5498a57430_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5a5498a57360_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5a5498a42630;
T_8 ;
    %wait E_0x5a5498980590;
    %load/vec4 v0x5a5498a543c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a55540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a5498a556e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a54b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a54980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a54240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a5498a408a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a5498a54620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a54030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498961250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a48e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a55020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a551e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a54ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a5498a558a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a5498a55a60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a5498a553a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a547e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a54e60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a5498a54480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5a5498a55480_0;
    %assign/vec4 v0x5a5498a55540_0, 0;
    %load/vec4 v0x5a5498a55600_0;
    %assign/vec4 v0x5a5498a556e0_0, 0;
    %load/vec4 v0x5a5498a54a40_0;
    %assign/vec4 v0x5a5498a54b00_0, 0;
    %load/vec4 v0x5a5498a548c0_0;
    %assign/vec4 v0x5a5498a54980_0, 0;
    %load/vec4 v0x5a5498a548c0_0;
    %assign/vec4 v0x5a5498a54240_0, 0;
    %load/vec4 v0x5a5498a24a40_0;
    %assign/vec4 v0x5a5498a408a0_0, 0;
    %load/vec4 v0x5a5498a54540_0;
    %assign/vec4 v0x5a5498a54620_0, 0;
    %load/vec4 v0x5a54989750e0_0;
    %assign/vec4 v0x5a5498a54030_0, 0;
    %load/vec4 v0x5a5498a2e9f0_0;
    %assign/vec4 v0x5a5498961250_0, 0;
    %load/vec4 v0x5a5498a4b370_0;
    %assign/vec4 v0x5a5498a48e70_0, 0;
    %load/vec4 v0x5a5498a54f40_0;
    %assign/vec4 v0x5a5498a55020_0, 0;
    %load/vec4 v0x5a5498a55100_0;
    %assign/vec4 v0x5a5498a551e0_0, 0;
    %load/vec4 v0x5a5498a54bc0_0;
    %assign/vec4 v0x5a5498a54ca0_0, 0;
    %load/vec4 v0x5a5498a557c0_0;
    %assign/vec4 v0x5a5498a558a0_0, 0;
    %load/vec4 v0x5a5498a55980_0;
    %assign/vec4 v0x5a5498a55a60_0, 0;
    %load/vec4 v0x5a5498a552c0_0;
    %assign/vec4 v0x5a5498a553a0_0, 0;
    %load/vec4 v0x5a5498a54700_0;
    %assign/vec4 v0x5a5498a547e0_0, 0;
    %load/vec4 v0x5a5498a54d80_0;
    %assign/vec4 v0x5a5498a54e60_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a5498a5bf10;
T_9 ;
    %wait E_0x5a5498a4d6d0;
    %load/vec4 v0x5a5498a5c590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a5498a5c4b0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5a5498a5a650_0;
    %store/vec4 v0x5a5498a5c4b0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x5a5498a5c2d0_0;
    %store/vec4 v0x5a5498a5c4b0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5a5498a5c390_0;
    %store/vec4 v0x5a5498a5c4b0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5a5498a5cdf0;
T_10 ;
    %wait E_0x5a5498a4d710;
    %load/vec4 v0x5a5498a5d470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a5498a5d3b0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5a5498a5d100_0;
    %store/vec4 v0x5a5498a5d3b0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5a5498a5d210_0;
    %store/vec4 v0x5a5498a5d3b0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5a5498a5d2e0_0;
    %store/vec4 v0x5a5498a5d3b0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5a5498a5dd00;
T_11 ;
    %wait E_0x5a5498a5e050;
    %load/vec4 v0x5a5498a5e1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.0 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %add;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.1 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %sub;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.2 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.3 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %xor;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.6 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.7 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.8 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %or;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.9 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %and;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a5498a5e3c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5a5498a5e3c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0x5a5498a5e0e0_0;
    %load/vec4 v0x5a5498a5e2c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x5a5498a5e3c0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.13 ;
    %load/vec4 v0x5a5498a5e2c0_0;
    %store/vec4 v0x5a5498a5e460_0, 0, 32;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5a54989c78b0;
T_12 ;
    %wait E_0x5a5498980590;
    %load/vec4 v0x5a5498a5a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a5b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a5ad80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a5498a5b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a5498a5abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a5a7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a5b5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a5498a5b0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a5af20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5a5498a5a9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5a5498a5b1c0_0;
    %assign/vec4 v0x5a5498a5b280_0, 0;
    %load/vec4 v0x5a5498a5acc0_0;
    %assign/vec4 v0x5a5498a5ad80_0, 0;
    %load/vec4 v0x5a5498a5b340_0;
    %assign/vec4 v0x5a5498a5b420_0, 0;
    %load/vec4 v0x5a5498a5ab00_0;
    %assign/vec4 v0x5a5498a5abe0_0, 0;
    %load/vec4 v0x5a5498a5a6f0_0;
    %assign/vec4 v0x5a5498a5a7d0_0, 0;
    %load/vec4 v0x5a5498a5b500_0;
    %assign/vec4 v0x5a5498a5b5e0_0, 0;
    %load/vec4 v0x5a5498a5b000_0;
    %assign/vec4 v0x5a5498a5b0e0_0, 0;
    %load/vec4 v0x5a5498a5ae40_0;
    %assign/vec4 v0x5a5498a5af20_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a5498a69550;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a5498a6a110_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5a5498a6a110_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5a5498a6a110_0;
    %store/vec4a v0x5a5498a6a2a0, 4, 0;
    %load/vec4 v0x5a5498a6a110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a5498a6a110_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x5a5498a69550;
T_14 ;
    %wait E_0x5a5498a69980;
    %load/vec4 v0x5a5498a6a040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x5a5498a69f80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x5a5498a69f80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %jmp T_14.15;
T_14.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5a5498a69f80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5a5498a69f80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.19, 8;
T_14.18 ; End of true expr.
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5a5498a6a420_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.19, 8;
 ; End of false expr.
    %blend;
T_14.19;
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5a5498a6a420_0;
    %store/vec4 v0x5a5498a6a340_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5a5498a69550;
T_15 ;
    %wait E_0x5a5498980590;
    %load/vec4 v0x5a5498a6a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5a5498a6a040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5a5498a69f80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x5a5498a6a5e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 0, 4;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x5a5498a6a5e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 4, 5;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x5a5498a6a5e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 4, 5;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x5a5498a6a5e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 4, 5;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5a5498a69f80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x5a5498a6a5e0_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 0, 4;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x5a5498a6a5e0_0;
    %parti/s 16, 16, 6;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 4, 5;
T_15.12 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5a5498a6a5e0_0;
    %ix/getv 3, v0x5a5498a6a500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a5498a6a2a0, 0, 4;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5a5498a6b680;
T_16 ;
    %wait E_0x5a5498980590;
    %load/vec4 v0x5a5498a6be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a5498a6c640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a5498a6c7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a6bd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a6c4c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a5498a6c2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a5498a6c110_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5a5498a6bfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5a5498a6c5a0_0;
    %assign/vec4 v0x5a5498a6c640_0, 0;
    %load/vec4 v0x5a5498a6c710_0;
    %assign/vec4 v0x5a5498a6c7e0_0, 0;
    %load/vec4 v0x5a5498a6bc20_0;
    %assign/vec4 v0x5a5498a6bd00_0, 0;
    %load/vec4 v0x5a5498a6c420_0;
    %assign/vec4 v0x5a5498a6c4c0_0, 0;
    %load/vec4 v0x5a5498a6c1d0_0;
    %assign/vec4 v0x5a5498a6c2c0_0, 0;
    %load/vec4 v0x5a5498a6c050_0;
    %assign/vec4 v0x5a5498a6c110_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5a5498a6cf70;
T_17 ;
    %wait E_0x5a5498a69940;
    %load/vec4 v0x5a5498a6d640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a5498a6d5a0_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x5a5498a6d2c0_0;
    %store/vec4 v0x5a5498a6d5a0_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x5a5498a6d3d0_0;
    %store/vec4 v0x5a5498a6d5a0_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5a5498a6d4a0_0;
    %store/vec4 v0x5a5498a6d5a0_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5a5498a4d100;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5498a72e00_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5a5498a4d100;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x5a5498a72e00_0;
    %inv;
    %store/vec4 v0x5a5498a72e00_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5a5498a4d100;
T_20 ;
    %vpi_call 2 25 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a5498a4d100 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a5498a72f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5498a72f40_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./test/top/cpu_tb.v";
    "./src/top/cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/reg_file.v";
    "./src/pl_regs/pl_reg_em.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/utils/reset_ff.v";
    "./src/pl_stages/hazard/hazard.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
