[INCLUDES]
$WORKAREA/baseline_tools/haps/tool.cth
#$WORKAREA/verif/fpga/$BUILD_DIRNAME/compute.cth
$WORKAREA/verif/fpga/tool.cth

[TOOLVERSION]
#fpga_vcs       = Q-2020.03-SP2
fpga_vcs       = S-2021.09-SP2-7

#fpga_verdi     = Q-2020.03-SP1
fpga_verdi     = S-2021.09-SP2-8

#protocompiler  = Q-2020.03-SP2
protocompiler  = T-2022.12-1
##protocompiler  = R-2020.12-SP1-1

#vivado         = 2020.1-ep3
vivado         = 2021.1-ep14/tools/XILINX_VIVADO

#fpga_vcs_path  = /p/hdk/rtl/cad/x86-64_linux26/synopsys/vcs_pc/toolversion(fpga_vcs)
dvb = 2023.06.fe.DVB.1.0


[params]
fpga_vcs_path = /p/hdk/rtl/cad/x86-64_linux26/synopsys/vcs_pc/toolversion(fpga_vcs)


#[ENVS]
#SYNOPSYS = /p/com/eda/synopsys/coretools/Q-2020.03-SP2/linux/dware

#VCS_HOME = /p/hdk/rtl/cad/x86-64_linux26/synopsys/vcs_pc/S-2021.09-SP2-7  
#PROTOCOMPILER_PATH = /p/hdk/rtl/cad/x86-64_linux26/synopsys/protocompiler/T-2022.12-1
#VIVADO_PATH = /p/hdk/rtl/cad/x86-64_linux26/xilinx/vivado/2021.1-ep14/tools/XILINX_VIVADO
#XILINX_VIVADO = /p/hdk/rtl/cad/x86-64_linux26/xilinx/vivado/2021.1-ep14/tools/XILINX_VIVADO

