/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2018 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 6/28/18 12:45:58
*  /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl -C -RVREGS -ST fxr_config -W=32 -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/346_Memory_Map_Config.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_CONFIG_SW_DEF
#define DEF_FXR_CONFIG_SW_DEF

#ifndef FXR_CONFIG_CSRS
#define FXR_CONFIG_CSRS							0x000000000000
#endif
#define FXR_NUM_CONTEXTS						256
#define FXR_NUM_PIDS							4096
#define FXR_MAX_CONTEXT							255
#define FXR_TX_CONTEXT_ENTRIES						128
#define FXR_TX_CONTEXT_MAX						127
#define FXR_RX_CONTEXT_ENTRIES						32
#define FXR_RX_CONTEXT_MAX						31
#define FXR_NUM_SL							32
#define FXR_MAX_SL							31
#define FXR_VEN_DEVICE_ID						9936
#define FXR_VENDOR_ID							32902
#define FXR_CLASS_CODE							133120
#define FXR_REVISION_ID							0
#define FXR_SUBSYSTEM_ID						0
#define FXR_SUB_VENDOR_ID						32902
#define FXR_MSIX_TABLE_SIZE						319
#define FXR_MSIX_TABLE_OFFSET						27795456
#define FXR_MSIX_TABLE_BIR						0
#define FXR_MSIX_PBA_OFFSET						27803648
#define FXR_MSIX_PBA_BIR						0
#define FXR_PM_CAPABILITY_PNTR						64
#define FXR_EXP_CAPABILITY_PNTR						112
#define FXR_MSIX_CAPABILITY_PNTR					176
#define FXR_AER_EXT_CAPABILITY_PNTR					256
#define FXR_ARI_EXT_CAPABILITY_PNTR					328
#define FXR_SPCIE_EXT_CAPABILITY_PNTR					344
#define FXR_PL16G_EXT_CAPABILITY_PNTR					392
#define FXR_MARGIN_EXT_CAPABILITY_PNTR					440
#define FXR_TPH_EXT_CAPABILITY_PNTR					512
#define FXR_LTR_EXT_CAPABILITY_PNTR					652
#define FXR_VSECRAS_CAPABILITY_PNTR					660
#define FXR_DLINK_CAPABILITY_PNTR					716
#define FXR_PTM_CAPABILITY_PNTR						728
#define FXR_PTM_REQ_CAPABILITY_PNTR					740
#define FXR_CFG_SPI_TX_DATA						3840
#define FXR_STS_SPI_RX_DATA						3844
#define FXR_CFG_SPI_HEADER						3848
#define FXR_CFG_SPI_CTRL						3852
/*
* Table #4 of fxr_top - FXR_CFG_DEVICE_VENDOR_ID
* Device ID and Vendor ID Registers
*/
#define FXR_CFG_DEVICE_VENDOR_ID					(FXR_CONFIG_CSRS + 0x000000000000)
#define FXR_CFG_DEVICE_VENDOR_ID_RESETCSR				0x26D08086ull
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_SHIFT			16
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_MASK				0xFFFFull
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_SMASK			0xFFFF0000ull
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_SHIFT			0
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_MASK				0xFFFFull
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_SMASK			0xFFFFull
/*
* Table #5 of fxr_top - FXR_CFG_STATUS_COMMAND
* Status and Command registers
*/
#define FXR_CFG_STATUS_COMMAND						(FXR_CONFIG_CSRS + 0x000000000004)
#define FXR_CFG_STATUS_COMMAND_RESETCSR					0x00100000ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_SHIFT			31
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_SMASK			0x80000000ull
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_SHIFT			30
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_SMASK			0x40000000ull
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_SHIFT			29
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_SMASK			0x20000000ull
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_SHIFT			28
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_SMASK			0x10000000ull
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_SHIFT			27
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_SMASK			0x8000000ull
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_SHIFT			25
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_MASK			0x3ull
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_SMASK			0x6000000ull
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_SHIFT			24
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_SMASK			0x1000000ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_SHIFT			23
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_SMASK			0x800000ull
#define FXR_CFG_STATUS_COMMAND_RESERVED_22_SHIFT			22
#define FXR_CFG_STATUS_COMMAND_RESERVED_22_MASK				0x1ull
#define FXR_CFG_STATUS_COMMAND_RESERVED_22_SMASK			0x400000ull
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_SHIFT			21
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_SMASK			0x200000ull
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_SHIFT			20
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_SMASK			0x100000ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_SHIFT			19
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_SMASK			0x80000ull
#define FXR_CFG_STATUS_COMMAND_RESERVED_18_11_SHIFT			11
#define FXR_CFG_STATUS_COMMAND_RESERVED_18_11_MASK			0xFFull
#define FXR_CFG_STATUS_COMMAND_RESERVED_18_11_SMASK			0x7F800ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_SHIFT			10
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_SMASK			0x400ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_SHIFT			9
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_SMASK			0x200ull
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_SHIFT			8
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_MASK				0x1ull
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_SMASK			0x100ull
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_SHIFT				7
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_MASK				0x1ull
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_SMASK				0x80ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_SHIFT			6
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_SMASK			0x40ull
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_SHIFT			5
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_SMASK			0x20ull
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_SHIFT			4
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_SMASK			0x10ull
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_SHIFT			3
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_SMASK			0x8ull
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_SHIFT			2
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_SMASK			0x4ull
#define FXR_CFG_STATUS_COMMAND_MEMORY_SPACE_ENA_SHIFT			1
#define FXR_CFG_STATUS_COMMAND_MEMORY_SPACE_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_MEMORY_SPACE_ENA_SMASK			0x2ull
#define FXR_CFG_STATUS_COMMAND_IO_SPACE_ENA_SHIFT			0
#define FXR_CFG_STATUS_COMMAND_IO_SPACE_ENA_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_IO_SPACE_ENA_SMASK			0x1ull
/*
* Table #6 of fxr_top - FXR_CFG_CLASS_REVISION
* Class Code and Revision ID registers
*/
#define FXR_CFG_CLASS_REVISION						(FXR_CONFIG_CSRS + 0x000000000008)
#define FXR_CFG_CLASS_REVISION_RESETCSR					0x02080000ull
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_SHIFT				8
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_MASK				0xFFFFFFull
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_SMASK				0xFFFFFF00ull
#define FXR_CFG_CLASS_REVISION_REVISION_ID_SHIFT			0
#define FXR_CFG_CLASS_REVISION_REVISION_ID_MASK				0xFFull
#define FXR_CFG_CLASS_REVISION_REVISION_ID_SMASK			0xFFull
/*
* Table #7 of fxr_top - FXR_CFG_HEADER_CACHELINE
* BIST, Header, Latency Timer, Cache Line Size Configuration Registers. 
* 
*/
#define FXR_CFG_HEADER_CACHELINE					(FXR_CONFIG_CSRS + 0x00000000000C)
#define FXR_CFG_HEADER_CACHELINE_RESETCSR				0x00000000ull
#define FXR_CFG_HEADER_CACHELINE_BIST_SHIFT				24
#define FXR_CFG_HEADER_CACHELINE_BIST_MASK				0xFFull
#define FXR_CFG_HEADER_CACHELINE_BIST_SMASK				0xFF000000ull
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_SHIFT			23
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_MASK			0x1ull
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_SMASK			0x800000ull
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_SHIFT			16
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_MASK			0x7Full
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_SMASK			0x7F0000ull
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_SHIFT			8
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_MASK			0xFFull
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_SMASK			0xFF00ull
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_SHIFT			0
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_MASK			0xFFull
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_SMASK			0xFFull
/*
* Table #8 of fxr_top - FXR_CFG_BAR0_LOWER
* Base Address Register0 Lower.
*/
#define FXR_CFG_BAR0_LOWER						(FXR_CONFIG_CSRS + 0x000000000010)
#define FXR_CFG_BAR0_LOWER_RESETCSR					0x0000000Cull
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_SHIFT				26
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_MASK				0x3Full
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_SMASK				0xFC000000ull
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_RO_SHIFT				4
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_RO_MASK				0x3FFFFFull
#define FXR_CFG_BAR0_LOWER_BASE_ADDR_RO_SMASK				0x3FFFFF0ull
#define FXR_CFG_BAR0_LOWER_PREFETCH_SHIFT				3
#define FXR_CFG_BAR0_LOWER_PREFETCH_MASK				0x1ull
#define FXR_CFG_BAR0_LOWER_PREFETCH_SMASK				0x8ull
#define FXR_CFG_BAR0_LOWER_BAR_TYPE_SHIFT				1
#define FXR_CFG_BAR0_LOWER_BAR_TYPE_MASK				0x3ull
#define FXR_CFG_BAR0_LOWER_BAR_TYPE_SMASK				0x6ull
#define FXR_CFG_BAR0_LOWER_MEM_SPACE_SHIFT				0
#define FXR_CFG_BAR0_LOWER_MEM_SPACE_MASK				0x1ull
#define FXR_CFG_BAR0_LOWER_MEM_SPACE_SMASK				0x1ull
/*
* Table #9 of fxr_top - FXR_CFG_BAR0_UPPER
* Base Address Register0 Upper.
*/
#define FXR_CFG_BAR0_UPPER						(FXR_CONFIG_CSRS + 0x000000000014)
#define FXR_CFG_BAR0_UPPER_RESETCSR					0x00000000ull
#define FXR_CFG_BAR0_UPPER_BASE_ADDR_SHIFT				0
#define FXR_CFG_BAR0_UPPER_BASE_ADDR_MASK				0xFFFFFFFFull
#define FXR_CFG_BAR0_UPPER_BASE_ADDR_SMASK				0xFFFFFFFFull
/*
* Table #10 of fxr_top - FXR_CFG_SUBSYSTEM_VENDOR
* Defines the Subsystem ID and Subsystem Vendor ID. 
*/
#define FXR_CFG_SUBSYSTEM_VENDOR					(FXR_CONFIG_CSRS + 0x00000000002C)
#define FXR_CFG_SUBSYSTEM_VENDOR_RESETCSR				0x00008086ull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_SHIFT			16
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_MASK			0xFFFFull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_SMASK			0xFFFF0000ull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_SHIFT			0
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_MASK			0xFFFFull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_SMASK			0xFFFFull
/*
* Table #11 of fxr_top - FXR_CFG_EXPANSION_ROM
* Expansion ROM base address and size information.
*/
#define FXR_CFG_EXPANSION_ROM						(FXR_CONFIG_CSRS + 0x000000000030)
#define FXR_CFG_EXPANSION_ROM_RESETCSR					0x00000000ull
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_SHIFT				21
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_MASK				0x7FFull
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_SMASK				0xFFE00000ull
#define FXR_CFG_EXPANSION_ROM_RESERVED_20_1_SHIFT			1
#define FXR_CFG_EXPANSION_ROM_RESERVED_20_1_MASK			0xFFFFFull
#define FXR_CFG_EXPANSION_ROM_RESERVED_20_1_SMASK			0x1FFFFEull
#define FXR_CFG_EXPANSION_ROM_ENABLE_SHIFT				0
#define FXR_CFG_EXPANSION_ROM_ENABLE_MASK				0x1ull
#define FXR_CFG_EXPANSION_ROM_ENABLE_SMASK				0x1ull
/*
* Table #12 of fxr_top - FXR_CFG_CAPABILITIES
* Pointer to the first Expanded Capabilities structure.
*/
#define FXR_CFG_CAPABILITIES						(FXR_CONFIG_CSRS + 0x000000000034)
#define FXR_CFG_CAPABILITIES_RESETCSR					0x00000040ull
#define FXR_CFG_CAPABILITIES_RESERVED_31_8_SHIFT			8
#define FXR_CFG_CAPABILITIES_RESERVED_31_8_MASK				0xFFFFFFull
#define FXR_CFG_CAPABILITIES_RESERVED_31_8_SMASK			0xFFFFFF00ull
#define FXR_CFG_CAPABILITIES_POINTER_SHIFT				0
#define FXR_CFG_CAPABILITIES_POINTER_MASK				0xFFull
#define FXR_CFG_CAPABILITIES_POINTER_SMASK				0xFFull
/*
* Table #13 of fxr_top - FXR_CFG_INTERRUPT
* Interrupt Line and Pin configuration.
*/
#define FXR_CFG_INTERRUPT						(FXR_CONFIG_CSRS + 0x00000000003C)
#define FXR_CFG_INTERRUPT_RESETCSR					0x000001FFull
#define FXR_CFG_INTERRUPT_RESERVED_31_16_SHIFT				16
#define FXR_CFG_INTERRUPT_RESERVED_31_16_MASK				0xFFFFull
#define FXR_CFG_INTERRUPT_RESERVED_31_16_SMASK				0xFFFF0000ull
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_SHIFT				8
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_MASK				0xFFull
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_SMASK				0xFF00ull
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_SHIFT				0
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_MASK				0xFFull
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_SMASK				0xFFull
/*
* Table #14 of fxr_top - FXR_CFG_PM_CAPABILITIES
* Power Management Capabilities Register.
*/
#define FXR_CFG_PM_CAPABILITIES						(FXR_CONFIG_CSRS + 0x000000000040)
#define FXR_CFG_PM_CAPABILITIES_RESETCSR				0x00037001ull
#define FXR_CFG_PM_CAPABILITIES_D3COLDPM_MSG_SHIFT			31
#define FXR_CFG_PM_CAPABILITIES_D3COLDPM_MSG_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_D3COLDPM_MSG_SMASK			0x80000000ull
#define FXR_CFG_PM_CAPABILITIES_D3HOTPM_MSG_SHIFT			30
#define FXR_CFG_PM_CAPABILITIES_D3HOTPM_MSG_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_D3HOTPM_MSG_SMASK			0x40000000ull
#define FXR_CFG_PM_CAPABILITIES_D2PM_MSG_SHIFT				29
#define FXR_CFG_PM_CAPABILITIES_D2PM_MSG_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D2PM_MSG_SMASK				0x20000000ull
#define FXR_CFG_PM_CAPABILITIES_D1PM_MSG_SHIFT				28
#define FXR_CFG_PM_CAPABILITIES_D1PM_MSG_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D1PM_MSG_SMASK				0x10000000ull
#define FXR_CFG_PM_CAPABILITIES_D0PM_MSG_SHIFT				27
#define FXR_CFG_PM_CAPABILITIES_D0PM_MSG_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D0PM_MSG_SMASK				0x8000000ull
#define FXR_CFG_PM_CAPABILITIES_D2SUP_SHIFT				26
#define FXR_CFG_PM_CAPABILITIES_D2SUP_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D2SUP_SMASK				0x4000000ull
#define FXR_CFG_PM_CAPABILITIES_D1SUP_SHIFT				25
#define FXR_CFG_PM_CAPABILITIES_D1SUP_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_D1SUP_SMASK				0x2000000ull
#define FXR_CFG_PM_CAPABILITIES_AUX_CURRENT_SHIFT			22
#define FXR_CFG_PM_CAPABILITIES_AUX_CURRENT_MASK			0x7ull
#define FXR_CFG_PM_CAPABILITIES_AUX_CURRENT_SMASK			0x1C00000ull
#define FXR_CFG_PM_CAPABILITIES_DEV_SPEC_INIT_SHIFT			21
#define FXR_CFG_PM_CAPABILITIES_DEV_SPEC_INIT_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_DEV_SPEC_INIT_SMASK			0x200000ull
#define FXR_CFG_PM_CAPABILITIES_RESERVED_20_SHIFT			20
#define FXR_CFG_PM_CAPABILITIES_RESERVED_20_MASK			0x1ull
#define FXR_CFG_PM_CAPABILITIES_RESERVED_20_SMASK			0x100000ull
#define FXR_CFG_PM_CAPABILITIES_PME_CLK_SHIFT				19
#define FXR_CFG_PM_CAPABILITIES_PME_CLK_MASK				0x1ull
#define FXR_CFG_PM_CAPABILITIES_PME_CLK_SMASK				0x80000ull
#define FXR_CFG_PM_CAPABILITIES_PM_VERSION_SHIFT			16
#define FXR_CFG_PM_CAPABILITIES_PM_VERSION_MASK				0x7ull
#define FXR_CFG_PM_CAPABILITIES_PM_VERSION_SMASK			0x70000ull
#define FXR_CFG_PM_CAPABILITIES_NXT_PTR_SHIFT				8
#define FXR_CFG_PM_CAPABILITIES_NXT_PTR_MASK				0xFFull
#define FXR_CFG_PM_CAPABILITIES_NXT_PTR_SMASK				0xFF00ull
#define FXR_CFG_PM_CAPABILITIES_CAP_ID_SHIFT				0
#define FXR_CFG_PM_CAPABILITIES_CAP_ID_MASK				0xFFull
#define FXR_CFG_PM_CAPABILITIES_CAP_ID_SMASK				0xFFull
/*
* Table #15 of fxr_top - FXR_CFG_PM_STATUS_CTL
* Power Management Status and Control Register. 
*/
#define FXR_CFG_PM_STATUS_CTL						(FXR_CONFIG_CSRS + 0x000000000044)
#define FXR_CFG_PM_STATUS_CTL_RESETCSR					0x00000008ull
#define FXR_CFG_PM_STATUS_CTL_DATA_INFO_SHIFT				24
#define FXR_CFG_PM_STATUS_CTL_DATA_INFO_MASK				0xFFull
#define FXR_CFG_PM_STATUS_CTL_DATA_INFO_SMASK				0xFF000000ull
#define FXR_CFG_PM_STATUS_CTL_PWR_CLK_CTL_SHIFT				23
#define FXR_CFG_PM_STATUS_CTL_PWR_CLK_CTL_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_PWR_CLK_CTL_SMASK				0x800000ull
#define FXR_CFG_PM_STATUS_CTL_B2B3_SUPPORT_SHIFT			22
#define FXR_CFG_PM_STATUS_CTL_B2B3_SUPPORT_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_B2B3_SUPPORT_SMASK			0x400000ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_21_16_SHIFT			16
#define FXR_CFG_PM_STATUS_CTL_RESERVED_21_16_MASK			0x3Full
#define FXR_CFG_PM_STATUS_CTL_RESERVED_21_16_SMASK			0x3F0000ull
#define FXR_CFG_PM_STATUS_CTL_PME_STATUS_SHIFT				15
#define FXR_CFG_PM_STATUS_CTL_PME_STATUS_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_PME_STATUS_SMASK				0x8000ull
#define FXR_CFG_PM_STATUS_CTL_DATA_SCALE_SHIFT				13
#define FXR_CFG_PM_STATUS_CTL_DATA_SCALE_MASK				0x3ull
#define FXR_CFG_PM_STATUS_CTL_DATA_SCALE_SMASK				0x6000ull
#define FXR_CFG_PM_STATUS_CTL_DATA_SELECT_SHIFT				9
#define FXR_CFG_PM_STATUS_CTL_DATA_SELECT_MASK				0xFull
#define FXR_CFG_PM_STATUS_CTL_DATA_SELECT_SMASK				0x1E00ull
#define FXR_CFG_PM_STATUS_CTL_PME_ENABLE_SHIFT				8
#define FXR_CFG_PM_STATUS_CTL_PME_ENABLE_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_PME_ENABLE_SMASK				0x100ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_7_4_SHIFT			4
#define FXR_CFG_PM_STATUS_CTL_RESERVED_7_4_MASK				0xFull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_7_4_SMASK			0xF0ull
#define FXR_CFG_PM_STATUS_CTL_NO_SOFT_RST_SHIFT				3
#define FXR_CFG_PM_STATUS_CTL_NO_SOFT_RST_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_NO_SOFT_RST_SMASK				0x8ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_2_SHIFT				2
#define FXR_CFG_PM_STATUS_CTL_RESERVED_2_MASK				0x1ull
#define FXR_CFG_PM_STATUS_CTL_RESERVED_2_SMASK				0x4ull
#define FXR_CFG_PM_STATUS_CTL_POWER_STATE_SHIFT				0
#define FXR_CFG_PM_STATUS_CTL_POWER_STATE_MASK				0x3ull
#define FXR_CFG_PM_STATUS_CTL_POWER_STATE_SMASK				0x3ull
/*
* Table #16 of fxr_top - FXR_CFG_EXP_CAPABILITIES
* PCI Express Capabilities Register.
*/
#define FXR_CFG_EXP_CAPABILITIES					(FXR_CONFIG_CSRS + 0x000000000070)
#define FXR_CFG_EXP_CAPABILITIES_RESETCSR				0x0002B010ull
#define FXR_CFG_EXP_CAPABILITIES_RESERVED_31_30_SHIFT			30
#define FXR_CFG_EXP_CAPABILITIES_RESERVED_31_30_MASK			0x3ull
#define FXR_CFG_EXP_CAPABILITIES_RESERVED_31_30_SMASK			0xC0000000ull
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_SHIFT			25
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_MASK			0x1Full
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_SMASK			0x3E000000ull
#define FXR_CFG_EXP_CAPABILITIES_SLOT_SHIFT				24
#define FXR_CFG_EXP_CAPABILITIES_SLOT_MASK				0x1ull
#define FXR_CFG_EXP_CAPABILITIES_SLOT_SMASK				0x1000000ull
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_SHIFT			20
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_MASK			0xFull
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_SMASK			0xF00000ull
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_SHIFT			16
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_MASK			0xFull
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_SHIFT				8
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_MASK				0xFFull
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_SMASK				0xFF00ull
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_SHIFT				0
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_MASK				0xFFull
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_SMASK				0xFFull
/*
* Table #17 of fxr_top - FXR_CFG_DEVICE_CAPABILITIES
* Device Capabilities Register.
*/
#define FXR_CFG_DEVICE_CAPABILITIES					(FXR_CONFIG_CSRS + 0x000000000074)
#define FXR_CFG_DEVICE_CAPABILITIES_RESETCSR				0x100087E2ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_31_29_SHIFT		29
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_31_29_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_SHIFT		28
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_SMASK		0x10000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_SHIFT		26
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_SMASK		0xC000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_SHIFT		18
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_MASK			0xFFull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_SMASK		0x3FC0000ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_17_16_SHIFT		16
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_17_16_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_17_16_SMASK		0x30000ull
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_SHIFT			15
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_SMASK			0x8000ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_14_12_SHIFT		12
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_14_12_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_RESERVED_14_12_SMASK		0x7000ull
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_SHIFT			9
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_SMASK			0xE00ull
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_SHIFT			6
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_SMASK			0x1C0ull
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_SHIFT			5
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_SMASK			0x20ull
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_SHIFT			3
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_SMASK			0x18ull
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_SHIFT			0
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_MASK			0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_SMASK			0x7ull
/*
* Table #18 of fxr_top - FXR_CFG_DEVICE_STAT_CTL
* 
*/
#define FXR_CFG_DEVICE_STAT_CTL						(FXR_CONFIG_CSRS + 0x000000000078)
#define FXR_CFG_DEVICE_STAT_CTL_RESETCSR				0x00002110ull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_31_22_SHIFT			22
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_31_22_MASK			0x3FFull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_31_22_SMASK			0xFFC00000ull
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_SHIFT			21
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_SMASK			0x200000ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_SHIFT				20
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_MASK				0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_SMASK				0x100000ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_SHIFT			19
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_SMASK			0x80000ull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_18_SHIFT			18
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_18_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_18_SMASK			0x40000ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_SHIFT			17
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_SMASK			0x20000ull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_16_SHIFT			16
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_16_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_RESERVED_16_SMASK			0x10000ull
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_SHIFT			15
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_SMASK			0x8000ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_SHIFT				12
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_MASK				0x7ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_SMASK				0x7000ull
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_SHIFT			11
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_SMASK			0x800ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_SHIFT			10
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_SMASK			0x400ull
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_SHIFT			9
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_SMASK			0x200ull
#define FXR_CFG_DEVICE_STAT_CTL_EXTENDED_TAG_ENA_SHIFT			8
#define FXR_CFG_DEVICE_STAT_CTL_EXTENDED_TAG_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_EXTENDED_TAG_ENA_SMASK			0x100ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_SHIFT			5
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_MASK			0x7ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_SMASK			0xE0ull
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_SHIFT			4
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_SMASK			0x10ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_SHIFT			3
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_SMASK			0x8ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_SHIFT			2
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_SMASK			0x4ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_SHIFT		1
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_SMASK		0x2ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_SHIFT			0
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_SMASK			0x1ull
/*
* Table #19 of fxr_top - FXR_CFG_LINK_CAPABILITIES
* 
*/
#define FXR_CFG_LINK_CAPABILITIES					(FXR_CONFIG_CSRS + 0x00000000007C)
#define FXR_CFG_LINK_CAPABILITIES_RESETCSR				0x00432904ull
#define FXR_CFG_LINK_CAPABILITIES_PORT_NUM_SHIFT			24
#define FXR_CFG_LINK_CAPABILITIES_PORT_NUM_MASK				0xFFull
#define FXR_CFG_LINK_CAPABILITIES_PORT_NUM_SMASK			0xFF000000ull
#define FXR_CFG_LINK_CAPABILITIES_RESERVED_23_SHIFT			23
#define FXR_CFG_LINK_CAPABILITIES_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LINK_CAPABILITIES_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LINK_CAPABILITIES_ASPM_OPT_SHIFT			22
#define FXR_CFG_LINK_CAPABILITIES_ASPM_OPT_MASK				0x1ull
#define FXR_CFG_LINK_CAPABILITIES_ASPM_OPT_SMASK			0x400000ull
#define FXR_CFG_LINK_CAPABILITIES_LINK_BW_NOTIFICATION_SHIFT		21
#define FXR_CFG_LINK_CAPABILITIES_LINK_BW_NOTIFICATION_MASK		0x1ull
#define FXR_CFG_LINK_CAPABILITIES_LINK_BW_NOTIFICATION_SMASK		0x200000ull
#define FXR_CFG_LINK_CAPABILITIES_DLL_ACTIVE_REPORT_SHIFT		20
#define FXR_CFG_LINK_CAPABILITIES_DLL_ACTIVE_REPORT_MASK		0x1ull
#define FXR_CFG_LINK_CAPABILITIES_DLL_ACTIVE_REPORT_SMASK		0x100000ull
#define FXR_CFG_LINK_CAPABILITIES_SURPRISE_DOWN_ERR_REP_SHIFT		19
#define FXR_CFG_LINK_CAPABILITIES_SURPRISE_DOWN_ERR_REP_MASK		0x1ull
#define FXR_CFG_LINK_CAPABILITIES_SURPRISE_DOWN_ERR_REP_SMASK		0x80000ull
#define FXR_CFG_LINK_CAPABILITIES_CLOCK_POWER_MAN_SHIFT			18
#define FXR_CFG_LINK_CAPABILITIES_CLOCK_POWER_MAN_MASK			0x1ull
#define FXR_CFG_LINK_CAPABILITIES_CLOCK_POWER_MAN_SMASK			0x40000ull
#define FXR_CFG_LINK_CAPABILITIES_L1_EXIT_LATENCY_SHIFT			15
#define FXR_CFG_LINK_CAPABILITIES_L1_EXIT_LATENCY_MASK			0x7ull
#define FXR_CFG_LINK_CAPABILITIES_L1_EXIT_LATENCY_SMASK			0x38000ull
#define FXR_CFG_LINK_CAPABILITIES_L0S_EXIT_LATENCY_SHIFT		12
#define FXR_CFG_LINK_CAPABILITIES_L0S_EXIT_LATENCY_MASK			0x7ull
#define FXR_CFG_LINK_CAPABILITIES_L0S_EXIT_LATENCY_SMASK		0x7000ull
#define FXR_CFG_LINK_CAPABILITIES_ACTIVE_STATE_LINK_PM_SHIFT		10
#define FXR_CFG_LINK_CAPABILITIES_ACTIVE_STATE_LINK_PM_MASK		0x3ull
#define FXR_CFG_LINK_CAPABILITIES_ACTIVE_STATE_LINK_PM_SMASK		0xC00ull
#define FXR_CFG_LINK_CAPABILITIES_MAX_LINK_WIDTH_SHIFT			4
#define FXR_CFG_LINK_CAPABILITIES_MAX_LINK_WIDTH_MASK			0x3Full
#define FXR_CFG_LINK_CAPABILITIES_MAX_LINK_WIDTH_SMASK			0x3F0ull
#define FXR_CFG_LINK_CAPABILITIES_MAX_LINK_SPEED_SHIFT			0
#define FXR_CFG_LINK_CAPABILITIES_MAX_LINK_SPEED_MASK			0xFull
#define FXR_CFG_LINK_CAPABILITIES_MAX_LINK_SPEED_SMASK			0xFull
/*
* Table #20 of fxr_top - FXR_CFG_LINK_STATUS_CTL
* 
*/
#define FXR_CFG_LINK_STATUS_CTL						(FXR_CONFIG_CSRS + 0x000000000080)
#define FXR_CFG_LINK_STATUS_CTL_RESETCSR				0x10110000ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_AUTO_BW_STATUS_SHIFT		31
#define FXR_CFG_LINK_STATUS_CTL_LINK_AUTO_BW_STATUS_MASK		0x1ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_AUTO_BW_STATUS_SMASK		0x80000000ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_BW_MAN_STATUS_SHIFT		30
#define FXR_CFG_LINK_STATUS_CTL_LINK_BW_MAN_STATUS_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_BW_MAN_STATUS_SMASK		0x40000000ull
#define FXR_CFG_LINK_STATUS_CTL_DLL_ACTIVE_SHIFT			29
#define FXR_CFG_LINK_STATUS_CTL_DLL_ACTIVE_MASK				0x1ull
#define FXR_CFG_LINK_STATUS_CTL_DLL_ACTIVE_SMASK			0x20000000ull
#define FXR_CFG_LINK_STATUS_CTL_SLOT_CLK_CONFIG_SHIFT			28
#define FXR_CFG_LINK_STATUS_CTL_SLOT_CLK_CONFIG_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_SLOT_CLK_CONFIG_SMASK			0x10000000ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_TRANING_SHIFT			27
#define FXR_CFG_LINK_STATUS_CTL_LINK_TRANING_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_TRANING_SMASK			0x8000000ull
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_26_SHIFT			26
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_26_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_26_SMASK			0x4000000ull
#define FXR_CFG_LINK_STATUS_CTL_NEGO_LINK_WIDTH_SHIFT			20
#define FXR_CFG_LINK_STATUS_CTL_NEGO_LINK_WIDTH_MASK			0x3Full
#define FXR_CFG_LINK_STATUS_CTL_NEGO_LINK_WIDTH_SMASK			0x3F00000ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_SPEED_SHIFT			16
#define FXR_CFG_LINK_STATUS_CTL_LINK_SPEED_MASK				0xFull
#define FXR_CFG_LINK_STATUS_CTL_LINK_SPEED_SMASK			0xF0000ull
#define FXR_CFG_LINK_STATUS_CTL_DRS_SIGNALING_CONTROL_SHIFT		14
#define FXR_CFG_LINK_STATUS_CTL_DRS_SIGNALING_CONTROL_MASK		0x3ull
#define FXR_CFG_LINK_STATUS_CTL_DRS_SIGNALING_CONTROL_SMASK		0xC000ull
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_13_12_SHIFT			12
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_13_12_MASK			0x3ull
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_13_12_SMASK			0x3000ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_AUTO_BW_INT_EN_SHIFT		11
#define FXR_CFG_LINK_STATUS_CTL_LINK_AUTO_BW_INT_EN_MASK		0x1ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_AUTO_BW_INT_EN_SMASK		0x800ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_BW_MAN_INT_EN_SHIFT		10
#define FXR_CFG_LINK_STATUS_CTL_LINK_BW_MAN_INT_EN_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_BW_MAN_INT_EN_SMASK		0x400ull
#define FXR_CFG_LINK_STATUS_CTL_HW_AUTO_WIDTH_DISABLE_SHIFT		9
#define FXR_CFG_LINK_STATUS_CTL_HW_AUTO_WIDTH_DISABLE_MASK		0x1ull
#define FXR_CFG_LINK_STATUS_CTL_HW_AUTO_WIDTH_DISABLE_SMASK		0x200ull
#define FXR_CFG_LINK_STATUS_CTL_EN_CLK_POWER_MAN_SHIFT			8
#define FXR_CFG_LINK_STATUS_CTL_EN_CLK_POWER_MAN_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_EN_CLK_POWER_MAN_SMASK			0x100ull
#define FXR_CFG_LINK_STATUS_CTL_EXTENDED_SYNCH_SHIFT			7
#define FXR_CFG_LINK_STATUS_CTL_EXTENDED_SYNCH_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_EXTENDED_SYNCH_SMASK			0x80ull
#define FXR_CFG_LINK_STATUS_CTL_COMMON_CLK_CONFIG_SHIFT			6
#define FXR_CFG_LINK_STATUS_CTL_COMMON_CLK_CONFIG_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_COMMON_CLK_CONFIG_SMASK			0x40ull
#define FXR_CFG_LINK_STATUS_CTL_RETRAIN_LINK_SHIFT			5
#define FXR_CFG_LINK_STATUS_CTL_RETRAIN_LINK_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_RETRAIN_LINK_SMASK			0x20ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_DISABLE_SHIFT			4
#define FXR_CFG_LINK_STATUS_CTL_LINK_DISABLE_MASK			0x1ull
#define FXR_CFG_LINK_STATUS_CTL_LINK_DISABLE_SMASK			0x10ull
#define FXR_CFG_LINK_STATUS_CTL_CAP_RCB_SHIFT				3
#define FXR_CFG_LINK_STATUS_CTL_CAP_RCB_MASK				0x1ull
#define FXR_CFG_LINK_STATUS_CTL_CAP_RCB_SMASK				0x8ull
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_2_SHIFT			2
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_2_MASK				0x1ull
#define FXR_CFG_LINK_STATUS_CTL_RESERVED_2_SMASK			0x4ull
#define FXR_CFG_LINK_STATUS_CTL_ACTIVE_STATE_LINK_PM_CTL_SHIFT		0
#define FXR_CFG_LINK_STATUS_CTL_ACTIVE_STATE_LINK_PM_CTL_MASK		0x3ull
#define FXR_CFG_LINK_STATUS_CTL_ACTIVE_STATE_LINK_PM_CTL_SMASK		0x3ull
/*
* Table #21 of fxr_top - FXR_CFG_DEVICE_CAPABILITIES2
* 
*/
#define FXR_CFG_DEVICE_CAPABILITIES2					(FXR_CONFIG_CSRS + 0x000000000094)
#define FXR_CFG_DEVICE_CAPABILITIES2_RESETCSR				0x00731810ull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_31_24_SHIFT		24
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_31_24_MASK		0xFFull
#define FXR_CFG_DEVICE_CAPABILITIES2_RESERVED_31_24_SMASK		0xFF000000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_MAX_2E2_PREFIX_SHIFT		22
#define FXR_CFG_DEVICE_CAPABILITIES2_MAX_2E2_PREFIX_MASK		0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES2_MAX_2E2_PREFIX_SMASK		0xC00000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_E2E_TLP_PREFIX_SUP_SHIFT		21
#define FXR_CFG_DEVICE_CAPABILITIES2_E2E_TLP_PREFIX_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_E2E_TLP_PREFIX_SUP_SMASK		0x200000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_EXT_FMT_FIELD_SUP_SHIFT		20
#define FXR_CFG_DEVICE_CAPABILITIES2_EXT_FMT_FIELD_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_EXT_FMT_FIELD_SUP_SMASK		0x100000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_OBFF_SUP_SHIFT			18
#define FXR_CFG_DEVICE_CAPABILITIES2_OBFF_SUP_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES2_OBFF_SUP_SMASK			0xC0000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TENBIT_TAG_REQ_SUP_SHIFT		17
#define FXR_CFG_DEVICE_CAPABILITIES2_TENBIT_TAG_REQ_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TENBIT_TAG_REQ_SUP_SMASK		0x20000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TENBIT_TAG_COMP_SUP_SHIFT		16
#define FXR_CFG_DEVICE_CAPABILITIES2_TENBIT_TAG_COMP_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TENBIT_TAG_COMP_SUP_SMASK		0x10000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_LN_SYS_CLS_SHIFT			14
#define FXR_CFG_DEVICE_CAPABILITIES2_LN_SYS_CLS_MASK			0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES2_LN_SYS_CLS_SMASK			0xC000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP1_SHIFT		13
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP1_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP1_SMASK		0x2000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP0_SHIFT		12
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP0_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_TPH_COMP_SUP0_SMASK		0x1000ull
#define FXR_CFG_DEVICE_CAPABILITIES2_LTR_MECH_SUP_SHIFT			11
#define FXR_CFG_DEVICE_CAPABILITIES2_LTR_MECH_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_LTR_MECH_SUP_SMASK			0x800ull
#define FXR_CFG_DEVICE_CAPABILITIES2_NO_RO_PRPR_PASS_SHIFT		10
#define FXR_CFG_DEVICE_CAPABILITIES2_NO_RO_PRPR_PASS_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_NO_RO_PRPR_PASS_SMASK		0x400ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CAS128_SUP_SHIFT			9
#define FXR_CFG_DEVICE_CAPABILITIES2_CAS128_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CAS128_SUP_SMASK			0x200ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC64_SUP_SHIFT			8
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC64_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC64_SUP_SMASK			0x100ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC32_SUP_SHIFT			7
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC32_SUP_MASK			0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC32_SUP_SMASK			0x80ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC_ROUTE_SUP_SHIFT		6
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC_ROUTE_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ATOMIC_ROUTE_SUP_SMASK		0x40ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ARI_FORWARD_SUP_SHIFT		5
#define FXR_CFG_DEVICE_CAPABILITIES2_ARI_FORWARD_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_ARI_FORWARD_SUP_SMASK		0x20ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_DIS_SUP_SHIFT		4
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_DIS_SUP_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_DIS_SUP_SMASK		0x10ull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_RANGES_SHIFT		0
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_RANGES_MASK		0xFull
#define FXR_CFG_DEVICE_CAPABILITIES2_CPL_TIMEOUT_RANGES_SMASK		0xFull
/*
* Table #22 of fxr_top - FXR_CFG_DEVICE_STAT_CTL2
* 
*/
#define FXR_CFG_DEVICE_STAT_CTL2					(FXR_CONFIG_CSRS + 0x000000000098)
#define FXR_CFG_DEVICE_STAT_CTL2_RESETCSR				0x00000000ull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_31_16_SHIFT			16
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_DEVICE_STAT_CTL2_E2E_PREFIX_BLOCK_SHIFT			15
#define FXR_CFG_DEVICE_STAT_CTL2_E2E_PREFIX_BLOCK_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_E2E_PREFIX_BLOCK_SMASK			0x8000ull
#define FXR_CFG_DEVICE_STAT_CTL2_OBFF_EN_SHIFT				13
#define FXR_CFG_DEVICE_STAT_CTL2_OBFF_EN_MASK				0x3ull
#define FXR_CFG_DEVICE_STAT_CTL2_OBFF_EN_SMASK				0x6000ull
#define FXR_CFG_DEVICE_STAT_CTL2_TENBIT_TAG_REQ_EN_SHIFT		12
#define FXR_CFG_DEVICE_STAT_CTL2_TENBIT_TAG_REQ_EN_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_TENBIT_TAG_REQ_EN_SMASK		0x1000ull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_11_SHIFT			11
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_11_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_RESERVED_11_SMASK			0x800ull
#define FXR_CFG_DEVICE_STAT_CTL2_LTR_MECH_EN_SHIFT			10
#define FXR_CFG_DEVICE_STAT_CTL2_LTR_MECH_EN_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_LTR_MECH_EN_SMASK			0x400ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_CMP_EN_SHIFT			9
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_CMP_EN_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_CMP_EN_SMASK			0x200ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_REQ_ENA_SHIFT			8
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_REQ_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_IDO_REQ_ENA_SMASK			0x100ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_EGR_BLOCK_SHIFT			7
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_EGR_BLOCK_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_EGR_BLOCK_SMASK			0x80ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_REQ_BLOCK_SHIFT			6
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_REQ_BLOCK_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_ATOMIC_REQ_BLOCK_SMASK			0x40ull
#define FXR_CFG_DEVICE_STAT_CTL2_ARI_FORWARD_ENA_SHIFT			5
#define FXR_CFG_DEVICE_STAT_CTL2_ARI_FORWARD_ENA_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_ARI_FORWARD_ENA_SMASK			0x20ull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_DIS_SHIFT			4
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_DIS_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_DIS_SMASK			0x10ull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_VALUE_SHIFT		0
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_VALUE_MASK			0xFull
#define FXR_CFG_DEVICE_STAT_CTL2_CPL_TIMEOUT_VALUE_SMASK		0xFull
/*
* Table #23 of fxr_top - FXR_CFG_LINK_CAPABILITIES2
* 
*/
#define FXR_CFG_LINK_CAPABILITIES2					(FXR_CONFIG_CSRS + 0x00000000009C)
#define FXR_CFG_LINK_CAPABILITIES2_RESETCSR				0x0180001Eull
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_31_25_SHIFT			25
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_31_25_MASK			0x7Full
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_31_25_SMASK			0xFE000000ull
#define FXR_CFG_LINK_CAPABILITIES2_TWO_RETIMERS_PRE_DET_SHIFT		24
#define FXR_CFG_LINK_CAPABILITIES2_TWO_RETIMERS_PRE_DET_MASK		0x1ull
#define FXR_CFG_LINK_CAPABILITIES2_TWO_RETIMERS_PRE_DET_SMASK		0x1000000ull
#define FXR_CFG_LINK_CAPABILITIES2_RETIMER_PRE_DET_SHIFT		23
#define FXR_CFG_LINK_CAPABILITIES2_RETIMER_PRE_DET_MASK			0x1ull
#define FXR_CFG_LINK_CAPABILITIES2_RETIMER_PRE_DET_SMASK		0x800000ull
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_22_9_SHIFT			9
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_22_9_MASK			0x3FFFull
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_22_9_SMASK			0x7FFE00ull
#define FXR_CFG_LINK_CAPABILITIES2_CROSS_LINK_SUP_SHIFT			8
#define FXR_CFG_LINK_CAPABILITIES2_CROSS_LINK_SUP_MASK			0x1ull
#define FXR_CFG_LINK_CAPABILITIES2_CROSS_LINK_SUP_SMASK			0x100ull
#define FXR_CFG_LINK_CAPABILITIES2_SUP_LINK_SPEED_VEC_SHIFT		1
#define FXR_CFG_LINK_CAPABILITIES2_SUP_LINK_SPEED_VEC_MASK		0x7Full
#define FXR_CFG_LINK_CAPABILITIES2_SUP_LINK_SPEED_VEC_SMASK		0xFEull
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_0_SHIFT			0
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_0_MASK			0x1ull
#define FXR_CFG_LINK_CAPABILITIES2_RESERVED_0_SMASK			0x1ull
/*
* Table #24 of fxr_top - FXR_CFG_LINK_STAT_CTL2
* 
*/
#define FXR_CFG_LINK_STAT_CTL2						(FXR_CONFIG_CSRS + 0x0000000000A0)
#define FXR_CFG_LINK_STAT_CTL2_RESETCSR					0x00010004ull
#define FXR_CFG_LINK_STAT_CTL2_RESERVED_31_SHIFT			31
#define FXR_CFG_LINK_STAT_CTL2_RESERVED_31_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_LINK_STAT_CTL2_DOWNSTRM_COMPO_PRES_SHIFT		28
#define FXR_CFG_LINK_STAT_CTL2_DOWNSTRM_COMPO_PRES_MASK			0x7ull
#define FXR_CFG_LINK_STAT_CTL2_DOWNSTRM_COMPO_PRES_SMASK		0x70000000ull
#define FXR_CFG_LINK_STAT_CTL2_RESERVED_27_24_SHIFT			24
#define FXR_CFG_LINK_STAT_CTL2_RESERVED_27_24_MASK			0xFull
#define FXR_CFG_LINK_STAT_CTL2_RESERVED_27_24_SMASK			0xF000000ull
#define FXR_CFG_LINK_STAT_CTL2_TWO_RETIMERS_PRE_DET_SHIFT		23
#define FXR_CFG_LINK_STAT_CTL2_TWO_RETIMERS_PRE_DET_MASK		0x1ull
#define FXR_CFG_LINK_STAT_CTL2_TWO_RETIMERS_PRE_DET_SMASK		0x800000ull
#define FXR_CFG_LINK_STAT_CTL2_RETIMER_PRE_DET_SHIFT			22
#define FXR_CFG_LINK_STAT_CTL2_RETIMER_PRE_DET_MASK			0x1ull
#define FXR_CFG_LINK_STAT_CTL2_RETIMER_PRE_DET_SMASK			0x400000ull
#define FXR_CFG_LINK_STAT_CTL2_LINK_EQ_REQ_SHIFT			21
#define FXR_CFG_LINK_STAT_CTL2_LINK_EQ_REQ_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_LINK_EQ_REQ_SMASK			0x200000ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P3_SHIFT				20
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P3_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P3_SMASK				0x100000ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P2_SHIFT				19
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P2_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P2_SMASK				0x80000ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P1_SHIFT				18
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P1_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_P1_SMASK				0x40000ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_SHIFT				17
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_EQ_CPL_SMASK				0x20000ull
#define FXR_CFG_LINK_STAT_CTL2_CURR_DEEMPH_SHIFT			16
#define FXR_CFG_LINK_STAT_CTL2_CURR_DEEMPH_MASK				0x1ull
#define FXR_CFG_LINK_STAT_CTL2_CURR_DEEMPH_SMASK			0x10000ull
#define FXR_CFG_LINK_STAT_CTL2_COMPLIANCE_PRESENT_SHIFT			12
#define FXR_CFG_LINK_STAT_CTL2_COMPLIANCE_PRESENT_MASK			0xFull
#define FXR_CFG_LINK_STAT_CTL2_COMPLIANCE_PRESENT_SMASK			0xF000ull
#define FXR_CFG_LINK_STAT_CTL2_COMPLIANCE_SOS_SHIFT			11
#define FXR_CFG_LINK_STAT_CTL2_COMPLIANCE_SOS_MASK			0x1ull
#define FXR_CFG_LINK_STAT_CTL2_COMPLIANCE_SOS_SMASK			0x800ull
#define FXR_CFG_LINK_STAT_CTL2_ENT_MODIFIED_COMPLIANCE_SHIFT		10
#define FXR_CFG_LINK_STAT_CTL2_ENT_MODIFIED_COMPLIANCE_MASK		0x1ull
#define FXR_CFG_LINK_STAT_CTL2_ENT_MODIFIED_COMPLIANCE_SMASK		0x400ull
#define FXR_CFG_LINK_STAT_CTL2_TX_MARGIN_SHIFT				7
#define FXR_CFG_LINK_STAT_CTL2_TX_MARGIN_MASK				0x7ull
#define FXR_CFG_LINK_STAT_CTL2_TX_MARGIN_SMASK				0x380ull
#define FXR_CFG_LINK_STAT_CTL2_SEL_DEEMPHASIS_SHIFT			6
#define FXR_CFG_LINK_STAT_CTL2_SEL_DEEMPHASIS_MASK			0x1ull
#define FXR_CFG_LINK_STAT_CTL2_SEL_DEEMPHASIS_SMASK			0x40ull
#define FXR_CFG_LINK_STAT_CTL2_HW_AUTO_SPEED_DISABLE_SHIFT		5
#define FXR_CFG_LINK_STAT_CTL2_HW_AUTO_SPEED_DISABLE_MASK		0x1ull
#define FXR_CFG_LINK_STAT_CTL2_HW_AUTO_SPEED_DISABLE_SMASK		0x20ull
#define FXR_CFG_LINK_STAT_CTL2_ENTER_COMPLIANCE_SHIFT			4
#define FXR_CFG_LINK_STAT_CTL2_ENTER_COMPLIANCE_MASK			0x1ull
#define FXR_CFG_LINK_STAT_CTL2_ENTER_COMPLIANCE_SMASK			0x10ull
#define FXR_CFG_LINK_STAT_CTL2_TARGET_LINK_SPEED_SHIFT			0
#define FXR_CFG_LINK_STAT_CTL2_TARGET_LINK_SPEED_MASK			0xFull
#define FXR_CFG_LINK_STAT_CTL2_TARGET_LINK_SPEED_SMASK			0xFull
/*
* Table #25 of fxr_top - FXR_CFG_MSIX_CONTROL
* MSI-X Control Register.
*/
#define FXR_CFG_MSIX_CONTROL						(FXR_CONFIG_CSRS + 0x0000000000B0)
#define FXR_CFG_MSIX_CONTROL_RESETCSR					0x013F0011ull
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_SHIFT				31
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_MASK				0x1ull
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_SMASK				0x80000000ull
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_SHIFT			30
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_MASK				0x1ull
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_SMASK			0x40000000ull
#define FXR_CFG_MSIX_CONTROL_RESERVED_29_27_SHIFT			27
#define FXR_CFG_MSIX_CONTROL_RESERVED_29_27_MASK			0x7ull
#define FXR_CFG_MSIX_CONTROL_RESERVED_29_27_SMASK			0x38000000ull
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_SHIFT				16
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_MASK				0x7FFull
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_SMASK				0x7FF0000ull
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_SHIFT				8
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_MASK				0xFFull
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_SMASK				0xFF00ull
#define FXR_CFG_MSIX_CONTROL_CAP_ID_SHIFT				0
#define FXR_CFG_MSIX_CONTROL_CAP_ID_MASK				0xFFull
#define FXR_CFG_MSIX_CONTROL_CAP_ID_SMASK				0xFFull
/*
* Table #26 of fxr_top - FXR_CFG_MSIX_TABLE_OFFSET
* MSI-X Table Offset Register.
*/
#define FXR_CFG_MSIX_TABLE_OFFSET					(FXR_CONFIG_CSRS + 0x0000000000B4)
#define FXR_CFG_MSIX_TABLE_OFFSET_RESETCSR				0x01A82000ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_SHIFT			3
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_MASK			0x1FFFFFFFull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_SMASK			0xFFFFFFF8ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_SHIFT			0
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_MASK			0x7ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_SMASK			0x7ull
/*
* Table #27 of fxr_top - FXR_CFG_MSIX_PBA_OFFSET
* MSI-X PBA Offset Register.
*/
#define FXR_CFG_MSIX_PBA_OFFSET						(FXR_CONFIG_CSRS + 0x0000000000B8)
#define FXR_CFG_MSIX_PBA_OFFSET_RESETCSR				0x01A84000ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_SHIFT			3
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_MASK				0x1FFFFFFFull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_SMASK			0xFFFFFFF8ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_SHIFT				0
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_MASK				0x7ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_SMASK				0x7ull
/*
* Table #28 of fxr_top - FXR_CFG_AER_EXT_CAPABILITY
* AER Capability Register.
*/
#define FXR_CFG_AER_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000100)
#define FXR_CFG_AER_EXT_CAPABILITY_RESETCSR				0x14820001ull
#define FXR_CFG_AER_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT		20
#define FXR_CFG_AER_EXT_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_AER_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK		0xFFF00000ull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_AER_EXT_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #29 of fxr_top - FXR_CFG_AER_UNCOR_ERR_STATUS
*  Uncorrectable Error Status Register. An individual error status bit that is 
* Set indicates that a particular error was detected; software may clear an 
* error status by writing a 1b to the respective bit. Note that most of the 
* errors described below are dual reported in the #%%#PCIM Error Status#%%# 
* register as noted by cross reference notations in the Definition column. See 
* #%%#Section 6.3.7.2, 'PCI Error Support'#%%# for details.
*/
#define FXR_CFG_AER_UNCOR_ERR_STATUS					(FXR_CONFIG_CSRS + 0x000000000104)
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_31_26_SHIFT		26
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_31_26_MASK		0x3Full
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_31_26_SMASK		0xFC000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_TLP_PREFIX_BLK_ERR_SHIFT		25
#define FXR_CFG_AER_UNCOR_ERR_STATUS_TLP_PREFIX_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_TLP_PREFIX_BLK_ERR_SMASK		0x2000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ATOMIC_EGR_BLK_ERR_SHIFT		24
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ATOMIC_EGR_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ATOMIC_EGR_BLK_ERR_SMASK		0x1000000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_23_SHIFT			23
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_23_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNCORR_INT_ERR_SHIFT		22
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNCORR_INT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNCORR_INT_ERR_SMASK		0x400000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ACS_VIOLATION_ERR_SHIFT		21
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ACS_VIOLATION_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ACS_VIOLATION_ERR_SMASK		0x200000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNSUP_REQ_ERR_SHIFT		20
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNSUP_REQ_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNSUP_REQ_ERR_SMASK		0x100000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ECRC_ERR_SHIFT			19
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ECRC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_ECRC_ERR_SMASK			0x80000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MAL_TLP_ERR_SHIFT			18
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MAL_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_MAL_TLP_ERR_SMASK			0x40000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RCV_OVERFLW_ERR_SHIFT		17
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RCV_OVERFLW_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RCV_OVERFLW_ERR_SMASK		0x20000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNEXP_CPL_ERR_SHIFT		16
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNEXP_CPL_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_UNEXP_CPL_ERR_SMASK		0x10000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_ABORT_ERR_SHIFT		15
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_ABORT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_ABORT_ERR_SMASK		0x8000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_TIMEOUT_ERR_SHIFT		14
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_TIMEOUT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_CMPL_TIMEOUT_ERR_SMASK		0x4000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_FC_ERR_SHIFT			13
#define FXR_CFG_AER_UNCOR_ERR_STATUS_FC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_FC_ERR_SMASK			0x2000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_POISON_TLP_ERR_SHIFT		12
#define FXR_CFG_AER_UNCOR_ERR_STATUS_POISON_TLP_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_POISON_TLP_ERR_SMASK		0x1000ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_11_6_SHIFT		6
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_11_6_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_11_6_SMASK		0xFC0ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_SURP_DOWN_ERR_SHIFT		5
#define FXR_CFG_AER_UNCOR_ERR_STATUS_SURP_DOWN_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_SURP_DOWN_ERR_SMASK		0x20ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_DLLP_ERR_SHIFT			4
#define FXR_CFG_AER_UNCOR_ERR_STATUS_DLLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_DLLP_ERR_SMASK			0x10ull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_3_0_SHIFT			0
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_3_0_MASK			0xFull
#define FXR_CFG_AER_UNCOR_ERR_STATUS_RESERVED_3_0_SMASK			0xFull
/*
* Table #30 of fxr_top - FXR_CFG_AER_UNCOR_ERR_MASK
* Uncorrectable Error Mask Register. A masked error (respective bit Set in the 
* mask register) is not recorded or reported in the Header Log register, does 
* not update the First Error Pointer, and is not reported to the PCI Express 
* Root Complex. 
*/
#define FXR_CFG_AER_UNCOR_ERR_MASK					(FXR_CONFIG_CSRS + 0x000000000108)
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESETCSR				0x00000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_31_26_SHIFT			26
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_31_26_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_31_26_SMASK			0xFC000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_TLP_PREFIX_BLK_ERR_SHIFT		25
#define FXR_CFG_AER_UNCOR_ERR_MASK_TLP_PREFIX_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_TLP_PREFIX_BLK_ERR_SMASK		0x2000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ATOMIC_EGR_BLK_ERR_SHIFT		24
#define FXR_CFG_AER_UNCOR_ERR_MASK_ATOMIC_EGR_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ATOMIC_EGR_BLK_ERR_SMASK		0x1000000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_23_SHIFT			23
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_23_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNCORR_INT_ERR_SHIFT			22
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNCORR_INT_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNCORR_INT_ERR_SMASK			0x400000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ACS_VIOLATION_ERR_SHIFT		21
#define FXR_CFG_AER_UNCOR_ERR_MASK_ACS_VIOLATION_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ACS_VIOLATION_ERR_SMASK		0x200000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNSUP_REQ_ERR_SHIFT			20
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNSUP_REQ_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNSUP_REQ_ERR_SMASK			0x100000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ECRC_ERR_SHIFT			19
#define FXR_CFG_AER_UNCOR_ERR_MASK_ECRC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_ECRC_ERR_SMASK			0x80000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_MAL_TLP_ERR_SHIFT			18
#define FXR_CFG_AER_UNCOR_ERR_MASK_MAL_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_MAL_TLP_ERR_SMASK			0x40000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RCV_OVERFLW_ERR_SHIFT		17
#define FXR_CFG_AER_UNCOR_ERR_MASK_RCV_OVERFLW_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RCV_OVERFLW_ERR_SMASK		0x20000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNEXP_CPL_ERR_SHIFT			16
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNEXP_CPL_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_UNEXP_CPL_ERR_SMASK			0x10000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_ABORT_ERR_SHIFT			15
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_ABORT_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_ABORT_ERR_SMASK			0x8000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_TIMEOUT_ERR_SHIFT		14
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_TIMEOUT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_CMPL_TIMEOUT_ERR_SMASK		0x4000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_FC_ERR_SHIFT				13
#define FXR_CFG_AER_UNCOR_ERR_MASK_FC_ERR_MASK				0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_FC_ERR_SMASK				0x2000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_POISON_TLP_ERR_SHIFT			12
#define FXR_CFG_AER_UNCOR_ERR_MASK_POISON_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_POISON_TLP_ERR_SMASK			0x1000ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_11_6_SHIFT			6
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_11_6_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_11_6_SMASK			0xFC0ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_SURP_DOWN_ERR_SHIFT			5
#define FXR_CFG_AER_UNCOR_ERR_MASK_SURP_DOWN_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_SURP_DOWN_ERR_SMASK			0x20ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_DLLP_ERR_MASK_SHIFT			4
#define FXR_CFG_AER_UNCOR_ERR_MASK_DLLP_ERR_MASK_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_DLLP_ERR_MASK_SMASK			0x10ull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_3_0_SHIFT			0
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_3_0_MASK			0xFull
#define FXR_CFG_AER_UNCOR_ERR_MASK_RESERVED_3_0_SMASK			0xFull
/*
* Table #31 of fxr_top - FXR_CFG_AER_UNCOR_ERR_SEVRTY
* Uncorrectable Error Severity Register controls whether an individual error is 
* reported as a Nonfatal or Fatal error. An error is reported as fatal when the 
* corresponding error bit in the severity register is Set. If the bit is Clear, 
* the corresponding error is considered non-fatal.
*/
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY					(FXR_CONFIG_CSRS + 0x00000000010C)
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESETCSR				0x00462030ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_31_26_SHIFT		26
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_31_26_MASK		0x3Full
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_31_26_SMASK		0xFC000000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_TLP_PREFIX_BLK_ERR_SHIFT		25
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_TLP_PREFIX_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_TLP_PREFIX_BLK_ERR_SMASK		0x2000000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ATOMIC_EGR_BLK_ERR_SHIFT		24
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ATOMIC_EGR_BLK_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ATOMIC_EGR_BLK_ERR_SMASK		0x1000000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_23_SHIFT			23
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_23_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNCORR_INT_ERR_SHIFT		22
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNCORR_INT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNCORR_INT_ERR_SMASK		0x400000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ACS_VIOLATION_ERR_SHIFT		21
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ACS_VIOLATION_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ACS_VIOLATION_ERR_SMASK		0x200000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNSUP_REQ_ERR_SHIFT		20
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNSUP_REQ_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNSUP_REQ_ERR_SMASK		0x100000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ECRC_ERR_SHIFT			19
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ECRC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_ECRC_ERR_SMASK			0x80000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MAL_TLP_ERR_SHIFT			18
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MAL_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_MAL_TLP_ERR_SMASK			0x40000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RCV_OVERFLW_ERR_SHIFT		17
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RCV_OVERFLW_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RCV_OVERFLW_ERR_SMASK		0x20000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNEXP_CPL_ERR_SHIFT		16
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNEXP_CPL_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_UNEXP_CPL_ERR_SMASK		0x10000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_ABORT_ERR_SHIFT		15
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_ABORT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_ABORT_ERR_SMASK		0x8000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_TIMEOUT_ERR_SHIFT		14
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_TIMEOUT_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_CMPL_TIMEOUT_ERR_SMASK		0x4000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_FC_ERR_SHIFT			13
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_FC_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_FC_ERR_SMASK			0x2000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_POISON_TLP_ERR_SHIFT		12
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_POISON_TLP_ERR_MASK		0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_POISON_TLP_ERR_SMASK		0x1000ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_11_6_SHIFT		6
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_11_6_MASK			0x3Full
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_11_6_SMASK		0xFC0ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_SURP_DOWN_ERR_SHIFT		5
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_SURP_DOWN_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_SURP_DOWN_ERR_SMASK		0x20ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_DLLP_ERR_SHIFT			4
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_DLLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_DLLP_ERR_SMASK			0x10ull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_3_0_SHIFT			0
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_3_0_MASK			0xFull
#define FXR_CFG_AER_UNCOR_ERR_SEVRTY_RESERVED_3_0_SMASK			0xFull
/*
* Table #32 of fxr_top - FXR_CFG_AER_CORR_ERR_STATUS
* Correctable Error Status Register. When an individual error status bit is Set, 
* it indicates that a particular error occurred; software may clear an error 
* status by writing a 1b to the respective bit. Note that most of the errors 
* described below are dual reported in the #%%#PCIM Error Status#%%# register as 
* noted by cross reference notations in the Definition column. See #%%#Section 
* 6.3.7.2, 'PCI Error Support'#%%# for details
*/
#define FXR_CFG_AER_CORR_ERR_STATUS					(FXR_CONFIG_CSRS + 0x000000000110)
#define FXR_CFG_AER_CORR_ERR_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_31_16_SHIFT		16
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_31_16_SMASK		0xFFFF0000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_HEADER_LOG_OVERFLOW_SHIFT		15
#define FXR_CFG_AER_CORR_ERR_STATUS_HEADER_LOG_OVERFLOW_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_HEADER_LOG_OVERFLOW_SMASK		0x8000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_CORR_INT_ERR_SHIFT			14
#define FXR_CFG_AER_CORR_ERR_STATUS_CORR_INT_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_CORR_INT_ERR_SMASK			0x4000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_ADVISORY_NONFATAL_ERR_SHIFT		13
#define FXR_CFG_AER_CORR_ERR_STATUS_ADVISORY_NONFATAL_ERR_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_ADVISORY_NONFATAL_ERR_SMASK		0x2000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RPL_TIMER_TIMEOUT_SHIFT		12
#define FXR_CFG_AER_CORR_ERR_STATUS_RPL_TIMER_TIMEOUT_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RPL_TIMER_TIMEOUT_SMASK		0x1000ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_11_9_SHIFT			9
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_11_9_MASK			0x7ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_11_9_SMASK			0xE00ull
#define FXR_CFG_AER_CORR_ERR_STATUS_REPLY_NO_ROLLOVER_SHIFT		8
#define FXR_CFG_AER_CORR_ERR_STATUS_REPLY_NO_ROLLOVER_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_REPLY_NO_ROLLOVER_SMASK		0x100ull
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_DLLP_SHIFT			7
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_DLLP_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_DLLP_SMASK			0x80ull
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_TLP_ERR_SHIFT			6
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_BAD_TLP_ERR_SMASK			0x40ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_5_1_SHIFT			1
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_5_1_MASK			0x1Full
#define FXR_CFG_AER_CORR_ERR_STATUS_RESERVED_5_1_SMASK			0x3Eull
#define FXR_CFG_AER_CORR_ERR_STATUS_RCV_ERR_SHIFT			0
#define FXR_CFG_AER_CORR_ERR_STATUS_RCV_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_STATUS_RCV_ERR_SMASK			0x1ull
/*
* Table #33 of fxr_top - FXR_CFG_AER_CORR_ERR_MASK
* Correctable Error Mask Register controls reporting of individual correctable 
* errors by this Function to the PCI Express Root Complex via a PCI Express 
* error Message. A masked error (respective bit Set in the mask register) is not 
* reported to the PCI Express Root Complex.
*/
#define FXR_CFG_AER_CORR_ERR_MASK					(FXR_CONFIG_CSRS + 0x000000000114)
#define FXR_CFG_AER_CORR_ERR_MASK_RESETCSR				0x0000E000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_31_16_SHIFT			16
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_AER_CORR_ERR_MASK_HEADER_LOG_OVERFLOW_SHIFT		15
#define FXR_CFG_AER_CORR_ERR_MASK_HEADER_LOG_OVERFLOW_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_HEADER_LOG_OVERFLOW_SMASK		0x8000ull
#define FXR_CFG_AER_CORR_ERR_MASK_CORR_INT_ERR_SHIFT			14
#define FXR_CFG_AER_CORR_ERR_MASK_CORR_INT_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_CORR_INT_ERR_SMASK			0x4000ull
#define FXR_CFG_AER_CORR_ERR_MASK_ADVISORY_NONFATAL_ERR_SHIFT		13
#define FXR_CFG_AER_CORR_ERR_MASK_ADVISORY_NONFATAL_ERR_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_ADVISORY_NONFATAL_ERR_SMASK		0x2000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RPL_TIMER_TIMEOUT_SHIFT		12
#define FXR_CFG_AER_CORR_ERR_MASK_RPL_TIMER_TIMEOUT_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RPL_TIMER_TIMEOUT_SMASK		0x1000ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_11_9_SHIFT			9
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_11_9_MASK			0x7ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_11_9_SMASK			0xE00ull
#define FXR_CFG_AER_CORR_ERR_MASK_REPLY_NO_ROLLOVER_SHIFT		8
#define FXR_CFG_AER_CORR_ERR_MASK_REPLY_NO_ROLLOVER_MASK		0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_REPLY_NO_ROLLOVER_SMASK		0x100ull
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_DLLP_SHIFT			7
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_DLLP_MASK				0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_DLLP_SMASK			0x80ull
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_TLP_ERR_SHIFT			6
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_TLP_ERR_MASK			0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_BAD_TLP_ERR_SMASK			0x40ull
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_5_1_SHIFT			1
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_5_1_MASK			0x1Full
#define FXR_CFG_AER_CORR_ERR_MASK_RESERVED_5_1_SMASK			0x3Eull
#define FXR_CFG_AER_CORR_ERR_MASK_RCV_ERR_SHIFT				0
#define FXR_CFG_AER_CORR_ERR_MASK_RCV_ERR_MASK				0x1ull
#define FXR_CFG_AER_CORR_ERR_MASK_RCV_ERR_SMASK				0x1ull
/*
* Table #34 of fxr_top - FXR_CFG_AER_ADV_CAP_CTL
*  Advanced Capabilities and Control Register.
*/
#define FXR_CFG_AER_ADV_CAP_CTL						(FXR_CONFIG_CSRS + 0x000000000118)
#define FXR_CFG_AER_ADV_CAP_CTL_RESETCSR				0x00000080ull
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_31_12_SHIFT			12
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_31_12_MASK			0xFFFFFull
#define FXR_CFG_AER_ADV_CAP_CTL_RESERVED_31_12_SMASK			0xFFFFF000ull
#define FXR_CFG_AER_ADV_CAP_CTL_TLP_PREFIX_LOG_PRES_SHIFT		11
#define FXR_CFG_AER_ADV_CAP_CTL_TLP_PREFIX_LOG_PRES_MASK		0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_TLP_PREFIX_LOG_PRES_SMASK		0x800ull
#define FXR_CFG_AER_ADV_CAP_CTL_MULTIPLE_HEADER_EN_SHIFT		10
#define FXR_CFG_AER_ADV_CAP_CTL_MULTIPLE_HEADER_EN_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_MULTIPLE_HEADER_EN_SMASK		0x400ull
#define FXR_CFG_AER_ADV_CAP_CTL_MULTIPLE_HEADER_CAP_SHIFT		9
#define FXR_CFG_AER_ADV_CAP_CTL_MULTIPLE_HEADER_CAP_MASK		0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_MULTIPLE_HEADER_CAP_SMASK		0x200ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_EN_SHIFT			8
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_EN_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_EN_SMASK			0x100ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_CAP_SHIFT			7
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_CAP_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_CHK_CAP_SMASK			0x80ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_EN_SHIFT			6
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_EN_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_EN_SMASK			0x40ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_CAP_SHIFT			5
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_CAP_MASK			0x1ull
#define FXR_CFG_AER_ADV_CAP_CTL_ECRC_GEN_CAP_SMASK			0x20ull
#define FXR_CFG_AER_ADV_CAP_CTL_FIRST_ERR_PNTR_SHIFT			0
#define FXR_CFG_AER_ADV_CAP_CTL_FIRST_ERR_PNTR_MASK			0x1Full
#define FXR_CFG_AER_ADV_CAP_CTL_FIRST_ERR_PNTR_SMASK			0x1Full
/*
* Table #35 of fxr_top - FXR_CFG_AER_HEADER_LOG0
*  Header Log0 Register.
*/
#define FXR_CFG_AER_HEADER_LOG0						(FXR_CONFIG_CSRS + 0x00000000011C)
#define FXR_CFG_AER_HEADER_LOG0_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG0_HEADER_LOG0_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG0_HEADER_LOG0_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG0_HEADER_LOG0_SMASK			0xFFFFFFFFull
/*
* Table #36 of fxr_top - FXR_CFG_AER_HEADER_LOG1
*  Header Log1 Register.
*/
#define FXR_CFG_AER_HEADER_LOG1						(FXR_CONFIG_CSRS + 0x000000000120)
#define FXR_CFG_AER_HEADER_LOG1_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG1_HEADER_LOG1_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG1_HEADER_LOG1_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG1_HEADER_LOG1_SMASK			0xFFFFFFFFull
/*
* Table #37 of fxr_top - FXR_CFG_AER_HEADER_LOG2
*  Header Log2 Register.
*/
#define FXR_CFG_AER_HEADER_LOG2						(FXR_CONFIG_CSRS + 0x000000000124)
#define FXR_CFG_AER_HEADER_LOG2_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG2_HEADER_LOG2_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG2_HEADER_LOG2_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG2_HEADER_LOG2_SMASK			0xFFFFFFFFull
/*
* Table #38 of fxr_top - FXR_CFG_AER_HEADER_LOG3
*  Header Log3 Register.
*/
#define FXR_CFG_AER_HEADER_LOG3						(FXR_CONFIG_CSRS + 0x000000000128)
#define FXR_CFG_AER_HEADER_LOG3_RESETCSR				0x00000000ull
#define FXR_CFG_AER_HEADER_LOG3_HEADER_LOG3_SHIFT			0
#define FXR_CFG_AER_HEADER_LOG3_HEADER_LOG3_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_HEADER_LOG3_HEADER_LOG3_SMASK			0xFFFFFFFFull
/*
* Table #39 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG0
*  TLP Prefix Log0 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG0					(FXR_CONFIG_CSRS + 0x000000000138)
#define FXR_CFG_AER_TLP_PRE_LOG0_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG0_TLP_PREFIX_LOG0_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG0_TLP_PREFIX_LOG0_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG0_TLP_PREFIX_LOG0_SMASK			0xFFFFFFFFull
/*
* Table #40 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG1
*  TLP Prefix Log1 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG1					(FXR_CONFIG_CSRS + 0x00000000013C)
#define FXR_CFG_AER_TLP_PRE_LOG1_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG1_TLP_PREFIX_LOG1_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG1_TLP_PREFIX_LOG1_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG1_TLP_PREFIX_LOG1_SMASK			0xFFFFFFFFull
/*
* Table #41 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG2
*  TLP Prefix Log2 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG2					(FXR_CONFIG_CSRS + 0x000000000140)
#define FXR_CFG_AER_TLP_PRE_LOG2_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG2_TLP_PREFIX_LOG2_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG2_TLP_PREFIX_LOG2_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG2_TLP_PREFIX_LOG2_SMASK			0xFFFFFFFFull
/*
* Table #42 of fxr_top - FXR_CFG_AER_TLP_PRE_LOG3
*  TLP Prefix Log3 Register.
*/
#define FXR_CFG_AER_TLP_PRE_LOG3					(FXR_CONFIG_CSRS + 0x000000000144)
#define FXR_CFG_AER_TLP_PRE_LOG3_RESETCSR				0x00000000ull
#define FXR_CFG_AER_TLP_PRE_LOG3_TLP_PREFIX_LOG3_SHIFT			0
#define FXR_CFG_AER_TLP_PRE_LOG3_TLP_PREFIX_LOG3_MASK			0xFFFFFFFFull
#define FXR_CFG_AER_TLP_PRE_LOG3_TLP_PREFIX_LOG3_SMASK			0xFFFFFFFFull
/*
* Table #43 of fxr_top - FXR_CFG_ARI_CAPABILITY
* ARI Capability.
*/
#define FXR_CFG_ARI_CAPABILITY						(FXR_CONFIG_CSRS + 0x000000000148)
#define FXR_CFG_ARI_CAPABILITY_RESETCSR					0x1581000Eull
#define FXR_CFG_ARI_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_ARI_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_ARI_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_ARI_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_ARI_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_CFG_ARI_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_ARI_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_ARI_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_ARI_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #44 of fxr_top - FXR_CFG_ARI_CONTROL
* ARI Control.
*/
#define FXR_CFG_ARI_CONTROL						(FXR_CONFIG_CSRS + 0x00000000014C)
#define FXR_CFG_ARI_CONTROL_RESETCSR					0x00000000ull
#define FXR_CFG_ARI_CONTROL_RESERVED_31_23_SHIFT			23
#define FXR_CFG_ARI_CONTROL_RESERVED_31_23_MASK				0x1FFull
#define FXR_CFG_ARI_CONTROL_RESERVED_31_23_SMASK			0xFF800000ull
#define FXR_CFG_ARI_CONTROL_FUN_GRP_SHIFT				20
#define FXR_CFG_ARI_CONTROL_FUN_GRP_MASK				0x7ull
#define FXR_CFG_ARI_CONTROL_FUN_GRP_SMASK				0x700000ull
#define FXR_CFG_ARI_CONTROL_RESERVED_19_18_SHIFT			18
#define FXR_CFG_ARI_CONTROL_RESERVED_19_18_MASK				0x3ull
#define FXR_CFG_ARI_CONTROL_RESERVED_19_18_SMASK			0xC0000ull
#define FXR_CFG_ARI_CONTROL_ACS_FUN_GRP_EN_SHIFT			17
#define FXR_CFG_ARI_CONTROL_ACS_FUN_GRP_EN_MASK				0x1ull
#define FXR_CFG_ARI_CONTROL_ACS_FUN_GRP_EN_SMASK			0x20000ull
#define FXR_CFG_ARI_CONTROL_MFVC_FUN_GRP_EN_SHIFT			16
#define FXR_CFG_ARI_CONTROL_MFVC_FUN_GRP_EN_MASK			0x1ull
#define FXR_CFG_ARI_CONTROL_MFVC_FUN_GRP_EN_SMASK			0x10000ull
#define FXR_CFG_ARI_CONTROL_NEXT_FUN_NUM_SHIFT				8
#define FXR_CFG_ARI_CONTROL_NEXT_FUN_NUM_MASK				0xFFull
#define FXR_CFG_ARI_CONTROL_NEXT_FUN_NUM_SMASK				0xFF00ull
#define FXR_CFG_ARI_CONTROL_RESERVED_7_2_SHIFT				2
#define FXR_CFG_ARI_CONTROL_RESERVED_7_2_MASK				0x3Full
#define FXR_CFG_ARI_CONTROL_RESERVED_7_2_SMASK				0xFCull
#define FXR_CFG_ARI_CONTROL_ACS_FUN_GRP_CAP_SHIFT			1
#define FXR_CFG_ARI_CONTROL_ACS_FUN_GRP_CAP_MASK			0x1ull
#define FXR_CFG_ARI_CONTROL_ACS_FUN_GRP_CAP_SMASK			0x2ull
#define FXR_CFG_ARI_CONTROL_MFVC_FUN_GRP_CAP_SHIFT			0
#define FXR_CFG_ARI_CONTROL_MFVC_FUN_GRP_CAP_MASK			0x1ull
#define FXR_CFG_ARI_CONTROL_MFVC_FUN_GRP_CAP_SMASK			0x1ull
/*
* Table #45 of fxr_top - FXR_CFG_SPCIE_CAPABILITY
* Secondary PCIe Capability .
*/
#define FXR_CFG_SPCIE_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000158)
#define FXR_CFG_SPCIE_CAPABILITY_RESETCSR				0x18810019ull
#define FXR_CFG_SPCIE_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_SPCIE_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_SPCIE_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_SPCIE_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_SPCIE_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_SPCIE_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_SPCIE_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_SPCIE_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_SPCIE_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #46 of fxr_top - FXR_CFG_LINK_CTL3
* Link Control 3 Register
*/
#define FXR_CFG_LINK_CTL3						(FXR_CONFIG_CSRS + 0x00000000015C)
#define FXR_CFG_LINK_CTL3_RESETCSR					0x00000000ull
#define FXR_CFG_LINK_CTL3_RESERVED_31_2_SHIFT				2
#define FXR_CFG_LINK_CTL3_RESERVED_31_2_MASK				0x3FFFFFFFull
#define FXR_CFG_LINK_CTL3_RESERVED_31_2_SMASK				0xFFFFFFFCull
#define FXR_CFG_LINK_CTL3_EQ_REQ_INT_EN_SHIFT				1
#define FXR_CFG_LINK_CTL3_EQ_REQ_INT_EN_MASK				0x1ull
#define FXR_CFG_LINK_CTL3_EQ_REQ_INT_EN_SMASK				0x2ull
#define FXR_CFG_LINK_CTL3_PERFORM_EQ_SHIFT				0
#define FXR_CFG_LINK_CTL3_PERFORM_EQ_MASK				0x1ull
#define FXR_CFG_LINK_CTL3_PERFORM_EQ_SMASK				0x1ull
/*
* Table #47 of fxr_top - FXR_CFG_LANE_ERR_STATUS
* Link Control 3 Register
*/
#define FXR_CFG_LANE_ERR_STATUS						(FXR_CONFIG_CSRS + 0x000000000160)
#define FXR_CFG_LANE_ERR_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_LANE_ERR_STATUS_RESERVED_31_16_SHIFT			16
#define FXR_CFG_LANE_ERR_STATUS_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_LANE_ERR_STATUS_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_LANE_ERR_STATUS_LANE_ERR_STATUS_SHIFT			0
#define FXR_CFG_LANE_ERR_STATUS_LANE_ERR_STATUS_MASK			0xFFFFull
#define FXR_CFG_LANE_ERR_STATUS_LANE_ERR_STATUS_SMASK			0xFFFFull
/*
* Table #48 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_0CH
* SPCIE Cap Offset 0C
*/
#define FXR_CFG_SPCIE_CAP_OFF_0CH					(FXR_CONFIG_CSRS + 0x000000000164)
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESETCSR				0x00000000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_RX_PRESET_HINT1_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_RX_PRESET_HINT1_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_RX_PRESET_HINT1_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_TX_PRESET_HINT1_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_TX_PRESET_HINT1_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_TX_PRESET_HINT1_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_RX_PRESET_HINT1_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_RX_PRESET_HINT1_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_RX_PRESET_HINT1_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_TX_PRESET_HINT1_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_TX_PRESET_HINT1_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_TX_PRESET_HINT1_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_RX_PRESET_HINT0_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_RX_PRESET_HINT0_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_RX_PRESET_HINT0_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_TX_PRESET0_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_TX_PRESET0_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_UP_TX_PRESET0_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_RX_PRESET_HINT0_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_RX_PRESET_HINT0_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_RX_PRESET_HINT0_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_TX_PRESET0_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_TX_PRESET0_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_0CH_DN_TX_PRESET0_SMASK			0xFull
/*
* Table #49 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_10H
* SPCIE Cap Offset 10H
*/
#define FXR_CFG_SPCIE_CAP_OFF_10H					(FXR_CONFIG_CSRS + 0x000000000168)
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_RX_PRESET_HINT3_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_RX_PRESET_HINT3_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_RX_PRESET_HINT3_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_TX_PRESET_HINT3_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_TX_PRESET_HINT3_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_TX_PRESET_HINT3_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_RX_PRESET_HINT3_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_RX_PRESET_HINT3_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_RX_PRESET_HINT3_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_TX_PRESET_HINT3_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_TX_PRESET_HINT3_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_TX_PRESET_HINT3_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_RX_PRESET_HINT2_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_RX_PRESET_HINT2_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_RX_PRESET_HINT2_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_TX_PRESET2_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_TX_PRESET2_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_10H_UP_TX_PRESET2_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_RX_PRESET_HINT2_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_RX_PRESET_HINT2_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_RX_PRESET_HINT2_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_TX_PRESET2_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_TX_PRESET2_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_10H_DN_TX_PRESET2_SMASK			0xFull
/*
* Table #50 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_14H
* SPCIE Cap Offset 14H
*/
#define FXR_CFG_SPCIE_CAP_OFF_14H					(FXR_CONFIG_CSRS + 0x00000000016C)
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_RX_PRESET_HINT5_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_RX_PRESET_HINT5_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_RX_PRESET_HINT5_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_TX_PRESET_HINT5_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_TX_PRESET_HINT5_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_TX_PRESET_HINT5_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_RX_PRESET_HINT5_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_RX_PRESET_HINT5_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_RX_PRESET_HINT5_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_TX_PRESET_HINT5_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_TX_PRESET_HINT5_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_TX_PRESET_HINT5_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_RX_PRESET_HINT4_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_RX_PRESET_HINT4_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_RX_PRESET_HINT4_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_TX_PRESET4_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_TX_PRESET4_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_14H_UP_TX_PRESET4_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_RX_PRESET_HINT4_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_RX_PRESET_HINT4_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_RX_PRESET_HINT4_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_TX_PRESET4_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_TX_PRESET4_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_14H_DN_TX_PRESET4_SMASK			0xFull
/*
* Table #51 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_18H
* SPCIE Cap Offset 18H
*/
#define FXR_CFG_SPCIE_CAP_OFF_18H					(FXR_CONFIG_CSRS + 0x000000000170)
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_RX_PRESET_HINT7_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_RX_PRESET_HINT7_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_RX_PRESET_HINT7_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_TX_PRESET_HINT7_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_TX_PRESET_HINT7_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_TX_PRESET_HINT7_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_RX_PRESET_HINT7_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_RX_PRESET_HINT7_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_RX_PRESET_HINT7_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_TX_PRESET_HINT7_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_TX_PRESET_HINT7_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_TX_PRESET_HINT7_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_RX_PRESET_HINT6_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_RX_PRESET_HINT6_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_RX_PRESET_HINT6_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_TX_PRESET6_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_TX_PRESET6_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_18H_UP_TX_PRESET6_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_RX_PRESET_HINT6_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_RX_PRESET_HINT6_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_RX_PRESET_HINT6_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_TX_PRESET6_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_TX_PRESET6_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_18H_DN_TX_PRESET6_SMASK			0xFull
/*
* Table #52 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_1CH
* SPCIE Cap Offset 1CH
*/
#define FXR_CFG_SPCIE_CAP_OFF_1CH					(FXR_CONFIG_CSRS + 0x000000000174)
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_RX_PRESET_HINT9_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_RX_PRESET_HINT9_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_RX_PRESET_HINT9_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_TX_PRESET_HINT9_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_TX_PRESET_HINT9_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_TX_PRESET_HINT9_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_RX_PRESET_HINT9_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_RX_PRESET_HINT9_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_RX_PRESET_HINT9_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_TX_PRESET_HINT9_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_TX_PRESET_HINT9_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_TX_PRESET_HINT9_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_RX_PRESET_HINT8_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_RX_PRESET_HINT8_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_RX_PRESET_HINT8_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_TX_PRESET8_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_TX_PRESET8_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_UP_TX_PRESET8_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_RX_PRESET_HINT8_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_RX_PRESET_HINT8_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_RX_PRESET_HINT8_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_TX_PRESET8_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_TX_PRESET8_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_1CH_DN_TX_PRESET8_SMASK			0xFull
/*
* Table #53 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_20H
* SPCIE Cap Offset 20H
*/
#define FXR_CFG_SPCIE_CAP_OFF_20H					(FXR_CONFIG_CSRS + 0x000000000178)
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_RX_PRESET_HINT11_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_RX_PRESET_HINT11_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_RX_PRESET_HINT11_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_TX_PRESET_HINT11_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_TX_PRESET_HINT11_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_TX_PRESET_HINT11_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_RX_PRESET_HINT11_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_RX_PRESET_HINT11_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_RX_PRESET_HINT11_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_TX_PRESET_HINT11_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_TX_PRESET_HINT11_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_TX_PRESET_HINT11_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_RX_PRESET_HINT10_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_RX_PRESET_HINT10_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_RX_PRESET_HINT10_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_TX_PRESET10_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_TX_PRESET10_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_20H_UP_TX_PRESET10_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_RX_PRESET_HINT10_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_RX_PRESET_HINT10_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_RX_PRESET_HINT10_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_TX_PRESET10_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_TX_PRESET10_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_20H_DN_TX_PRESET10_SMASK			0xFull
/*
* Table #54 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_24H
* SPCIE Cap Offset 24H
*/
#define FXR_CFG_SPCIE_CAP_OFF_24H					(FXR_CONFIG_CSRS + 0x00000000017C)
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_RX_PRESET_HINT13_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_RX_PRESET_HINT13_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_RX_PRESET_HINT13_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_TX_PRESET_HINT13_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_TX_PRESET_HINT13_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_TX_PRESET_HINT13_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_RX_PRESET_HINT13_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_RX_PRESET_HINT13_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_RX_PRESET_HINT13_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_TX_PRESET_HINT13_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_TX_PRESET_HINT13_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_TX_PRESET_HINT13_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_RX_PRESET_HINT12_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_RX_PRESET_HINT12_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_RX_PRESET_HINT12_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_TX_PRESET12_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_TX_PRESET12_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_24H_UP_TX_PRESET12_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_RX_PRESET_HINT12_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_RX_PRESET_HINT12_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_RX_PRESET_HINT12_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_TX_PRESET12_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_TX_PRESET12_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_24H_DN_TX_PRESET12_SMASK			0xFull
/*
* Table #55 of fxr_top - FXR_CFG_SPCIE_CAP_OFF_28H
* SPCIE Cap Offset 28H
*/
#define FXR_CFG_SPCIE_CAP_OFF_28H					(FXR_CONFIG_CSRS + 0x000000000180)
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESETCSR				0x7F007F00ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_31_SHIFT			31
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_31_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_31_SMASK			0x80000000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_RX_PRESET_HINT15_SHIFT		28
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_RX_PRESET_HINT15_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_RX_PRESET_HINT15_SMASK		0x70000000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_TX_PRESET_HINT15_SHIFT		24
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_TX_PRESET_HINT15_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_TX_PRESET_HINT15_SMASK		0xF000000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_23_SHIFT			23
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_23_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_RX_PRESET_HINT15_SHIFT		20
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_RX_PRESET_HINT15_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_RX_PRESET_HINT15_SMASK		0x700000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_TX_PRESET_HINT15_SHIFT		16
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_TX_PRESET_HINT15_MASK		0xFull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_TX_PRESET_HINT15_SMASK		0xF0000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_15_SHIFT			15
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_15_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_15_SMASK			0x8000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_RX_PRESET_HINT14_SHIFT		12
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_RX_PRESET_HINT14_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_RX_PRESET_HINT14_SMASK		0x7000ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_TX_PRESET14_SHIFT			8
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_TX_PRESET14_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_28H_UP_TX_PRESET14_SMASK			0xF00ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_7_SHIFT			7
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_7_MASK			0x1ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_RX_PRESET_HINT14_SHIFT		4
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_RX_PRESET_HINT14_MASK		0x7ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_RX_PRESET_HINT14_SMASK		0x70ull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_TX_PRESET14_SHIFT			0
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_TX_PRESET14_MASK			0xFull
#define FXR_CFG_SPCIE_CAP_OFF_28H_DN_TX_PRESET14_SMASK			0xFull
/*
* Table #56 of fxr_top - FXR_CFG_PL16G_EXT_CAPABILITY
* Physical Layer 16GT/s Extended Capability .
*/
#define FXR_CFG_PL16G_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000188)
#define FXR_CFG_PL16G_EXT_CAPABILITY_RESETCSR				0x1B810026ull
#define FXR_CFG_PL16G_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT		20
#define FXR_CFG_PL16G_EXT_CAPABILITY_NEXT_CAPABILITY_MASK		0xFFFull
#define FXR_CFG_PL16G_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK		0xFFF00000ull
#define FXR_CFG_PL16G_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_PL16G_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_PL16G_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_PL16G_EXT_CAPABILITY_CAP_ID_SHIFT			0
#define FXR_CFG_PL16G_EXT_CAPABILITY_CAP_ID_MASK			0xFFFFull
#define FXR_CFG_PL16G_EXT_CAPABILITY_CAP_ID_SMASK			0xFFFFull
/*
* Table #57 of fxr_top - FXR_CFG_PL16G_CAPABILITY
* Physical Layer 16GT/s Capability .
*/
#define FXR_CFG_PL16G_CAPABILITY					(FXR_CONFIG_CSRS + 0x00000000018C)
#define FXR_CFG_PL16G_CAPABILITY_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_CAPABILITY_RESERVED_31_0_SHIFT			0
#define FXR_CFG_PL16G_CAPABILITY_RESERVED_31_0_MASK			0xFFFFFFFFull
#define FXR_CFG_PL16G_CAPABILITY_RESERVED_31_0_SMASK			0xFFFFFFFFull
/*
* Table #58 of fxr_top - FXR_CFG_PL16G_CONTROL
* Physical Layer 16GT/s Control.
*/
#define FXR_CFG_PL16G_CONTROL						(FXR_CONFIG_CSRS + 0x000000000190)
#define FXR_CFG_PL16G_CONTROL_RESETCSR					0x00000000ull
#define FXR_CFG_PL16G_CONTROL_RESERVED_31_0_SHIFT			0
#define FXR_CFG_PL16G_CONTROL_RESERVED_31_0_MASK			0xFFFFFFFFull
#define FXR_CFG_PL16G_CONTROL_RESERVED_31_0_SMASK			0xFFFFFFFFull
/*
* Table #59 of fxr_top - FXR_CFG_PL16G_STATUS
* Physical Layer 16GT/s Status .
*/
#define FXR_CFG_PL16G_STATUS						(FXR_CONFIG_CSRS + 0x000000000194)
#define FXR_CFG_PL16G_STATUS_RESETCSR					0x00000000ull
#define FXR_CFG_PL16G_STATUS_RESERVED_31_5_SHIFT			5
#define FXR_CFG_PL16G_STATUS_RESERVED_31_5_MASK				0x7FFFFFFull
#define FXR_CFG_PL16G_STATUS_RESERVED_31_5_SMASK			0xFFFFFFE0ull
#define FXR_CFG_PL16G_STATUS_LINK_EQ_16G_REQ_SHIFT			4
#define FXR_CFG_PL16G_STATUS_LINK_EQ_16G_REQ_MASK			0x1ull
#define FXR_CFG_PL16G_STATUS_LINK_EQ_16G_REQ_SMASK			0x10ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P3_SHIFT			3
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P3_MASK				0x1ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P3_SMASK			0x8ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P2_SHIFT			2
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P2_MASK				0x1ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P2_SMASK			0x4ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P1_SHIFT			1
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P1_MASK				0x1ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_P1_SMASK			0x2ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_SHIFT				0
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_MASK				0x1ull
#define FXR_CFG_PL16G_STATUS_EQ_16G_CPL_SMASK				0x1ull
/*
* Table #60 of fxr_top - FXR_CFG_PL16G_DPAR_STATUS
* Physical Layer 16GT/s Data Parity Mismatch Status.
*/
#define FXR_CFG_PL16G_DPAR_STATUS					(FXR_CONFIG_CSRS + 0x000000000198)
#define FXR_CFG_PL16G_DPAR_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_DPAR_STATUS_RESERVED_31_16_SHIFT			16
#define FXR_CFG_PL16G_DPAR_STATUS_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_PL16G_DPAR_STATUS_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_PL16G_DPAR_STATUS_LC_DPAR_STATUS_SHIFT			0
#define FXR_CFG_PL16G_DPAR_STATUS_LC_DPAR_STATUS_MASK			0xFFFFull
#define FXR_CFG_PL16G_DPAR_STATUS_LC_DPAR_STATUS_SMASK			0xFFFFull
/*
* Table #61 of fxr_top - FXR_CFG_PL16G_FIRST_RT_DPAR
* Physical Layer 16GT/s First Retimer Data Parity Mismatch Status.
*/
#define FXR_CFG_PL16G_FIRST_RT_DPAR					(FXR_CONFIG_CSRS + 0x00000000019C)
#define FXR_CFG_PL16G_FIRST_RT_DPAR_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_FIRST_RT_DPAR_RESERVED_31_16_SHIFT		16
#define FXR_CFG_PL16G_FIRST_RT_DPAR_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_PL16G_FIRST_RT_DPAR_RESERVED_31_16_SMASK		0xFFFF0000ull
#define FXR_CFG_PL16G_FIRST_RT_DPAR_FIRST_RET_DPAR_SHIFT		0
#define FXR_CFG_PL16G_FIRST_RT_DPAR_FIRST_RET_DPAR_MASK			0xFFFFull
#define FXR_CFG_PL16G_FIRST_RT_DPAR_FIRST_RET_DPAR_SMASK		0xFFFFull
/*
* Table #62 of fxr_top - FXR_CFG_PL16G_SECOND_RT_DPAR
* Physical Layer 16GT/s Second Retimer Data Parity Mismatch Status.
*/
#define FXR_CFG_PL16G_SECOND_RT_DPAR					(FXR_CONFIG_CSRS + 0x0000000001A0)
#define FXR_CFG_PL16G_SECOND_RT_DPAR_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_SECOND_RT_DPAR_RESERVED_31_16_SHIFT		16
#define FXR_CFG_PL16G_SECOND_RT_DPAR_RESERVED_31_16_MASK		0xFFFFull
#define FXR_CFG_PL16G_SECOND_RT_DPAR_RESERVED_31_16_SMASK		0xFFFF0000ull
#define FXR_CFG_PL16G_SECOND_RT_DPAR_SECOND_RET_DPAR_SHIFT		0
#define FXR_CFG_PL16G_SECOND_RT_DPAR_SECOND_RET_DPAR_MASK		0xFFFFull
#define FXR_CFG_PL16G_SECOND_RT_DPAR_SECOND_RET_DPAR_SMASK		0xFFFFull
/*
* Table #63 of fxr_top - FXR_CFG_PL16G_CAP_OFF_20H
* Physical Layer 16GT/s Cap Offset 20H.
*/
#define FXR_CFG_PL16G_CAP_OFF_20H					(FXR_CONFIG_CSRS + 0x0000000001A8)
#define FXR_CFG_PL16G_CAP_OFF_20H_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET3_SHIFT		28
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET3_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET3_SMASK		0xF0000000ull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET3_SHIFT		24
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET3_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET3_SMASK		0xF000000ull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET2_SHIFT		20
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET2_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET2_SMASK		0xF00000ull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET2_SHIFT		16
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET2_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET2_SMASK		0xF0000ull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET1_SHIFT		12
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET1_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET1_SMASK		0xF000ull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET1_SHIFT		8
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET1_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET1_SMASK		0xF00ull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET0_SHIFT		4
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET0_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_UP_16G_TX_PRESET0_SMASK		0xF0ull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET0_SHIFT		0
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET0_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_20H_DN_16G_TX_PRESET0_SMASK		0xFull
/*
* Table #64 of fxr_top - FXR_CFG_PL16G_CAP_OFF_24H
* Physical Layer 16GT/s Cap Offset 24H.
*/
#define FXR_CFG_PL16G_CAP_OFF_24H					(FXR_CONFIG_CSRS + 0x0000000001AC)
#define FXR_CFG_PL16G_CAP_OFF_24H_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET7_SHIFT		28
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET7_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET7_SMASK		0xF0000000ull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET7_SHIFT		24
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET7_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET7_SMASK		0xF000000ull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET6_SHIFT		20
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET6_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET6_SMASK		0xF00000ull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET6_SHIFT		16
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET6_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET6_SMASK		0xF0000ull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET5_SHIFT		12
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET5_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET5_SMASK		0xF000ull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET5_SHIFT		8
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET5_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET5_SMASK		0xF00ull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET4_SHIFT		4
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET4_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_UP_16G_TX_PRESET4_SMASK		0xF0ull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET4_SHIFT		0
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET4_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_24H_DN_16G_TX_PRESET4_SMASK		0xFull
/*
* Table #65 of fxr_top - FXR_CFG_PL16G_CAP_OFF_28H
* Physical Layer 16GT/s Cap Offset 28H.
*/
#define FXR_CFG_PL16G_CAP_OFF_28H					(FXR_CONFIG_CSRS + 0x0000000001B0)
#define FXR_CFG_PL16G_CAP_OFF_28H_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET11_SHIFT		28
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET11_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET11_SMASK		0xF0000000ull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET11_SHIFT		24
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET11_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET11_SMASK		0xF000000ull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET10_SHIFT		20
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET10_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET10_SMASK		0xF00000ull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET10_SHIFT		16
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET10_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET10_SMASK		0xF0000ull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET9_SHIFT		12
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET9_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET9_SMASK		0xF000ull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET9_SHIFT		8
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET9_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET9_SMASK		0xF00ull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET8_SHIFT		4
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET8_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_UP_16G_TX_PRESET8_SMASK		0xF0ull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET8_SHIFT		0
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET8_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_28H_DN_16G_TX_PRESET8_SMASK		0xFull
/*
* Table #66 of fxr_top - FXR_CFG_PL16G_CAP_OFF_2CH
* Physical Layer 16GT/s Cap Offset 2CH.
*/
#define FXR_CFG_PL16G_CAP_OFF_2CH					(FXR_CONFIG_CSRS + 0x0000000001B4)
#define FXR_CFG_PL16G_CAP_OFF_2CH_RESETCSR				0x00000000ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET15_SHIFT		28
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET15_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET15_SMASK		0xF0000000ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET15_SHIFT		24
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET15_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET15_SMASK		0xF000000ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET14_SHIFT		20
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET14_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET14_SMASK		0xF00000ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET14_SHIFT		16
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET14_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET14_SMASK		0xF0000ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET13_SHIFT		12
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET13_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET13_SMASK		0xF000ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET13_SHIFT		8
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET13_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET13_SMASK		0xF00ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET12_SHIFT		4
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET12_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_UP_16G_TX_PRESET12_SMASK		0xF0ull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET12_SHIFT		0
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET12_MASK		0xFull
#define FXR_CFG_PL16G_CAP_OFF_2CH_DN_16G_TX_PRESET12_SMASK		0xFull
/*
* Table #67 of fxr_top - FXR_CFG_MARGIN_EXT_CAPABILITY
* Margin Extended Capability Register.
*/
#define FXR_CFG_MARGIN_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x0000000001B8)
#define FXR_CFG_MARGIN_EXT_CAPABILITY_RESETCSR				0x20010027ull
#define FXR_CFG_MARGIN_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT		20
#define FXR_CFG_MARGIN_EXT_CAPABILITY_NEXT_CAPABILITY_MASK		0xFFFull
#define FXR_CFG_MARGIN_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK		0xFFF00000ull
#define FXR_CFG_MARGIN_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_MARGIN_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_MARGIN_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_MARGIN_EXT_CAPABILITY_CAP_ID_SHIFT			0
#define FXR_CFG_MARGIN_EXT_CAPABILITY_CAP_ID_MASK			0xFFFFull
#define FXR_CFG_MARGIN_EXT_CAPABILITY_CAP_ID_SMASK			0xFFFFull
/*
* Table #68 of fxr_top - FXR_CFG_PORT_CAP_STATUS
* Port Cap Status.
*/
#define FXR_CFG_PORT_CAP_STATUS						(FXR_CONFIG_CSRS + 0x0000000001BC)
#define FXR_CFG_PORT_CAP_STATUS_RESETCSR				0x00000000ull
#define FXR_CFG_PORT_CAP_STATUS_RESERVED_31_18_SHIFT			18
#define FXR_CFG_PORT_CAP_STATUS_RESERVED_31_18_MASK			0x3FFFull
#define FXR_CFG_PORT_CAP_STATUS_RESERVED_31_18_SMASK			0xFFFC0000ull
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_SW_READY_SHIFT			17
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_SW_READY_MASK			0x1ull
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_SW_READY_SMASK			0x20000ull
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_READY_SHIFT			16
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_READY_MASK			0x1ull
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_READY_SMASK			0x10000ull
#define FXR_CFG_PORT_CAP_STATUS_RESERVED_15_1_SHIFT			1
#define FXR_CFG_PORT_CAP_STATUS_RESERVED_15_1_MASK			0x7FFFull
#define FXR_CFG_PORT_CAP_STATUS_RESERVED_15_1_SMASK			0xFFFEull
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_USES_DRVR_SW_SHIFT		0
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_USES_DRVR_SW_MASK		0x1ull
#define FXR_CFG_PORT_CAP_STATUS_MARGIN_USES_DRVR_SW_SMASK		0x1ull
/*
* Table #69 of fxr_top - FXR_CFG_LANE_CTL_STATUS0
* Margin Lane Control Status0.
*/
#define FXR_CFG_LANE_CTL_STATUS0					(FXR_CONFIG_CSRS + 0x0000000001C0)
#define FXR_CFG_LANE_CTL_STATUS0_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS0_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS0_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS0_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS0_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS0_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS0_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS0_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS0_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS0_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS0_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS0_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS0_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS0_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS0_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS0_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS0_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS0_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS0_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS0_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #70 of fxr_top - FXR_CFG_LANE_CTL_STATUS1
* Margin Lane Control Status1.
*/
#define FXR_CFG_LANE_CTL_STATUS1					(FXR_CONFIG_CSRS + 0x0000000001C4)
#define FXR_CFG_LANE_CTL_STATUS1_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS1_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS1_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS1_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS1_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS1_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS1_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS1_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS1_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS1_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS1_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS1_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS1_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS1_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS1_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS1_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS1_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS1_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS1_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS1_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #71 of fxr_top - FXR_CFG_LANE_CTL_STATUS2
* Margin Lane Control Status2.
*/
#define FXR_CFG_LANE_CTL_STATUS2					(FXR_CONFIG_CSRS + 0x0000000001C8)
#define FXR_CFG_LANE_CTL_STATUS2_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS2_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS2_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS2_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS2_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS2_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS2_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS2_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS2_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS2_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS2_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS2_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS2_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS2_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS2_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS2_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS2_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS2_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS2_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS2_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #72 of fxr_top - FXR_CFG_LANE_CTL_STATUS3
* Margin Lane Control Status3.
*/
#define FXR_CFG_LANE_CTL_STATUS3					(FXR_CONFIG_CSRS + 0x0000000001CC)
#define FXR_CFG_LANE_CTL_STATUS3_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS3_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS3_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS3_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS3_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS3_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS3_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS3_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS3_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS3_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS3_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS3_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS3_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS3_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS3_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS3_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS3_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS3_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS3_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS3_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #73 of fxr_top - FXR_CFG_LANE_CTL_STATUS4
* Margin Lane Control Status4.
*/
#define FXR_CFG_LANE_CTL_STATUS4					(FXR_CONFIG_CSRS + 0x0000000001D0)
#define FXR_CFG_LANE_CTL_STATUS4_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS4_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS4_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS4_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS4_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS4_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS4_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS4_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS4_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS4_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS4_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS4_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS4_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS4_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS4_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS4_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS4_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS4_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS4_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS4_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #74 of fxr_top - FXR_CFG_LANE_CTL_STATUS5
* Margin Lane Control Status5.
*/
#define FXR_CFG_LANE_CTL_STATUS5					(FXR_CONFIG_CSRS + 0x0000000001D4)
#define FXR_CFG_LANE_CTL_STATUS5_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS5_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS5_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS5_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS5_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS5_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS5_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS5_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS5_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS5_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS5_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS5_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS5_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS5_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS5_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS5_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS5_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS5_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS5_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS5_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #75 of fxr_top - FXR_CFG_LANE_CTL_STATUS6
* Margin Lane Control Status 6.
*/
#define FXR_CFG_LANE_CTL_STATUS6					(FXR_CONFIG_CSRS + 0x0000000001D8)
#define FXR_CFG_LANE_CTL_STATUS6_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS6_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS6_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS6_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS6_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS6_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS6_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS6_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS6_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS6_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS6_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS6_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS6_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS6_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS6_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS6_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS6_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS6_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS6_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS6_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #76 of fxr_top - FXR_CFG_LANE_CTL_STATUS7
* Margin Lane Control Status 7.
*/
#define FXR_CFG_LANE_CTL_STATUS7					(FXR_CONFIG_CSRS + 0x0000000001DC)
#define FXR_CFG_LANE_CTL_STATUS7_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS7_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS7_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS7_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS7_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS7_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS7_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS7_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS7_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS7_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS7_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS7_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS7_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS7_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS7_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS7_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS7_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS7_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS7_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS7_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #77 of fxr_top - FXR_CFG_LANE_CTL_STATUS8
* Margin Lane Control Status 8.
*/
#define FXR_CFG_LANE_CTL_STATUS8					(FXR_CONFIG_CSRS + 0x0000000001E0)
#define FXR_CFG_LANE_CTL_STATUS8_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS8_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS8_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS8_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS8_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS8_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS8_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS8_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS8_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS8_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS8_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS8_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS8_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS8_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS8_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS8_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS8_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS8_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS8_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS8_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #78 of fxr_top - FXR_CFG_LANE_CTL_STATUS9
* Margin Lane Control Status 9.
*/
#define FXR_CFG_LANE_CTL_STATUS9					(FXR_CONFIG_CSRS + 0x0000000001E4)
#define FXR_CFG_LANE_CTL_STATUS9_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS9_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS9_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS9_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS9_USAGE_MODEL_STAT_SHIFT			22
#define FXR_CFG_LANE_CTL_STATUS9_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS9_USAGE_MODEL_STAT_SMASK			0x400000ull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_TYPE_STAT_SHIFT			19
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_TYPE_STAT_SMASK			0x380000ull
#define FXR_CFG_LANE_CTL_STATUS9_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS9_RECIEVER_NUM_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS9_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS9_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS9_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS9_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS9_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS9_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS9_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS9_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS9_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS9_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS9_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #79 of fxr_top - FXR_CFG_LANE_CTL_STATUS10
* Margin Lane Control Status 10.
*/
#define FXR_CFG_LANE_CTL_STATUS10					(FXR_CONFIG_CSRS + 0x0000000001E8)
#define FXR_CFG_LANE_CTL_STATUS10_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS10_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS10_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS10_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS10_USAGE_MODEL_STAT_SHIFT		22
#define FXR_CFG_LANE_CTL_STATUS10_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS10_USAGE_MODEL_STAT_SMASK		0x400000ull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_TYPE_STAT_SHIFT		19
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_TYPE_STAT_SMASK		0x380000ull
#define FXR_CFG_LANE_CTL_STATUS10_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS10_RECIEVER_NUM_STAT_MASK		0x7ull
#define FXR_CFG_LANE_CTL_STATUS10_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS10_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS10_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS10_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS10_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS10_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS10_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS10_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS10_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS10_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS10_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #80 of fxr_top - FXR_CFG_LANE_CTL_STATUS11
* Margin Lane Control Status 11.
*/
#define FXR_CFG_LANE_CTL_STATUS11					(FXR_CONFIG_CSRS + 0x0000000001EC)
#define FXR_CFG_LANE_CTL_STATUS11_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS11_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS11_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS11_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS11_USAGE_MODEL_STAT_SHIFT		22
#define FXR_CFG_LANE_CTL_STATUS11_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS11_USAGE_MODEL_STAT_SMASK		0x400000ull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_TYPE_STAT_SHIFT		19
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_TYPE_STAT_SMASK		0x380000ull
#define FXR_CFG_LANE_CTL_STATUS11_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS11_RECIEVER_NUM_STAT_MASK		0x7ull
#define FXR_CFG_LANE_CTL_STATUS11_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS11_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS11_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS11_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS11_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS11_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS11_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS11_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS11_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS11_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS11_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #81 of fxr_top - FXR_CFG_LANE_CTL_STATUS12
* Margin Lane Control Status 12.
*/
#define FXR_CFG_LANE_CTL_STATUS12					(FXR_CONFIG_CSRS + 0x0000000001F0)
#define FXR_CFG_LANE_CTL_STATUS12_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS12_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS12_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS12_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS12_USAGE_MODEL_STAT_SHIFT		22
#define FXR_CFG_LANE_CTL_STATUS12_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS12_USAGE_MODEL_STAT_SMASK		0x400000ull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_TYPE_STAT_SHIFT		19
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_TYPE_STAT_SMASK		0x380000ull
#define FXR_CFG_LANE_CTL_STATUS12_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS12_RECIEVER_NUM_STAT_MASK		0x7ull
#define FXR_CFG_LANE_CTL_STATUS12_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS12_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS12_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS12_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS12_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS12_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS12_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS12_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS12_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS12_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS12_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #82 of fxr_top - FXR_CFG_LANE_CTL_STATUS13
* Margin Lane Control Status 13.
*/
#define FXR_CFG_LANE_CTL_STATUS13					(FXR_CONFIG_CSRS + 0x0000000001F4)
#define FXR_CFG_LANE_CTL_STATUS13_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS13_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS13_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS13_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS13_USAGE_MODEL_STAT_SHIFT		22
#define FXR_CFG_LANE_CTL_STATUS13_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS13_USAGE_MODEL_STAT_SMASK		0x400000ull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_TYPE_STAT_SHIFT		19
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_TYPE_STAT_SMASK		0x380000ull
#define FXR_CFG_LANE_CTL_STATUS13_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS13_RECIEVER_NUM_STAT_MASK		0x7ull
#define FXR_CFG_LANE_CTL_STATUS13_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS13_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS13_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS13_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS13_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS13_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS13_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS13_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS13_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS13_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS13_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #83 of fxr_top - FXR_CFG_LANE_CTL_STATUS14
* Margin Lane Control Status 14
*/
#define FXR_CFG_LANE_CTL_STATUS14					(FXR_CONFIG_CSRS + 0x0000000001F8)
#define FXR_CFG_LANE_CTL_STATUS14_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS14_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS14_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS14_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS14_USAGE_MODEL_STAT_SHIFT		22
#define FXR_CFG_LANE_CTL_STATUS14_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS14_USAGE_MODEL_STAT_SMASK		0x400000ull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_TYPE_STAT_SHIFT		19
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_TYPE_STAT_SMASK		0x380000ull
#define FXR_CFG_LANE_CTL_STATUS14_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS14_RECIEVER_NUM_STAT_MASK		0x7ull
#define FXR_CFG_LANE_CTL_STATUS14_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS14_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS14_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS14_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS14_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS14_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS14_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS14_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS14_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS14_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS14_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #84 of fxr_top - FXR_CFG_LANE_CTL_STATUS15
* Margin Lane Control Status 15
*/
#define FXR_CFG_LANE_CTL_STATUS15					(FXR_CONFIG_CSRS + 0x0000000001FC)
#define FXR_CFG_LANE_CTL_STATUS15_RESETCSR				0x00009C38ull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_PAYLOAD_STAT_SHIFT		24
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_PAYLOAD_STAT_MASK		0xFFull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_PAYLOAD_STAT_SMASK		0xFF000000ull
#define FXR_CFG_LANE_CTL_STATUS15_RESERVED_23_SHIFT			23
#define FXR_CFG_LANE_CTL_STATUS15_RESERVED_23_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS15_RESERVED_23_SMASK			0x800000ull
#define FXR_CFG_LANE_CTL_STATUS15_USAGE_MODEL_STAT_SHIFT		22
#define FXR_CFG_LANE_CTL_STATUS15_USAGE_MODEL_STAT_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS15_USAGE_MODEL_STAT_SMASK		0x400000ull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_TYPE_STAT_SHIFT		19
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_TYPE_STAT_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_TYPE_STAT_SMASK		0x380000ull
#define FXR_CFG_LANE_CTL_STATUS15_RECIEVER_NUM_STAT_SHIFT		16
#define FXR_CFG_LANE_CTL_STATUS15_RECIEVER_NUM_STAT_MASK		0x7ull
#define FXR_CFG_LANE_CTL_STATUS15_RECIEVER_NUM_STAT_SMASK		0x70000ull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_PAYLOAD_SHIFT			8
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_PAYLOAD_MASK			0xFFull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_PAYLOAD_SMASK			0xFF00ull
#define FXR_CFG_LANE_CTL_STATUS15_RESERVED_7_SHIFT			7
#define FXR_CFG_LANE_CTL_STATUS15_RESERVED_7_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS15_RESERVED_7_SMASK			0x80ull
#define FXR_CFG_LANE_CTL_STATUS15_USAGE_MODEL_SHIFT			6
#define FXR_CFG_LANE_CTL_STATUS15_USAGE_MODEL_MASK			0x1ull
#define FXR_CFG_LANE_CTL_STATUS15_USAGE_MODEL_SMASK			0x40ull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_TYPE_SHIFT			3
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_TYPE_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS15_MARGIN_TYPE_SMASK			0x38ull
#define FXR_CFG_LANE_CTL_STATUS15_RECEIVER_NUMBER_SHIFT			0
#define FXR_CFG_LANE_CTL_STATUS15_RECEIVER_NUMBER_MASK			0x7ull
#define FXR_CFG_LANE_CTL_STATUS15_RECEIVER_NUMBER_SMASK			0x7ull
/*
* Table #85 of fxr_top - FXR_CFG_TPH_EXT_CAPABILITY
* TPH Extended Capability.
*/
#define FXR_CFG_TPH_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000200)
#define FXR_CFG_TPH_EXT_CAPABILITY_RESETCSR				0x28C10017ull
#define FXR_CFG_TPH_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT		20
#define FXR_CFG_TPH_EXT_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_TPH_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK		0xFFF00000ull
#define FXR_CFG_TPH_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_TPH_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_CFG_TPH_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_TPH_EXT_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_TPH_EXT_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_TPH_EXT_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #86 of fxr_top - FXR_CFG_TPH_REQ_CAPABILITY
* TPH Requester Capability.
*/
#define FXR_CFG_TPH_REQ_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000204)
#define FXR_CFG_TPH_REQ_CAPABILITY_RESETCSR				0x00000005ull
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_31_27_SHIFT			27
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_31_27_MASK			0x1Full
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_31_27_SMASK			0xF8000000ull
#define FXR_CFG_TPH_REQ_CAPABILITY_ST_TABLE_SIZE_SHIFT			16
#define FXR_CFG_TPH_REQ_CAPABILITY_ST_TABLE_SIZE_MASK			0x7FFull
#define FXR_CFG_TPH_REQ_CAPABILITY_ST_TABLE_SIZE_SMASK			0x7FF0000ull
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_15_11_SHIFT			11
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_15_11_MASK			0x1Full
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_15_11_SMASK			0xF800ull
#define FXR_CFG_TPH_REQ_CAPABILITY_ST_TABLE_LOC_SHIFT			9
#define FXR_CFG_TPH_REQ_CAPABILITY_ST_TABLE_LOC_MASK			0x3ull
#define FXR_CFG_TPH_REQ_CAPABILITY_ST_TABLE_LOC_SMASK			0x600ull
#define FXR_CFG_TPH_REQ_CAPABILITY_EXTENDED_TPH_SHIFT			8
#define FXR_CFG_TPH_REQ_CAPABILITY_EXTENDED_TPH_MASK			0x1ull
#define FXR_CFG_TPH_REQ_CAPABILITY_EXTENDED_TPH_SMASK			0x100ull
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_7_3_SHIFT			3
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_7_3_MASK			0x1Full
#define FXR_CFG_TPH_REQ_CAPABILITY_RESERVED_7_3_SMASK			0xF8ull
#define FXR_CFG_TPH_REQ_CAPABILITY_DEVICE_SPEC_SHIFT			2
#define FXR_CFG_TPH_REQ_CAPABILITY_DEVICE_SPEC_MASK			0x1ull
#define FXR_CFG_TPH_REQ_CAPABILITY_DEVICE_SPEC_SMASK			0x4ull
#define FXR_CFG_TPH_REQ_CAPABILITY_INT_VEC_SHIFT			1
#define FXR_CFG_TPH_REQ_CAPABILITY_INT_VEC_MASK				0x1ull
#define FXR_CFG_TPH_REQ_CAPABILITY_INT_VEC_SMASK			0x2ull
#define FXR_CFG_TPH_REQ_CAPABILITY_NO_ST_MODE_SHIFT			0
#define FXR_CFG_TPH_REQ_CAPABILITY_NO_ST_MODE_MASK			0x1ull
#define FXR_CFG_TPH_REQ_CAPABILITY_NO_ST_MODE_SMASK			0x1ull
/*
* Table #87 of fxr_top - FXR_CFG_TPH_REQ_CONTROL
* TPH Requester Control.
*/
#define FXR_CFG_TPH_REQ_CONTROL						(FXR_CONFIG_CSRS + 0x000000000208)
#define FXR_CFG_TPH_REQ_CONTROL_RESETCSR				0x00000000ull
#define FXR_CFG_TPH_REQ_CONTROL_RESERVED_31_10_SHIFT			10
#define FXR_CFG_TPH_REQ_CONTROL_RESERVED_31_10_MASK			0x3FFFFFull
#define FXR_CFG_TPH_REQ_CONTROL_RESERVED_31_10_SMASK			0xFFFFFC00ull
#define FXR_CFG_TPH_REQ_CONTROL_CTRL_REQ_EN_SHIFT			8
#define FXR_CFG_TPH_REQ_CONTROL_CTRL_REQ_EN_MASK			0x3ull
#define FXR_CFG_TPH_REQ_CONTROL_CTRL_REQ_EN_SMASK			0x300ull
#define FXR_CFG_TPH_REQ_CONTROL_RESERVED_7_3_SHIFT			3
#define FXR_CFG_TPH_REQ_CONTROL_RESERVED_7_3_MASK			0x1Full
#define FXR_CFG_TPH_REQ_CONTROL_RESERVED_7_3_SMASK			0xF8ull
#define FXR_CFG_TPH_REQ_CONTROL_ST_MODE_SELECT_SHIFT			0
#define FXR_CFG_TPH_REQ_CONTROL_ST_MODE_SELECT_MASK			0x7ull
#define FXR_CFG_TPH_REQ_CONTROL_ST_MODE_SELECT_SMASK			0x7ull
/*
* Table #88 of fxr_top - FXR_CFG_TPH_ST_TABLE
* TPH ST Table.
*/
#define FXR_CFG_TPH_ST_TABLE						(FXR_CONFIG_CSRS + 0x00000000020C)
#define FXR_CFG_TPH_ST_TABLE_RESETCSR					0x00000000ull
#define FXR_CFG_TPH_ST_TABLE_RESERVED_31_16_SHIFT			16
#define FXR_CFG_TPH_ST_TABLE_RESERVED_31_16_MASK			0xFFFFull
#define FXR_CFG_TPH_ST_TABLE_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_CFG_TPH_ST_TABLE_ST_TABLE_HIGHER_SHIFT			8
#define FXR_CFG_TPH_ST_TABLE_ST_TABLE_HIGHER_MASK			0xFFull
#define FXR_CFG_TPH_ST_TABLE_ST_TABLE_HIGHER_SMASK			0xFF00ull
#define FXR_CFG_TPH_ST_TABLE_ST_TABLE_LOWER_SHIFT			0
#define FXR_CFG_TPH_ST_TABLE_ST_TABLE_LOWER_MASK			0xFFull
#define FXR_CFG_TPH_ST_TABLE_ST_TABLE_LOWER_SMASK			0xFFull
/*
* Table #89 of fxr_top - FXR_CFG_LTR_CAPABILITY
* LTR Reporting Capability.
*/
#define FXR_CFG_LTR_CAPABILITY						(FXR_CONFIG_CSRS + 0x00000000028C)
#define FXR_CFG_LTR_CAPABILITY_RESETCSR					0x29410018ull
#define FXR_CFG_LTR_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_CFG_LTR_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_CFG_LTR_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_CFG_LTR_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_CFG_LTR_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_CFG_LTR_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_CFG_LTR_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_CFG_LTR_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_CFG_LTR_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #90 of fxr_top - FXR_CFG_SNOOP_LATENCY
* Snoop Latency.
*/
#define FXR_CFG_SNOOP_LATENCY						(FXR_CONFIG_CSRS + 0x000000000290)
#define FXR_CFG_SNOOP_LATENCY_RESETCSR					0x00000000ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_31_29_SHIFT			29
#define FXR_CFG_SNOOP_LATENCY_RESERVED_31_29_MASK			0x7ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_31_29_SMASK			0xE0000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_SHIFT			26
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_MASK			0x7ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_SMASK			0x1C000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_SHIFT			16
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_MASK			0x3FFull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_SMASK			0x3FF0000ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_15_13_SHIFT			13
#define FXR_CFG_SNOOP_LATENCY_RESERVED_15_13_MASK			0x7ull
#define FXR_CFG_SNOOP_LATENCY_RESERVED_15_13_SMASK			0xE000ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_SHIFT			10
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_MASK			0x7ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_SMASK			0x1C00ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_SHIFT			0
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_MASK			0x3FFull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_SMASK			0x3FFull
/*
* Table #91 of fxr_top - FXR_RASDP_EXT_CAPABILITY
* VSEC RAS Extended Capability.
*/
#define FXR_RASDP_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x000000000294)
#define FXR_RASDP_EXT_CAPABILITY_RESETCSR				0x2CC1000Bull
#define FXR_RASDP_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_RASDP_EXT_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_RASDP_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_RASDP_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_RASDP_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_RASDP_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_RASDP_EXT_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_RASDP_EXT_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_RASDP_EXT_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #92 of fxr_top - FXR_RASDP_VENDOR_SPECIFIC
* Vendor Specific Header.
*/
#define FXR_RASDP_VENDOR_SPECIFIC					(FXR_CONFIG_CSRS + 0x000000000298)
#define FXR_RASDP_VENDOR_SPECIFIC_RESETCSR				0x02610001ull
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_LENGTH_SHIFT			20
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_LENGTH_MASK			0xFFFull
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_LENGTH_SMASK			0xFFF00000ull
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_REV_SHIFT			16
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_REV_MASK				0xFull
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_REV_SMASK			0xF0000ull
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_ID_SHIFT				0
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_ID_MASK				0xFFFFull
#define FXR_RASDP_VENDOR_SPECIFIC_VSEC_ID_SMASK				0xFFFFull
/*
* Table #93 of fxr_top - FXR_RASDP_ERR_PROT_CTL
* ECC error correction control.
*/
#define FXR_RASDP_ERR_PROT_CTL						(FXR_CONFIG_CSRS + 0x00000000029C)
#define FXR_RASDP_ERR_PROT_CTL_RESETCSR					0x00000000ull
#define FXR_RASDP_ERR_PROT_CTL_RESERVED_31_23_SHIFT			23
#define FXR_RASDP_ERR_PROT_CTL_RESERVED_31_23_MASK			0x1FFull
#define FXR_RASDP_ERR_PROT_CTL_RESERVED_31_23_SMASK			0xFF800000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_ADM_RX_SHIFT			22
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_ADM_RX_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_ADM_RX_SMASK			0x400000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER3_RX_SHIFT			21
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER3_RX_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER3_RX_SMASK			0x200000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER2_RX_SHIFT			20
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER2_RX_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER2_RX_SMASK			0x100000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_DMA_READ_SHIFT			19
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_DMA_READ_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_DMA_READ_SMASK			0x80000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_IBR_SHIFT		18
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_IBR_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_IBR_SMASK		0x40000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_IBC_SHIFT		17
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_IBC_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_IBC_SMASK		0x20000ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_RX_SHIFT				16
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_RX_MASK				0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_RX_SMASK				0x10000ull
#define FXR_RASDP_ERR_PROT_CTL_RESERVED_15_7_SHIFT			7
#define FXR_RASDP_ERR_PROT_CTL_RESERVED_15_7_MASK			0x1FFull
#define FXR_RASDP_ERR_PROT_CTL_RESERVED_15_7_SMASK			0xFF80ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_ADM_TX_SHIFT			6
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_ADM_TX_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_ADM_TX_SMASK			0x40ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER3_TX_SHIFT			5
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER3_TX_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER3_TX_SMASK			0x20ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER2_TX_SHIFT			4
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER2_TX_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_LAYER2_TX_SMASK			0x10ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_DMA_WRITE_SHIFT			3
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_DMA_WRITE_MASK			0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_DMA_WRITE_SMASK			0x8ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_OUTBOUND_SHIFT		2
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_OUTBOUND_MASK		0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_OUTBOUND_SMASK		0x4ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_MASTER_SHIFT		1
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_MASTER_MASK		0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_AXI_BRG_MASTER_SMASK		0x2ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_TX_SHIFT				0
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_TX_MASK				0x1ull
#define FXR_RASDP_ERR_PROT_CTL_DISABLE_TX_SMASK				0x1ull
/*
* Table #94 of fxr_top - FXR_RASDP_CORR_CNTR_CTL
* Corrected error (1bit ECC) counter selection and control.This is a viewport 
* control register. Setting the CORR_CNTR_SELECT_REGION and CORR_CNTR_SELECT 
* fields in this register determine the counter data returned by the 
* #%%#FXR_RASDP_CORR_CNT_REPORT#%%# viewport data register.
*/
#define FXR_RASDP_CORR_CNTR_CTL						(FXR_CONFIG_CSRS + 0x0000000002A0)
#define FXR_RASDP_CORR_CNTR_CTL_RESETCSR				0x00000010ull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CNTR_SELECT_SHIFT			24
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CNTR_SELECT_MASK			0xFFull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CNTR_SELECT_SMASK			0xFF000000ull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CNTR_SELECT_REGION_SHIFT		20
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CNTR_SELECT_REGION_MASK		0xFull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CNTR_SELECT_REGION_SMASK		0xF00000ull
#define FXR_RASDP_CORR_CNTR_CTL_RESERVED_19_5_SHIFT			5
#define FXR_RASDP_CORR_CNTR_CTL_RESERVED_19_5_MASK			0x7FFFull
#define FXR_RASDP_CORR_CNTR_CTL_RESERVED_19_5_SMASK			0xFFFE0ull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_EN_CNTRS_SHIFT			4
#define FXR_RASDP_CORR_CNTR_CTL_CORR_EN_CNTRS_MASK			0x1ull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_EN_CNTRS_SMASK			0x10ull
#define FXR_RASDP_CORR_CNTR_CTL_RESERVED_3_1_SHIFT			1
#define FXR_RASDP_CORR_CNTR_CTL_RESERVED_3_1_MASK			0x7ull
#define FXR_RASDP_CORR_CNTR_CTL_RESERVED_3_1_SMASK			0xEull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CLEAR_CNTRS_SHIFT			0
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CLEAR_CNTRS_MASK			0x1ull
#define FXR_RASDP_CORR_CNTR_CTL_CORR_CLEAR_CNTRS_SMASK			0x1ull
/*
* Table #95 of fxr_top - FXR_RASDP_CORR_CNT_REPORT
* Corrected error (1-bit ECC) counter data. This viewport register returns the 
* counter data selected by the CORR_CNTR_SELECT_REGION and CORR_CNTR_SELECT 
* fields in the #%%#FXR_RASDP_CORR_CNTR_CTL#%%# register.
*/
#define FXR_RASDP_CORR_CNT_REPORT					(FXR_CONFIG_CSRS + 0x0000000002A4)
#define FXR_RASDP_CORR_CNT_REPORT_RESETCSR				0x00000000ull
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SELECT_SHIFT		24
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SELECT_MASK			0xFFull
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SELECT_SMASK		0xFF000000ull
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SELECT_REGION_SHIFT		20
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SELECT_REGION_MASK		0xFull
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SELECT_REGION_SMASK		0xF00000ull
#define FXR_RASDP_CORR_CNT_REPORT_RESERVED_19_8_SHIFT			8
#define FXR_RASDP_CORR_CNT_REPORT_RESERVED_19_8_MASK			0xFFFull
#define FXR_RASDP_CORR_CNT_REPORT_RESERVED_19_8_SMASK			0xFFF00ull
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SHIFT			0
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_MASK			0xFFull
#define FXR_RASDP_CORR_CNT_REPORT_CORR_CNTR_SMASK			0xFFull
/*
* Table #96 of fxr_top - FXR_RASDP_UNCORR_CNTR_CTL
* Uncorrected error (2bit ECC) counter selection and control.This is a viewport 
* control register. Setting the UNCORR_CNTR_SELECT_REGION and UNCORR_CNTR_SELECT 
* fields in this register determine the counter data returned by the 
* #%%#FXR_RASDP_UNCORR_CNT_REPORT#%%# viewport data register.
*/
#define FXR_RASDP_UNCORR_CNTR_CTL					(FXR_CONFIG_CSRS + 0x0000000002A8)
#define FXR_RASDP_UNCORR_CNTR_CTL_RESETCSR				0x00000010ull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CNTR_SELECT_SHIFT		24
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CNTR_SELECT_MASK		0xFFull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CNTR_SELECT_SMASK		0xFF000000ull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CNTR_SELECT_REGION_SHIFT	20
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CNTR_SELECT_REGION_MASK	0xFull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CNTR_SELECT_REGION_SMASK	0xF00000ull
#define FXR_RASDP_UNCORR_CNTR_CTL_RESERVED_19_5_SHIFT			5
#define FXR_RASDP_UNCORR_CNTR_CTL_RESERVED_19_5_MASK			0x7FFFull
#define FXR_RASDP_UNCORR_CNTR_CTL_RESERVED_19_5_SMASK			0xFFFE0ull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_EN_CNTRS_SHIFT			4
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_EN_CNTRS_MASK			0x1ull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_EN_CNTRS_SMASK			0x10ull
#define FXR_RASDP_UNCORR_CNTR_CTL_RESERVED_3_1_SHIFT			1
#define FXR_RASDP_UNCORR_CNTR_CTL_RESERVED_3_1_MASK			0x7ull
#define FXR_RASDP_UNCORR_CNTR_CTL_RESERVED_3_1_SMASK			0xEull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CLEAR_CNTRS_SHIFT		0
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CLEAR_CNTRS_MASK		0x1ull
#define FXR_RASDP_UNCORR_CNTR_CTL_UNCORR_CLEAR_CNTRS_SMASK		0x1ull
/*
* Table #97 of fxr_top - FXR_RASDP_UNCORR_CNT_REPORT
* Uncorrected error (2bit ECC) counter data. This viewport register returns the 
* counter data selected by the UNCORR_CNTR_SELECT_REGION and UNCORR_CNTR_SELECT 
* fields in the #%%#FXR_RASDP_UNCORR_CNTR_CTL#%%# register
*/
#define FXR_RASDP_UNCORR_CNT_REPORT					(FXR_CONFIG_CSRS + 0x0000000002AC)
#define FXR_RASDP_UNCORR_CNT_REPORT_RESETCSR				0x00000000ull
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SELECT_SHIFT		24
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SELECT_MASK		0xFFull
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SELECT_SMASK		0xFF000000ull
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SELECT_REGION_SHIFT	20
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SELECT_REGION_MASK	0xFull
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SELECT_REGION_SMASK	0xF00000ull
#define FXR_RASDP_UNCORR_CNT_REPORT_RESERVED_19_8_SHIFT			8
#define FXR_RASDP_UNCORR_CNT_REPORT_RESERVED_19_8_MASK			0xFFFull
#define FXR_RASDP_UNCORR_CNT_REPORT_RESERVED_19_8_SMASK			0xFFF00ull
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SHIFT			0
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_MASK			0xFFull
#define FXR_RASDP_UNCORR_CNT_REPORT_UNCORR_CNTR_SMASK			0xFFull
/*
* Table #98 of fxr_top - FXR_RASDP_ERR_INJ_CTL
* Error injection control for the following features:- 1-bit or 2-bit injection- 
* Continuous or fixed-number (n) injection modes- Global enable/disable- 
* Selectable location where injection occurs
*/
#define FXR_RASDP_ERR_INJ_CTL						(FXR_CONFIG_CSRS + 0x0000000002B0)
#define FXR_RASDP_ERR_INJ_CTL_RESETCSR					0x00000000ull
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_31_24_SHIFT			24
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_31_24_MASK			0xFFull
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_31_24_SMASK			0xFF000000ull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_LOC_SHIFT			16
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_LOC_MASK			0xFFull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_LOC_SMASK			0xFF0000ull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_COUNT_SHIFT			8
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_COUNT_MASK			0xFFull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_COUNT_SMASK			0xFF00ull
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_7_6_SHIFT			6
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_7_6_MASK				0x3ull
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_7_6_SMASK			0xC0ull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_TYPE_SHIFT			4
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_TYPE_MASK			0x3ull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_TYPE_SMASK			0x30ull
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_3_1_SHIFT			1
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_3_1_MASK				0x7ull
#define FXR_RASDP_ERR_INJ_CTL_RESERVED_3_1_SMASK			0xEull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_EN_SHIFT			0
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_EN_MASK				0x1ull
#define FXR_RASDP_ERR_INJ_CTL_ERROR_INJ_EN_SMASK			0x1ull
/*
* Table #99 of fxr_top - FXR_RASDP_CORR_ERR_LOC
* Corrected error locations.
*/
#define FXR_RASDP_CORR_ERR_LOC						(FXR_CONFIG_CSRS + 0x0000000002B4)
#define FXR_RASDP_CORR_ERR_LOC_RESETCSR					0x00000000ull
#define FXR_RASDP_CORR_ERR_LOC_LOC_LAST_CORR_ERROR_SHIFT		24
#define FXR_RASDP_CORR_ERR_LOC_LOC_LAST_CORR_ERROR_MASK			0xFFull
#define FXR_RASDP_CORR_ERR_LOC_LOC_LAST_CORR_ERROR_SMASK		0xFF000000ull
#define FXR_RASDP_CORR_ERR_LOC_REG_LAST_CORR_ERROR_SHIFT		20
#define FXR_RASDP_CORR_ERR_LOC_REG_LAST_CORR_ERROR_MASK			0xFull
#define FXR_RASDP_CORR_ERR_LOC_REG_LAST_CORR_ERROR_SMASK		0xF00000ull
#define FXR_RASDP_CORR_ERR_LOC_RESERVED_19_16_SHIFT			16
#define FXR_RASDP_CORR_ERR_LOC_RESERVED_19_16_MASK			0xFull
#define FXR_RASDP_CORR_ERR_LOC_RESERVED_19_16_SMASK			0xF0000ull
#define FXR_RASDP_CORR_ERR_LOC_LOC_FIRST_CORR_ERROR_SHIFT		8
#define FXR_RASDP_CORR_ERR_LOC_LOC_FIRST_CORR_ERROR_MASK		0xFFull
#define FXR_RASDP_CORR_ERR_LOC_LOC_FIRST_CORR_ERROR_SMASK		0xFF00ull
#define FXR_RASDP_CORR_ERR_LOC_REG_FIRST_CORR_ERROR_SHIFT		4
#define FXR_RASDP_CORR_ERR_LOC_REG_FIRST_CORR_ERROR_MASK		0xFull
#define FXR_RASDP_CORR_ERR_LOC_REG_FIRST_CORR_ERROR_SMASK		0xF0ull
#define FXR_RASDP_CORR_ERR_LOC_RESERVED_3_0_SHIFT			0
#define FXR_RASDP_CORR_ERR_LOC_RESERVED_3_0_MASK			0xFull
#define FXR_RASDP_CORR_ERR_LOC_RESERVED_3_0_SMASK			0xFull
/*
* Table #100 of fxr_top - FXR_RASDP_UNCORR_ERR_LOC
* Uncorrected error locations.
*/
#define FXR_RASDP_UNCORR_ERR_LOC					(FXR_CONFIG_CSRS + 0x0000000002B8)
#define FXR_RASDP_UNCORR_ERR_LOC_RESETCSR				0x00000000ull
#define FXR_RASDP_UNCORR_ERR_LOC_LOC_LAST_UNCORR_ERROR_SHIFT		24
#define FXR_RASDP_UNCORR_ERR_LOC_LOC_LAST_UNCORR_ERROR_MASK		0xFFull
#define FXR_RASDP_UNCORR_ERR_LOC_LOC_LAST_UNCORR_ERROR_SMASK		0xFF000000ull
#define FXR_RASDP_UNCORR_ERR_LOC_REG_LAST_UNCORR_ERROR_SHIFT		20
#define FXR_RASDP_UNCORR_ERR_LOC_REG_LAST_UNCORR_ERROR_MASK		0xFull
#define FXR_RASDP_UNCORR_ERR_LOC_REG_LAST_UNCORR_ERROR_SMASK		0xF00000ull
#define FXR_RASDP_UNCORR_ERR_LOC_RESERVED_19_16_SHIFT			16
#define FXR_RASDP_UNCORR_ERR_LOC_RESERVED_19_16_MASK			0xFull
#define FXR_RASDP_UNCORR_ERR_LOC_RESERVED_19_16_SMASK			0xF0000ull
#define FXR_RASDP_UNCORR_ERR_LOC_LOC_FIRST_UNCORR_ERROR_SHIFT		8
#define FXR_RASDP_UNCORR_ERR_LOC_LOC_FIRST_UNCORR_ERROR_MASK		0xFFull
#define FXR_RASDP_UNCORR_ERR_LOC_LOC_FIRST_UNCORR_ERROR_SMASK		0xFF00ull
#define FXR_RASDP_UNCORR_ERR_LOC_REG_FIRST_UNCORR_ERROR_SHIFT		4
#define FXR_RASDP_UNCORR_ERR_LOC_REG_FIRST_UNCORR_ERROR_MASK		0xFull
#define FXR_RASDP_UNCORR_ERR_LOC_REG_FIRST_UNCORR_ERROR_SMASK		0xF0ull
#define FXR_RASDP_UNCORR_ERR_LOC_RESERVED_3_0_SHIFT			0
#define FXR_RASDP_UNCORR_ERR_LOC_RESERVED_3_0_MASK			0xFull
#define FXR_RASDP_UNCORR_ERR_LOC_RESERVED_3_0_SMASK			0xFull
/*
* Table #101 of fxr_top - FXR_RASDP_ERR_MODE_EN
* RASDP error mode enable.
*/
#define FXR_RASDP_ERR_MODE_EN						(FXR_CONFIG_CSRS + 0x0000000002BC)
#define FXR_RASDP_ERR_MODE_EN_RESETCSR					0x00000001ull
#define FXR_RASDP_ERR_MODE_EN_RESERVED_31_2_SHIFT			2
#define FXR_RASDP_ERR_MODE_EN_RESERVED_31_2_MASK			0x3FFFFFFFull
#define FXR_RASDP_ERR_MODE_EN_RESERVED_31_2_SMASK			0xFFFFFFFCull
#define FXR_RASDP_ERR_MODE_EN_AUTO_LINK_DOWN_EN_SHIFT			1
#define FXR_RASDP_ERR_MODE_EN_AUTO_LINK_DOWN_EN_MASK			0x1ull
#define FXR_RASDP_ERR_MODE_EN_AUTO_LINK_DOWN_EN_SMASK			0x2ull
#define FXR_RASDP_ERR_MODE_EN_ERROR_MODE_EN_SHIFT			0
#define FXR_RASDP_ERR_MODE_EN_ERROR_MODE_EN_MASK			0x1ull
#define FXR_RASDP_ERR_MODE_EN_ERROR_MODE_EN_SMASK			0x1ull
/*
* Table #102 of fxr_top - FXR_RASDP_ERR_MODE_CLEAR
* Exit RASDP error mode.
*/
#define FXR_RASDP_ERR_MODE_CLEAR					(FXR_CONFIG_CSRS + 0x0000000002C0)
#define FXR_RASDP_ERR_MODE_CLEAR_RESETCSR				0x00000000ull
#define FXR_RASDP_ERR_MODE_CLEAR_RESERVED_31_1_SHIFT			1
#define FXR_RASDP_ERR_MODE_CLEAR_RESERVED_31_1_MASK			0x7FFFFFFFull
#define FXR_RASDP_ERR_MODE_CLEAR_RESERVED_31_1_SMASK			0xFFFFFFFEull
#define FXR_RASDP_ERR_MODE_CLEAR_ERROR_MODE_CLEAR_SHIFT			0
#define FXR_RASDP_ERR_MODE_CLEAR_ERROR_MODE_CLEAR_MASK			0x1ull
#define FXR_RASDP_ERR_MODE_CLEAR_ERROR_MODE_CLEAR_SMASK			0x1ull
/*
* Table #103 of fxr_top - FXR_RASDP_RAM_ADDR_CORR_ERR
* .RAM Address where a corrected error (1-bit ECC) has been detected.
*/
#define FXR_RASDP_RAM_ADDR_CORR_ERR					(FXR_CONFIG_CSRS + 0x0000000002C4)
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RESETCSR				0x00000000ull
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RAM_INDEX_CORR_ERROR_SHIFT		28
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RAM_INDEX_CORR_ERROR_MASK		0xFull
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RAM_INDEX_CORR_ERROR_SMASK		0xF0000000ull
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RESERVED_27_SHIFT			27
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RESERVED_27_MASK			0x1ull
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RESERVED_27_SMASK			0x8000000ull
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RAM_ADDR_CORR_ERROR_SHIFT		0
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RAM_ADDR_CORR_ERROR_MASK		0x7FFFFFFull
#define FXR_RASDP_RAM_ADDR_CORR_ERR_RAM_ADDR_CORR_ERROR_SMASK		0x7FFFFFFull
/*
* Table #104 of fxr_top - FXR_RASDP_RAM_ADDR_UNCORR_ERR
* .RAM Address where an uncorrected error (1-bit ECC) has been 
* detected.
*/
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR					(FXR_CONFIG_CSRS + 0x0000000002C8)
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RESETCSR				0x00000000ull
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RAM_INDEX_UNCORR_ERROR_SHIFT	28
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RAM_INDEX_UNCORR_ERROR_MASK	0xFull
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RAM_INDEX_UNCORR_ERROR_SMASK	0xF0000000ull
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RESERVED_27_SHIFT			27
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RESERVED_27_MASK			0x1ull
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RESERVED_27_SMASK			0x8000000ull
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RAM_ADDR_UNCORR_ERROR_SHIFT	0
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RAM_ADDR_UNCORR_ERROR_MASK	0x7FFFFFFull
#define FXR_RASDP_RAM_ADDR_UNCORR_ERR_RAM_ADDR_UNCORR_ERROR_SMASK	0x7FFFFFFull
/*
* Table #105 of fxr_top - FXR_DLINK_EXT_CAPABILITY
* Data Link Extended Capability.
*/
#define FXR_DLINK_EXT_CAPABILITY					(FXR_CONFIG_CSRS + 0x0000000002CC)
#define FXR_DLINK_EXT_CAPABILITY_RESETCSR				0x2D810025ull
#define FXR_DLINK_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_DLINK_EXT_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_DLINK_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_DLINK_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_DLINK_EXT_CAPABILITY_CAP_VERSION_MASK			0xFull
#define FXR_DLINK_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_DLINK_EXT_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_DLINK_EXT_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_DLINK_EXT_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #106 of fxr_top - FXR_DLINK_FEATURE_CAPABILITY
* Data Link Feature Capabilities. .
*/
#define FXR_DLINK_FEATURE_CAPABILITY					(FXR_CONFIG_CSRS + 0x0000000002D0)
#define FXR_DLINK_FEATURE_CAPABILITY_RESETCSR				0x80000001ull
#define FXR_DLINK_FEATURE_CAPABILITY_DL_EXCHANGE_EN_SHIFT		31
#define FXR_DLINK_FEATURE_CAPABILITY_DL_EXCHANGE_EN_MASK		0x1ull
#define FXR_DLINK_FEATURE_CAPABILITY_DL_EXCHANGE_EN_SMASK		0x80000000ull
#define FXR_DLINK_FEATURE_CAPABILITY_RESERVED_30_23_SHIFT		23
#define FXR_DLINK_FEATURE_CAPABILITY_RESERVED_30_23_MASK		0xFFull
#define FXR_DLINK_FEATURE_CAPABILITY_RESERVED_30_23_SMASK		0x7F800000ull
#define FXR_DLINK_FEATURE_CAPABILITY_FUTURE_SUPPORT_SHIFT		1
#define FXR_DLINK_FEATURE_CAPABILITY_FUTURE_SUPPORT_MASK		0x3FFFFFull
#define FXR_DLINK_FEATURE_CAPABILITY_FUTURE_SUPPORT_SMASK		0x7FFFFEull
#define FXR_DLINK_FEATURE_CAPABILITY_SCALED_FLOW_CNTL_SHIFT		0
#define FXR_DLINK_FEATURE_CAPABILITY_SCALED_FLOW_CNTL_MASK		0x1ull
#define FXR_DLINK_FEATURE_CAPABILITY_SCALED_FLOW_CNTL_SMASK		0x1ull
/*
* Table #107 of fxr_top - FXR_DLINK_FEATURE_STATUS
* Data Link Feature Status Register .
*/
#define FXR_DLINK_FEATURE_STATUS					(FXR_CONFIG_CSRS + 0x0000000002D4)
#define FXR_DLINK_FEATURE_STATUS_RESETCSR				0x00000000ull
#define FXR_DLINK_FEATURE_STATUS_DL_STATUS_VALID_SHIFT			31
#define FXR_DLINK_FEATURE_STATUS_DL_STATUS_VALID_MASK			0x1ull
#define FXR_DLINK_FEATURE_STATUS_DL_STATUS_VALID_SMASK			0x80000000ull
#define FXR_DLINK_FEATURE_STATUS_RESERVED_30_23_SHIFT			23
#define FXR_DLINK_FEATURE_STATUS_RESERVED_30_23_MASK			0xFFull
#define FXR_DLINK_FEATURE_STATUS_RESERVED_30_23_SMASK			0x7F800000ull
#define FXR_DLINK_FEATURE_STATUS_REMOTE_DL_SUPPORTED_SHIFT		0
#define FXR_DLINK_FEATURE_STATUS_REMOTE_DL_SUPPORTED_MASK		0x7FFFFFull
#define FXR_DLINK_FEATURE_STATUS_REMOTE_DL_SUPPORTED_SMASK		0x7FFFFFull
/*
* Table #108 of fxr_top - FXR_PTM_EXT_CAPABILITY
* Precision Time Measurement Extended Capability Header.
*/
#define FXR_PTM_EXT_CAPABILITY						(FXR_CONFIG_CSRS + 0x0000000002D8)
#define FXR_PTM_EXT_CAPABILITY_RESETCSR					0x2E41001Full
#define FXR_PTM_EXT_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_PTM_EXT_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_PTM_EXT_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_PTM_EXT_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_PTM_EXT_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_PTM_EXT_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_PTM_EXT_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_PTM_EXT_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_PTM_EXT_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #109 of fxr_top - FXR_PTM_CAPABILITY
* PTM Capabilities. .
*/
#define FXR_PTM_CAPABILITY						(FXR_CONFIG_CSRS + 0x0000000002DC)
#define FXR_PTM_CAPABILITY_RESETCSR					0x00000001ull
#define FXR_PTM_CAPABILITY_RESERVED_31_3_SHIFT				3
#define FXR_PTM_CAPABILITY_RESERVED_31_3_MASK				0x1FFFFFFFull
#define FXR_PTM_CAPABILITY_RESERVED_31_3_SMASK				0xFFFFFFF8ull
#define FXR_PTM_CAPABILITY_PTM_ROOT_CAP_SHIFT				2
#define FXR_PTM_CAPABILITY_PTM_ROOT_CAP_MASK				0x1ull
#define FXR_PTM_CAPABILITY_PTM_ROOT_CAP_SMASK				0x4ull
#define FXR_PTM_CAPABILITY_PTM_RES_CAP_SHIFT				1
#define FXR_PTM_CAPABILITY_PTM_RES_CAP_MASK				0x1ull
#define FXR_PTM_CAPABILITY_PTM_RES_CAP_SMASK				0x2ull
#define FXR_PTM_CAPABILITY_PTM_REQ_CAP_SHIFT				0
#define FXR_PTM_CAPABILITY_PTM_REQ_CAP_MASK				0x1ull
#define FXR_PTM_CAPABILITY_PTM_REQ_CAP_SMASK				0x1ull
/*
* Table #110 of fxr_top - FXR_PTM_CONTROL
* PTM Control.
*/
#define FXR_PTM_CONTROL							(FXR_CONFIG_CSRS + 0x0000000002E0)
#define FXR_PTM_CONTROL_RESETCSR					0x00000000ull
#define FXR_PTM_CONTROL_RESERVED_31_16_SHIFT				16
#define FXR_PTM_CONTROL_RESERVED_31_16_MASK				0xFFFFull
#define FXR_PTM_CONTROL_RESERVED_31_16_SMASK				0xFFFF0000ull
#define FXR_PTM_CONTROL_EFF_GRAN_SHIFT					8
#define FXR_PTM_CONTROL_EFF_GRAN_MASK					0xFFull
#define FXR_PTM_CONTROL_EFF_GRAN_SMASK					0xFF00ull
#define FXR_PTM_CONTROL_RESERVED_7_2_SHIFT				2
#define FXR_PTM_CONTROL_RESERVED_7_2_MASK				0x3Full
#define FXR_PTM_CONTROL_RESERVED_7_2_SMASK				0xFCull
#define FXR_PTM_CONTROL_ROOT_SELECT_SHIFT				1
#define FXR_PTM_CONTROL_ROOT_SELECT_MASK				0x1ull
#define FXR_PTM_CONTROL_ROOT_SELECT_SMASK				0x2ull
#define FXR_PTM_CONTROL_PTM_ENABLE_SHIFT				0
#define FXR_PTM_CONTROL_PTM_ENABLE_MASK					0x1ull
#define FXR_PTM_CONTROL_PTM_ENABLE_SMASK				0x1ull
/*
* Table #111 of fxr_top - FXR_PTM_REQ_CAPABILITY
* Precision Time Measurement Requester Capability Header.
*/
#define FXR_PTM_REQ_CAPABILITY						(FXR_CONFIG_CSRS + 0x0000000002E4)
#define FXR_PTM_REQ_CAPABILITY_RESETCSR					0x0001000Bull
#define FXR_PTM_REQ_CAPABILITY_NEXT_CAPABILITY_SHIFT			20
#define FXR_PTM_REQ_CAPABILITY_NEXT_CAPABILITY_MASK			0xFFFull
#define FXR_PTM_REQ_CAPABILITY_NEXT_CAPABILITY_SMASK			0xFFF00000ull
#define FXR_PTM_REQ_CAPABILITY_CAP_VERSION_SHIFT			16
#define FXR_PTM_REQ_CAPABILITY_CAP_VERSION_MASK				0xFull
#define FXR_PTM_REQ_CAPABILITY_CAP_VERSION_SMASK			0xF0000ull
#define FXR_PTM_REQ_CAPABILITY_CAP_ID_SHIFT				0
#define FXR_PTM_REQ_CAPABILITY_CAP_ID_MASK				0xFFFFull
#define FXR_PTM_REQ_CAPABILITY_CAP_ID_SMASK				0xFFFFull
/*
* Table #112 of fxr_top - FXR_PTM_REQ_HEADER
* PTM Requester VSEC Header.
*/
#define FXR_PTM_REQ_HEADER						(FXR_CONFIG_CSRS + 0x0000000002E8)
#define FXR_PTM_REQ_HEADER_RESETCSR					0x05410003ull
#define FXR_PTM_REQ_HEADER_REQ_VSEC_LENGTH_SHIFT			20
#define FXR_PTM_REQ_HEADER_REQ_VSEC_LENGTH_MASK				0xFFFull
#define FXR_PTM_REQ_HEADER_REQ_VSEC_LENGTH_SMASK			0xFFF00000ull
#define FXR_PTM_REQ_HEADER_REQ_VSEC_REV_SHIFT				16
#define FXR_PTM_REQ_HEADER_REQ_VSEC_REV_MASK				0xFull
#define FXR_PTM_REQ_HEADER_REQ_VSEC_REV_SMASK				0xF0000ull
#define FXR_PTM_REQ_HEADER_REQ_VSEC_ID_SHIFT				0
#define FXR_PTM_REQ_HEADER_REQ_VSEC_ID_MASK				0xFFFFull
#define FXR_PTM_REQ_HEADER_REQ_VSEC_ID_SMASK				0xFFFFull
/*
* Table #113 of fxr_top - FXR_PTM_REQ_CONTROL
* PTM Requester VSEC Control.
*/
#define FXR_PTM_REQ_CONTROL						(FXR_CONFIG_CSRS + 0x0000000002EC)
#define FXR_PTM_REQ_CONTROL_RESETCSR					0x00000900ull
#define FXR_PTM_REQ_CONTROL_RESERVED_31_16_SHIFT			16
#define FXR_PTM_REQ_CONTROL_RESERVED_31_16_MASK				0xFFFFull
#define FXR_PTM_REQ_CONTROL_RESERVED_31_16_SMASK			0xFFFF0000ull
#define FXR_PTM_REQ_CONTROL_REQ_LONG_TIMER_SHIFT			8
#define FXR_PTM_REQ_CONTROL_REQ_LONG_TIMER_MASK				0xFFull
#define FXR_PTM_REQ_CONTROL_REQ_LONG_TIMER_SMASK			0xFF00ull
#define FXR_PTM_REQ_CONTROL_RESERVED_7_3_SHIFT				3
#define FXR_PTM_REQ_CONTROL_RESERVED_7_3_MASK				0x1Full
#define FXR_PTM_REQ_CONTROL_RESERVED_7_3_SMASK				0xF8ull
#define FXR_PTM_REQ_CONTROL_REQ_FAST_TIMERS_SHIFT			2
#define FXR_PTM_REQ_CONTROL_REQ_FAST_TIMERS_MASK			0x1ull
#define FXR_PTM_REQ_CONTROL_REQ_FAST_TIMERS_SMASK			0x4ull
#define FXR_PTM_REQ_CONTROL_REQ_START_UPDATE_SHIFT			1
#define FXR_PTM_REQ_CONTROL_REQ_START_UPDATE_MASK			0x1ull
#define FXR_PTM_REQ_CONTROL_REQ_START_UPDATE_SMASK			0x2ull
#define FXR_PTM_REQ_CONTROL_REQ_AUTO_UPDATE_ENABLED_SHIFT		0
#define FXR_PTM_REQ_CONTROL_REQ_AUTO_UPDATE_ENABLED_MASK		0x1ull
#define FXR_PTM_REQ_CONTROL_REQ_AUTO_UPDATE_ENABLED_SMASK		0x1ull
/*
* Table #114 of fxr_top - FXR_PTM_REQ_STATUS
* PTM Requester VSEC Status.
*/
#define FXR_PTM_REQ_STATUS						(FXR_CONFIG_CSRS + 0x0000000002F0)
#define FXR_PTM_REQ_STATUS_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_STATUS_RESERVED_31_2_SHIFT				2
#define FXR_PTM_REQ_STATUS_RESERVED_31_2_MASK				0x3FFFFFFFull
#define FXR_PTM_REQ_STATUS_RESERVED_31_2_SMASK				0xFFFFFFFCull
#define FXR_PTM_REQ_STATUS_REQ_MAN_UPDATE_ALLOWED_SHIFT			1
#define FXR_PTM_REQ_STATUS_REQ_MAN_UPDATE_ALLOWED_MASK			0x1ull
#define FXR_PTM_REQ_STATUS_REQ_MAN_UPDATE_ALLOWED_SMASK			0x2ull
#define FXR_PTM_REQ_STATUS_REQ_CONTEXT_VALID_SHIFT			0
#define FXR_PTM_REQ_STATUS_REQ_CONTEXT_VALID_MASK			0x1ull
#define FXR_PTM_REQ_STATUS_REQ_CONTEXT_VALID_SMASK			0x1ull
/*
* Table #115 of fxr_top - FXR_PTM_REQ_LOCAL_LSB
* PTM Requester VSEC Local Clock LSB.
*/
#define FXR_PTM_REQ_LOCAL_LSB						(FXR_CONFIG_CSRS + 0x0000000002F4)
#define FXR_PTM_REQ_LOCAL_LSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_LOCAL_LSB_REQ_LOCAL_LSB_SHIFT			0
#define FXR_PTM_REQ_LOCAL_LSB_REQ_LOCAL_LSB_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_LOCAL_LSB_REQ_LOCAL_LSB_SMASK			0xFFFFFFFFull
/*
* Table #116 of fxr_top - FXR_PTM_REQ_LOCAL_MSB
* PTM Requester VSEC Local Clock MSB.
*/
#define FXR_PTM_REQ_LOCAL_MSB						(FXR_CONFIG_CSRS + 0x0000000002F8)
#define FXR_PTM_REQ_LOCAL_MSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_LOCAL_MSB_REQ_LOCAL_MSB_SHIFT			0
#define FXR_PTM_REQ_LOCAL_MSB_REQ_LOCAL_MSB_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_LOCAL_MSB_REQ_LOCAL_MSB_SMASK			0xFFFFFFFFull
/*
* Table #117 of fxr_top - FXR_PTM_REQ_T1_LSB
* PTM Requester VSEC T1 Timestamp LSB.
*/
#define FXR_PTM_REQ_T1_LSB						(FXR_CONFIG_CSRS + 0x0000000002FC)
#define FXR_PTM_REQ_T1_LSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T1_LSB_REQ_T1_LSB_SHIFT				0
#define FXR_PTM_REQ_T1_LSB_REQ_T1_LSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T1_LSB_REQ_T1_LSB_SMASK				0xFFFFFFFFull
/*
* Table #118 of fxr_top - FXR_PTM_REQ_T1_MSB
* PTM Requester VSEC T1 Timestamp MSB.
*/
#define FXR_PTM_REQ_T1_MSB						(FXR_CONFIG_CSRS + 0x000000000300)
#define FXR_PTM_REQ_T1_MSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T1_MSB_REQ_T1_MSB_SHIFT				0
#define FXR_PTM_REQ_T1_MSB_REQ_T1_MSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T1_MSB_REQ_T1_MSB_SMASK				0xFFFFFFFFull
/*
* Table #119 of fxr_top - FXR_PTM_REQ_T1P_LSB
* PTM Requester VSEC T1 Previous Timestamp LSB.
*/
#define FXR_PTM_REQ_T1P_LSB						(FXR_CONFIG_CSRS + 0x000000000304)
#define FXR_PTM_REQ_T1P_LSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T1P_LSB_REQ_T1P_LSB_SHIFT				0
#define FXR_PTM_REQ_T1P_LSB_REQ_T1P_LSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T1P_LSB_REQ_T1P_LSB_SMASK				0xFFFFFFFFull
/*
* Table #120 of fxr_top - FXR_PTM_REQ_T1P_MSB
* PTM Requester VSEC T1 Previous Timestamp MSB.
*/
#define FXR_PTM_REQ_T1P_MSB						(FXR_CONFIG_CSRS + 0x000000000308)
#define FXR_PTM_REQ_T1P_MSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T1P_MSB_REQ_T1P_MSB_SHIFT				0
#define FXR_PTM_REQ_T1P_MSB_REQ_T1P_MSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T1P_MSB_REQ_T1P_MSB_SMASK				0xFFFFFFFFull
/*
* Table #121 of fxr_top - FXR_PTM_REQ_T4_LSB
* PTM Requester VSEC T4 Timestamp LSB.
*/
#define FXR_PTM_REQ_T4_LSB						(FXR_CONFIG_CSRS + 0x00000000030C)
#define FXR_PTM_REQ_T4_LSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T4_LSB_REQ_T4_LSB_SHIFT				0
#define FXR_PTM_REQ_T4_LSB_REQ_T4_LSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T4_LSB_REQ_T4_LSB_SMASK				0xFFFFFFFFull
/*
* Table #122 of fxr_top - FXR_PTM_REQ_T4_MSB
* PTM Requester VSEC T4 Timestamp MSB.
*/
#define FXR_PTM_REQ_T4_MSB						(FXR_CONFIG_CSRS + 0x000000000310)
#define FXR_PTM_REQ_T4_MSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T4_MSB_REQ_T4_MSB_SHIFT				0
#define FXR_PTM_REQ_T4_MSB_REQ_T4_MSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T4_MSB_REQ_T4_MSB_SMASK				0xFFFFFFFFull
/*
* Table #123 of fxr_top - FXR_PTM_REQ_T4P_LSB
* PTM Requester VSEC T4 Previous Timestamp LSB.
*/
#define FXR_PTM_REQ_T4P_LSB						(FXR_CONFIG_CSRS + 0x000000000314)
#define FXR_PTM_REQ_T4P_LSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T4P_LSB_REQ_T4P_LSB_SHIFT				0
#define FXR_PTM_REQ_T4P_LSB_REQ_T4P_LSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T4P_LSB_REQ_T4P_LSB_SMASK				0xFFFFFFFFull
/*
* Table #124 of fxr_top - FXR_PTM_REQ_T4P_MSB
* PTM Requester VSEC T4 Previous Timestamp MSB.
*/
#define FXR_PTM_REQ_T4P_MSB						(FXR_CONFIG_CSRS + 0x000000000318)
#define FXR_PTM_REQ_T4P_MSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_T4P_MSB_REQ_T4P_MSB_SHIFT				0
#define FXR_PTM_REQ_T4P_MSB_REQ_T4P_MSB_MASK				0xFFFFFFFFull
#define FXR_PTM_REQ_T4P_MSB_REQ_T4P_MSB_SMASK				0xFFFFFFFFull
/*
* Table #125 of fxr_top - FXR_PTM_REQ_MASTER_LSB
* PTM Requester VSEC Master Time LSB.
*/
#define FXR_PTM_REQ_MASTER_LSB						(FXR_CONFIG_CSRS + 0x00000000031C)
#define FXR_PTM_REQ_MASTER_LSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_MASTER_LSB_REQ_MASTER_LSB_SHIFT			0
#define FXR_PTM_REQ_MASTER_LSB_REQ_MASTER_LSB_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_MASTER_LSB_REQ_MASTER_LSB_SMASK			0xFFFFFFFFull
/*
* Table #126 of fxr_top - FXR_PTM_REQ_MASTER_MSB
* PTM Requester VSEC Master Time MSB.
*/
#define FXR_PTM_REQ_MASTER_MSB						(FXR_CONFIG_CSRS + 0x000000000320)
#define FXR_PTM_REQ_MASTER_MSB_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_MASTER_MSB_REQ_MASTER_MSB_SHIFT			0
#define FXR_PTM_REQ_MASTER_MSB_REQ_MASTER_MSB_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_MASTER_MSB_REQ_MASTER_MSB_SMASK			0xFFFFFFFFull
/*
* Table #127 of fxr_top - FXR_PTM_REQ_PROP_DELAY
* PTM Requester VSEC Propagation Delay.
*/
#define FXR_PTM_REQ_PROP_DELAY						(FXR_CONFIG_CSRS + 0x000000000324)
#define FXR_PTM_REQ_PROP_DELAY_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_PROP_DELAY_REQ_PROP_DELAY_SHIFT			0
#define FXR_PTM_REQ_PROP_DELAY_REQ_PROP_DELAY_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_PROP_DELAY_REQ_PROP_DELAY_SMASK			0xFFFFFFFFull
/*
* Table #128 of fxr_top - FXR_PTM_REQ_MASTERT1_LSB
* PTM Requester VSEC Master Time at T1 LSB.
*/
#define FXR_PTM_REQ_MASTERT1_LSB					(FXR_CONFIG_CSRS + 0x000000000328)
#define FXR_PTM_REQ_MASTERT1_LSB_RESETCSR				0x00000000ull
#define FXR_PTM_REQ_MASTERT1_LSB_REQ_MASTERT1_LSB_SHIFT			0
#define FXR_PTM_REQ_MASTERT1_LSB_REQ_MASTERT1_LSB_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_MASTERT1_LSB_REQ_MASTERT1_LSB_SMASK			0xFFFFFFFFull
/*
* Table #129 of fxr_top - FXR_PTM_REQ_MASTERT1_MSB
* PTM Requester VSEC Master Time at T1 MSB.
*/
#define FXR_PTM_REQ_MASTERT1_MSB					(FXR_CONFIG_CSRS + 0x00000000032C)
#define FXR_PTM_REQ_MASTERT1_MSB_RESETCSR				0x00000000ull
#define FXR_PTM_REQ_MASTERT1_MSB_REQ_MASTERT1_MSB_SHIFT			0
#define FXR_PTM_REQ_MASTERT1_MSB_REQ_MASTERT1_MSB_MASK			0xFFFFFFFFull
#define FXR_PTM_REQ_MASTERT1_MSB_REQ_MASTERT1_MSB_SMASK			0xFFFFFFFFull
/*
* Table #130 of fxr_top - FXR_PTM_REQ_TX_LATENCY
* PTM Requester TX Latency.
*/
#define FXR_PTM_REQ_TX_LATENCY						(FXR_CONFIG_CSRS + 0x000000000330)
#define FXR_PTM_REQ_TX_LATENCY_RESETCSR					0x00000009ull
#define FXR_PTM_REQ_TX_LATENCY_RESERVED_31_12_SHIFT			12
#define FXR_PTM_REQ_TX_LATENCY_RESERVED_31_12_MASK			0xFFFFFull
#define FXR_PTM_REQ_TX_LATENCY_RESERVED_31_12_SMASK			0xFFFFF000ull
#define FXR_PTM_REQ_TX_LATENCY_REQ_TX_LATENCY_SHIFT			0
#define FXR_PTM_REQ_TX_LATENCY_REQ_TX_LATENCY_MASK			0xFFFull
#define FXR_PTM_REQ_TX_LATENCY_REQ_TX_LATENCY_SMASK			0xFFFull
/*
* Table #131 of fxr_top - FXR_PTM_REQ_RX_LATENCY
* PTM Requester RX Latency.
*/
#define FXR_PTM_REQ_RX_LATENCY						(FXR_CONFIG_CSRS + 0x000000000334)
#define FXR_PTM_REQ_RX_LATENCY_RESETCSR					0x00000000ull
#define FXR_PTM_REQ_RX_LATENCY_RESERVED_31_12_SHIFT			12
#define FXR_PTM_REQ_RX_LATENCY_RESERVED_31_12_MASK			0xFFFFFull
#define FXR_PTM_REQ_RX_LATENCY_RESERVED_31_12_SMASK			0xFFFFF000ull
/*
* Table #132 of fxr_top - FXR_CFG_SPI_TX_DATA
* Contains the data to send to attached SPI device. Not accessible via 
* DBI
*/
#define FXR_CFG_SPI_TX_DATA_RESETCSR					0x00000000ull
#define FXR_CFG_SPI_TX_DATA_DATA_SHIFT					0
#define FXR_CFG_SPI_TX_DATA_DATA_MASK					0xFFFFFFFFull
#define FXR_CFG_SPI_TX_DATA_DATA_SMASK					0xFFFFFFFFull
/*
* Table #133 of fxr_top - FXR_STS_SPI_RX_DATA
* Contains the data received from attached SPI device.Not accessible via 
* DBI
*/
#define FXR_STS_SPI_RX_DATA_RESETCSR					0x00000000ull
#define FXR_STS_SPI_RX_DATA_DATA_SHIFT					0
#define FXR_STS_SPI_RX_DATA_DATA_MASK					0xFFFFFFFFull
#define FXR_STS_SPI_RX_DATA_DATA_SMASK					0xFFFFFFFFull
/*
* Table #134 of fxr_top - FXR_CFG_SPI_HEADER
* Contains the header to send to the device. Typically include a one byte 
* instruction and possibly a 3-byte
*/
#define FXR_CFG_SPI_HEADER_RESETCSR					0x00000000ull
#define FXR_CFG_SPI_HEADER_DATA_SHIFT					0
#define FXR_CFG_SPI_HEADER_DATA_MASK					0xFFFFFFFFull
#define FXR_CFG_SPI_HEADER_DATA_SMASK					0xFFFFFFFFull
/*
* Table #135 of fxr_top - FXR_CFG_SPI_CTRL
* Control access to SPI device. All values can be set simultaneously with the 
* command.
*/
#define FXR_CFG_SPI_CTRL_RESETCSR					0x00000031ull
#define FXR_CFG_SPI_CTRL_RESERVED_31_27_SHIFT				27
#define FXR_CFG_SPI_CTRL_RESERVED_31_27_MASK				0x1Full
#define FXR_CFG_SPI_CTRL_RESERVED_31_27_SMASK				0xF8000000ull
#define FXR_CFG_SPI_CTRL_PIN_IO3_SHIFT					26
#define FXR_CFG_SPI_CTRL_PIN_IO3_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_PIN_IO3_SMASK					0x4000000ull
#define FXR_CFG_SPI_CTRL_PIN_IO2_SHIFT					25
#define FXR_CFG_SPI_CTRL_PIN_IO2_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_PIN_IO2_SMASK					0x2000000ull
#define FXR_CFG_SPI_CTRL_DIR_IO3_SHIFT					24
#define FXR_CFG_SPI_CTRL_DIR_IO3_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_DIR_IO3_SMASK					0x1000000ull
#define FXR_CFG_SPI_CTRL_DIR_IO2_SHIFT					23
#define FXR_CFG_SPI_CTRL_DIR_IO2_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_DIR_IO2_SMASK					0x800000ull
#define FXR_CFG_SPI_CTRL_SELECTED_SHIFT					22
#define FXR_CFG_SPI_CTRL_SELECTED_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_SELECTED_SMASK					0x400000ull
#define FXR_CFG_SPI_CTRL_BUSY_SHIFT					21
#define FXR_CFG_SPI_CTRL_BUSY_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_BUSY_SMASK					0x200000ull
#define FXR_CFG_SPI_CTRL_DATA_SHIFT_METHOD_SHIFT			19
#define FXR_CFG_SPI_CTRL_DATA_SHIFT_METHOD_MASK				0x3ull
#define FXR_CFG_SPI_CTRL_DATA_SHIFT_METHOD_SMASK			0x180000ull
#define FXR_CFG_SPI_CTRL_DATA_SIZE_SHIFT				17
#define FXR_CFG_SPI_CTRL_DATA_SIZE_MASK					0x3ull
#define FXR_CFG_SPI_CTRL_DATA_SIZE_SMASK				0x60000ull
#define FXR_CFG_SPI_CTRL_HEADER_SIZE_SHIFT				15
#define FXR_CFG_SPI_CTRL_HEADER_SIZE_MASK				0x3ull
#define FXR_CFG_SPI_CTRL_HEADER_SIZE_SMASK				0x18000ull
#define FXR_CFG_SPI_CTRL_COMMAND_SHIFT					11
#define FXR_CFG_SPI_CTRL_COMMAND_MASK					0xFull
#define FXR_CFG_SPI_CTRL_COMMAND_SMASK					0x7800ull
#define FXR_CFG_SPI_CTRL_ENABLE_SHIFT					10
#define FXR_CFG_SPI_CTRL_ENABLE_MASK					0x1ull
#define FXR_CFG_SPI_CTRL_ENABLE_SMASK					0x400ull
#define FXR_CFG_SPI_CTRL_FREQ_SHIFT					0
#define FXR_CFG_SPI_CTRL_FREQ_MASK					0x3FFull
#define FXR_CFG_SPI_CTRL_FREQ_SMASK					0x3FFull

#endif 		/* DEF_FXR_CONFIG_SW_DEF */
