
*** Running vivado
    with args -log registers.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source registers.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source registers.tcl -notrace
Command: synth_design -top registers -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48497 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.270 ; gain = 83.828 ; free physical = 252 ; free virtual = 10695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'registers' [/home/imbergam/Documents/4IR/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:49]
WARNING: [Synth 8-3848] Net QA in module/entity registers does not have driver. [/home/imbergam/Documents/4IR/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:44]
WARNING: [Synth 8-3848] Net QB in module/entity registers does not have driver. [/home/imbergam/Documents/4IR/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'registers' (1#1) [/home/imbergam/Documents/4IR/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:49]
WARNING: [Synth 8-3330] design registers has an empty top module
WARNING: [Synth 8-3331] design registers has unconnected port QA[7]
WARNING: [Synth 8-3331] design registers has unconnected port QA[6]
WARNING: [Synth 8-3331] design registers has unconnected port QA[5]
WARNING: [Synth 8-3331] design registers has unconnected port QA[4]
WARNING: [Synth 8-3331] design registers has unconnected port QA[3]
WARNING: [Synth 8-3331] design registers has unconnected port QA[2]
WARNING: [Synth 8-3331] design registers has unconnected port QA[1]
WARNING: [Synth 8-3331] design registers has unconnected port QA[0]
WARNING: [Synth 8-3331] design registers has unconnected port QB[7]
WARNING: [Synth 8-3331] design registers has unconnected port QB[6]
WARNING: [Synth 8-3331] design registers has unconnected port QB[5]
WARNING: [Synth 8-3331] design registers has unconnected port QB[4]
WARNING: [Synth 8-3331] design registers has unconnected port QB[3]
WARNING: [Synth 8-3331] design registers has unconnected port QB[2]
WARNING: [Synth 8-3331] design registers has unconnected port QB[1]
WARNING: [Synth 8-3331] design registers has unconnected port QB[0]
WARNING: [Synth 8-3331] design registers has unconnected port atA[3]
WARNING: [Synth 8-3331] design registers has unconnected port atA[2]
WARNING: [Synth 8-3331] design registers has unconnected port atA[1]
WARNING: [Synth 8-3331] design registers has unconnected port atA[0]
WARNING: [Synth 8-3331] design registers has unconnected port atB[3]
WARNING: [Synth 8-3331] design registers has unconnected port atB[2]
WARNING: [Synth 8-3331] design registers has unconnected port atB[1]
WARNING: [Synth 8-3331] design registers has unconnected port atB[0]
WARNING: [Synth 8-3331] design registers has unconnected port atW[3]
WARNING: [Synth 8-3331] design registers has unconnected port atW[2]
WARNING: [Synth 8-3331] design registers has unconnected port atW[1]
WARNING: [Synth 8-3331] design registers has unconnected port atW[0]
WARNING: [Synth 8-3331] design registers has unconnected port W
WARNING: [Synth 8-3331] design registers has unconnected port DATA[7]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[6]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[5]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[4]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[3]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[2]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[1]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[0]
WARNING: [Synth 8-3331] design registers has unconnected port RST
WARNING: [Synth 8-3331] design registers has unconnected port Clock
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.895 ; gain = 128.453 ; free physical = 260 ; free virtual = 10702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.895 ; gain = 128.453 ; free physical = 258 ; free virtual = 10700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.898 ; gain = 136.457 ; free physical = 256 ; free virtual = 10699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.906 ; gain = 144.465 ; free physical = 254 ; free virtual = 10697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design registers has an empty top module
WARNING: [Synth 8-3331] design registers has unconnected port QA[7]
WARNING: [Synth 8-3331] design registers has unconnected port QA[6]
WARNING: [Synth 8-3331] design registers has unconnected port QA[5]
WARNING: [Synth 8-3331] design registers has unconnected port QA[4]
WARNING: [Synth 8-3331] design registers has unconnected port QA[3]
WARNING: [Synth 8-3331] design registers has unconnected port QA[2]
WARNING: [Synth 8-3331] design registers has unconnected port QA[1]
WARNING: [Synth 8-3331] design registers has unconnected port QA[0]
WARNING: [Synth 8-3331] design registers has unconnected port QB[7]
WARNING: [Synth 8-3331] design registers has unconnected port QB[6]
WARNING: [Synth 8-3331] design registers has unconnected port QB[5]
WARNING: [Synth 8-3331] design registers has unconnected port QB[4]
WARNING: [Synth 8-3331] design registers has unconnected port QB[3]
WARNING: [Synth 8-3331] design registers has unconnected port QB[2]
WARNING: [Synth 8-3331] design registers has unconnected port QB[1]
WARNING: [Synth 8-3331] design registers has unconnected port QB[0]
WARNING: [Synth 8-3331] design registers has unconnected port atA[3]
WARNING: [Synth 8-3331] design registers has unconnected port atA[2]
WARNING: [Synth 8-3331] design registers has unconnected port atA[1]
WARNING: [Synth 8-3331] design registers has unconnected port atA[0]
WARNING: [Synth 8-3331] design registers has unconnected port atB[3]
WARNING: [Synth 8-3331] design registers has unconnected port atB[2]
WARNING: [Synth 8-3331] design registers has unconnected port atB[1]
WARNING: [Synth 8-3331] design registers has unconnected port atB[0]
WARNING: [Synth 8-3331] design registers has unconnected port atW[3]
WARNING: [Synth 8-3331] design registers has unconnected port atW[2]
WARNING: [Synth 8-3331] design registers has unconnected port atW[1]
WARNING: [Synth 8-3331] design registers has unconnected port atW[0]
WARNING: [Synth 8-3331] design registers has unconnected port W
WARNING: [Synth 8-3331] design registers has unconnected port DATA[7]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[6]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[5]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[4]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[3]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[2]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[1]
WARNING: [Synth 8-3331] design registers has unconnected port DATA[0]
WARNING: [Synth 8-3331] design registers has unconnected port RST
WARNING: [Synth 8-3331] design registers has unconnected port Clock
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 142 ; free virtual = 10565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 142 ; free virtual = 10564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 142 ; free virtual = 10564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10556
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.977 ; gain = 224.535 ; free physical = 133 ; free virtual = 10555
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.984 ; gain = 224.535 ; free physical = 136 ; free virtual = 10559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.047 ; gain = 329.230 ; free physical = 164 ; free virtual = 10534
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/imbergam/Documents/4IR/projet-info/processeur/processeur.runs/synth_1/registers.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file registers_utilization_synth.rpt -pb registers_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1513.059 ; gain = 0.000 ; free physical = 153 ; free virtual = 10514
INFO: [Common 17-206] Exiting Vivado at Wed May 10 12:16:32 2023...
