# SV Types
SVTypes is a library to pass on arbitarary length bit-vector and logic-vector to/from Verilog.

## Repository
* [Link](https://github.com/narenkn/svTypes.git)

## Running the example
The example is setup to use verilator as the simulator. VCS commandline is commented-out in the Makefile.

```bash
make t1
./obj_dir/t1
```

## Video
<iframe width="560" height="315" src="https://www.youtube.com/embed/rn-PFbWy4mE" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>

