-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MPSQ_makeThirdPatch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
    n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    n_patches_o_ap_vld : OUT STD_LOGIC;
    GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    GDn_points_ce0 : OUT STD_LOGIC;
    GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce0 : OUT STD_LOGIC;
    patches_superpoints_we0 : OUT STD_LOGIC;
    patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce1 : OUT STD_LOGIC;
    patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    lastPatchIndex : IN STD_LOGIC_VECTOR (7 downto 0);
    z_top_min : IN STD_LOGIC_VECTOR (31 downto 0);
    z_top_max : IN STD_LOGIC_VECTOR (31 downto 0);
    complementary_apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
    apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ppl : IN STD_LOGIC_VECTOR (31 downto 0);
    GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    GDarrayDecoded_ce0 : OUT STD_LOGIC;
    GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce0 : OUT STD_LOGIC;
    patches_parameters_we0 : OUT STD_LOGIC;
    patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce1 : OUT STD_LOGIC;
    patches_parameters_we1 : OUT STD_LOGIC;
    patches_parameters_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din4 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_ce : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_start : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_ready : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_done : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_idle : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din4 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_ce : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_start : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_ready : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_done : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_idle : IN STD_LOGIC );
end;


architecture behav of MPSQ_makeThirdPatch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (47 downto 0) := "000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (47 downto 0) := "000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (47 downto 0) := "000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (47 downto 0) := "000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (47 downto 0) := "000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (47 downto 0) := "000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (47 downto 0) := "000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (47 downto 0) := "000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (47 downto 0) := "001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (47 downto 0) := "010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (47 downto 0) := "100000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_FFF0BDC0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111100001011110111000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_24 : STD_LOGIC_VECTOR (11 downto 0) := "000000100100";
    constant ap_const_lv12_2A : STD_LOGIC_VECTOR (11 downto 0) := "000000101010";
    constant ap_const_lv12_1E : STD_LOGIC_VECTOR (11 downto 0) := "000000011110";
    constant ap_const_lv12_18 : STD_LOGIC_VECTOR (11 downto 0) := "000000011000";
    constant ap_const_lv32_11E1A2FF : STD_LOGIC_VECTOR (31 downto 0) := "00010001111000011010001011111111";
    constant ap_const_lv33_1FFFFFF9C : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111111111110011100";
    constant ap_const_lv33_32 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000110010";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_E4E1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000111001001110000111000000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal or_ln989_1_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln989_1_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln989_2_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal and_ln1064_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln927_fu_607_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln927_reg_1473 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln915_fu_612_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln915_reg_1479 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln927_fu_653_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln927_reg_1484 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln918_fu_659_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln918_reg_1492 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln918_fu_684_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln918_reg_1497 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln916_fu_690_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln916_reg_1505 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal original_topR_jL_V_reg_1533 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln919_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln919_reg_1540 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal patches_parameters_addr_13_reg_1549 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_14_reg_1554 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_15_reg_1559 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_16_reg_1564 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_12_reg_1569 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_17_reg_1574 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_18_reg_1579 : STD_LOGIC_VECTOR (11 downto 0);
    signal phitmp_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal original_topL_jL_V_3_reg_1589 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_reg_1596 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_reg_1600 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp4_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal complementary_topR_jR_V_3_reg_1609 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal and_ln929_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln929_reg_1616 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp3_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal complementary_topL_jR_V_3_reg_1625 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln886_4_reg_1632 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_1636 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp5_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal or_ln989_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln989_reg_1659 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln989_2_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln989_2_reg_1664 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal complementary_topR_jL_V_reg_1669 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal complementary_topL_jL_V_reg_1674 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftTop_fu_954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal horizontalShiftBottom_fu_958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln969_fu_995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shiftOriginal_1_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shiftOriginal_1_reg_1704 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_reg_1718 : STD_LOGIC_VECTOR (0 downto 0);
    signal newZtop_V_1_fu_1017_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newZtop_V_1_reg_1723 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln957_fu_1023_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln989_1_reg_1735 : STD_LOGIC_VECTOR (0 downto 0);
    signal loopCounter_2_fu_1048_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loopCounter_2_reg_1739 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln989_2_reg_1744 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln989_1_reg_1748 : STD_LOGIC_VECTOR (0 downto 0);
    signal shifted_Align_5_fu_1137_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shifted_Align_5_reg_1752 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln957_1_fu_1144_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln957_1_reg_1757 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1009_fu_1152_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1009_reg_1763 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_makePatch_alignedToLine_fu_493_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ppl_assign1_reg_1768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal add_ln1015_fu_1167_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1015_reg_1773 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal sub_ln1019_fu_1194_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1019_reg_1778 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1015_1_fu_1200_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1015_1_reg_1786 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal original_topL_jL_V_4_fu_1247_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jL_V_4_reg_1811 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jL_V_3_fu_1254_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jL_V_3_reg_1818 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_3_fu_1261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_3_reg_1825 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jL_V_3_fu_1268_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jL_V_3_reg_1831 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_4_fu_1275_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_4_reg_1837 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal complementary_topL_jR_V_4_fu_1282_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jR_V_4_reg_1843 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jR_V_3_fu_1289_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jR_V_3_reg_1849 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jR_V_3_fu_1296_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jR_V_3_reg_1856 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftTop_1_fu_1303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftTop_1_reg_1862 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftBottom_1_fu_1308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalShiftBottom_1_reg_1867 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_16_fu_1313_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_16_reg_1872 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal sext_ln215_17_fu_1316_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_17_reg_1877 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_18_fu_1319_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_18_reg_1882 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_19_fu_1322_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_19_reg_1887 : STD_LOGIC_VECTOR (32 downto 0);
    signal and_ln1064_reg_1898 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1066_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1066_reg_1902 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1068_fu_1446_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1068_reg_1906 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_makePatch_alignedToLine_fu_493_ap_start : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_ap_done : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_ap_idle : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_ap_ready : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_n_patches_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_GDn_points_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_patches_superpoints_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_GDarrayDecoded_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_GDarrayDecoded_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_patches_parameters_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_patches_parameters_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_493_patches_parameters_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getShadows_fu_516_ap_start : STD_LOGIC;
    signal grp_getShadows_fu_516_ap_done : STD_LOGIC;
    signal grp_getShadows_fu_516_ap_idle : STD_LOGIC;
    signal grp_getShadows_fu_516_ap_ready : STD_LOGIC;
    signal grp_getShadows_fu_516_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getShadows_fu_516_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_516_wp_superpoints : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_getShadows_fu_516_wp_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getShadows_fu_516_wp_parameters_ce0 : STD_LOGIC;
    signal grp_getShadows_fu_516_wp_parameters_we0 : STD_LOGIC;
    signal grp_getShadows_fu_516_wp_parameters_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getShadows_fu_516_wp_parameters_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getShadows_fu_516_wp_parameters_ce1 : STD_LOGIC;
    signal grp_getShadows_fu_516_wp_parameters_we1 : STD_LOGIC;
    signal grp_getShadows_fu_516_wp_parameters_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_getShadows_fu_516_wp_parameters_offset : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_delete_patch_fu_532_ap_start : STD_LOGIC;
    signal grp_delete_patch_fu_532_ap_done : STD_LOGIC;
    signal grp_delete_patch_fu_532_ap_idle : STD_LOGIC;
    signal grp_delete_patch_fu_532_ap_ready : STD_LOGIC;
    signal grp_delete_patch_fu_532_n_patches : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_delete_patch_fu_532_n_patches_ap_vld : STD_LOGIC;
    signal grp_delete_patch_fu_532_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_delete_patch_fu_532_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_delete_patch_fu_532_patches_superpoints_we0 : STD_LOGIC;
    signal grp_delete_patch_fu_532_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_delete_patch_fu_532_patches_superpoints_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_delete_patch_fu_532_patches_superpoints_ce1 : STD_LOGIC;
    signal grp_delete_patch_fu_532_index : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_delete_patch_fu_532_patches_parameters_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_delete_patch_fu_532_patches_parameters_V_ce0 : STD_LOGIC;
    signal grp_delete_patch_fu_532_patches_parameters_V_we0 : STD_LOGIC;
    signal grp_delete_patch_fu_532_patches_parameters_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_delete_patch_fu_532_patches_parameters_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_delete_patch_fu_532_patches_parameters_V_ce1 : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_264 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_83_reg_276 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal empty_84_reg_291 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal empty_85_reg_303 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ppl_assign_0_reg_317 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal icmp_ln1054_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_86_reg_327 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_87_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jR_V_reg_345 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jL_V_reg_355 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jL_V_1_reg_365 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jR_V_reg_375 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topR_jL_V_1_reg_385 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_topL_jL_V_1_reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topR_jR_V_1_reg_405 : STD_LOGIC_VECTOR (31 downto 0);
    signal original_topL_jR_V_1_reg_415 : STD_LOGIC_VECTOR (31 downto 0);
    signal newZtop_V_reg_425 : STD_LOGIC_VECTOR (31 downto 0);
    signal makeHorizontallyShiftedPatch_reg_437 : STD_LOGIC_VECTOR (0 downto 0);
    signal shifted_Align_2_reg_451 : STD_LOGIC_VECTOR (63 downto 0);
    signal loopCounter_reg_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln166_reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_tmp210_0_reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_493_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_getShadows_fu_516_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_delete_patch_fu_532_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_NS_fsm_state12 : STD_LOGIC;
    signal ap_NS_fsm_state17 : STD_LOGIC;
    signal ap_NS_fsm_state22 : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_NS_fsm_state25 : STD_LOGIC;
    signal ap_NS_fsm_state39 : STD_LOGIC;
    signal ap_NS_fsm_state43 : STD_LOGIC;
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln918_1_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln927_1_fu_716_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln932_fu_726_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln940_fu_736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln941_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln922_fu_756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln942_fu_766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln943_fu_776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1019_fu_1212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1020_fu_1222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1021_fu_1232_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1022_fu_1242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal horizontalOverlapBottom_V_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapBottom_V_1_fu_1399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_6_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal horizontalOverlapTop_V_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal horizontalOverlapTop_V_1_fu_1361_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln905_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal secondLastPatchIndex_fu_622_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_642_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_fu_635_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln927_fu_649_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal secondLastPatchIndex_1_fu_627_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_672_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_27_cast_fu_664_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln918_fu_680_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln918_fu_695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln927_fu_711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln932_fu_721_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln940_fu_731_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln941_fu_741_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln922_fu_751_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln942_fu_761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln943_fu_771_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln180_fu_789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_fu_803_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_11_fu_807_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_fu_803_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_11_fu_807_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_fu_810_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_25_fu_822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln180_4_fu_830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_12_fu_844_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_13_fu_848_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_12_fu_844_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_13_fu_848_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_9_fu_851_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln886_3_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln180_5_fu_877_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_14_fu_891_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_15_fu_895_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_14_fu_891_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_15_fu_895_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_10_fu_898_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_27_fu_910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln180_6_fu_918_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shifted_Align_fu_970_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_fu_970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln886_5_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shifted_Align_1_fu_988_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_fu_970_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shifted_Align_1_fu_988_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shiftOriginal_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i297_not_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1027_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln989_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1068_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln989_1_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln989_3_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln989_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln989_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln534_fu_1113_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln534_fu_1121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shifted_Align_3_fu_1125_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shifted_Align_4_fu_1131_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1009_fu_1148_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1015_fu_1159_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1019_fu_1174_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_29_cast_fu_1178_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_1186_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1015_fu_1163_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1019_fu_1207_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1020_fu_1217_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1021_fu_1227_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1022_fu_1237_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln215_20_fu_1331_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_21_fu_1339_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_11_fu_1334_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_12_fu_1342_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln878_7_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1037_fu_1353_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1037_1_fu_1357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln215_22_fu_1369_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln215_23_fu_1377_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_13_fu_1372_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_14_fu_1380_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln878_8_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1038_fu_1391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1038_1_fu_1395_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln886_6_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1068_fu_1440_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op352_call_state48 : BOOLEAN;
    signal ap_block_state48_on_subcall_done : BOOLEAN;
    signal ap_block_state31_on_subcall_done : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MPSQ_makePatch_alignedToLine IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        apexZ0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
        GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        GDarrayDecoded_ce0 : OUT STD_LOGIC;
        GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MPSQ_getShadows IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints : IN STD_LOGIC_VECTOR (8 downto 0);
        wp_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wp_parameters_ce0 : OUT STD_LOGIC;
        wp_parameters_we0 : OUT STD_LOGIC;
        wp_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wp_parameters_ce1 : OUT STD_LOGIC;
        wp_parameters_we1 : OUT STD_LOGIC;
        wp_parameters_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters_offset : IN STD_LOGIC_VECTOR (4 downto 0);
        zTopMin : IN STD_LOGIC_VECTOR (31 downto 0);
        zTopMax : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MPSQ_delete_patch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches : OUT STD_LOGIC_VECTOR (7 downto 0);
        n_patches_ap_vld : OUT STD_LOGIC;
        n_patches_read : IN STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce1 : OUT STD_LOGIC;
        patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        index : IN STD_LOGIC_VECTOR (8 downto 0);
        patches_parameters_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_V_ce0 : OUT STD_LOGIC;
        patches_parameters_V_we0 : OUT STD_LOGIC;
        patches_parameters_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_V_ce1 : OUT STD_LOGIC;
        patches_parameters_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MPSQ_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (2 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_makePatch_alignedToLine_fu_493 : component MPSQ_makePatch_alignedToLine
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makePatch_alignedToLine_fu_493_ap_start,
        ap_done => grp_makePatch_alignedToLine_fu_493_ap_done,
        ap_idle => grp_makePatch_alignedToLine_fu_493_ap_idle,
        ap_ready => grp_makePatch_alignedToLine_fu_493_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_makePatch_alignedToLine_fu_493_n_patches_o,
        n_patches_o_ap_vld => grp_makePatch_alignedToLine_fu_493_n_patches_o_ap_vld,
        GDn_points_address0 => grp_makePatch_alignedToLine_fu_493_GDn_points_address0,
        GDn_points_ce0 => grp_makePatch_alignedToLine_fu_493_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_makePatch_alignedToLine_fu_493_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_makePatch_alignedToLine_fu_493_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_makePatch_alignedToLine_fu_493_patches_superpoints_we0,
        patches_superpoints_d0 => grp_makePatch_alignedToLine_fu_493_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        apexZ0 => trunc_ln957_1_reg_1757,
        z_top => newZtop_V_1_reg_1723,
        p_read => ppl_assign_0_reg_317,
        leftRight => lnot_reg_1718,
        GDarrayDecoded_address0 => grp_makePatch_alignedToLine_fu_493_GDarrayDecoded_address0,
        GDarrayDecoded_ce0 => grp_makePatch_alignedToLine_fu_493_GDarrayDecoded_ce0,
        GDarrayDecoded_q0 => GDarrayDecoded_q0,
        patches_parameters_address0 => grp_makePatch_alignedToLine_fu_493_patches_parameters_address0,
        patches_parameters_ce0 => grp_makePatch_alignedToLine_fu_493_patches_parameters_ce0,
        patches_parameters_we0 => grp_makePatch_alignedToLine_fu_493_patches_parameters_we0,
        patches_parameters_d0 => grp_makePatch_alignedToLine_fu_493_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        ap_return => grp_makePatch_alignedToLine_fu_493_ap_return);

    grp_getShadows_fu_516 : component MPSQ_getShadows
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getShadows_fu_516_ap_start,
        ap_done => grp_getShadows_fu_516_ap_done,
        ap_idle => grp_getShadows_fu_516_ap_idle,
        ap_ready => grp_getShadows_fu_516_ap_ready,
        patches_superpoints_address0 => grp_getShadows_fu_516_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_getShadows_fu_516_patches_superpoints_ce0,
        patches_superpoints_q0 => patches_superpoints_q0,
        wp_superpoints => grp_getShadows_fu_516_wp_superpoints,
        wp_parameters_address0 => grp_getShadows_fu_516_wp_parameters_address0,
        wp_parameters_ce0 => grp_getShadows_fu_516_wp_parameters_ce0,
        wp_parameters_we0 => grp_getShadows_fu_516_wp_parameters_we0,
        wp_parameters_d0 => grp_getShadows_fu_516_wp_parameters_d0,
        wp_parameters_q0 => patches_parameters_q0,
        wp_parameters_address1 => grp_getShadows_fu_516_wp_parameters_address1,
        wp_parameters_ce1 => grp_getShadows_fu_516_wp_parameters_ce1,
        wp_parameters_we1 => grp_getShadows_fu_516_wp_parameters_we1,
        wp_parameters_d1 => grp_getShadows_fu_516_wp_parameters_d1,
        wp_parameters_offset => grp_getShadows_fu_516_wp_parameters_offset,
        zTopMin => z_top_min,
        zTopMax => z_top_max);

    grp_delete_patch_fu_532 : component MPSQ_delete_patch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_delete_patch_fu_532_ap_start,
        ap_done => grp_delete_patch_fu_532_ap_done,
        ap_idle => grp_delete_patch_fu_532_ap_idle,
        ap_ready => grp_delete_patch_fu_532_ap_ready,
        n_patches => grp_delete_patch_fu_532_n_patches,
        n_patches_ap_vld => grp_delete_patch_fu_532_n_patches_ap_vld,
        n_patches_read => reg_602,
        patches_superpoints_address0 => grp_delete_patch_fu_532_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_delete_patch_fu_532_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_delete_patch_fu_532_patches_superpoints_we0,
        patches_superpoints_d0 => grp_delete_patch_fu_532_patches_superpoints_d0,
        patches_superpoints_address1 => grp_delete_patch_fu_532_patches_superpoints_address1,
        patches_superpoints_ce1 => grp_delete_patch_fu_532_patches_superpoints_ce1,
        patches_superpoints_q1 => patches_superpoints_q1,
        index => grp_delete_patch_fu_532_index,
        patches_parameters_V_address0 => grp_delete_patch_fu_532_patches_parameters_V_address0,
        patches_parameters_V_ce0 => grp_delete_patch_fu_532_patches_parameters_V_ce0,
        patches_parameters_V_we0 => grp_delete_patch_fu_532_patches_parameters_V_we0,
        patches_parameters_V_d0 => grp_delete_patch_fu_532_patches_parameters_V_d0,
        patches_parameters_V_address1 => grp_delete_patch_fu_532_patches_parameters_V_address1,
        patches_parameters_V_ce1 => grp_delete_patch_fu_532_patches_parameters_V_ce1,
        patches_parameters_V_q1 => patches_parameters_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_delete_patch_fu_532_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_delete_patch_fu_532_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                    grp_delete_patch_fu_532_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_delete_patch_fu_532_ap_ready = ap_const_logic_1)) then 
                    grp_delete_patch_fu_532_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_getShadows_fu_516_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getShadows_fu_516_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_getShadows_fu_516_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getShadows_fu_516_ap_ready = ap_const_logic_1)) then 
                    grp_getShadows_fu_516_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makePatch_alignedToLine_fu_493_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makePatch_alignedToLine_fu_493_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_makePatch_alignedToLine_fu_493_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makePatch_alignedToLine_fu_493_ap_ready = ap_const_logic_1)) then 
                    grp_makePatch_alignedToLine_fu_493_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_NS_fsm_state43) and ((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state29))) or ((shiftOriginal_1_reg_1704 = ap_const_lv1_1) and (ap_const_logic_1 = ap_NS_fsm_state39) and (ap_const_logic_1 = ap_CS_fsm_state38)) or ((ap_const_logic_1 = ap_NS_fsm_state25) and ((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) or ((icmp_ln878_4_fu_904_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_NS_fsm_state22) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_logic_1 = ap_NS_fsm_state17) and (ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = and_ln929_fu_863_p2)) or ((icmp_ln878_2_fu_816_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_NS_fsm_state12) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_1 = and_ln919_fu_705_p2)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state25) and ((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp210_0_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                agg_tmp210_0_reg_482 <= newZtop_V_1_reg_1723;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_const_lv1_0 = and_ln989_2_fu_1062_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln989_1_fu_1101_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))))) then 
                agg_tmp210_0_reg_482 <= newZtop_V_reg_425;
            end if; 
        end if;
    end process;

    complementary_topL_jL_V_1_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                complementary_topL_jL_V_1_reg_395 <= complementary_topL_jL_V_3_reg_1831;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                complementary_topL_jL_V_1_reg_395 <= complementary_topL_jL_V_reg_1674;
            end if; 
        end if;
    end process;

    complementary_topL_jR_V_reg_375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                complementary_topL_jR_V_reg_375 <= complementary_topL_jR_V_4_reg_1843;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                complementary_topL_jR_V_reg_375 <= complementary_topL_jR_V_3_reg_1625;
            end if; 
        end if;
    end process;

    complementary_topR_jL_V_1_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                complementary_topR_jL_V_1_reg_385 <= complementary_topR_jL_V_3_reg_1825;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                complementary_topR_jL_V_1_reg_385 <= complementary_topR_jL_V_reg_1669;
            end if; 
        end if;
    end process;

    complementary_topR_jR_V_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                complementary_topR_jR_V_reg_345 <= complementary_topR_jR_V_4_reg_1837;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                complementary_topR_jR_V_reg_345 <= complementary_topR_jR_V_3_reg_1609;
            end if; 
        end if;
    end process;

    empty_83_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln878_2_reg_1600 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((grp_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                empty_83_reg_276 <= ap_const_lv1_1;
            elsif (((icmp_ln878_2_reg_1600 = ap_const_lv1_1) and (icmp_ln886_2_reg_1596 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                empty_83_reg_276 <= phitmp4_fu_838_p2;
            end if; 
        end if;
    end process;

    empty_84_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_0 = and_ln929_reg_1616))) then 
                empty_84_reg_291 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (ap_const_lv1_1 = and_ln929_reg_1616))) then 
                empty_84_reg_291 <= phitmp3_fu_885_p2;
            end if; 
        end if;
    end process;

    empty_85_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln878_4_reg_1636 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((grp_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
                empty_85_reg_303 <= ap_const_lv1_1;
            elsif (((icmp_ln878_4_reg_1636 = ap_const_lv1_1) and (icmp_ln886_4_reg_1632 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                empty_85_reg_303 <= phitmp5_fu_926_p2;
            end if; 
        end if;
    end process;

    empty_86_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                empty_86_reg_327 <= horizontalShiftBottom_1_reg_1867;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                empty_86_reg_327 <= horizontalShiftBottom_fu_958_p2;
            end if; 
        end if;
    end process;

    empty_87_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                empty_87_reg_336 <= horizontalShiftTop_1_reg_1862;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                empty_87_reg_336 <= horizontalShiftTop_fu_954_p2;
            end if; 
        end if;
    end process;

    empty_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = and_ln919_reg_1540))) then 
                empty_reg_264 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln919_reg_1540))) then 
                empty_reg_264 <= phitmp_fu_797_p2;
            end if; 
        end if;
    end process;

    horizontalOverlapBottom_V_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                horizontalOverlapBottom_V_fu_116 <= ap_const_lv32_FFF0BDC0;
            elsif (((icmp_ln878_6_fu_1325_p2 = ap_const_lv1_1) and (shiftOriginal_1_reg_1704 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                horizontalOverlapBottom_V_fu_116 <= horizontalOverlapBottom_V_1_fu_1399_p3;
            end if; 
        end if;
    end process;

    horizontalOverlapTop_V_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                horizontalOverlapTop_V_fu_120 <= ap_const_lv32_FFF0BDC0;
            elsif (((icmp_ln878_6_fu_1325_p2 = ap_const_lv1_1) and (shiftOriginal_1_reg_1704 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                horizontalOverlapTop_V_fu_120 <= horizontalOverlapTop_V_1_fu_1361_p3;
            end if; 
        end if;
    end process;

    loopCounter_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                loopCounter_reg_460 <= loopCounter_2_reg_1739;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                loopCounter_reg_460 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    makeHorizontallyShiftedPatch_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                makeHorizontallyShiftedPatch_reg_437 <= ap_const_lv1_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                makeHorizontallyShiftedPatch_reg_437 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    newZtop_V_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                newZtop_V_reg_425 <= newZtop_V_1_reg_1723;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                newZtop_V_reg_425 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    original_topL_jL_V_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                original_topL_jL_V_reg_355 <= original_topL_jL_V_4_reg_1811;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                original_topL_jL_V_reg_355 <= original_topL_jL_V_3_reg_1589;
            end if; 
        end if;
    end process;

    original_topL_jR_V_1_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                original_topL_jR_V_1_reg_415 <= original_topL_jR_V_3_reg_1856;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                original_topL_jR_V_1_reg_415 <= patches_parameters_q1;
            end if; 
        end if;
    end process;

    original_topR_jL_V_1_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                original_topR_jL_V_1_reg_365 <= original_topR_jL_V_3_reg_1818;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                original_topR_jL_V_1_reg_365 <= original_topR_jL_V_reg_1533;
            end if; 
        end if;
    end process;

    original_topR_jR_V_1_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                original_topR_jR_V_1_reg_405 <= original_topR_jR_V_3_reg_1849;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                original_topR_jR_V_1_reg_405 <= patches_parameters_q0;
            end if; 
        end if;
    end process;

    phi_ln166_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                phi_ln166_reg_472 <= trunc_ln957_1_reg_1757;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_const_lv1_0 = and_ln989_2_fu_1062_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln989_1_fu_1101_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))))) then 
                phi_ln166_reg_472 <= trunc_ln957_fu_1023_p1;
            end if; 
        end if;
    end process;

    ppl_assign_0_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                ppl_assign_0_reg_317 <= ppl_assign1_reg_1768;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                ppl_assign_0_reg_317 <= ppl;
            end if; 
        end if;
    end process;

    shifted_Align_2_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                shifted_Align_2_reg_451 <= shifted_Align_5_reg_1752;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                shifted_Align_2_reg_451 <= sext_ln969_fu_995_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln1009_reg_1763 <= add_ln1009_fu_1152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                add_ln1015_1_reg_1786 <= add_ln1015_1_fu_1200_p2;
                add_ln1015_reg_1773 <= add_ln1015_fu_1167_p2;
                    sub_ln1019_reg_1778(11 downto 3) <= sub_ln1019_fu_1194_p2(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                and_ln1064_reg_1898 <= and_ln1064_fu_1429_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                and_ln919_reg_1540 <= and_ln919_fu_705_p2;
                original_topR_jL_V_reg_1533 <= patches_parameters_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                and_ln929_reg_1616 <= and_ln929_fu_863_p2;
                complementary_topR_jR_V_3_reg_1609 <= patches_parameters_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))) then
                and_ln989_1_reg_1748 <= and_ln989_1_fu_1101_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0))) then
                and_ln989_2_reg_1744 <= and_ln989_2_fu_1062_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                complementary_topL_jL_V_3_reg_1831 <= complementary_topL_jL_V_3_fu_1268_p3;
                complementary_topR_jL_V_3_reg_1825 <= complementary_topR_jL_V_3_fu_1261_p3;
                original_topL_jL_V_4_reg_1811 <= original_topL_jL_V_4_fu_1247_p3;
                original_topR_jL_V_3_reg_1818 <= original_topR_jL_V_3_fu_1254_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                complementary_topL_jL_V_reg_1674 <= patches_parameters_q0;
                complementary_topR_jL_V_reg_1669 <= patches_parameters_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                complementary_topL_jR_V_3_reg_1625 <= patches_parameters_q0;
                icmp_ln886_4_reg_1632 <= grp_fu_574_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                complementary_topL_jR_V_4_reg_1843 <= complementary_topL_jR_V_4_fu_1282_p3;
                complementary_topR_jR_V_4_reg_1837 <= complementary_topR_jR_V_4_fu_1275_p3;
                horizontalShiftBottom_1_reg_1867 <= horizontalShiftBottom_1_fu_1308_p2;
                horizontalShiftTop_1_reg_1862 <= horizontalShiftTop_1_fu_1303_p2;
                original_topL_jR_V_3_reg_1856 <= original_topL_jR_V_3_fu_1296_p3;
                original_topR_jR_V_3_reg_1849 <= original_topR_jR_V_3_fu_1289_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (ap_const_lv1_1 = and_ln1064_fu_1429_p2))) then
                icmp_ln1066_reg_1902 <= icmp_ln1066_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                icmp_ln878_2_reg_1600 <= icmp_ln878_2_fu_816_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                icmp_ln878_4_reg_1636 <= icmp_ln878_4_fu_904_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln886_2_reg_1596 <= grp_fu_574_p2;
                original_topL_jL_V_3_reg_1589 <= patches_parameters_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                lnot_reg_1718 <= lnot_fu_1011_p2;
                newZtop_V_1_reg_1723 <= newZtop_V_1_fu_1017_p3;
                shiftOriginal_1_reg_1704 <= shiftOriginal_1_fu_999_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                loopCounter_2_reg_1739 <= loopCounter_2_fu_1048_p2;
                or_ln989_1_reg_1735 <= or_ln989_1_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                or_ln989_2_reg_1664 <= or_ln989_2_fu_948_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                or_ln989_reg_1659 <= or_ln989_fu_932_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    patches_parameters_addr_12_reg_1569(11 downto 3) <= zext_ln922_fu_756_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_13_reg_1549(11 downto 3) <= zext_ln927_1_fu_716_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_14_reg_1554(11 downto 3) <= zext_ln932_fu_726_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_15_reg_1559(11 downto 3) <= zext_ln940_fu_736_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_16_reg_1564(11 downto 3) <= zext_ln941_fu_746_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_17_reg_1574(11 downto 3) <= zext_ln942_fu_766_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_18_reg_1579(11 downto 3) <= zext_ln943_fu_776_p1(12 - 1 downto 0)(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                ppl_assign1_reg_1768 <= grp_makePatch_alignedToLine_fu_493_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state46) and (ap_const_lv1_1 = and_ln1064_fu_1429_p2)) or ((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln989_2_fu_1062_p2) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln989_1_fu_1101_p2) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1)))))) then
                reg_602 <= n_patches_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                sext_ln215_16_reg_1872 <= sext_ln215_16_fu_1313_p1;
                sext_ln215_17_reg_1877 <= sext_ln215_17_fu_1316_p1;
                sext_ln215_18_reg_1882 <= sext_ln215_18_fu_1319_p1;
                sext_ln215_19_reg_1887 <= sext_ln215_19_fu_1322_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_const_lv1_1 = and_ln989_2_fu_1062_p2) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln989_1_fu_1101_p2) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))))) then
                shifted_Align_5_reg_1752 <= shifted_Align_5_fu_1137_p3;
                trunc_ln957_1_reg_1757 <= trunc_ln957_1_fu_1144_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    sub_ln918_reg_1497(11 downto 3) <= sub_ln918_fu_684_p2(11 downto 3);
                    sub_ln927_reg_1484(11 downto 3) <= sub_ln927_fu_653_p2(11 downto 3);
                trunc_ln918_reg_1492 <= trunc_ln918_fu_659_p1;
                    zext_ln916_reg_1505(7 downto 0) <= zext_ln916_fu_690_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln927_reg_1473 <= trunc_ln927_fu_607_p1;
                    zext_ln915_reg_1479(7 downto 0) <= zext_ln915_fu_612_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                    zext_ln1068_reg_1906(7 downto 0) <= zext_ln1068_fu_1446_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln915_reg_1479(8) <= '0';
    sub_ln927_reg_1484(2 downto 0) <= "000";
    sub_ln918_reg_1497(2 downto 0) <= "000";
    zext_ln916_reg_1505(8) <= '0';
    patches_parameters_addr_13_reg_1549(2 downto 0) <= "010";
    patches_parameters_addr_14_reg_1554(2 downto 0) <= "110";
    patches_parameters_addr_15_reg_1559(2 downto 0) <= "100";
    patches_parameters_addr_16_reg_1564(2 downto 0) <= "000";
    patches_parameters_addr_12_reg_1569(2 downto 0) <= "000";
    patches_parameters_addr_17_reg_1574(2 downto 0) <= "010";
    patches_parameters_addr_18_reg_1579(2 downto 0) <= "110";
    sub_ln1019_reg_1778(2 downto 0) <= "000";
    zext_ln1068_reg_1906(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state29, or_ln989_1_fu_1043_p2, and_ln989_1_fu_1101_p2, ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4, and_ln989_2_fu_1062_p2, ap_CS_fsm_state46, and_ln1064_fu_1429_p2, and_ln919_reg_1540, ap_CS_fsm_state7, ap_CS_fsm_state11, grp_fu_574_p2, icmp_ln878_2_reg_1600, and_ln929_reg_1616, ap_CS_fsm_state21, icmp_ln878_4_reg_1636, shiftOriginal_1_reg_1704, ap_CS_fsm_state33, ap_CS_fsm_state39, icmp_ln1066_fu_1434_p2, grp_makePatch_alignedToLine_fu_493_ap_done, grp_getShadows_fu_516_ap_done, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state22, ap_CS_fsm_state42, icmp_ln1054_fu_1417_p2, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48, ap_block_state48_on_subcall_done, ap_block_state31_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_getShadows_fu_516_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_getShadows_fu_516_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = and_ln919_reg_1540))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln878_2_reg_1600 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_0 = and_ln929_reg_1616))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                if (((icmp_ln878_4_reg_1636 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_const_lv1_0 = and_ln989_2_fu_1062_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_0) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln989_1_fu_1101_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_0) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_const_lv1_0 = and_ln989_2_fu_1062_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln989_1_fu_1101_p2) and (ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_1) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln989_2_fu_1062_p2) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_0)) or ((ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln989_1_fu_1101_p2) and (or_ln989_1_fu_1043_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_const_boolean_0 = ap_block_state31_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((grp_makePatch_alignedToLine_fu_493_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_getShadows_fu_516_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((shiftOriginal_1_reg_1704 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((icmp_ln1054_fu_1417_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((icmp_ln1066_fu_1434_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46) and (ap_const_lv1_1 = and_ln1064_fu_1429_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state48) and (ap_const_boolean_0 = ap_block_state48_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    GDarrayDecoded_address0 <= grp_makePatch_alignedToLine_fu_493_GDarrayDecoded_address0;
    GDarrayDecoded_ce0 <= grp_makePatch_alignedToLine_fu_493_GDarrayDecoded_ce0;
    GDn_points_address0 <= grp_makePatch_alignedToLine_fu_493_GDn_points_address0;
    GDn_points_ce0 <= grp_makePatch_alignedToLine_fu_493_GDn_points_ce0;
    add_ln1009_fu_1152_p2 <= std_logic_vector(unsigned(zext_ln1009_fu_1148_p1) + unsigned(ap_const_lv9_1FF));
    add_ln1015_1_fu_1200_p2 <= std_logic_vector(unsigned(trunc_ln1015_fu_1163_p1) + unsigned(ap_const_lv5_1F));
    add_ln1015_fu_1167_p2 <= std_logic_vector(unsigned(zext_ln1015_fu_1159_p1) + unsigned(ap_const_lv9_1FF));
    add_ln1019_fu_1207_p2 <= std_logic_vector(unsigned(sub_ln1019_reg_1778) + unsigned(ap_const_lv12_24));
    add_ln1020_fu_1217_p2 <= std_logic_vector(unsigned(sub_ln1019_reg_1778) + unsigned(ap_const_lv12_18));
    add_ln1021_fu_1227_p2 <= std_logic_vector(unsigned(sub_ln1019_reg_1778) + unsigned(ap_const_lv12_2A));
    add_ln1022_fu_1237_p2 <= std_logic_vector(unsigned(sub_ln1019_reg_1778) + unsigned(ap_const_lv12_1E));
    add_ln1068_fu_1440_p2 <= std_logic_vector(unsigned(reg_602) + unsigned(ap_const_lv8_FD));
    add_ln918_fu_695_p2 <= std_logic_vector(unsigned(sub_ln918_reg_1497) + unsigned(ap_const_lv12_24));
    add_ln922_fu_751_p2 <= std_logic_vector(unsigned(sub_ln918_reg_1497) + unsigned(ap_const_lv12_18));
    add_ln927_fu_711_p2 <= std_logic_vector(unsigned(sub_ln927_reg_1484) + unsigned(ap_const_lv12_2A));
    add_ln932_fu_721_p2 <= std_logic_vector(unsigned(sub_ln927_reg_1484) + unsigned(ap_const_lv12_1E));
    add_ln940_fu_731_p2 <= std_logic_vector(unsigned(sub_ln927_reg_1484) + unsigned(ap_const_lv12_24));
    add_ln941_fu_741_p2 <= std_logic_vector(unsigned(sub_ln927_reg_1484) + unsigned(ap_const_lv12_18));
    add_ln942_fu_761_p2 <= std_logic_vector(unsigned(sub_ln918_reg_1497) + unsigned(ap_const_lv12_2A));
    add_ln943_fu_771_p2 <= std_logic_vector(unsigned(sub_ln918_reg_1497) + unsigned(ap_const_lv12_1E));
    and_ln1064_fu_1429_p2 <= (shiftOriginal_1_reg_1704 and icmp_ln886_6_fu_1423_p2);
    and_ln919_fu_705_p2 <= (grp_fu_580_p2 and grp_fu_574_p2);
    and_ln929_fu_863_p2 <= (icmp_ln886_3_fu_857_p2 and grp_fu_580_p2);
    and_ln989_1_fu_1101_p2 <= (grp_fu_592_p2 and and_ln989_fu_1095_p2);
    and_ln989_2_fu_1062_p2 <= (grp_fu_597_p2 and grp_fu_592_p2);
    and_ln989_fu_1095_p2 <= (xor_ln989_fu_1089_p2 and grp_fu_597_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_NS_fsm_state12 <= ap_NS_fsm(11);
    ap_NS_fsm_state17 <= ap_NS_fsm(16);
    ap_NS_fsm_state22 <= ap_NS_fsm(21);
    ap_NS_fsm_state25 <= ap_NS_fsm(24);
    ap_NS_fsm_state39 <= ap_NS_fsm(38);
    ap_NS_fsm_state43 <= ap_NS_fsm(42);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_block_state31_on_subcall_done_assign_proc : process(grp_delete_patch_fu_532_ap_done, makeHorizontallyShiftedPatch_reg_437)
    begin
                ap_block_state31_on_subcall_done <= ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (grp_delete_patch_fu_532_ap_done = ap_const_logic_0));
    end process;


    ap_block_state48_on_subcall_done_assign_proc : process(grp_delete_patch_fu_532_ap_done, ap_predicate_op352_call_state48)
    begin
                ap_block_state48_on_subcall_done <= ((grp_delete_patch_fu_532_ap_done = ap_const_logic_0) and (ap_predicate_op352_call_state48 = ap_const_boolean_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state48, ap_block_state48_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and (ap_const_boolean_0 = ap_block_state48_on_subcall_done)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_makeHorizontallyShiftedPatch_phi_fu_442_p4 <= makeHorizontallyShiftedPatch_reg_437;

    ap_predicate_op352_call_state48_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, and_ln1064_reg_1898, icmp_ln1066_reg_1902, makeHorizontallyShiftedPatch_reg_437)
    begin
                ap_predicate_op352_call_state48 <= ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state48, ap_block_state48_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state48) and (ap_const_boolean_0 = ap_block_state48_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i297_not_fu_1005_p2 <= (icmp_ln886_5_fu_982_p2 xor ap_const_lv1_1);
    complementary_topL_jL_V_3_fu_1268_p3 <= 
        complementary_topL_jL_V_1_reg_395 when (shiftOriginal_1_reg_1704(0) = '1') else 
        patches_parameters_q1;
    complementary_topL_jR_V_4_fu_1282_p3 <= 
        complementary_topL_jR_V_reg_375 when (shiftOriginal_1_reg_1704(0) = '1') else 
        patches_parameters_q1;
    complementary_topR_jL_V_3_fu_1261_p3 <= 
        complementary_topR_jL_V_1_reg_385 when (shiftOriginal_1_reg_1704(0) = '1') else 
        patches_parameters_q0;
    complementary_topR_jR_V_4_fu_1275_p3 <= 
        complementary_topR_jR_V_reg_345 when (shiftOriginal_1_reg_1704(0) = '1') else 
        patches_parameters_q0;
    grp_delete_patch_fu_532_ap_start <= grp_delete_patch_fu_532_ap_start_reg;

    grp_delete_patch_fu_532_index_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, add_ln1009_reg_1763, and_ln1064_reg_1898, icmp_ln1066_reg_1902, zext_ln1068_reg_1906, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744))))) then 
            grp_delete_patch_fu_532_index <= zext_ln1068_reg_1906;
        elsif (((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_delete_patch_fu_532_index <= add_ln1009_reg_1763;
        else 
            grp_delete_patch_fu_532_index <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_574_p1 <= complementary_apexZ0;
    grp_fu_574_p2 <= "1" when (signed(patches_parameters_q0) > signed(grp_fu_574_p1)) else "0";
    grp_fu_580_p1 <= apexZ0;
    grp_fu_580_p2 <= "1" when (signed(patches_parameters_q0) < signed(grp_fu_580_p1)) else "0";
    grp_fu_586_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0));
    grp_fu_592_p2 <= "1" when (signed(horizontalOverlapTop_V_fu_120) < signed(ap_const_lv32_1)) else "0";
    grp_fu_597_p2 <= "1" when (signed(horizontalOverlapBottom_V_fu_116) < signed(ap_const_lv32_1)) else "0";
    grp_getShadows_fu_516_ap_start <= grp_getShadows_fu_516_ap_start_reg;

    grp_getShadows_fu_516_wp_parameters_offset_assign_proc : process(trunc_ln927_reg_1473, trunc_ln918_reg_1492, add_ln1015_1_reg_1786, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_getShadows_fu_516_wp_parameters_offset <= add_ln1015_1_reg_1786;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_getShadows_fu_516_wp_parameters_offset <= trunc_ln918_reg_1492;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_getShadows_fu_516_wp_parameters_offset <= trunc_ln927_reg_1473;
        else 
            grp_getShadows_fu_516_wp_parameters_offset <= "XXXXX";
        end if; 
    end process;


    grp_getShadows_fu_516_wp_superpoints_assign_proc : process(zext_ln915_reg_1479, zext_ln916_reg_1505, add_ln1015_reg_1773, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_getShadows_fu_516_wp_superpoints <= add_ln1015_reg_1773;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_getShadows_fu_516_wp_superpoints <= zext_ln916_reg_1505;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_getShadows_fu_516_wp_superpoints <= zext_ln915_reg_1479;
        else 
            grp_getShadows_fu_516_wp_superpoints <= "XXXXXXXXX";
        end if; 
    end process;

    grp_makePatch_alignedToLine_fu_493_ap_start <= grp_makePatch_alignedToLine_fu_493_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din1 <= grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din2 <= grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din3 <= ap_const_lv3_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din4 <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din5 <= ap_const_lv3_0;
    grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_start <= grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din1 <= complementary_apexZ0;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din2 <= z_top_min;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din3 <= ap_const_lv3_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din4 <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din5 <= ap_const_lv3_0;
    grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_start <= grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_done <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_done;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_idle;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_ready;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_return <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_i <= ap_const_lv3_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_j <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_544_k <= ap_const_lv3_0;

    grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i_assign_proc : process(apexZ0, original_topR_jL_V_reg_1533, and_ln919_reg_1540, ap_CS_fsm_state7, original_topL_jL_V_3_reg_1589, icmp_ln878_2_reg_1600, complementary_topR_jR_V_3_reg_1609, and_ln929_reg_1616, complementary_topL_jR_V_3_reg_1625, icmp_ln878_4_reg_1636, ap_CS_fsm_state25, shiftOriginal_1_reg_1704, original_topR_jR_V_3_reg_1849, ap_CS_fsm_state39, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state22, phi_ln166_reg_472, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= phi_ln166_reg_472;
        elsif (((shiftOriginal_1_reg_1704 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= original_topR_jR_V_3_reg_1849;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= apexZ0;
        elsif (((icmp_ln878_4_reg_1636 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= complementary_topL_jR_V_3_reg_1625;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = and_ln929_reg_1616))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= complementary_topR_jR_V_3_reg_1609;
        elsif (((icmp_ln878_2_reg_1600 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= original_topL_jL_V_3_reg_1589;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln919_reg_1540))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= original_topR_jL_V_reg_1533;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j_assign_proc : process(z_top_min, z_top_max, and_ln919_reg_1540, ap_CS_fsm_state7, icmp_ln878_2_reg_1600, and_ln929_reg_1616, icmp_ln878_4_reg_1636, ap_CS_fsm_state25, shiftOriginal_1_reg_1704, ap_CS_fsm_state39, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state22, agg_tmp210_0_reg_482, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j <= agg_tmp210_0_reg_482;
        elsif ((((icmp_ln878_4_reg_1636 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((icmp_ln878_2_reg_1600 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j <= z_top_min;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or ((shiftOriginal_1_reg_1704 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state39)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = and_ln929_reg_1616)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln919_reg_1540)))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j <= z_top_max;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_done <= grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_done;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_idle;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_ready;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_return <= grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_dout0;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_i <= ap_const_lv3_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_j <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_k <= ap_const_lv3_0;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_z_i <= complementary_apexZ0;
    grp_straightLineProjectorFromLayerIJtoK_fu_558_z_j <= z_top_min;
    horizontalOverlapBottom_V_1_fu_1399_p3 <= 
        trunc_ln1038_fu_1391_p1 when (icmp_ln878_8_fu_1385_p2(0) = '1') else 
        trunc_ln1038_1_fu_1395_p1;
    horizontalOverlapTop_V_1_fu_1361_p3 <= 
        trunc_ln1037_fu_1353_p1 when (icmp_ln878_7_fu_1347_p2(0) = '1') else 
        trunc_ln1037_1_fu_1357_p1;
    horizontalShiftBottom_1_fu_1308_p2 <= std_logic_vector(signed(original_topL_jL_V_4_reg_1811) - signed(complementary_topL_jR_V_4_fu_1282_p3));
    horizontalShiftBottom_fu_958_p2 <= std_logic_vector(signed(original_topL_jL_V_3_reg_1589) - signed(complementary_topL_jR_V_3_reg_1625));
    horizontalShiftTop_1_fu_1303_p2 <= std_logic_vector(signed(original_topR_jL_V_3_reg_1818) - signed(complementary_topR_jR_V_4_fu_1275_p3));
    horizontalShiftTop_fu_954_p2 <= std_logic_vector(unsigned(original_topR_jL_V_reg_1533) - unsigned(complementary_topR_jR_V_3_reg_1609));
    icmp_ln1054_fu_1417_p2 <= "1" when (signed(loopCounter_reg_460) > signed(ap_const_lv32_19)) else "0";
    icmp_ln1066_fu_1434_p2 <= "1" when (unsigned(n_patches_i) > unsigned(ap_const_lv8_2)) else "0";
    icmp_ln878_2_fu_816_p2 <= "1" when (signed(ret_fu_810_p2) < signed(ap_const_lv33_1FFFFFF9C)) else "0";
    icmp_ln878_4_fu_904_p2 <= "1" when (signed(ret_10_fu_898_p2) < signed(ap_const_lv33_1FFFFFF9C)) else "0";
    icmp_ln878_5_fu_1107_p2 <= "1" when (signed(empty_87_reg_336) < signed(empty_86_reg_327)) else "0";
    icmp_ln878_6_fu_1325_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0) < signed(ap_const_lv32_E4E1C0)) else "0";
    icmp_ln878_7_fu_1347_p2 <= "1" when (signed(ret_11_fu_1334_p2) < signed(ret_12_fu_1342_p2)) else "0";
    icmp_ln878_8_fu_1385_p2 <= "1" when (signed(ret_13_fu_1372_p2) < signed(ret_14_fu_1380_p2)) else "0";
    icmp_ln886_3_fu_857_p2 <= "1" when (signed(ret_9_fu_851_p2) > signed(ap_const_lv33_32)) else "0";
    icmp_ln886_5_fu_982_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_dout0) > signed(ap_const_lv32_0)) else "0";
    icmp_ln886_6_fu_1423_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0) > signed(ap_const_lv32_E4E1C0)) else "0";
    icmp_ln905_fu_617_p2 <= "1" when (lastPatchIndex = ap_const_lv8_0) else "0";
    icmp_ln989_1_fu_1078_p2 <= "1" when (signed(tmp_31_fu_1068_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln989_fu_1037_p2 <= "1" when (signed(tmp_29_fu_1027_p4) < signed(ap_const_lv31_1)) else "0";
    lnot_fu_1011_p2 <= (tmp_28_fu_962_p3 and cmp_i_i297_not_fu_1005_p2);
    loopCounter_2_fu_1048_p2 <= std_logic_vector(unsigned(loopCounter_reg_460) + unsigned(ap_const_lv32_1));

    n_patches_o_assign_proc : process(n_patches_i, or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_n_patches_o, grp_makePatch_alignedToLine_fu_493_n_patches_o_ap_vld, grp_delete_patch_fu_532_n_patches, grp_delete_patch_fu_532_n_patches_ap_vld, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (grp_delete_patch_fu_532_n_patches_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((grp_delete_patch_fu_532_n_patches_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))))) then 
            n_patches_o <= grp_delete_patch_fu_532_n_patches;
        elsif (((grp_makePatch_alignedToLine_fu_493_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            n_patches_o <= grp_makePatch_alignedToLine_fu_493_n_patches_o;
        else 
            n_patches_o <= n_patches_i;
        end if; 
    end process;


    n_patches_o_ap_vld_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_n_patches_o_ap_vld, grp_delete_patch_fu_532_n_patches_ap_vld, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            n_patches_o_ap_vld <= grp_delete_patch_fu_532_n_patches_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            n_patches_o_ap_vld <= grp_makePatch_alignedToLine_fu_493_n_patches_o_ap_vld;
        else 
            n_patches_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    newZtop_V_1_fu_1017_p3 <= 
        z_top_max when (shiftOriginal_1_fu_999_p2(0) = '1') else 
        z_top_min;
    or_ln989_1_fu_1043_p2 <= (or_ln989_reg_1659 or icmp_ln989_fu_1037_p2);
    or_ln989_2_fu_948_p2 <= (empty_85_reg_303 or empty_83_reg_276);
    or_ln989_3_fu_1084_p2 <= (or_ln989_2_reg_1664 or icmp_ln989_1_fu_1078_p2);
    or_ln989_fu_932_p2 <= (empty_reg_264 or empty_84_reg_291);
    original_topL_jL_V_4_fu_1247_p3 <= 
        patches_parameters_q1 when (shiftOriginal_1_reg_1704(0) = '1') else 
        original_topL_jL_V_reg_355;
    original_topL_jR_V_3_fu_1296_p3 <= 
        patches_parameters_q1 when (shiftOriginal_1_reg_1704(0) = '1') else 
        original_topL_jR_V_1_reg_415;
    original_topR_jL_V_3_fu_1254_p3 <= 
        patches_parameters_q0 when (shiftOriginal_1_reg_1704(0) = '1') else 
        original_topR_jL_V_1_reg_365;
    original_topR_jR_V_3_fu_1289_p3 <= 
        patches_parameters_q0 when (shiftOriginal_1_reg_1704(0) = '1') else 
        original_topR_jR_V_1_reg_405;

    patches_parameters_address0_assign_proc : process(ap_CS_fsm_state5, patches_parameters_addr_13_reg_1549, patches_parameters_addr_14_reg_1554, patches_parameters_addr_16_reg_1564, patches_parameters_addr_12_reg_1569, patches_parameters_addr_17_reg_1574, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state27, or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state37, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_parameters_address0, grp_getShadows_fu_516_wp_parameters_address0, grp_delete_patch_fu_532_patches_parameters_V_address0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48, zext_ln918_1_fu_700_p1, zext_ln1019_fu_1212_p1, zext_ln1021_fu_1232_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            patches_parameters_address0 <= zext_ln1021_fu_1232_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            patches_parameters_address0 <= zext_ln1019_fu_1212_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            patches_parameters_address0 <= patches_parameters_addr_17_reg_1574;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_parameters_address0 <= patches_parameters_addr_16_reg_1564;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            patches_parameters_address0 <= patches_parameters_addr_14_reg_1554;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            patches_parameters_address0 <= patches_parameters_addr_13_reg_1549;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            patches_parameters_address0 <= patches_parameters_addr_12_reg_1569;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_parameters_address0 <= zext_ln918_1_fu_700_p1(12 - 1 downto 0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_parameters_address0 <= grp_delete_patch_fu_532_patches_parameters_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_address0 <= grp_getShadows_fu_516_wp_parameters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_parameters_address0 <= grp_makePatch_alignedToLine_fu_493_patches_parameters_address0;
        else 
            patches_parameters_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_address1_assign_proc : process(patches_parameters_addr_15_reg_1559, patches_parameters_addr_18_reg_1579, ap_CS_fsm_state26, ap_CS_fsm_state27, or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state36, ap_CS_fsm_state37, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_getShadows_fu_516_wp_parameters_address1, grp_delete_patch_fu_532_patches_parameters_V_address1, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48, zext_ln1020_fu_1222_p1, zext_ln1022_fu_1242_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            patches_parameters_address1 <= zext_ln1022_fu_1242_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            patches_parameters_address1 <= zext_ln1020_fu_1222_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            patches_parameters_address1 <= patches_parameters_addr_18_reg_1579;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_parameters_address1 <= patches_parameters_addr_15_reg_1559;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_parameters_address1 <= grp_delete_patch_fu_532_patches_parameters_V_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_address1 <= grp_getShadows_fu_516_wp_parameters_address1;
        else 
            patches_parameters_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state27, or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state37, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_parameters_ce0, grp_getShadows_fu_516_wp_parameters_ce0, grp_delete_patch_fu_532_patches_parameters_V_ce0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            patches_parameters_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_parameters_ce0 <= grp_delete_patch_fu_532_patches_parameters_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_ce0 <= grp_getShadows_fu_516_wp_parameters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_parameters_ce0 <= grp_makePatch_alignedToLine_fu_493_patches_parameters_ce0;
        else 
            patches_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_ce1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state36, ap_CS_fsm_state37, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_getShadows_fu_516_wp_parameters_ce1, grp_delete_patch_fu_532_patches_parameters_V_ce1, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            patches_parameters_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_parameters_ce1 <= grp_delete_patch_fu_532_patches_parameters_V_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_ce1 <= grp_getShadows_fu_516_wp_parameters_ce1;
        else 
            patches_parameters_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_d0_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_parameters_d0, grp_getShadows_fu_516_wp_parameters_d0, grp_delete_patch_fu_532_patches_parameters_V_d0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_parameters_d0 <= grp_delete_patch_fu_532_patches_parameters_V_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_d0 <= grp_getShadows_fu_516_wp_parameters_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_parameters_d0 <= grp_makePatch_alignedToLine_fu_493_patches_parameters_d0;
        else 
            patches_parameters_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    patches_parameters_d1 <= grp_getShadows_fu_516_wp_parameters_d1;

    patches_parameters_we0_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_parameters_we0, grp_getShadows_fu_516_wp_parameters_we0, grp_delete_patch_fu_532_patches_parameters_V_we0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_parameters_we0 <= grp_delete_patch_fu_532_patches_parameters_V_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_we0 <= grp_getShadows_fu_516_wp_parameters_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_parameters_we0 <= grp_makePatch_alignedToLine_fu_493_patches_parameters_we0;
        else 
            patches_parameters_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_we1_assign_proc : process(grp_getShadows_fu_516_wp_parameters_we1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_we1 <= grp_getShadows_fu_516_wp_parameters_we1;
        else 
            patches_parameters_we1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_address0_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_superpoints_address0, grp_getShadows_fu_516_patches_superpoints_address0, grp_delete_patch_fu_532_patches_superpoints_address0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_superpoints_address0 <= grp_delete_patch_fu_532_patches_superpoints_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_address0 <= grp_getShadows_fu_516_patches_superpoints_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_superpoints_address0 <= grp_makePatch_alignedToLine_fu_493_patches_superpoints_address0;
        else 
            patches_superpoints_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    patches_superpoints_address1 <= grp_delete_patch_fu_532_patches_superpoints_address1;

    patches_superpoints_ce0_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_superpoints_ce0, grp_getShadows_fu_516_patches_superpoints_ce0, grp_delete_patch_fu_532_patches_superpoints_ce0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state35, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_superpoints_ce0 <= grp_delete_patch_fu_532_patches_superpoints_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_ce0 <= grp_getShadows_fu_516_patches_superpoints_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_superpoints_ce0 <= grp_makePatch_alignedToLine_fu_493_patches_superpoints_ce0;
        else 
            patches_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_ce1_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_delete_patch_fu_532_patches_superpoints_ce1, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_superpoints_ce1 <= grp_delete_patch_fu_532_patches_superpoints_ce1;
        else 
            patches_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_d0_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_superpoints_d0, grp_delete_patch_fu_532_patches_superpoints_d0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_superpoints_d0 <= grp_delete_patch_fu_532_patches_superpoints_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_superpoints_d0 <= grp_makePatch_alignedToLine_fu_493_patches_superpoints_d0;
        else 
            patches_superpoints_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_we0_assign_proc : process(or_ln989_1_reg_1735, and_ln989_2_reg_1744, and_ln989_1_reg_1748, ap_CS_fsm_state33, and_ln1064_reg_1898, icmp_ln1066_reg_1902, grp_makePatch_alignedToLine_fu_493_patches_superpoints_we0, grp_delete_patch_fu_532_patches_superpoints_we0, makeHorizontallyShiftedPatch_reg_437, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and ((((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_1_reg_1748)) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (icmp_ln1066_reg_1902 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1064_reg_1898))) or ((icmp_ln1066_reg_1902 = ap_const_lv1_1) and (or_ln989_1_reg_1735 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1064_reg_1898) and (ap_const_lv1_1 = and_ln989_2_reg_1744)))) or ((makeHorizontallyShiftedPatch_reg_437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            patches_superpoints_we0 <= grp_delete_patch_fu_532_patches_superpoints_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            patches_superpoints_we0 <= grp_makePatch_alignedToLine_fu_493_patches_superpoints_we0;
        else 
            patches_superpoints_we0 <= ap_const_logic_0;
        end if; 
    end process;

    phitmp3_fu_885_p2 <= "1" when (unsigned(select_ln180_5_fu_877_p3) > unsigned(ap_const_lv32_11E1A2FF)) else "0";
    phitmp4_fu_838_p2 <= "1" when (unsigned(select_ln180_4_fu_830_p3) > unsigned(ap_const_lv32_11E1A2FF)) else "0";
    phitmp5_fu_926_p2 <= "1" when (unsigned(select_ln180_6_fu_918_p3) > unsigned(ap_const_lv32_11E1A2FF)) else "0";
    phitmp_fu_797_p2 <= "1" when (unsigned(select_ln180_fu_789_p3) > unsigned(ap_const_lv32_11E1A2FF)) else "0";
    ret_10_fu_898_p2 <= std_logic_vector(signed(sext_ln215_14_fu_891_p1) - signed(sext_ln215_15_fu_895_p1));
    ret_11_fu_1334_p2 <= std_logic_vector(signed(sext_ln215_20_fu_1331_p1) - signed(sext_ln215_16_reg_1872));
    ret_12_fu_1342_p2 <= std_logic_vector(signed(sext_ln215_17_reg_1877) - signed(sext_ln215_21_fu_1339_p1));
    ret_13_fu_1372_p2 <= std_logic_vector(signed(sext_ln215_22_fu_1369_p1) - signed(sext_ln215_18_reg_1882));
    ret_14_fu_1380_p2 <= std_logic_vector(signed(sext_ln215_19_reg_1887) - signed(sext_ln215_23_fu_1377_p1));
    ret_9_fu_851_p2 <= std_logic_vector(signed(sext_ln215_12_fu_844_p1) - signed(sext_ln215_13_fu_848_p1));
    ret_fu_810_p2 <= std_logic_vector(signed(sext_ln215_fu_803_p1) - signed(sext_ln215_11_fu_807_p1));
    secondLastPatchIndex_1_fu_627_p3 <= 
        ap_const_lv8_0 when (icmp_ln905_fu_617_p2(0) = '1') else 
        secondLastPatchIndex_fu_622_p2;
    secondLastPatchIndex_fu_622_p2 <= std_logic_vector(unsigned(lastPatchIndex) + unsigned(ap_const_lv8_FF));
    select_ln180_4_fu_830_p3 <= 
        grp_fu_586_p2 when (tmp_25_fu_822_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0;
    select_ln180_5_fu_877_p3 <= 
        grp_fu_586_p2 when (tmp_26_fu_869_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0;
    select_ln180_6_fu_918_p3 <= 
        grp_fu_586_p2 when (tmp_27_fu_910_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0;
    select_ln180_fu_789_p3 <= 
        grp_fu_586_p2 when (tmp_fu_781_p3(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0;
    select_ln534_fu_1113_p3 <= 
        empty_86_reg_327 when (icmp_ln878_5_fu_1107_p2(0) = '1') else 
        empty_87_reg_336;
    sext_ln215_11_fu_807_p0 <= apexZ0;
        sext_ln215_11_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_11_fu_807_p0),33));

    sext_ln215_12_fu_844_p0 <= patches_parameters_q0;
        sext_ln215_12_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_12_fu_844_p0),33));

    sext_ln215_13_fu_848_p0 <= complementary_apexZ0;
        sext_ln215_13_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_13_fu_848_p0),33));

    sext_ln215_14_fu_891_p0 <= patches_parameters_q0;
        sext_ln215_14_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_14_fu_891_p0),33));

    sext_ln215_15_fu_895_p0 <= apexZ0;
        sext_ln215_15_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_15_fu_895_p0),33));

        sext_ln215_16_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topR_jL_V_3_reg_1818),33));

        sext_ln215_17_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topR_jR_V_4_reg_1837),33));

        sext_ln215_18_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topL_jL_V_4_reg_1811),33));

        sext_ln215_19_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topL_jR_V_4_reg_1843),33));

        sext_ln215_20_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topR_jL_V_3_reg_1825),33));

        sext_ln215_21_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topR_jR_V_3_reg_1849),33));

        sext_ln215_22_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(complementary_topL_jL_V_3_reg_1831),33));

        sext_ln215_23_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(original_topL_jR_V_3_reg_1856),33));

    sext_ln215_fu_803_p0 <= patches_parameters_q0;
        sext_ln215_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln215_fu_803_p0),33));

        sext_ln534_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln534_fu_1113_p3),64));

        sext_ln969_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shifted_Align_1_fu_988_p3),64));

    shiftOriginal_1_fu_999_p2 <= (shiftOriginal_fu_976_p2 or icmp_ln886_5_fu_982_p2);
    shiftOriginal_fu_976_p2 <= (tmp_28_fu_962_p3 xor ap_const_lv1_1);
    shifted_Align_1_fu_988_p1 <= apexZ0;
    shifted_Align_1_fu_988_p3 <= 
        shifted_Align_1_fu_988_p1 when (icmp_ln886_5_fu_982_p2(0) = '1') else 
        shifted_Align_fu_970_p3;
    shifted_Align_3_fu_1125_p2 <= std_logic_vector(unsigned(shifted_Align_2_reg_451) - unsigned(sext_ln534_fu_1121_p1));
    shifted_Align_4_fu_1131_p2 <= std_logic_vector(unsigned(shifted_Align_2_reg_451) + unsigned(sext_ln534_fu_1121_p1));
    shifted_Align_5_fu_1137_p3 <= 
        shifted_Align_3_fu_1125_p2 when (shiftOriginal_1_reg_1704(0) = '1') else 
        shifted_Align_4_fu_1131_p2;
    shifted_Align_fu_970_p1 <= complementary_apexZ0;
    shifted_Align_fu_970_p2 <= apexZ0;
    shifted_Align_fu_970_p3 <= 
        shifted_Align_fu_970_p1 when (tmp_28_fu_962_p3(0) = '1') else 
        shifted_Align_fu_970_p2;
    sub_ln1019_fu_1194_p2 <= std_logic_vector(unsigned(tmp_29_cast_fu_1178_p3) - unsigned(tmp_23_fu_1186_p3));
    sub_ln918_fu_684_p2 <= std_logic_vector(unsigned(tmp_27_cast_fu_664_p3) - unsigned(zext_ln918_fu_680_p1));
    sub_ln927_fu_653_p2 <= std_logic_vector(unsigned(tmp_cast_fu_635_p3) - unsigned(zext_ln927_fu_649_p1));
    tmp_22_fu_672_p3 <= (secondLastPatchIndex_1_fu_627_p3 & ap_const_lv3_0);
    tmp_23_fu_1186_p3 <= (add_ln1015_fu_1167_p2 & ap_const_lv3_0);
    tmp_25_fu_822_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0(31 downto 31);
    tmp_26_fu_869_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0(31 downto 31);
    tmp_27_cast_fu_664_p3 <= (trunc_ln918_fu_659_p1 & ap_const_lv7_0);
    tmp_27_fu_910_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0(31 downto 31);
    tmp_28_fu_962_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0(31 downto 31);
    tmp_29_cast_fu_1178_p3 <= (trunc_ln1019_fu_1174_p1 & ap_const_lv7_0);
    tmp_29_fu_1027_p4 <= empty_87_reg_336(31 downto 1);
    tmp_31_fu_1068_p4 <= empty_86_reg_327(31 downto 1);
    tmp_cast_fu_635_p3 <= (trunc_ln927_reg_1473 & ap_const_lv7_0);
    tmp_fu_781_p3 <= grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0(31 downto 31);
    tmp_s_fu_642_p3 <= (lastPatchIndex & ap_const_lv3_0);
    trunc_ln1015_fu_1163_p1 <= n_patches_i(5 - 1 downto 0);
    trunc_ln1019_fu_1174_p1 <= add_ln1015_fu_1167_p2(5 - 1 downto 0);
    trunc_ln1037_1_fu_1357_p1 <= ret_11_fu_1334_p2(32 - 1 downto 0);
    trunc_ln1037_fu_1353_p1 <= ret_12_fu_1342_p2(32 - 1 downto 0);
    trunc_ln1038_1_fu_1395_p1 <= ret_13_fu_1372_p2(32 - 1 downto 0);
    trunc_ln1038_fu_1391_p1 <= ret_14_fu_1380_p2(32 - 1 downto 0);
    trunc_ln918_fu_659_p1 <= secondLastPatchIndex_1_fu_627_p3(5 - 1 downto 0);
    trunc_ln927_fu_607_p1 <= lastPatchIndex(5 - 1 downto 0);
    trunc_ln957_1_fu_1144_p1 <= shifted_Align_5_fu_1137_p3(32 - 1 downto 0);
    trunc_ln957_fu_1023_p1 <= shifted_Align_2_reg_451(32 - 1 downto 0);
    xor_ln989_fu_1089_p2 <= (or_ln989_3_fu_1084_p2 xor ap_const_lv1_1);
    zext_ln1009_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_602),9));
    zext_ln1015_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_patches_i),9));
    zext_ln1019_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1019_fu_1207_p2),64));
    zext_ln1020_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1020_fu_1217_p2),64));
    zext_ln1021_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1021_fu_1227_p2),64));
    zext_ln1022_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1022_fu_1237_p2),64));
    zext_ln1068_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1068_fu_1440_p2),9));
    zext_ln915_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lastPatchIndex),9));
    zext_ln916_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(secondLastPatchIndex_1_fu_627_p3),9));
    zext_ln918_1_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln918_fu_695_p2),64));
    zext_ln918_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_672_p3),12));
    zext_ln922_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln922_fu_751_p2),64));
    zext_ln927_1_fu_716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln927_fu_711_p2),64));
    zext_ln927_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_642_p3),12));
    zext_ln932_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln932_fu_721_p2),64));
    zext_ln940_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln940_fu_731_p2),64));
    zext_ln941_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln941_fu_741_p2),64));
    zext_ln942_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln942_fu_761_p2),64));
    zext_ln943_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln943_fu_771_p2),64));
end behav;
