/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [7:0] _03_;
  reg [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_27z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [23:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[159] | in_data[134]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[10] | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z | celloutsig_0_1z);
  assign celloutsig_0_32z = ~(celloutsig_0_20z | celloutsig_0_27z[1]);
  assign celloutsig_0_0z = ~((in_data[82] | in_data[94]) & in_data[18]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_4z) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_5z) & celloutsig_1_8z[1]);
  assign celloutsig_0_43z = ~((celloutsig_0_5z[13] | celloutsig_0_27z[12]) & (celloutsig_0_23z[3] | celloutsig_0_32z));
  assign celloutsig_0_15z = ~((celloutsig_0_11z[2] | celloutsig_0_2z[9]) & (celloutsig_0_6z[4] | celloutsig_0_10z));
  assign celloutsig_0_17z = celloutsig_0_8z ^ celloutsig_0_1z;
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 3'h0;
    else _15_ <= celloutsig_0_2z[9:7];
  assign { _02_[2:1], _00_ } = _15_;
  reg [7:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 8'h00;
    else _16_ <= celloutsig_0_11z[11:4];
  assign { _03_[7:6], _01_, _03_[4:0] } = _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _04_ <= 6'h00;
    else _04_ <= { _03_[7:6], _01_, _03_[4:2] };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } & { celloutsig_0_3z[20:3], celloutsig_0_4z };
  assign celloutsig_1_7z = { in_data[129:124], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z } & { celloutsig_1_1z[7:0], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_17z[15:3], celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_2z } & { celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_17z };
  assign celloutsig_0_11z = celloutsig_0_2z[16:1] & { celloutsig_0_2z[8:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_2z[9:7], celloutsig_0_21z, celloutsig_0_21z } & { _03_[7:6], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_27z = celloutsig_0_11z & celloutsig_0_5z[17:2];
  assign celloutsig_1_3z = { in_data[120:113], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } && in_data[172:162];
  assign celloutsig_1_9z = { celloutsig_1_7z[5:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } && { celloutsig_1_8z[3:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[19], in_data[0] };
  assign celloutsig_1_8z = { celloutsig_1_7z[8:4], celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_7z[7], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_8z[4:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[165:161], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_1z[9:5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z } % { 1'h1, celloutsig_1_12z[6:0], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_11z[7:3], celloutsig_1_2z } % { 1'h1, in_data[143:140], celloutsig_1_13z };
  assign celloutsig_0_19z = in_data[37:32] % { 1'h1, celloutsig_0_2z[9:5] };
  assign celloutsig_1_4z = celloutsig_1_1z[9:0] != { celloutsig_1_1z[10:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_46z = { _02_[1], _00_, celloutsig_0_43z } | celloutsig_0_11z[13:11];
  assign celloutsig_0_2z = { in_data[55:42], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } | { in_data[14:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = & { celloutsig_1_2z, in_data[108:105] };
  assign celloutsig_0_7z = & celloutsig_0_2z[8:5];
  assign celloutsig_0_25z = & { celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_45z = ~^ { celloutsig_0_11z[15:2], celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_0_1z = ~^ in_data[23:17];
  assign celloutsig_0_16z = ~^ { celloutsig_0_2z[8:5], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_8z = ^ celloutsig_0_3z[21:19];
  assign celloutsig_0_20z = ^ { _04_[5:3], celloutsig_0_17z };
  assign celloutsig_0_21z = ^ celloutsig_0_2z[13:9];
  assign celloutsig_1_1z = { in_data[143:137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< in_data[139:129];
  assign celloutsig_0_6z = { celloutsig_0_5z[16:12], celloutsig_0_1z } <<< { celloutsig_0_2z[9:8], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[6:0], celloutsig_0_2z } >>> { in_data[23:17], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_11z[7:6], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z } >>> { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign _02_[0] = _00_;
  assign _03_[5] = _01_;
  assign { out_data[133:128], out_data[123:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
