
AirLiteTalonFX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075c8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080076d8  080076d8  000086d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007768  08007768  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007768  08007768  0000905c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007768  08007768  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007768  08007768  00008768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08007770  08007770  00008770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007778  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d0c  20000060  080077d4  00009060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001d6c  080077d4  00009d6c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022209  00000000  00000000  00009085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000434c  00000000  00000000  0002b28e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  0002f5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000da8  00000000  00000000  000307e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e4a7  00000000  00000000  00031590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013784  00000000  00000000  0004fa37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e593  00000000  00000000  000631bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010174e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056b4  00000000  00000000  00101794  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00106e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080076c0 	.word	0x080076c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080076c0 	.word	0x080076c0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2f>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a04:	bf24      	itt	cs
 8000a06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a0e:	d90d      	bls.n	8000a2c <__aeabi_d2f+0x30>
 8000a10:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a1c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a30:	d121      	bne.n	8000a76 <__aeabi_d2f+0x7a>
 8000a32:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a36:	bfbc      	itt	lt
 8000a38:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	4770      	bxlt	lr
 8000a3e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a46:	f1c2 0218 	rsb	r2, r2, #24
 8000a4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a52:	fa20 f002 	lsr.w	r0, r0, r2
 8000a56:	bf18      	it	ne
 8000a58:	f040 0001 	orrne.w	r0, r0, #1
 8000a5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a68:	ea40 000c 	orr.w	r0, r0, ip
 8000a6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a74:	e7cc      	b.n	8000a10 <__aeabi_d2f+0x14>
 8000a76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a7a:	d107      	bne.n	8000a8c <__aeabi_d2f+0x90>
 8000a7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a80:	bf1e      	ittt	ne
 8000a82:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a86:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a8a:	4770      	bxne	lr
 8000a8c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a90:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a94:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmpun>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800104c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001050:	d102      	bne.n	8001058 <__aeabi_fcmpun+0x14>
 8001052:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001056:	d108      	bne.n	800106a <__aeabi_fcmpun+0x26>
 8001058:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800105c:	d102      	bne.n	8001064 <__aeabi_fcmpun+0x20>
 800105e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001062:	d102      	bne.n	800106a <__aeabi_fcmpun+0x26>
 8001064:	f04f 0000 	mov.w	r0, #0
 8001068:	4770      	bx	lr
 800106a:	f04f 0001 	mov.w	r0, #1
 800106e:	4770      	bx	lr

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <_Z19propogate_distancesiP7MapNode11OrientationS1_>:
#include <iostream>
#include <math.h>
#include <climits>

// Recursively go through all nodes in one of the 4 cardinal middirections (idk the real name lol)
void propogate_distances(int distance, MapNode *node, Orientation direction1, Orientation direction2) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	4611      	mov	r1, r2
 80010c8:	461a      	mov	r2, r3
 80010ca:	460b      	mov	r3, r1
 80010cc:	71fb      	strb	r3, [r7, #7]
 80010ce:	4613      	mov	r3, r2
 80010d0:	71bb      	strb	r3, [r7, #6]
    node->distance = distance;
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	68fa      	ldr	r2, [r7, #12]
 80010d6:	601a      	str	r2, [r3, #0]
    distance++;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	3301      	adds	r3, #1
 80010dc:	60fb      	str	r3, [r7, #12]

    MapNode *direction1_node = node->connected_nodes[direction1];
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	68ba      	ldr	r2, [r7, #8]
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	4413      	add	r3, r2
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	617b      	str	r3, [r7, #20]
    MapNode *direction2_node = node->connected_nodes[direction2];
 80010ea:	79bb      	ldrb	r3, [r7, #6]
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	613b      	str	r3, [r7, #16]

    if (direction1_node != NULL)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d005      	beq.n	8001108 <_Z19propogate_distancesiP7MapNode11OrientationS1_+0x4c>
        propogate_distances(distance, direction1_node, direction1, direction2);
 80010fc:	79bb      	ldrb	r3, [r7, #6]
 80010fe:	79fa      	ldrb	r2, [r7, #7]
 8001100:	6979      	ldr	r1, [r7, #20]
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff ffda 	bl	80010bc <_Z19propogate_distancesiP7MapNode11OrientationS1_>
    
    if (direction2_node != NULL)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d005      	beq.n	800111a <_Z19propogate_distancesiP7MapNode11OrientationS1_+0x5e>
        propogate_distances(distance, direction2_node, direction1, direction2);
 800110e:	79bb      	ldrb	r3, [r7, #6]
 8001110:	79fa      	ldrb	r2, [r7, #7]
 8001112:	6939      	ldr	r1, [r7, #16]
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff ffd1 	bl	80010bc <_Z19propogate_distancesiP7MapNode11OrientationS1_>
}
 800111a:	bf00      	nop
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <_Z12generate_mapPA16_7MapNode>:

void generate_map(MapNode map[MAP_SIZE][MAP_SIZE]) {
 8001124:	b480      	push	{r7}
 8001126:	b087      	sub	sp, #28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
    // Initialize connections between nodes
    // TODO: Could maybe collapse these two for loops into 1 for loop but for now this is fine
    for (int x = 0; x < MAP_SIZE; x++) for (int y = 0; y < MAP_SIZE; y++) {
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	e08d      	b.n	800124e <_Z12generate_mapPA16_7MapNode+0x12a>
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	e083      	b.n	8001240 <_Z12generate_mapPA16_7MapNode+0x11c>
        MapNode *node = &map[x][y];
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	4613      	mov	r3, r2
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	4413      	add	r3, r2
 8001140:	01db      	lsls	r3, r3, #7
 8001142:	461a      	mov	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	1899      	adds	r1, r3, r2
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4613      	mov	r3, r2
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4413      	add	r3, r2
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	440b      	add	r3, r1
 8001154:	60bb      	str	r3, [r7, #8]

        // Connect each node with its (up to) 4 surrounding nodes
        for (int orientation = 0; orientation < 4; orientation++) {
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	e06b      	b.n	8001234 <_Z12generate_mapPA16_7MapNode+0x110>
            switch (orientation) {
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2b03      	cmp	r3, #3
 8001160:	d865      	bhi.n	800122e <_Z12generate_mapPA16_7MapNode+0x10a>
 8001162:	a201      	add	r2, pc, #4	@ (adr r2, 8001168 <_Z12generate_mapPA16_7MapNode+0x44>)
 8001164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001168:	08001179 	.word	0x08001179
 800116c:	080011a3 	.word	0x080011a3
 8001170:	080011cd 	.word	0x080011cd
 8001174:	080011f7 	.word	0x080011f7
                case NORTH:
                    if (y < MAP_SIZE - 1)
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	2b0e      	cmp	r3, #14
 800117c:	dc50      	bgt.n	8001220 <_Z12generate_mapPA16_7MapNode+0xfc>
                        node->connected_nodes[NORTH] = &map[x][y+1];
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	4613      	mov	r3, r2
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4413      	add	r3, r2
 8001186:	01db      	lsls	r3, r3, #7
 8001188:	461a      	mov	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	1899      	adds	r1, r3, r2
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	4613      	mov	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4413      	add	r3, r2
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	18ca      	adds	r2, r1, r3
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	605a      	str	r2, [r3, #4]
                    break;
 80011a0:	e03e      	b.n	8001220 <_Z12generate_mapPA16_7MapNode+0xfc>
                case EAST:
                    if (x < MAP_SIZE - 1)
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	2b0e      	cmp	r3, #14
 80011a6:	dc3d      	bgt.n	8001224 <_Z12generate_mapPA16_7MapNode+0x100>
                        node->connected_nodes[EAST] = &map[x+1][y];
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	1c5a      	adds	r2, r3, #1
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	01db      	lsls	r3, r3, #7
 80011b4:	461a      	mov	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	1899      	adds	r1, r3, r2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	18ca      	adds	r2, r1, r3
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	609a      	str	r2, [r3, #8]
                    break;
 80011ca:	e02b      	b.n	8001224 <_Z12generate_mapPA16_7MapNode+0x100>
                case SOUTH:
                    if (y > 0)
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dd2a      	ble.n	8001228 <_Z12generate_mapPA16_7MapNode+0x104>
                        node->connected_nodes[SOUTH] = &map[x][y-1];
 80011d2:	697a      	ldr	r2, [r7, #20]
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	01db      	lsls	r3, r3, #7
 80011dc:	461a      	mov	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	1899      	adds	r1, r3, r2
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	1e5a      	subs	r2, r3, #1
 80011e6:	4613      	mov	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	18ca      	adds	r2, r1, r3
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	60da      	str	r2, [r3, #12]
                    break;
 80011f4:	e018      	b.n	8001228 <_Z12generate_mapPA16_7MapNode+0x104>
                case WEST:
                    if (x > 0)
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	dd17      	ble.n	800122c <_Z12generate_mapPA16_7MapNode+0x108>
                        node->connected_nodes[WEST] = &map[x-1][y];
 80011fc:	697a      	ldr	r2, [r7, #20]
 80011fe:	4613      	mov	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4413      	add	r3, r2
 8001204:	01db      	lsls	r3, r3, #7
 8001206:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	18d1      	adds	r1, r2, r3
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4613      	mov	r3, r2
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	4413      	add	r3, r2
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	18ca      	adds	r2, r1, r3
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	611a      	str	r2, [r3, #16]
                    break;
 800121e:	e005      	b.n	800122c <_Z12generate_mapPA16_7MapNode+0x108>
                    break;
 8001220:	bf00      	nop
 8001222:	e004      	b.n	800122e <_Z12generate_mapPA16_7MapNode+0x10a>
                    break;
 8001224:	bf00      	nop
 8001226:	e002      	b.n	800122e <_Z12generate_mapPA16_7MapNode+0x10a>
                    break;
 8001228:	bf00      	nop
 800122a:	e000      	b.n	800122e <_Z12generate_mapPA16_7MapNode+0x10a>
                    break;
 800122c:	bf00      	nop
        for (int orientation = 0; orientation < 4; orientation++) {
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	3301      	adds	r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b03      	cmp	r3, #3
 8001238:	dd90      	ble.n	800115c <_Z12generate_mapPA16_7MapNode+0x38>
    for (int x = 0; x < MAP_SIZE; x++) for (int y = 0; y < MAP_SIZE; y++) {
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	3301      	adds	r3, #1
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	2b0f      	cmp	r3, #15
 8001244:	f77f af78 	ble.w	8001138 <_Z12generate_mapPA16_7MapNode+0x14>
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	3301      	adds	r3, #1
 800124c:	617b      	str	r3, [r7, #20]
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b0f      	cmp	r3, #15
 8001252:	f77f af6e 	ble.w	8001132 <_Z12generate_mapPA16_7MapNode+0xe>
        }

        //if ()
        //node->distance = abs(target_x - x) + abs(target_y - y);
    }
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	371c      	adds	r7, #28
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop

08001264 <_Z24propogate_race_distancesPA16_7MapNode>:

void propogate_race_distances(MapNode map[MAP_SIZE][MAP_SIZE]) {
 8001264:	b5b0      	push	{r4, r5, r7, lr}
 8001266:	b08a      	sub	sp, #40	@ 0x28
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    // Fill out distances
    for (int x = 0; x <= 1; x++) for (int y = 0; y <= 1; y++) {
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001270:	e038      	b.n	80012e4 <_Z24propogate_race_distancesPA16_7MapNode+0x80>
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
 8001276:	e02f      	b.n	80012d8 <_Z24propogate_race_distancesPA16_7MapNode+0x74>
        MapNode node = map[MAP_SIZE / 2 - x][MAP_SIZE / 2 - y];
 8001278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127a:	f1c3 0308 	rsb	r3, r3, #8
 800127e:	461a      	mov	r2, r3
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	01db      	lsls	r3, r3, #7
 8001288:	461a      	mov	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	1899      	adds	r1, r3, r2
 800128e:	6a3b      	ldr	r3, [r7, #32]
 8001290:	f1c3 0208 	rsb	r2, r3, #8
 8001294:	4613      	mov	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	4413      	add	r3, r2
 800129a:	00db      	lsls	r3, r3, #3
 800129c:	440b      	add	r3, r1
 800129e:	f107 0408 	add.w	r4, r7, #8
 80012a2:	461d      	mov	r5, r3
 80012a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012ac:	e884 0003 	stmia.w	r4, {r0, r1}
        propogate_distances(0, &node, y == 1 ? SOUTH : NORTH, x == 1 ? WEST : EAST);
 80012b0:	6a3b      	ldr	r3, [r7, #32]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d101      	bne.n	80012ba <_Z24propogate_race_distancesPA16_7MapNode+0x56>
 80012b6:	2202      	movs	r2, #2
 80012b8:	e000      	b.n	80012bc <_Z24propogate_race_distancesPA16_7MapNode+0x58>
 80012ba:	2200      	movs	r2, #0
 80012bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d101      	bne.n	80012c6 <_Z24propogate_race_distancesPA16_7MapNode+0x62>
 80012c2:	2303      	movs	r3, #3
 80012c4:	e000      	b.n	80012c8 <_Z24propogate_race_distancesPA16_7MapNode+0x64>
 80012c6:	2301      	movs	r3, #1
 80012c8:	f107 0108 	add.w	r1, r7, #8
 80012cc:	2000      	movs	r0, #0
 80012ce:	f7ff fef5 	bl	80010bc <_Z19propogate_distancesiP7MapNode11OrientationS1_>
    for (int x = 0; x <= 1; x++) for (int y = 0; y <= 1; y++) {
 80012d2:	6a3b      	ldr	r3, [r7, #32]
 80012d4:	3301      	adds	r3, #1
 80012d6:	623b      	str	r3, [r7, #32]
 80012d8:	6a3b      	ldr	r3, [r7, #32]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	ddcc      	ble.n	8001278 <_Z24propogate_race_distancesPA16_7MapNode+0x14>
 80012de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e0:	3301      	adds	r3, #1
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80012e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	ddc3      	ble.n	8001272 <_Z24propogate_race_distancesPA16_7MapNode+0xe>
    }
}
 80012ea:	bf00      	nop
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	@ 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bdb0      	pop	{r4, r5, r7, pc}

080012f4 <_ZN5PIDFFC1Effff>:
#include <PIDFF.h>

PIDFF::PIDFF(float kP, float kD, float kV, float kS): kP(kP), kD(kD), kV(kV), kS(kS), _lastTime(0), _currentTime(0), _state(PID_STOPPED) {
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	603b      	str	r3, [r7, #0]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	68ba      	ldr	r2, [r7, #8]
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2200      	movs	r2, #0
 800131e:	615a      	str	r2, [r3, #20]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2201      	movs	r2, #1
 800132a:	771a      	strb	r2, [r3, #28]
}
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4618      	mov	r0, r3
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <_ZN10ADCChannelC1EP19__ADC_HandleTypeDefm>:
 *      Author: rezq
 */

#include <adcchannel.h>

ADCChannel::ADCChannel(ADC_HandleTypeDef *adc, uint32_t channel): _adc(adc), _channel(channel) {
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	611a      	str	r2, [r3, #16]
	_config = {0};
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	3304      	adds	r3, #4
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
	_config.Channel = channel;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	605a      	str	r2, [r3, #4]
	_config.Rank = ADC_REGULAR_RANK_1;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	2201      	movs	r2, #1
 8001366:	609a      	str	r2, [r3, #8]
	_config.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2206      	movs	r2, #6
 800136c:	60da      	str	r2, [r3, #12]
}
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	4618      	mov	r0, r3
 8001372:	3714      	adds	r7, #20
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr

0800137a <_ZN10ADCChannel6enableEv>:

bool ADCChannel::enable() {
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_ConfigChannel(_adc, &_config) != HAL_OK) {
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3304      	adds	r3, #4
 800138a:	4619      	mov	r1, r3
 800138c:	4610      	mov	r0, r2
 800138e:	f003 f839 	bl	8004404 <HAL_ADC_ConfigChannel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	bf14      	ite	ne
 8001398:	2301      	movne	r3, #1
 800139a:	2300      	moveq	r3, #0
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <_ZN10ADCChannel6enableEv+0x30>
		Error_Handler();
 80013a2:	f001 fe5b 	bl	800305c <Error_Handler>
		return false;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e000      	b.n	80013ac <_ZN10ADCChannel6enableEv+0x32>
	}
	return true;
 80013aa:	2301      	movs	r3, #1
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_ZN10ADCChannel4initEv>:

void ADCChannel::init() {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	enable();
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff ffdc 	bl	800137a <_ZN10ADCChannel6enableEv>
	HAL_ADC_Stop(_adc);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f002 fede 	bl	8004188 <HAL_ADC_Stop>
	HAL_Delay(10);
 80013cc:	200a      	movs	r0, #10
 80013ce:	f002 fd31 	bl	8003e34 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(_adc);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f003 f9a8 	bl	800472c <HAL_ADCEx_Calibration_Start>
	HAL_Delay(10);
 80013dc:	200a      	movs	r0, #10
 80013de:	f002 fd29 	bl	8003e34 <HAL_Delay>
	HAL_ADC_Stop(_adc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f002 fece 	bl	8004188 <HAL_ADC_Stop>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <_ZN10ADCChannel4pollEv>:

bool ADCChannel::poll() {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	enable();
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff ffbc 	bl	800137a <_ZN10ADCChannel6enableEv>
	HAL_ADC_Start(_adc);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f002 fe10 	bl	800402c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(_adc, ADC_TIMEOUT_MS) == HAL_OK) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2164      	movs	r1, #100	@ 0x64
 8001412:	4618      	mov	r0, r3
 8001414:	f002 fee4 	bl	80041e0 <HAL_ADC_PollForConversion>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	bf0c      	ite	eq
 800141e:	2301      	moveq	r3, #1
 8001420:	2300      	movne	r3, #0
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	d012      	beq.n	800144e <_ZN10ADCChannel4pollEv+0x5a>
	  _adcValue = HAL_ADC_GetValue(_adc);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f002 ffdd 	bl	80043ec <HAL_ADC_GetValue>
 8001432:	4603      	mov	r3, r0
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fbe7 	bl	8000c08 <__aeabi_ui2f>
 800143a:	4602      	mov	r2, r0
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	615a      	str	r2, [r3, #20]
	  HAL_ADC_Stop(_adc);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f002 fe9f 	bl	8004188 <HAL_ADC_Stop>
	  return true;
 800144a:	2301      	movs	r3, #1
 800144c:	e000      	b.n	8001450 <_ZN10ADCChannel4pollEv+0x5c>
	}
	return false;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <_ZN10ADCChannel6getRawEv>:

float ADCChannel::getRaw() {
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	return _adcValue;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	695b      	ldr	r3, [r3, #20]
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr

0800146e <_ZN17DifferentialDriveC1Ef>:
#include "differentialdrive.h"

DifferentialDrive::DifferentialDrive(float rad): _rad(rad) {
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	601a      	str	r2, [r3, #0]

}
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr

0800148a <_ZSt3powff>:
  using ::pow;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  pow(float __x, float __y)
  { return __builtin_powf(__x, __y); }
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	6039      	str	r1, [r7, #0]
 8001494:	6839      	ldr	r1, [r7, #0]
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f005 fad0 	bl	8006a3c <powf>
 800149c:	4603      	mov	r3, r0
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_ZN5DSensC1EP12GPIO_TypeDeftP19__ADC_HandleTypeDefmff>:
 *      Author: rezq
 */

#include <dsens.h>

DSens::DSens(GPIO_TypeDef *emitterPort, uint16_t emitterPin, ADC_HandleTypeDef *adc, uint32_t channel, float convSlope, float convInter): ADCChannel(adc, channel), _emitterPort(emitterPort), _emitterPin(emitterPin), _adc(adc), _convSlope(convSlope), _convInter(convInter) {
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b084      	sub	sp, #16
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	60f8      	str	r0, [r7, #12]
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	603b      	str	r3, [r7, #0]
 80014b2:	4613      	mov	r3, r2
 80014b4:	80fb      	strh	r3, [r7, #6]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	6839      	ldr	r1, [r7, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff3b 	bl	8001338 <_ZN10ADCChannelC1EP19__ADC_HandleTypeDefm>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	68ba      	ldr	r2, [r7, #8]
 80014c6:	619a      	str	r2, [r3, #24]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	88fa      	ldrh	r2, [r7, #6]
 80014cc:	839a      	strh	r2, [r3, #28]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	621a      	str	r2, [r3, #32]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	69fa      	ldr	r2, [r7, #28]
 80014d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6a3a      	ldr	r2, [r7, #32]
 80014de:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	4618      	mov	r0, r3
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <_ZN5DSens10updateSensEv>:

bool DSens::updateSens() {
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b084      	sub	sp, #16
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_emitterPort, _emitterPin, GPIO_PIN_SET);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6998      	ldr	r0, [r3, #24]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	8b9b      	ldrh	r3, [r3, #28]
 80014fa:	2201      	movs	r2, #1
 80014fc:	4619      	mov	r1, r3
 80014fe:	f003 fc55 	bl	8004dac <HAL_GPIO_WritePin>
	HAL_Delay(5); // TODO: major tick rate limiter lol
 8001502:	2005      	movs	r0, #5
 8001504:	f002 fc96 	bl	8003e34 <HAL_Delay>

	bool pRet = poll();
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff ff72 	bl	80013f4 <_ZN10ADCChannel4pollEv>
 8001510:	4603      	mov	r3, r0
 8001512:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(_emitterPort, _emitterPin, GPIO_PIN_RESET);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6998      	ldr	r0, [r3, #24]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	8b9b      	ldrh	r3, [r3, #28]
 800151c:	2200      	movs	r2, #0
 800151e:	4619      	mov	r1, r3
 8001520:	f003 fc44 	bl	8004dac <HAL_GPIO_WritePin>

	if (!pRet) return false;
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	f083 0301 	eor.w	r3, r3, #1
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <_ZN5DSens10updateSensEv+0x4a>
 8001530:	2300      	movs	r3, #0
 8001532:	e000      	b.n	8001536 <_ZN5DSens10updateSensEv+0x4c>
	return true;
 8001534:	2301      	movs	r3, #1
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_ZN5DSens7getDistEv>:


float DSens::getDist() {
 800153e:	b590      	push	{r4, r7, lr}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
	_dist = _convSlope * pow(getRaw(), _convInter);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff83 	bl	8001458 <_ZN10ADCChannel6getRawEv>
 8001552:	4602      	mov	r2, r0
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001558:	4619      	mov	r1, r3
 800155a:	4610      	mov	r0, r2
 800155c:	f7ff ff95 	bl	800148a <_ZSt3powff>
 8001560:	4603      	mov	r3, r0
 8001562:	4619      	mov	r1, r3
 8001564:	4620      	mov	r0, r4
 8001566:	f7ff fba7 	bl	8000cb8 <__aeabi_fmul>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	625a      	str	r2, [r3, #36]	@ 0x24
	return _dist;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	bd90      	pop	{r4, r7, pc}

0800157e <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
 8001586:	6039      	str	r1, [r7, #0]
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015a2:	d205      	bcs.n	80015b0 <_ZSt16__deque_buf_sizej+0x1c>
 80015a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ae:	e000      	b.n	80015b2 <_ZSt16__deque_buf_sizej+0x1e>
 80015b0:	2301      	movs	r3, #1
 80015b2:	4618      	mov	r0, r3
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <_ZNSt5dequeIfSaIfEEC1Ev>:

      /**
       *  @brief  Creates a %deque with no elements.
       */
#if __cplusplus >= 201103L
      deque() = default;
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f000 f924 	bl	8001814 <_ZNSt11_Deque_baseIfSaIfEEC1Ev>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <_ZN9DeepStackIfEC1Ev>:
#include <deque>
#include "stm32f1xx_hal.h"
#include <type_traits>

template<typename T>
class DeepStack {
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ffeb 	bl	80015bc <_ZNSt5dequeIfSaIfEEC1Ev>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <_ZNSt5dequeImSaImEEC1Ev>:
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f91b 	bl	8001836 <_ZNSt11_Deque_baseImSaImEEC1Ev>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <_ZN9DeepStackImEC1Ev>:
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ffeb 	bl	80015f0 <_ZNSt5dequeImSaImEEC1Ev>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_ZN7EncoderC1EP17TIM_HandleTypeDefbf>:
 *      Author: mine215
 */

#include "encoders.h"

Encoder::Encoder(TIM_HandleTypeDef *htim, bool inverted, float conversionFactor): htim(htim), inverted(inverted), rawPos(0), pos(0), _conversionFactor(conversionFactor), lastPosMeters(0), lastTick(0), veloMeters(0) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	4613      	mov	r3, r2
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	79fa      	ldrb	r2, [r7, #7]
 800163e:	711a      	strb	r2, [r3, #4]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2200      	movs	r2, #0
 8001652:	615a      	str	r2, [r3, #20]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3318      	adds	r3, #24
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff ffbc 	bl	80015d6 <_ZN9DeepStackIfEC1Ev>
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	3340      	adds	r3, #64	@ 0x40
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ffd1 	bl	800160a <_ZN9DeepStackImEC1Ev>
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	669a      	str	r2, [r3, #104]	@ 0x68
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2200      	movs	r2, #0
 8001674:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
 8001678:	68f9      	ldr	r1, [r7, #12]
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
}
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <_ZN7Encoder4initEv>:

void Encoder::init() {
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  HAL_TIM_Encoder_Start_IT(htim, TIM_CHANNEL_ALL);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	213c      	movs	r1, #60	@ 0x3c
 800169e:	4618      	mov	r0, r3
 80016a0:	f004 fb3a 	bl	8005d18 <HAL_TIM_Encoder_Start_IT>
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm>:

void Encoder::callback(TIM_HandleTypeDef *htimCall, uint32_t cur) {
 80016ac:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80016b0:	b087      	sub	sp, #28
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	60f8      	str	r0, [r7, #12]
 80016b6:	60b9      	str	r1, [r7, #8]
 80016b8:	607a      	str	r2, [r7, #4]
  if (htimCall->Instance != htim->Instance) return;
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d126      	bne.n	8001716 <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm+0x6a>

  uint16_t current_raw = static_cast<uint16_t>(cur);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	82fb      	strh	r3, [r7, #22]

	int16_t delta = static_cast<int16_t>(current_raw - rawPos);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 80016d2:	8afa      	ldrh	r2, [r7, #22]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	82bb      	strh	r3, [r7, #20]

	pos += (inverted ? 1 : -1) * delta;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 80016e0:	68f9      	ldr	r1, [r7, #12]
 80016e2:	7909      	ldrb	r1, [r1, #4]
 80016e4:	2900      	cmp	r1, #0
 80016e6:	d001      	beq.n	80016ec <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm+0x40>
 80016e8:	2101      	movs	r1, #1
 80016ea:	e001      	b.n	80016f0 <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm+0x44>
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016f0:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 80016f4:	fb00 f101 	mul.w	r1, r0, r1
 80016f8:	17c8      	asrs	r0, r1, #31
 80016fa:	460c      	mov	r4, r1
 80016fc:	4605      	mov	r5, r0
 80016fe:	eb12 0804 	adds.w	r8, r2, r4
 8001702:	eb43 0905 	adc.w	r9, r3, r5
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	e9c3 891c 	strd	r8, r9, [r3, #112]	@ 0x70
	rawPos = current_raw;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	8afa      	ldrh	r2, [r7, #22]
 8001710:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
 8001714:	e000      	b.n	8001718 <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm+0x6c>
  if (htimCall->Instance != htim->Instance) return;
 8001716:	bf00      	nop
}
 8001718:	371c      	adds	r7, #28
 800171a:	46bd      	mov	sp, r7
 800171c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001720:	4770      	bx	lr

08001722 <_ZN7Encoder21getLastPositionMetersEv>:

int64_t Encoder::getPosition() {
	return pos;
}

float Encoder::getLastPositionMeters() {
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
	return lastPosMeters;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <_ZN7Encoder17getPositionMetersEv>:

float Encoder::getPositionMeters() {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
	posMeters = pos * _conversionFactor;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8001746:	4610      	mov	r0, r2
 8001748:	4619      	mov	r1, r3
 800174a:	f7ff fa77 	bl	8000c3c <__aeabi_l2f>
 800174e:	4602      	mov	r2, r0
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	4619      	mov	r1, r3
 8001756:	4610      	mov	r0, r2
 8001758:	f7ff faae 	bl	8000cb8 <__aeabi_fmul>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	611a      	str	r2, [r3, #16]
	return posMeters;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <_ZN7Encoder4tickEv>:

float Encoder::getVeloMeters() {
	return veloMeters;
}

void Encoder::tick() {
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	getPositionMeters();
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ffdd 	bl	8001738 <_ZN7Encoder17getPositionMetersEv>

	uint32_t tick = HAL_GetTick();
 800177e:	f002 fb4f 	bl	8003e20 <HAL_GetTick>
 8001782:	60f8      	str	r0, [r7, #12]

	float tempVeloMeters = (posMeters - lastPosMeters) / (tick - lastTick) * 1000;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	691a      	ldr	r2, [r3, #16]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	4619      	mov	r1, r3
 800178e:	4610      	mov	r0, r2
 8001790:	f7ff f988 	bl	8000aa4 <__aeabi_fsub>
 8001794:	4603      	mov	r3, r0
 8001796:	461c      	mov	r4, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	68fa      	ldr	r2, [r7, #12]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fa31 	bl	8000c08 <__aeabi_ui2f>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4619      	mov	r1, r3
 80017aa:	4620      	mov	r0, r4
 80017ac:	f7ff fb38 	bl	8000e20 <__aeabi_fdiv>
 80017b0:	4603      	mov	r3, r0
 80017b2:	4917      	ldr	r1, [pc, #92]	@ (8001810 <_ZN7Encoder4tickEv+0xa0>)
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fa7f 	bl	8000cb8 <__aeabi_fmul>
 80017ba:	4603      	mov	r3, r0
 80017bc:	60bb      	str	r3, [r7, #8]

	pmHistory.push(tempVeloMeters);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3318      	adds	r3, #24
 80017c2:	68b9      	ldr	r1, [r7, #8]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f000 f847 	bl	8001858 <_ZN9DeepStackIfE4pushEf>

	veloMeters = (pmHistory.sum() / pmHistory.size());
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3318      	adds	r3, #24
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 f861 	bl	8001896 <_ZNK9DeepStackIfE3sumEv>
 80017d4:	4604      	mov	r4, r0
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	3318      	adds	r3, #24
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 f89e 	bl	800191c <_ZNK9DeepStackIfE4sizeEv>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fa10 	bl	8000c08 <__aeabi_ui2f>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4619      	mov	r1, r3
 80017ec:	4620      	mov	r0, r4
 80017ee:	f7ff fb17 	bl	8000e20 <__aeabi_fdiv>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	669a      	str	r2, [r3, #104]	@ 0x68

	lastTick = tick;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68fa      	ldr	r2, [r7, #12]
 80017fe:	615a      	str	r2, [r3, #20]
	lastPosMeters = posMeters;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691a      	ldr	r2, [r3, #16]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	60da      	str	r2, [r3, #12]
	/*pmHistory.push(posMeters);
	tickHistory.push(HAL_GetTick());
	veloMeters = pmHistory.delta() / tickHistory.delta() * 1000;*/
}
 8001808:	bf00      	nop
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	bd90      	pop	{r4, r7, pc}
 8001810:	447a0000 	.word	0x447a0000

08001814 <_ZNSt11_Deque_baseIfSaIfEEC1Ev>:
      _Deque_base()
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
      : _M_impl()
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4618      	mov	r0, r3
 8001820:	f000 f889 	bl	8001936 <_ZNSt11_Deque_baseIfSaIfEE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8001824:	2100      	movs	r1, #0
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f896 	bl	8001958 <_ZNSt11_Deque_baseIfSaIfEE17_M_initialize_mapEj>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <_ZNSt11_Deque_baseImSaImEEC1Ev>:
      _Deque_base()
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
      : _M_impl()
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4618      	mov	r0, r3
 8001842:	f000 f917 	bl	8001a74 <_ZNSt11_Deque_baseImSaImEE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8001846:	2100      	movs	r1, #0
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f000 f924 	bl	8001a96 <_ZNSt11_Deque_baseImSaImEE17_M_initialize_mapEj>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_ZN9DeepStackIfE4pushEf>:
private:
    std::deque<T> stack;
    static constexpr size_t maxDepth = 15;

public:
    void push(T value) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
        stack.push_back(value);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	463a      	mov	r2, r7
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f000 f977 	bl	8001b5c <_ZNSt5dequeIfSaIfEE9push_backERKf>
        if (stack.size() > maxDepth) {
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4618      	mov	r0, r3
 8001872:	f000 f9ab 	bl	8001bcc <_ZNKSt5dequeIfSaIfEE4sizeEv>
 8001876:	4603      	mov	r3, r0
 8001878:	2b0f      	cmp	r3, #15
 800187a:	bf8c      	ite	hi
 800187c:	2301      	movhi	r3, #1
 800187e:	2300      	movls	r3, #0
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <_ZN9DeepStackIfE4pushEf+0x36>
            stack.pop_front();
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 f9b1 	bl	8001bf0 <_ZNSt5dequeIfSaIfEE9pop_frontEv>
        }
    }
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <_ZNK9DeepStackIfE3sumEv>:
            return 0;
        }
        return top() - bottom();
    }

    T sum() const {
 8001896:	b580      	push	{r7, lr}
 8001898:	b08e      	sub	sp, #56	@ 0x38
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
    	if (stack.empty()) {
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 f9cc 	bl	8001c3e <_ZNKSt5dequeIfSaIfEE5emptyEv>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <_ZNK9DeepStackIfE3sumEv+0x1c>
    		return 0;
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	e030      	b.n	8001914 <_ZNK9DeepStackIfE3sumEv+0x7e>
    	}

    	T total = 0;
 80018b2:	f04f 0300 	mov.w	r3, #0
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
		for (const T& val : stack) {
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80018bc:	f107 031c 	add.w	r3, r7, #28
 80018c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 f9cd 	bl	8001c62 <_ZNKSt5dequeIfSaIfEE5beginEv>
 80018c8:	f107 030c 	add.w	r3, r7, #12
 80018cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f9d6 	bl	8001c80 <_ZNKSt5dequeIfSaIfEE3endEv>
 80018d4:	e012      	b.n	80018fc <_ZNK9DeepStackIfE3sumEv+0x66>
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 fa0f 	bl	8001cfe <_ZNKSt15_Deque_iteratorIfRKfPS0_EdeEv>
 80018e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
			total += val;
 80018e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4619      	mov	r1, r3
 80018e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80018ea:	f7ff f8dd 	bl	8000aa8 <__addsf3>
 80018ee:	4603      	mov	r3, r0
 80018f0:	637b      	str	r3, [r7, #52]	@ 0x34
		for (const T& val : stack) {
 80018f2:	f107 031c 	add.w	r3, r7, #28
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 f9e2 	bl	8001cc0 <_ZNSt15_Deque_iteratorIfRKfPS0_EppEv>
 80018fc:	f107 020c 	add.w	r2, r7, #12
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	4611      	mov	r1, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f9c9 	bl	8001c9e <_ZStneRKSt15_Deque_iteratorIfRKfPS0_ES5_>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d1e1      	bne.n	80018d6 <_ZNK9DeepStackIfE3sumEv+0x40>
		}
		return total;
 8001912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8001914:	4618      	mov	r0, r3
 8001916:	3738      	adds	r7, #56	@ 0x38
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <_ZNK9DeepStackIfE4sizeEv>:

    size_t size() const {
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
        return stack.size();
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f950 	bl	8001bcc <_ZNKSt5dequeIfSaIfEE4sizeEv>
 800192c:	4603      	mov	r3, r0
    }
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <_ZNSt11_Deque_baseIfSaIfEE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f9e3 	bl	8001d14 <_ZNSt11_Deque_baseIfSaIfEE16_Deque_impl_dataC1Ev>
	{ }
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4618      	mov	r0, r3
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <_ZNSt11_Deque_baseIfSaIfEE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b089      	sub	sp, #36	@ 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 8001962:	2004      	movs	r0, #4
 8001964:	f7ff fe16 	bl	8001594 <_ZSt16__deque_buf_sizej>
 8001968:	4602      	mov	r2, r0
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001970:	3301      	adds	r3, #1
 8001972:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8001974:	2308      	movs	r3, #8
 8001976:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	3302      	adds	r3, #2
 800197c:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800197e:	f107 0210 	add.w	r2, r7, #16
 8001982:	f107 030c 	add.w	r3, r7, #12
 8001986:	4611      	mov	r1, r2
 8001988:	4618      	mov	r0, r3
 800198a:	f000 f9dc 	bl	8001d46 <_ZSt3maxIjERKT_S2_S2_>
 800198e:	4603      	mov	r3, r0
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4619      	mov	r1, r3
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 f9e5 	bl	8001d6c <_ZNSt11_Deque_baseIfSaIfEE15_M_allocate_mapEj>
 80019a2:	4602      	mov	r2, r0
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6859      	ldr	r1, [r3, #4]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	1acb      	subs	r3, r1, r3
 80019b4:	085b      	lsrs	r3, r3, #1
 80019b6:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 80019b8:	4413      	add	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4413      	add	r3, r2
 80019c4:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	69b9      	ldr	r1, [r7, #24]
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 f9ef 	bl	8001dae <_ZNSt11_Deque_baseIfSaIfEE15_M_create_nodesEPPfS3_>
      this->_M_impl._M_start._M_set_node(__nstart);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3308      	adds	r3, #8
 80019d4:	69b9      	ldr	r1, [r7, #24]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 fa04 	bl	8001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f103 0218 	add.w	r2, r3, #24
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3b04      	subs	r3, #4
 80019e6:	4619      	mov	r1, r3
 80019e8:	4610      	mov	r0, r2
 80019ea:	f000 f9fb 	bl	8001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	68da      	ldr	r2, [r3, #12]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 80019fa:	2004      	movs	r0, #4
 80019fc:	f7ff fdca 	bl	8001594 <_ZSt16__deque_buf_sizej>
 8001a00:	4602      	mov	r2, r0
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a08:	fb01 f202 	mul.w	r2, r1, r2
 8001a0c:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	619a      	str	r2, [r3, #24]
    }
 8001a16:	bf00      	nop
 8001a18:	3724      	adds	r7, #36	@ 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd90      	pop	{r4, r7, pc}

08001a1e <_ZNSt11_Deque_baseIfSaIfEE17_M_deallocate_mapEPPfj>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b088      	sub	sp, #32
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	68f9      	ldr	r1, [r7, #12]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f000 fa08 	bl	8001e46 <_ZNKSt11_Deque_baseIfSaIfEE20_M_get_map_allocatorEv>
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	61fb      	str	r3, [r7, #28]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	61bb      	str	r3, [r7, #24]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	69f9      	ldr	r1, [r7, #28]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fbe6 	bl	8002218 <_ZNSt15__new_allocatorIPfE10deallocateEPS0_j>
 8001a4c:	bf00      	nop

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 fbd6 	bl	8002204 <_ZNSt15__new_allocatorIPfED1Ev>
      }
 8001a58:	bf00      	nop
 8001a5a:	3720      	adds	r7, #32
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <_ZNSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <_ZNSt11_Deque_baseImSaImEE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 f9f0 	bl	8001e6c <_ZNSt11_Deque_baseImSaImEE16_Deque_impl_dataC1Ev>
	{ }
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_ZNSt11_Deque_baseImSaImEE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8001a96:	b590      	push	{r4, r7, lr}
 8001a98:	b089      	sub	sp, #36	@ 0x24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 8001aa0:	2004      	movs	r0, #4
 8001aa2:	f7ff fd77 	bl	8001594 <_ZSt16__deque_buf_sizej>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	fbb3 f3f2 	udiv	r3, r3, r2
 8001aae:	3301      	adds	r3, #1
 8001ab0:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8001ab2:	2308      	movs	r3, #8
 8001ab4:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3302      	adds	r3, #2
 8001aba:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8001abc:	f107 0210 	add.w	r2, r7, #16
 8001ac0:	f107 030c 	add.w	r3, r7, #12
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f93d 	bl	8001d46 <_ZSt3maxIjERKT_S2_S2_>
 8001acc:	4603      	mov	r3, r0
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f9df 	bl	8001e9e <_ZNSt11_Deque_baseImSaImEE15_M_allocate_mapEj>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6859      	ldr	r1, [r3, #4]
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	1acb      	subs	r3, r1, r3
 8001af2:	085b      	lsrs	r3, r3, #1
 8001af4:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 8001af6:	4413      	add	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4413      	add	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	69b9      	ldr	r1, [r7, #24]
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 f9e9 	bl	8001ee0 <_ZNSt11_Deque_baseImSaImEE15_M_create_nodesEPPmS3_>
      this->_M_impl._M_start._M_set_node(__nstart);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3308      	adds	r3, #8
 8001b12:	69b9      	ldr	r1, [r7, #24]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 f9fe 	bl	8001f16 <_ZNSt15_Deque_iteratorImRmPmE11_M_set_nodeEPS1_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f103 0218 	add.w	r2, r3, #24
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	3b04      	subs	r3, #4
 8001b24:	4619      	mov	r1, r3
 8001b26:	4610      	mov	r0, r2
 8001b28:	f000 f9f5 	bl	8001f16 <_ZNSt15_Deque_iteratorImRmPmE11_M_set_nodeEPS1_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8001b38:	2004      	movs	r0, #4
 8001b3a:	f7ff fd2b 	bl	8001594 <_ZSt16__deque_buf_sizej>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b46:	fb01 f202 	mul.w	r2, r1, r2
 8001b4a:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	619a      	str	r2, [r3, #24]
    }
 8001b54:	bf00      	nop
 8001b56:	3724      	adds	r7, #36	@ 0x24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd90      	pop	{r4, r7, pc}

08001b5c <_ZNSt5dequeIfSaIfEE9push_backERKf>:
       *  element at the end of the %deque and assigns the given data
       *  to it.  Due to the nature of a %deque this operation can be
       *  done in constant time.
       */
      void
      push_back(const value_type& __x)
 8001b5c:	b590      	push	{r4, r7, lr}
 8001b5e:	b089      	sub	sp, #36	@ 0x24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish._M_cur
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699a      	ldr	r2, [r3, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	3b04      	subs	r3, #4
	if (this->_M_impl._M_finish._M_cur
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d023      	beq.n	8001bbc <_ZNSt5dequeIfSaIfEE9push_backERKf+0x60>
	  {
	    _Alloc_traits::construct(this->_M_impl,
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	61fa      	str	r2, [r7, #28]
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	617b      	str	r3, [r7, #20]
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001b82:	6978      	ldr	r0, [r7, #20]
 8001b84:	f000 fba0 	bl	80022c8 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4619      	mov	r1, r3
 8001b98:	2004      	movs	r0, #4
 8001b9a:	f7ff fcf0 	bl	800157e <_ZnwjPv>
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	68b8      	ldr	r0, [r7, #8]
 8001ba2:	f000 fb91 	bl	80022c8 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6023      	str	r3, [r4, #0]
 8001bac:	bf00      	nop
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 8001bae:	bf00      	nop
				     this->_M_impl._M_finish._M_cur, __x);
	    ++this->_M_impl._M_finish._M_cur;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	1d1a      	adds	r2, r3, #4
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	619a      	str	r2, [r3, #24]
	  }
	else
	  _M_push_back_aux(__x);
      }
 8001bba:	e003      	b.n	8001bc4 <_ZNSt5dequeIfSaIfEE9push_backERKf+0x68>
	  _M_push_back_aux(__x);
 8001bbc:	6839      	ldr	r1, [r7, #0]
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f000 f9d6 	bl	8001f70 <_ZNSt5dequeIfSaIfEE16_M_push_back_auxIJRKfEEEvDpOT_>
      }
 8001bc4:	bf00      	nop
 8001bc6:	3724      	adds	r7, #36	@ 0x24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd90      	pop	{r4, r7, pc}

08001bcc <_ZNKSt5dequeIfSaIfEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish - this->_M_impl._M_start; }
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f103 0218 	add.w	r2, r3, #24
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3308      	adds	r3, #8
 8001bde:	4619      	mov	r1, r3
 8001be0:	4610      	mov	r0, r2
 8001be2:	f000 fa1f 	bl	8002024 <_ZStmiRKSt15_Deque_iteratorIfRfPfES4_>
 8001be6:	4603      	mov	r3, r0
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_ZNSt5dequeIfSaIfEE9pop_frontEv>:
       *
       *  Note that no data is returned, and if the first element's data is
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	if (this->_M_impl._M_start._M_cur
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689a      	ldr	r2, [r3, #8]
	    != this->_M_impl._M_start._M_last - 1)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	691b      	ldr	r3, [r3, #16]
 8001c00:	3b04      	subs	r3, #4
	if (this->_M_impl._M_start._M_cur
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d014      	beq.n	8001c30 <_ZNSt5dequeIfSaIfEE9pop_frontEv+0x40>
	  {
	    _Alloc_traits::destroy(_M_get_Tp_allocator(),
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff29 	bl	8001a60 <_ZNSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	617a      	str	r2, [r7, #20]
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	60bb      	str	r3, [r7, #8]
      template<typename _Up>
	__attribute__((__always_inline__))
	void
	destroy(_Up* __p)
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 8001c20:	bf00      	nop
#if __cplusplus <= 201703L
	  __a.destroy(__p);
#else
	  std::destroy_at(__p);
#endif
	}
 8001c22:	bf00      	nop
				   this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	1d1a      	adds	r2, r3, #4
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
	  }
	else
	  _M_pop_front_aux();
      }
 8001c2e:	e002      	b.n	8001c36 <_ZNSt5dequeIfSaIfEE9pop_frontEv+0x46>
	  _M_pop_front_aux();
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 fa23 	bl	800207c <_ZNSt5dequeIfSaIfEE16_M_pop_front_auxEv>
      }
 8001c36:	bf00      	nop
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <_ZNKSt5dequeIfSaIfEE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b082      	sub	sp, #8
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish == this->_M_impl._M_start; }
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f103 0218 	add.w	r2, r3, #24
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3308      	adds	r3, #8
 8001c50:	4619      	mov	r1, r3
 8001c52:	4610      	mov	r0, r2
 8001c54:	f000 fa3e 	bl	80020d4 <_ZSteqRKSt15_Deque_iteratorIfRfPfES4_>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <_ZNKSt5dequeIfSaIfEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	3308      	adds	r3, #8
 8001c70:	4619      	mov	r1, r3
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 fa41 	bl	80020fa <_ZNSt15_Deque_iteratorIfRKfPS0_EC1IS_IfRfPfEvEERKT_>
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <_ZNKSt5dequeIfSaIfEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	3318      	adds	r3, #24
 8001c8e:	4619      	mov	r1, r3
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 fa32 	bl	80020fa <_ZNSt15_Deque_iteratorIfRKfPS0_EC1IS_IfRfPfEvEERKT_>
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_ZStneRKSt15_Deque_iteratorIfRKfPS0_ES5_>:
      operator!=(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
      { return !(__x == __y); }
 8001ca8:	6839      	ldr	r1, [r7, #0]
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f000 fa40 	bl	8002130 <_ZSteqRKSt15_Deque_iteratorIfRKfPS0_ES5_>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f083 0301 	eor.w	r3, r3, #1
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <_ZNSt15_Deque_iteratorIfRKfPS0_EppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	++_M_cur;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	1d1a      	adds	r2, r3, #4
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	601a      	str	r2, [r3, #0]
	if (_M_cur == _M_last)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d10a      	bne.n	8001cf4 <_ZNSt15_Deque_iteratorIfRKfPS0_EppEv+0x34>
	    _M_set_node(_M_node + 1);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 fa35 	bl	8002156 <_ZNSt15_Deque_iteratorIfRKfPS0_E11_M_set_nodeEPPf>
	    _M_cur = _M_first;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	601a      	str	r2, [r3, #0]
	return *this;
 8001cf4:	687b      	ldr	r3, [r7, #4]
      }
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <_ZNKSt15_Deque_iteratorIfRKfPS0_EdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <_ZNSt11_Deque_baseIfSaIfEE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3308      	adds	r3, #8
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f000 fa2b 	bl	8002188 <_ZNSt15_Deque_iteratorIfRfPfEC1Ev>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3318      	adds	r3, #24
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 fa26 	bl	8002188 <_ZNSt15_Deque_iteratorIfRfPfEC1Ev>
	{ }
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d201      	bcs.n	8001d60 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	e000      	b.n	8001d62 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8001d60:	687b      	ldr	r3, [r7, #4]
    }
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <_ZNSt11_Deque_baseIfSaIfEE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8001d76:	f107 0308 	add.w	r3, r7, #8
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 f862 	bl	8001e46 <_ZNKSt11_Deque_baseIfSaIfEE20_M_get_map_allocatorEv>
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	60fb      	str	r3, [r7, #12]
      { return __a.allocate(__n); }
 8001d86:	f107 0308 	add.w	r3, r7, #8
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	68f9      	ldr	r1, [r7, #12]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f000 fad8 	bl	8002344 <_ZNSt15__new_allocatorIPfE8allocateEjPKv>
 8001d94:	4604      	mov	r4, r0
 8001d96:	bf00      	nop
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8001d98:	bf00      	nop
 8001d9a:	f107 0308 	add.w	r3, r7, #8
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 fa30 	bl	8002204 <_ZNSt15__new_allocatorIPfED1Ev>
 8001da4:	4623      	mov	r3, r4
      }
 8001da6:	4618      	mov	r0, r3
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd90      	pop	{r4, r7, pc}

08001dae <_ZNSt11_Deque_baseIfSaIfEE15_M_create_nodesEPPfS3_>:
    _Deque_base<_Tp, _Alloc>::
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b086      	sub	sp, #24
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	60f8      	str	r0, [r7, #12]
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	e008      	b.n	8001dd2 <_ZNSt11_Deque_baseIfSaIfEE15_M_create_nodesEPPfS3_+0x24>
	    *__cur = this->_M_allocate_node();
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f000 f9f7 	bl	80021b4 <_ZNSt11_Deque_baseIfSaIfEE16_M_allocate_nodeEv>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	3304      	adds	r3, #4
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d3f2      	bcc.n	8001dc0 <_ZNSt11_Deque_baseIfSaIfEE15_M_create_nodesEPPfS3_+0x12>
    }
 8001dda:	bf00      	nop
 8001ddc:	bf00      	nop
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8001de4:	b590      	push	{r4, r7, lr}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685c      	ldr	r4, [r3, #4]
 8001e00:	f000 f9ee 	bl	80021e0 <_ZNSt15_Deque_iteratorIfRfPfE14_S_buffer_sizeEv>
 8001e04:	4603      	mov	r3, r0
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	18e2      	adds	r2, r4, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
      }
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd90      	pop	{r4, r7, pc}

08001e16 <_ZNSt11_Deque_baseIfSaIfEE18_M_deallocate_nodeEPf>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 8001e16:	b590      	push	{r4, r7, lr}
 8001e18:	b087      	sub	sp, #28
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 8001e20:	687c      	ldr	r4, [r7, #4]
 8001e22:	2004      	movs	r0, #4
 8001e24:	f7ff fbb6 	bl	8001594 <_ZSt16__deque_buf_sizej>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	617c      	str	r4, [r7, #20]
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	60fa      	str	r2, [r7, #12]
      { __a.deallocate(__p, __n); }
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	6939      	ldr	r1, [r7, #16]
 8001e36:	6978      	ldr	r0, [r7, #20]
 8001e38:	f000 faad 	bl	8002396 <_ZNSt15__new_allocatorIfE10deallocateEPfj>
 8001e3c:	bf00      	nop
      }
 8001e3e:	bf00      	nop
 8001e40:	371c      	adds	r7, #28
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd90      	pop	{r4, r7, pc}

08001e46 <_ZNKSt11_Deque_baseIfSaIfEE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b086      	sub	sp, #24
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 8001e50:	6838      	ldr	r0, [r7, #0]
 8001e52:	f000 f9cd 	bl	80021f0 <_ZNKSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	613a      	str	r2, [r7, #16]
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	bf00      	nop
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <_ZNSt11_Deque_baseImSaImEE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3308      	adds	r3, #8
 8001e84:	4618      	mov	r0, r3
 8001e86:	f000 f9d7 	bl	8002238 <_ZNSt15_Deque_iteratorImRmPmEC1Ev>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3318      	adds	r3, #24
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 f9d2 	bl	8002238 <_ZNSt15_Deque_iteratorImRmPmEC1Ev>
	{ }
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <_ZNSt11_Deque_baseImSaImEE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 8001e9e:	b590      	push	{r4, r7, lr}
 8001ea0:	b085      	sub	sp, #20
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8001ea8:	f107 0308 	add.w	r3, r7, #8
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f84a 	bl	8001f48 <_ZNKSt11_Deque_baseImSaImEE20_M_get_map_allocatorEv>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	60fb      	str	r3, [r7, #12]
      { return __a.allocate(__n); }
 8001eb8:	f107 0308 	add.w	r3, r7, #8
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	68f9      	ldr	r1, [r7, #12]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f000 fa78 	bl	80023b6 <_ZNSt15__new_allocatorIPmE8allocateEjPKv>
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	bf00      	nop
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8001eca:	bf00      	nop
 8001ecc:	f107 0308 	add.w	r3, r7, #8
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f000 f9ef 	bl	80022b4 <_ZNSt15__new_allocatorIPmED1Ev>
 8001ed6:	4623      	mov	r3, r4
      }
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd90      	pop	{r4, r7, pc}

08001ee0 <_ZNSt11_Deque_baseImSaImEE15_M_create_nodesEPPmS3_>:
    _Deque_base<_Tp, _Alloc>::
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	617b      	str	r3, [r7, #20]
 8001ef0:	e008      	b.n	8001f04 <_ZNSt11_Deque_baseImSaImEE15_M_create_nodesEPPmS3_+0x24>
	    *__cur = this->_M_allocate_node();
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f000 f9b6 	bl	8002264 <_ZNSt11_Deque_baseImSaImEE16_M_allocate_nodeEv>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	3304      	adds	r3, #4
 8001f02:	617b      	str	r3, [r7, #20]
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d3f2      	bcc.n	8001ef2 <_ZNSt11_Deque_baseImSaImEE15_M_create_nodesEPPmS3_+0x12>
    }
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <_ZNSt15_Deque_iteratorImRmPmE11_M_set_nodeEPS1_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8001f16:	b590      	push	{r4, r7, lr}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685c      	ldr	r4, [r3, #4]
 8001f32:	f000 f9ad 	bl	8002290 <_ZNSt15_Deque_iteratorImRmPmE14_S_buffer_sizeEv>
 8001f36:	4603      	mov	r3, r0
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	18e2      	adds	r2, r4, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
      }
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd90      	pop	{r4, r7, pc}

08001f48 <_ZNKSt11_Deque_baseImSaImEE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 8001f52:	6838      	ldr	r0, [r7, #0]
 8001f54:	f000 f9a4 	bl	80022a0 <_ZNKSt11_Deque_baseImSaImEE19_M_get_Tp_allocatorEv>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	613a      	str	r2, [r7, #16]
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	bf00      	nop
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <_ZNSt5dequeIfSaIfEE16_M_push_back_auxIJRKfEEEvDpOT_>:
  // Called only if _M_impl._M_finish._M_cur == _M_impl._M_finish._M_last - 1.
  template<typename _Tp, typename _Alloc>
#if __cplusplus >= 201103L
    template<typename... _Args>
      void
      deque<_Tp, _Alloc>::
 8001f70:	b5b0      	push	{r4, r5, r7, lr}
 8001f72:	b088      	sub	sp, #32
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
      void
      deque<_Tp, _Alloc>::
      _M_push_back_aux(const value_type& __t)
#endif
      {
	if (size() == max_size())
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff fe26 	bl	8001bcc <_ZNKSt5dequeIfSaIfEE4sizeEv>
 8001f80:	4604      	mov	r4, r0
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f9aa 	bl	80022dc <_ZNKSt5dequeIfSaIfEE8max_sizeEv>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	429c      	cmp	r4, r3
 8001f8c:	bf0c      	ite	eq
 8001f8e:	2301      	moveq	r3, #1
 8001f90:	2300      	movne	r3, #0
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <_ZNSt5dequeIfSaIfEE16_M_push_back_auxIJRKfEEEvDpOT_+0x2e>
	  __throw_length_error(
 8001f98:	4821      	ldr	r0, [pc, #132]	@ (8002020 <_ZNSt5dequeIfSaIfEE16_M_push_back_auxIJRKfEEEvDpOT_+0xb0>)
 8001f9a:	f004 fd42 	bl	8006a22 <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::deque larger than max_size()"));

	_M_reserve_map_at_back();
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 f9ac 	bl	80022fe <_ZNSt5dequeIfSaIfEE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fac:	1d1c      	adds	r4, r3, #4
 8001fae:	4610      	mov	r0, r2
 8001fb0:	f000 f900 	bl	80021b4 <_ZNSt11_Deque_baseIfSaIfEE16_M_allocate_nodeEv>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	6023      	str	r3, [r4, #0]
	__try
	  {
#if __cplusplus >= 201103L
	    _Alloc_traits::construct(this->_M_impl,
 8001fb8:	687d      	ldr	r5, [r7, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	699c      	ldr	r4, [r3, #24]
 8001fbe:	6838      	ldr	r0, [r7, #0]
 8001fc0:	f000 f982 	bl	80022c8 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	61fd      	str	r5, [r7, #28]
 8001fc8:	61bc      	str	r4, [r7, #24]
 8001fca:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001fcc:	6978      	ldr	r0, [r7, #20]
 8001fce:	f000 f97b 	bl	80022c8 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	2004      	movs	r0, #4
 8001fe4:	f7ff facb 	bl	800157e <_ZnwjPv>
 8001fe8:	4604      	mov	r4, r0
 8001fea:	68b8      	ldr	r0, [r7, #8]
 8001fec:	f000 f96c 	bl	80022c8 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6023      	str	r3, [r4, #0]
 8001ff6:	bf00      	nop
	}
 8001ff8:	bf00      	nop
				     this->_M_impl._M_finish._M_cur,
				     std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f103 0218 	add.w	r2, r3, #24
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002004:	3304      	adds	r3, #4
 8002006:	4619      	mov	r1, r3
 8002008:	4610      	mov	r0, r2
 800200a:	f7ff feeb 	bl	8001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>
						+ 1);
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69da      	ldr	r2, [r3, #28]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	619a      	str	r2, [r3, #24]
	__catch(...)
	  {
	    _M_deallocate_node(*(this->_M_impl._M_finish._M_node + 1));
	    __throw_exception_again;
	  }
      }
 8002016:	bf00      	nop
 8002018:	3720      	adds	r7, #32
 800201a:	46bd      	mov	sp, r7
 800201c:	bdb0      	pop	{r4, r5, r7, pc}
 800201e:	bf00      	nop
 8002020:	080076d8 	.word	0x080076d8

08002024 <_ZStmiRKSt15_Deque_iteratorIfRfPfES4_>:
      operator-(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
	return difference_type(_S_buffer_size())
 800202e:	f000 f8d7 	bl	80021e0 <_ZNSt15_Deque_iteratorIfRfPfE14_S_buffer_sizeEv>
 8002032:	4603      	mov	r3, r0
 8002034:	4619      	mov	r1, r3
	  * (__x._M_node - __y._M_node - bool(__x._M_node))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	109b      	asrs	r3, r3, #2
 8002042:	461a      	mov	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b00      	cmp	r3, #0
 800204a:	bf14      	ite	ne
 800204c:	2301      	movne	r3, #1
 800204e:	2300      	moveq	r3, #0
 8002050:	b2db      	uxtb	r3, r3
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	fb01 f303 	mul.w	r3, r1, r3
	  + (__x._M_cur - __x._M_first)
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6811      	ldr	r1, [r2, #0]
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	6852      	ldr	r2, [r2, #4]
 8002060:	1a8a      	subs	r2, r1, r2
 8002062:	1092      	asrs	r2, r2, #2
 8002064:	4413      	add	r3, r2
	  + (__y._M_last - __y._M_cur);
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	6891      	ldr	r1, [r2, #8]
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	1a8a      	subs	r2, r1, r2
 8002070:	1092      	asrs	r2, r2, #2
 8002072:	4413      	add	r3, r2
      }
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <_ZNSt5dequeIfSaIfEE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fcea 	bl	8001a60 <_ZNSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800208c:	4602      	mov	r2, r0
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	617a      	str	r2, [r7, #20]
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	60bb      	str	r3, [r7, #8]
	{ __p->~_Up(); }
 800209e:	bf00      	nop
	}
 80020a0:	bf00      	nop
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	4619      	mov	r1, r3
 80020aa:	4610      	mov	r0, r2
 80020ac:	f7ff feb3 	bl	8001e16 <_ZNSt11_Deque_baseIfSaIfEE18_M_deallocate_nodeEPf>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f103 0208 	add.w	r2, r3, #8
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	3304      	adds	r3, #4
 80020bc:	4619      	mov	r1, r3
 80020be:	4610      	mov	r0, r2
 80020c0:	f7ff fe90 	bl	8001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	609a      	str	r2, [r3, #8]
    }
 80020cc:	bf00      	nop
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <_ZSteqRKSt15_Deque_iteratorIfRfPfES4_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
      { return __x._M_cur == __y._M_cur; }
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	bf0c      	ite	eq
 80020ea:	2301      	moveq	r3, #1
 80020ec:	2300      	movne	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr

080020fa <_ZNSt15_Deque_iteratorIfRKfPS0_EC1IS_IfRfPfEvEERKT_>:
       _Deque_iterator(const _Iter& __x) noexcept
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	60da      	str	r2, [r3, #12]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <_ZSteqRKSt15_Deque_iteratorIfRKfPS0_ES5_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
      { return __x._M_cur == __y._M_cur; }
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	bf0c      	ite	eq
 8002146:	2301      	moveq	r3, #1
 8002148:	2300      	movne	r3, #0
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4618      	mov	r0, r3
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	bc80      	pop	{r7}
 8002154:	4770      	bx	lr

08002156 <_ZNSt15_Deque_iteratorIfRKfPS0_E11_M_set_nodeEPPf>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8002156:	b590      	push	{r4, r7, lr}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
 800215e:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685c      	ldr	r4, [r3, #4]
 8002172:	f000 f8df 	bl	8002334 <_ZNSt15_Deque_iteratorIfRKfPS0_E14_S_buffer_sizeEv>
 8002176:	4603      	mov	r3, r0
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	18e2      	adds	r2, r4, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	609a      	str	r2, [r3, #8]
      }
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	bd90      	pop	{r4, r7, pc}

08002188 <_ZNSt15_Deque_iteratorIfRfPfEC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <_ZNSt11_Deque_baseIfSaIfEE16_M_allocate_nodeEv>:
      _M_allocate_node()
 80021b4:	b590      	push	{r4, r7, lr}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 80021bc:	687c      	ldr	r4, [r7, #4]
 80021be:	2004      	movs	r0, #4
 80021c0:	f7ff f9e8 	bl	8001594 <_ZSt16__deque_buf_sizej>
 80021c4:	4603      	mov	r3, r0
 80021c6:	60fc      	str	r4, [r7, #12]
 80021c8:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 80021ca:	2200      	movs	r2, #0
 80021cc:	68b9      	ldr	r1, [r7, #8]
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 f9d4 	bl	800257c <_ZNSt15__new_allocatorIfE8allocateEjPKv>
 80021d4:	4603      	mov	r3, r0
 80021d6:	bf00      	nop
      }
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd90      	pop	{r4, r7, pc}

080021e0 <_ZNSt15_Deque_iteratorIfRfPfE14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 80021e4:	2004      	movs	r0, #4
 80021e6:	f7ff f9d5 	bl	8001594 <_ZSt16__deque_buf_sizej>
 80021ea:	4603      	mov	r3, r0
 80021ec:	4618      	mov	r0, r3
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_ZNKSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <_ZNSt15__new_allocatorIPfED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4618      	mov	r0, r3
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <_ZNSt15__new_allocatorIPfE10deallocateEPS0_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4619      	mov	r1, r3
 800222a:	68b8      	ldr	r0, [r7, #8]
 800222c:	f004 fbe0 	bl	80069f0 <_ZdlPvj>
      }
 8002230:	bf00      	nop
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_ZNSt15_Deque_iteratorImRmPmEC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	60da      	str	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4618      	mov	r0, r3
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr

08002264 <_ZNSt11_Deque_baseImSaImEE16_M_allocate_nodeEv>:
      _M_allocate_node()
 8002264:	b590      	push	{r4, r7, lr}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 800226c:	687c      	ldr	r4, [r7, #4]
 800226e:	2004      	movs	r0, #4
 8002270:	f7ff f990 	bl	8001594 <_ZSt16__deque_buf_sizej>
 8002274:	4603      	mov	r3, r0
 8002276:	60fc      	str	r4, [r7, #12]
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	2200      	movs	r2, #0
 800227c:	68b9      	ldr	r1, [r7, #8]
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f000 f9a5 	bl	80025ce <_ZNSt15__new_allocatorImE8allocateEjPKv>
 8002284:	4603      	mov	r3, r0
 8002286:	bf00      	nop
      }
 8002288:	4618      	mov	r0, r3
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	bd90      	pop	{r4, r7, pc}

08002290 <_ZNSt15_Deque_iteratorImRmPmE14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8002294:	2004      	movs	r0, #4
 8002296:	f7ff f97d 	bl	8001594 <_ZSt16__deque_buf_sizej>
 800229a:	4603      	mov	r3, r0
 800229c:	4618      	mov	r0, r3
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_ZNKSt11_Deque_baseImSaImEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4618      	mov	r0, r3
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <_ZNSt15__new_allocatorIPmED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4618      	mov	r0, r3
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr

080022dc <_ZNKSt5dequeIfSaIfEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff82 	bl	80021f0 <_ZNKSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80022ec:	4603      	mov	r3, r0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f88a 	bl	8002408 <_ZNSt5dequeIfSaIfEE11_S_max_sizeERKS0_>
 80022f4:	4603      	mov	r3, r0
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <_ZNSt5dequeIfSaIfEE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	6809      	ldr	r1, [r1, #0]
 8002318:	1a41      	subs	r1, r0, r1
 800231a:	1089      	asrs	r1, r1, #2
 800231c:	1a5b      	subs	r3, r3, r1
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 800231e:	429a      	cmp	r2, r3
 8002320:	d904      	bls.n	800232c <_ZNSt5dequeIfSaIfEE22_M_reserve_map_at_backEj+0x2e>
	  _M_reallocate_map(__nodes_to_add, false);
 8002322:	2200      	movs	r2, #0
 8002324:	6839      	ldr	r1, [r7, #0]
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 f88e 	bl	8002448 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb>
      }
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <_ZNSt15_Deque_iteratorIfRKfPS0_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8002338:	2004      	movs	r0, #4
 800233a:	f7ff f92b 	bl	8001594 <_ZSt16__deque_buf_sizej>
 800233e:	4603      	mov	r3, r0
 8002340:	4618      	mov	r0, r3
 8002342:	bd80      	pop	{r7, pc}

08002344 <_ZNSt15__new_allocatorIPfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002354:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	4293      	cmp	r3, r2
 800235c:	bf8c      	ite	hi
 800235e:	2301      	movhi	r3, #1
 8002360:	2300      	movls	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	bf14      	ite	ne
 8002368:	2301      	movne	r3, #1
 800236a:	2300      	moveq	r3, #0
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d007      	beq.n	8002382 <_ZNSt15__new_allocatorIPfE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002378:	d301      	bcc.n	800237e <_ZNSt15__new_allocatorIPfE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800237a:	f004 fb4f 	bl	8006a1c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800237e:	f004 fb4a 	bl	8006a16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4618      	mov	r0, r3
 8002388:	f004 fb34 	bl	80069f4 <_Znwj>
 800238c:	4603      	mov	r3, r0
      }
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <_ZNSt15__new_allocatorIfE10deallocateEPfj>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002396:	b580      	push	{r7, lr}
 8002398:	b084      	sub	sp, #16
 800239a:	af00      	add	r7, sp, #0
 800239c:	60f8      	str	r0, [r7, #12]
 800239e:	60b9      	str	r1, [r7, #8]
 80023a0:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4619      	mov	r1, r3
 80023a8:	68b8      	ldr	r0, [r7, #8]
 80023aa:	f004 fb21 	bl	80069f0 <_ZdlPvj>
      }
 80023ae:	bf00      	nop
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <_ZNSt15__new_allocatorIPmE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b086      	sub	sp, #24
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	607a      	str	r2, [r7, #4]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80023c6:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	4293      	cmp	r3, r2
 80023ce:	bf8c      	ite	hi
 80023d0:	2301      	movhi	r3, #1
 80023d2:	2300      	movls	r3, #0
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	bf14      	ite	ne
 80023da:	2301      	movne	r3, #1
 80023dc:	2300      	moveq	r3, #0
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d007      	beq.n	80023f4 <_ZNSt15__new_allocatorIPmE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ea:	d301      	bcc.n	80023f0 <_ZNSt15__new_allocatorIPmE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 80023ec:	f004 fb16 	bl	8006a1c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80023f0:	f004 fb11 	bl	8006a16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f004 fafb 	bl	80069f4 <_Znwj>
 80023fe:	4603      	mov	r3, r0
      }
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <_ZNSt5dequeIfSaIfEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	const size_t __diffmax = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max;
 8002410:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8002414:	613b      	str	r3, [r7, #16]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	61fb      	str	r3, [r7, #28]
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	61bb      	str	r3, [r7, #24]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002422:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 8002426:	bf00      	nop
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
      {
#if __cplusplus <= 201703L
	return __a.max_size();
 8002428:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800242a:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 800242c:	f107 020c 	add.w	r2, r7, #12
 8002430:	f107 0310 	add.w	r3, r7, #16
 8002434:	4611      	mov	r1, r2
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f8f2 	bl	8002620 <_ZSt3minIjERKT_S2_S2_>
 800243c:	4603      	mov	r3, r0
 800243e:	681b      	ldr	r3, [r3, #0]
      }
 8002440:	4618      	mov	r0, r3
 8002442:	3720      	adds	r7, #32
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb>:
	}
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 8002448:	b590      	push	{r4, r7, lr}
 800244a:	b08b      	sub	sp, #44	@ 0x2c
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	4613      	mov	r3, r2
 8002454:	71fb      	strb	r3, [r7, #7]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	109b      	asrs	r3, r3, #2
 8002462:	3301      	adds	r3, #1
      const size_type __old_num_nodes
 8002464:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	6a3a      	ldr	r2, [r7, #32]
 800246a:	4413      	add	r3, r2
 800246c:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	429a      	cmp	r2, r3
 8002478:	d92d      	bls.n	80024d6 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0x8e>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6859      	ldr	r1, [r3, #4]
					 - __new_num_nodes) / 2
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	1acb      	subs	r3, r1, r3
 8002486:	085b      	lsrs	r3, r3, #1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8002488:	0099      	lsls	r1, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d002      	beq.n	8002496 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0x4e>
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	e000      	b.n	8002498 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0x50>
 8002496:	2300      	movs	r3, #0
 8002498:	440b      	add	r3, r1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800249a:	4413      	add	r3, r2
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d209      	bcs.n	80024bc <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0x74>
	    std::copy(this->_M_impl._M_start._M_node,
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	    std::copy(this->_M_impl._M_start._M_node,
 80024b0:	3304      	adds	r3, #4
 80024b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b4:	4619      	mov	r1, r3
 80024b6:	f000 f8c6 	bl	8002646 <_ZSt4copyIPPfS1_ET0_T_S3_S2_>
 80024ba:	e048      	b.n	800254e <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0x106>
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80024c4:	1d19      	adds	r1, r3, #4
			       __new_nstart + __old_num_nodes);
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	009b      	lsls	r3, r3, #2
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80024ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024cc:	4413      	add	r3, r2
 80024ce:	461a      	mov	r2, r3
 80024d0:	f000 f8d1 	bl	8002676 <_ZSt13copy_backwardIPPfS1_ET0_T_S3_S2_>
 80024d4:	e03b      	b.n	800254e <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0x106>
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	685c      	ldr	r4, [r3, #4]
				     + std::max(this->_M_impl._M_map_size,
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	3304      	adds	r3, #4
 80024de:	f107 0208 	add.w	r2, r7, #8
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fc2e 	bl	8001d46 <_ZSt3maxIjERKT_S2_S2_>
 80024ea:	4603      	mov	r3, r0
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4423      	add	r3, r4
	  size_type __new_map_size = this->_M_impl._M_map_size
 80024f0:	3302      	adds	r3, #2
 80024f2:	61bb      	str	r3, [r7, #24]
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	69b9      	ldr	r1, [r7, #24]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff fc37 	bl	8001d6c <_ZNSt11_Deque_baseIfSaIfEE15_M_allocate_mapEj>
 80024fe:	6178      	str	r0, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	085b      	lsrs	r3, r3, #1
 8002508:	009a      	lsls	r2, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d002      	beq.n	8002516 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0xce>
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	e000      	b.n	8002518 <_ZNSt5dequeIfSaIfEE17_M_reallocate_mapEjb+0xd0>
 8002516:	2300      	movs	r3, #0
 8002518:	4413      	add	r3, r2
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	4413      	add	r3, r2
 800251e:	627b      	str	r3, [r7, #36]	@ 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8002528:	3304      	adds	r3, #4
 800252a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800252c:	4619      	mov	r1, r3
 800252e:	f000 f88a 	bl	8002646 <_ZSt4copyIPPfS1_ET0_T_S3_S2_>
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6819      	ldr	r1, [r3, #0]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	461a      	mov	r2, r3
 800253e:	f7ff fa6e 	bl	8001a1e <_ZNSt11_Deque_baseIfSaIfEE17_M_deallocate_mapEPPfj>

	  this->_M_impl._M_map = __new_map;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3308      	adds	r3, #8
 8002552:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fc45 	bl	8001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f103 0018 	add.w	r0, r3, #24
 8002560:	6a3b      	ldr	r3, [r7, #32]
 8002562:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002566:	3b01      	subs	r3, #1
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800256c:	4413      	add	r3, r2
 800256e:	4619      	mov	r1, r3
 8002570:	f7ff fc38 	bl	8001de4 <_ZNSt15_Deque_iteratorIfRfPfE11_M_set_nodeEPS1_>
    }
 8002574:	bf00      	nop
 8002576:	372c      	adds	r7, #44	@ 0x2c
 8002578:	46bd      	mov	sp, r7
 800257a:	bd90      	pop	{r4, r7, pc}

0800257c <_ZNSt15__new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800258c:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	4293      	cmp	r3, r2
 8002594:	bf8c      	ite	hi
 8002596:	2301      	movhi	r3, #1
 8002598:	2300      	movls	r3, #0
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	bf14      	ite	ne
 80025a0:	2301      	movne	r3, #1
 80025a2:	2300      	moveq	r3, #0
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d007      	beq.n	80025ba <_ZNSt15__new_allocatorIfE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025b0:	d301      	bcc.n	80025b6 <_ZNSt15__new_allocatorIfE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 80025b2:	f004 fa33 	bl	8006a1c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80025b6:	f004 fa2e 	bl	8006a16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4618      	mov	r0, r3
 80025c0:	f004 fa18 	bl	80069f4 <_Znwj>
 80025c4:	4603      	mov	r3, r0
      }
 80025c6:	4618      	mov	r0, r3
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <_ZNSt15__new_allocatorImE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80025de:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	4293      	cmp	r3, r2
 80025e6:	bf8c      	ite	hi
 80025e8:	2301      	movhi	r3, #1
 80025ea:	2300      	movls	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	bf14      	ite	ne
 80025f2:	2301      	movne	r3, #1
 80025f4:	2300      	moveq	r3, #0
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d007      	beq.n	800260c <_ZNSt15__new_allocatorImE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002602:	d301      	bcc.n	8002608 <_ZNSt15__new_allocatorImE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8002604:	f004 fa0a 	bl	8006a1c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002608:	f004 fa05 	bl	8006a16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4618      	mov	r0, r3
 8002612:	f004 f9ef 	bl	80069f4 <_Znwj>
 8002616:	4603      	mov	r3, r0
      }
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d201      	bcs.n	800263a <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	e000      	b.n	800263c <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800263a:	687b      	ldr	r3, [r7, #4]
    }
 800263c:	4618      	mov	r0, r3
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr

08002646 <_ZSt4copyIPPfS1_ET0_T_S3_S2_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002646:	b590      	push	{r4, r7, lr}
 8002648:	b085      	sub	sp, #20
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f000 f827 	bl	80026a6 <_ZSt12__miter_baseIPPfET_S2_>
 8002658:	4604      	mov	r4, r0
 800265a:	68b8      	ldr	r0, [r7, #8]
 800265c:	f000 f823 	bl	80026a6 <_ZSt12__miter_baseIPPfET_S2_>
 8002660:	4603      	mov	r3, r0
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	4619      	mov	r1, r3
 8002666:	4620      	mov	r0, r4
 8002668:	f000 f827 	bl	80026ba <_ZSt13__copy_move_aILb0EPPfS1_ET1_T0_S3_S2_>
 800266c:	4603      	mov	r3, r0
    }
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	bd90      	pop	{r4, r7, pc}

08002676 <_ZSt13copy_backwardIPPfS1_ET0_T_S3_S2_>:
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    _GLIBCXX20_CONSTEXPR
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8002676:	b590      	push	{r4, r7, lr}
 8002678:	b085      	sub	sp, #20
 800267a:	af00      	add	r7, sp, #0
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_BI2,
	    typename iterator_traits<_BI1>::reference>)
      __glibcxx_requires_can_decrement_range(__first, __last, __result);

      return std::__copy_move_backward_a<__is_move_iterator<_BI1>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 f80f 	bl	80026a6 <_ZSt12__miter_baseIPPfET_S2_>
 8002688:	4604      	mov	r4, r0
 800268a:	68b8      	ldr	r0, [r7, #8]
 800268c:	f000 f80b 	bl	80026a6 <_ZSt12__miter_baseIPPfET_S2_>
 8002690:	4603      	mov	r3, r0
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	4619      	mov	r1, r3
 8002696:	4620      	mov	r0, r4
 8002698:	f000 f832 	bl	8002700 <_ZSt22__copy_move_backward_aILb0EPPfS1_ET1_T0_S3_S2_>
 800269c:	4603      	mov	r3, r0
    }
 800269e:	4618      	mov	r0, r3
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd90      	pop	{r4, r7, pc}

080026a6 <_ZSt12__miter_baseIPPfET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 80026a6:	b480      	push	{r7}
 80026a8:	b083      	sub	sp, #12
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
    { return __it; }
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4618      	mov	r0, r3
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr

080026ba <_ZSt13__copy_move_aILb0EPPfS1_ET1_T0_S3_S2_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80026ba:	b5b0      	push	{r4, r5, r7, lr}
 80026bc:	b084      	sub	sp, #16
 80026be:	af00      	add	r7, sp, #0
 80026c0:	60f8      	str	r0, [r7, #12]
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f83d 	bl	8002746 <_ZSt12__niter_baseIPPfET_S2_>
 80026cc:	4604      	mov	r4, r0
 80026ce:	68b8      	ldr	r0, [r7, #8]
 80026d0:	f000 f839 	bl	8002746 <_ZSt12__niter_baseIPPfET_S2_>
 80026d4:	4605      	mov	r5, r0
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 f834 	bl	8002746 <_ZSt12__niter_baseIPPfET_S2_>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	4629      	mov	r1, r5
 80026e4:	4620      	mov	r0, r4
 80026e6:	f000 f838 	bl	800275a <_ZSt14__copy_move_a1ILb0EPPfS1_ET1_T0_S3_S2_>
 80026ea:	4602      	mov	r2, r0
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	4611      	mov	r1, r2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 f842 	bl	800277a <_ZSt12__niter_wrapIPPfET_RKS2_S2_>
 80026f6:	4603      	mov	r3, r0
    }
 80026f8:	4618      	mov	r0, r3
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bdb0      	pop	{r4, r5, r7, pc}

08002700 <_ZSt22__copy_move_backward_aILb0EPPfS1_ET1_T0_S3_S2_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 8002700:	b5b0      	push	{r4, r5, r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f000 f81a 	bl	8002746 <_ZSt12__niter_baseIPPfET_S2_>
 8002712:	4604      	mov	r4, r0
 8002714:	68b8      	ldr	r0, [r7, #8]
 8002716:	f000 f816 	bl	8002746 <_ZSt12__niter_baseIPPfET_S2_>
 800271a:	4605      	mov	r5, r0
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4618      	mov	r0, r3
 8002720:	f000 f811 	bl	8002746 <_ZSt12__niter_baseIPPfET_S2_>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	4629      	mov	r1, r5
 800272a:	4620      	mov	r0, r4
 800272c:	f000 f830 	bl	8002790 <_ZSt23__copy_move_backward_a1ILb0EPPfS1_ET1_T0_S3_S2_>
 8002730:	4602      	mov	r2, r0
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f81f 	bl	800277a <_ZSt12__niter_wrapIPPfET_RKS2_S2_>
 800273c:	4603      	mov	r3, r0
    }
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bdb0      	pop	{r4, r5, r7, pc}

08002746 <_ZSt12__niter_baseIPPfET_S2_>:
    __niter_base(_Iterator __it)
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <_ZSt14__copy_move_a1ILb0EPPfS1_ET1_T0_S3_S2_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af00      	add	r7, sp, #0
 8002760:	60f8      	str	r0, [r7, #12]
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	68b9      	ldr	r1, [r7, #8]
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f000 f820 	bl	80027b0 <_ZSt14__copy_move_a2ILb0EPPfS1_ET1_T0_S3_S2_>
 8002770:	4603      	mov	r3, r0
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <_ZSt12__niter_wrapIPPfET_RKS2_S2_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	6039      	str	r1, [r7, #0]
    { return __res; }
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <_ZSt23__copy_move_backward_a1ILb0EPPfS1_ET1_T0_S3_S2_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	68b9      	ldr	r1, [r7, #8]
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 f815 	bl	80027d0 <_ZSt23__copy_move_backward_a2ILb0EPPfS1_ET1_T0_S3_S2_>
 80027a6:	4603      	mov	r3, r0
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <_ZSt14__copy_move_a2ILb0EPPfS1_ET1_T0_S3_S2_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	68b9      	ldr	r1, [r7, #8]
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 f815 	bl	80027f0 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPfS3_EEPT0_PT_S7_S5_>
 80027c6:	4603      	mov	r3, r0
    }
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <_ZSt23__copy_move_backward_a2ILb0EPPfS1_ET1_T0_S3_S2_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	68b9      	ldr	r1, [r7, #8]
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 f82f 	bl	8002844 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPfS3_EEPT0_PT_S7_S5_>
 80027e6:	4603      	mov	r3, r0
    }
 80027e8:	4618      	mov	r0, r3
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPfS3_EEPT0_PT_S7_S5_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	109b      	asrs	r3, r3, #2
 8002804:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2b01      	cmp	r3, #1
 800280a:	bfcc      	ite	gt
 800280c:	2301      	movgt	r3, #1
 800280e:	2300      	movle	r3, #0
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d007      	beq.n	8002826 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPfS3_EEPT0_PT_S7_S5_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	461a      	mov	r2, r3
 800281c:	68f9      	ldr	r1, [r7, #12]
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f004 fe64 	bl	80074ec <memmove>
 8002824:	e006      	b.n	8002834 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPfS3_EEPT0_PT_S7_S5_+0x44>
	  else if (_Num == 1)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d103      	bne.n	8002834 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPfS3_EEPT0_PT_S7_S5_+0x44>
	      __assign_one(__result, __first);
 800282c:	68f9      	ldr	r1, [r7, #12]
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 f839 	bl	80028a6 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIPfS3_EEvPT_PT0_>
	  return __result + _Num;
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	4413      	add	r3, r2
	}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPfS3_EEPT0_PT_S7_S5_>:
	__copy_move_b(_Tp* __first, _Tp* __last, _Up* __result)
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	109b      	asrs	r3, r3, #2
 8002858:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b01      	cmp	r3, #1
 800285e:	bfcc      	ite	gt
 8002860:	2301      	movgt	r3, #1
 8002862:	2300      	movle	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00b      	beq.n	8002882 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPfS3_EEPT0_PT_S7_S5_+0x3e>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	425b      	negs	r3, r3
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	18d0      	adds	r0, r2, r3
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	461a      	mov	r2, r3
 800287a:	68f9      	ldr	r1, [r7, #12]
 800287c:	f004 fe36 	bl	80074ec <memmove>
 8002880:	e008      	b.n	8002894 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPfS3_EEPT0_PT_S7_S5_+0x50>
	  else if (_Num == 1)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d105      	bne.n	8002894 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPfS3_EEPT0_PT_S7_S5_+0x50>
	      __assign_one(__result - 1, __first);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3b04      	subs	r3, #4
 800288c:	68f9      	ldr	r1, [r7, #12]
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f809 	bl	80028a6 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIPfS3_EEvPT_PT0_>
	  return __result - _Num;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	425b      	negs	r3, r3
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	4413      	add	r3, r2
	}
 800289e:	4618      	mov	r0, r3
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIPfS3_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	6039      	str	r1, [r7, #0]
	{ *__to = *__from; }
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	bc80      	pop	{r7}
 80028c0:	4770      	bx	lr
	...

080028c4 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
	uint32_t currentCount = __HAL_TIM_GET_COUNTER(htim);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	60fb      	str	r3, [r7, #12]
	leftEncoder.callback(htim, currentCount);
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4805      	ldr	r0, [pc, #20]	@ (80028f0 <HAL_TIM_IC_CaptureCallback+0x2c>)
 80028da:	f7fe fee7 	bl	80016ac <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm>
	rightEncoder.callback(htim, currentCount);
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	4804      	ldr	r0, [pc, #16]	@ (80028f4 <HAL_TIM_IC_CaptureCallback+0x30>)
 80028e4:	f7fe fee2 	bl	80016ac <_ZN7Encoder8callbackEP17TIM_HandleTypeDefm>
}
 80028e8:	bf00      	nop
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000188 	.word	0x20000188
 80028f4:	20000200 	.word	0x20000200

080028f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028fe:	f001 fa37 	bl	8003d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002902:	f000 f90f 	bl	8002b24 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002906:	f000 fafb 	bl	8002f00 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 800290a:	f000 f971 	bl	8002bf0 <_ZL12MX_ADC1_Initv>
  MX_TIM4_Init();
 800290e:	f000 fa99 	bl	8002e44 <_ZL12MX_TIM4_Initv>
  MX_TIM3_Init();
 8002912:	f000 fa39 	bl	8002d88 <_ZL12MX_TIM3_Initv>
  MX_TIM2_Init();
 8002916:	f000 f997 	bl	8002c48 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 800291a:	486f      	ldr	r0, [pc, #444]	@ (8002ad8 <main+0x1e0>)
 800291c:	f003 f816 	bl	800594c <HAL_TIM_Base_Start>

  //altfx_init();
  HAL_Delay(2000);
 8002920:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002924:	f001 fa86 	bl	8003e34 <HAL_Delay>

  // Initial floodfill logic
  generate_map(race_map);
 8002928:	486c      	ldr	r0, [pc, #432]	@ (8002adc <main+0x1e4>)
 800292a:	f7fe fbfb 	bl	8001124 <_Z12generate_mapPA16_7MapNode>
  propogate_race_distances(race_map);
 800292e:	486b      	ldr	r0, [pc, #428]	@ (8002adc <main+0x1e4>)
 8002930:	f7fe fc98 	bl	8001264 <_Z24propogate_race_distancesPA16_7MapNode>


  rawStartTick = HAL_GetTick();
 8002934:	f001 fa74 	bl	8003e20 <HAL_GetTick>
 8002938:	4603      	mov	r3, r0
 800293a:	4a69      	ldr	r2, [pc, #420]	@ (8002ae0 <main+0x1e8>)
 800293c:	6013      	str	r3, [r2, #0]

  leftEncoder.init();
 800293e:	4869      	ldr	r0, [pc, #420]	@ (8002ae4 <main+0x1ec>)
 8002940:	f7fe fea6 	bl	8001690 <_ZN7Encoder4initEv>
  rightEncoder.init();
 8002944:	4868      	ldr	r0, [pc, #416]	@ (8002ae8 <main+0x1f0>)
 8002946:	f7fe fea3 	bl	8001690 <_ZN7Encoder4initEv>


  leftMotor.init();
 800294a:	4868      	ldr	r0, [pc, #416]	@ (8002aec <main+0x1f4>)
 800294c:	f000 febf 	bl	80036ce <_ZN5Motor4initEv>
  rightMotor.init();
 8002950:	4867      	ldr	r0, [pc, #412]	@ (8002af0 <main+0x1f8>)
 8002952:	f000 febc 	bl	80036ce <_ZN5Motor4initEv>

  leftMotor.brakeMode = false;
 8002956:	4b65      	ldr	r3, [pc, #404]	@ (8002aec <main+0x1f4>)
 8002958:	2200      	movs	r2, #0
 800295a:	765a      	strb	r2, [r3, #25]
  rightMotor.brakeMode = false;
 800295c:	4b64      	ldr	r3, [pc, #400]	@ (8002af0 <main+0x1f8>)
 800295e:	2200      	movs	r2, #0
 8002960:	765a      	strb	r2, [r3, #25]

  leftMotor.set(0);
 8002962:	f04f 0100 	mov.w	r1, #0
 8002966:	4861      	ldr	r0, [pc, #388]	@ (8002aec <main+0x1f4>)
 8002968:	f000 ff48 	bl	80037fc <_ZN5Motor3setEf>
  rightMotor.set(0);
 800296c:	f04f 0100 	mov.w	r1, #0
 8002970:	485f      	ldr	r0, [pc, #380]	@ (8002af0 <main+0x1f8>)
 8002972:	f000 ff43 	bl	80037fc <_ZN5Motor3setEf>

  vsens.init();
 8002976:	485f      	ldr	r0, [pc, #380]	@ (8002af4 <main+0x1fc>)
 8002978:	f7fe fd1c 	bl	80013b4 <_ZN10ADCChannel4initEv>
  while (!vsens.poll());
 800297c:	bf00      	nop
 800297e:	485d      	ldr	r0, [pc, #372]	@ (8002af4 <main+0x1fc>)
 8002980:	f7fe fd38 	bl	80013f4 <_ZN10ADCChannel4pollEv>
 8002984:	4603      	mov	r3, r0
 8002986:	f083 0301 	eor.w	r3, r3, #1
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1f6      	bne.n	800297e <main+0x86>
  vsens.getVolts();
 8002990:	4858      	ldr	r0, [pc, #352]	@ (8002af4 <main+0x1fc>)
 8002992:	f001 f979 	bl	8003c88 <_ZN5VSens8getVoltsEv>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //MotionProfile profile = generate_profile(200, 700, 180, 0, 0);

  bool init = true;
 8002996:	2301      	movs	r3, #1
 8002998:	75fb      	strb	r3, [r7, #23]
  lastTick = 0;
 800299a:	4b57      	ldr	r3, [pc, #348]	@ (8002af8 <main+0x200>)
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
  while (1) {
	  if (init) {
 80029a0:	7dfb      	ldrb	r3, [r7, #23]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d007      	beq.n	80029b6 <main+0xbe>
		  lastTick = HAL_GetTick() - rawStartTick;
 80029a6:	f001 fa3b 	bl	8003e20 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	4b4c      	ldr	r3, [pc, #304]	@ (8002ae0 <main+0x1e8>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	4a51      	ldr	r2, [pc, #324]	@ (8002af8 <main+0x200>)
 80029b4:	6013      	str	r3, [r2, #0]
	  }

	  flSens.updateSens();
 80029b6:	4851      	ldr	r0, [pc, #324]	@ (8002afc <main+0x204>)
 80029b8:	f7fe fd97 	bl	80014ea <_ZN5DSens10updateSensEv>
	  flSens.getDist();
 80029bc:	484f      	ldr	r0, [pc, #316]	@ (8002afc <main+0x204>)
 80029be:	f7fe fdbe 	bl	800153e <_ZN5DSens7getDistEv>
	  lSens.updateSens();
 80029c2:	484f      	ldr	r0, [pc, #316]	@ (8002b00 <main+0x208>)
 80029c4:	f7fe fd91 	bl	80014ea <_ZN5DSens10updateSensEv>
	  lSens.getDist();
 80029c8:	484d      	ldr	r0, [pc, #308]	@ (8002b00 <main+0x208>)
 80029ca:	f7fe fdb8 	bl	800153e <_ZN5DSens7getDistEv>
	  rSens.updateSens();
 80029ce:	484d      	ldr	r0, [pc, #308]	@ (8002b04 <main+0x20c>)
 80029d0:	f7fe fd8b 	bl	80014ea <_ZN5DSens10updateSensEv>
	  rSens.getDist();
 80029d4:	484b      	ldr	r0, [pc, #300]	@ (8002b04 <main+0x20c>)
 80029d6:	f7fe fdb2 	bl	800153e <_ZN5DSens7getDistEv>
	  frSens.updateSens();
 80029da:	484b      	ldr	r0, [pc, #300]	@ (8002b08 <main+0x210>)
 80029dc:	f7fe fd85 	bl	80014ea <_ZN5DSens10updateSensEv>
	  frSens.getDist();
 80029e0:	4849      	ldr	r0, [pc, #292]	@ (8002b08 <main+0x210>)
 80029e2:	f7fe fdac 	bl	800153e <_ZN5DSens7getDistEv>
	  vsens.poll();
 80029e6:	4843      	ldr	r0, [pc, #268]	@ (8002af4 <main+0x1fc>)
 80029e8:	f7fe fd04 	bl	80013f4 <_ZN10ADCChannel4pollEv>
	  vsens.getVolts();
 80029ec:	4841      	ldr	r0, [pc, #260]	@ (8002af4 <main+0x1fc>)
 80029ee:	f001 f94b 	bl	8003c88 <_ZN5VSens8getVoltsEv>
	  vsens.getCompMult();
 80029f2:	4840      	ldr	r0, [pc, #256]	@ (8002af4 <main+0x1fc>)
 80029f4:	f001 f97e 	bl	8003cf4 <_ZN5VSens11getCompMultEv>


	  leftEncoder.tick();
 80029f8:	483a      	ldr	r0, [pc, #232]	@ (8002ae4 <main+0x1ec>)
 80029fa:	f7fe feb9 	bl	8001770 <_ZN7Encoder4tickEv>
	  rightEncoder.tick();
 80029fe:	483a      	ldr	r0, [pc, #232]	@ (8002ae8 <main+0x1f0>)
 8002a00:	f7fe feb6 	bl	8001770 <_ZN7Encoder4tickEv>
	  rawCurTick = HAL_GetTick();
 8002a04:	f001 fa0c 	bl	8003e20 <HAL_GetTick>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	4a40      	ldr	r2, [pc, #256]	@ (8002b0c <main+0x214>)
 8002a0c:	6013      	str	r3, [r2, #0]
	  curTick = rawCurTick - rawStartTick;
 8002a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b0c <main+0x214>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	4b33      	ldr	r3, [pc, #204]	@ (8002ae0 <main+0x1e8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	4a3d      	ldr	r2, [pc, #244]	@ (8002b10 <main+0x218>)
 8002a1a:	6013      	str	r3, [r2, #0]
	  uint32_t dt = curTick - lastTick;
 8002a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8002b10 <main+0x218>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4b35      	ldr	r3, [pc, #212]	@ (8002af8 <main+0x200>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	613b      	str	r3, [r7, #16]

	  float leftDelta = leftEncoder.getPositionMeters() - leftEncoder.getLastPositionMeters();
 8002a28:	482e      	ldr	r0, [pc, #184]	@ (8002ae4 <main+0x1ec>)
 8002a2a:	f7fe fe85 	bl	8001738 <_ZN7Encoder17getPositionMetersEv>
 8002a2e:	4606      	mov	r6, r0
 8002a30:	482c      	ldr	r0, [pc, #176]	@ (8002ae4 <main+0x1ec>)
 8002a32:	f7fe fe76 	bl	8001722 <_ZN7Encoder21getLastPositionMetersEv>
 8002a36:	4603      	mov	r3, r0
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4630      	mov	r0, r6
 8002a3c:	f7fe f832 	bl	8000aa4 <__aeabi_fsub>
 8002a40:	4603      	mov	r3, r0
 8002a42:	60fb      	str	r3, [r7, #12]
	  float rightDelta = rightEncoder.getPositionMeters() - rightEncoder.getLastPositionMeters();
 8002a44:	4828      	ldr	r0, [pc, #160]	@ (8002ae8 <main+0x1f0>)
 8002a46:	f7fe fe77 	bl	8001738 <_ZN7Encoder17getPositionMetersEv>
 8002a4a:	4606      	mov	r6, r0
 8002a4c:	4826      	ldr	r0, [pc, #152]	@ (8002ae8 <main+0x1f0>)
 8002a4e:	f7fe fe68 	bl	8001722 <_ZN7Encoder21getLastPositionMetersEv>
 8002a52:	4603      	mov	r3, r0
 8002a54:	4619      	mov	r1, r3
 8002a56:	4630      	mov	r0, r6
 8002a58:	f7fe f824 	bl	8000aa4 <__aeabi_fsub>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	60bb      	str	r3, [r7, #8]

	  float dTheta = (rightDelta - leftDelta) / diffy._rad;
 8002a60:	68f9      	ldr	r1, [r7, #12]
 8002a62:	68b8      	ldr	r0, [r7, #8]
 8002a64:	f7fe f81e 	bl	8000aa4 <__aeabi_fsub>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b29      	ldr	r3, [pc, #164]	@ (8002b14 <main+0x21c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4619      	mov	r1, r3
 8002a72:	4610      	mov	r0, r2
 8002a74:	f7fe f9d4 	bl	8000e20 <__aeabi_fdiv>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	607b      	str	r3, [r7, #4]
	  theta += dTheta;
 8002a7c:	4b26      	ldr	r3, [pc, #152]	@ (8002b18 <main+0x220>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe f810 	bl	8000aa8 <__addsf3>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <main+0x220>)
 8002a8e:	601a      	str	r2, [r3, #0]
	  leftMotor.set(leftPIDFF.calculate(speeds.lv, leftEncoder.getVeloMeters()) * vsens.getCompMult());
	  rightMotor.set(rightPIDFF.calculate(speeds.rv, rightEncoder.getVeloMeters()) * vsens.getCompMult());
*/
//	  leftMotor.set(leftPIDFF.calculate(0, leftEncoder.getVeloMeters()) * vsens.getCompMult());
//	  rightMotor.set(rightPIDFF.calculate(0, rightEncoder.getVeloMeters()) * vsens.getCompMult());
	  leftMotor.set(0);
 8002a90:	f04f 0100 	mov.w	r1, #0
 8002a94:	4815      	ldr	r0, [pc, #84]	@ (8002aec <main+0x1f4>)
 8002a96:	f000 feb1 	bl	80037fc <_ZN5Motor3setEf>
	  rightMotor.set(0);
 8002a9a:	f04f 0100 	mov.w	r1, #0
 8002a9e:	4814      	ldr	r0, [pc, #80]	@ (8002af0 <main+0x1f8>)
 8002aa0:	f000 feac 	bl	80037fc <_ZN5Motor3setEf>
	  lastTick = curTick;
 8002aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <main+0x218>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a13      	ldr	r2, [pc, #76]	@ (8002af8 <main+0x200>)
 8002aaa:	6013      	str	r3, [r2, #0]
	  lastTheta = theta;
 8002aac:	4b1a      	ldr	r3, [pc, #104]	@ (8002b18 <main+0x220>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1a      	ldr	r2, [pc, #104]	@ (8002b1c <main+0x224>)
 8002ab2:	6013      	str	r3, [r2, #0]
	  init = false;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	75fb      	strb	r3, [r7, #23]
		  leftEncoder.getPositionMeters();
	  }*/

//	  spedL[ticks] = leftEncoder.getVeloMeters();
//	  spedR[ticks] = rightEncoder.getVeloMeters();
	  ticks++;
 8002ab8:	4b19      	ldr	r3, [pc, #100]	@ (8002b20 <main+0x228>)
 8002aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002abe:	1c54      	adds	r4, r2, #1
 8002ac0:	f143 0500 	adc.w	r5, r3, #0
 8002ac4:	4b16      	ldr	r3, [pc, #88]	@ (8002b20 <main+0x228>)
 8002ac6:	e9c3 4500 	strd	r4, r5, [r3]

	  dt = curTick - lastTick;
 8002aca:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <main+0x218>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b0a      	ldr	r3, [pc, #40]	@ (8002af8 <main+0x200>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	613b      	str	r3, [r7, #16]

	//altfx_loop();
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8002ad6:	e763      	b.n	80029a0 <main+0xa8>
 8002ad8:	200000ac 	.word	0x200000ac
 8002adc:	20000418 	.word	0x20000418
 8002ae0:	20000400 	.word	0x20000400
 8002ae4:	20000188 	.word	0x20000188
 8002ae8:	20000200 	.word	0x20000200
 8002aec:	20000278 	.word	0x20000278
 8002af0:	20000294 	.word	0x20000294
 8002af4:	200002b0 	.word	0x200002b0
 8002af8:	200003f8 	.word	0x200003f8
 8002afc:	200002d4 	.word	0x200002d4
 8002b00:	20000304 	.word	0x20000304
 8002b04:	20000334 	.word	0x20000334
 8002b08:	20000364 	.word	0x20000364
 8002b0c:	20000404 	.word	0x20000404
 8002b10:	200003fc 	.word	0x200003fc
 8002b14:	200003f4 	.word	0x200003f4
 8002b18:	2000040c 	.word	0x2000040c
 8002b1c:	20000408 	.word	0x20000408
 8002b20:	20000410 	.word	0x20000410

08002b24 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b094      	sub	sp, #80	@ 0x50
 8002b28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b2e:	2228      	movs	r2, #40	@ 0x28
 8002b30:	2100      	movs	r1, #0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f004 fcf4 	bl	8007520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b38:	f107 0314 	add.w	r3, r7, #20
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	609a      	str	r2, [r3, #8]
 8002b52:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b54:	2302      	movs	r3, #2
 8002b56:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b5c:	2310      	movs	r3, #16
 8002b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b60:	2302      	movs	r3, #2
 8002b62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002b64:	2300      	movs	r3, #0
 8002b66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002b68:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b72:	4618      	mov	r0, r3
 8002b74:	f002 f932 	bl	8004ddc <HAL_RCC_OscConfig>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	bf14      	ite	ne
 8002b7e:	2301      	movne	r3, #1
 8002b80:	2300      	moveq	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <_Z18SystemClock_Configv+0x68>
  {
	Error_Handler();
 8002b88:	f000 fa68 	bl	800305c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b8c:	230f      	movs	r3, #15
 8002b8e:	617b      	str	r3, [r7, #20]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b90:	2302      	movs	r3, #2
 8002b92:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b9c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f002 fb99 	bl	80052e0 <HAL_RCC_ClockConfig>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bf14      	ite	ne
 8002bb4:	2301      	movne	r3, #1
 8002bb6:	2300      	moveq	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <_Z18SystemClock_Configv+0x9e>
  {
	Error_Handler();
 8002bbe:	f000 fa4d 	bl	800305c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bca:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bcc:	1d3b      	adds	r3, r7, #4
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f002 fd00 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	bf14      	ite	ne
 8002bda:	2301      	movne	r3, #1
 8002bdc:	2300      	moveq	r3, #0
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <_Z18SystemClock_Configv+0xc4>
  {
	Error_Handler();
 8002be4:	f000 fa3a 	bl	800305c <Error_Handler>
  }
}
 8002be8:	bf00      	nop
 8002bea:	3750      	adds	r7, #80	@ 0x50
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002bf4:	4b12      	ldr	r3, [pc, #72]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002bf6:	4a13      	ldr	r2, [pc, #76]	@ (8002c44 <_ZL12MX_ADC1_Initv+0x54>)
 8002bf8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002bfa:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c00:	4b0f      	ldr	r3, [pc, #60]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c06:	4b0e      	ldr	r3, [pc, #56]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002c0e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8002c12:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c14:	4b0a      	ldr	r3, [pc, #40]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002c1a:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c20:	4807      	ldr	r0, [pc, #28]	@ (8002c40 <_ZL12MX_ADC1_Initv+0x50>)
 8002c22:	f001 f92b 	bl	8003e7c <HAL_ADC_Init>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf14      	ite	ne
 8002c2c:	2301      	movne	r3, #1
 8002c2e:	2300      	moveq	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <_ZL12MX_ADC1_Initv+0x4a>
  {
    Error_Handler();
 8002c36:	f000 fa11 	bl	800305c <Error_Handler>
  }*/
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	2000007c 	.word	0x2000007c
 8002c44:	40012400 	.word	0x40012400

08002c48 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08e      	sub	sp, #56	@ 0x38
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	609a      	str	r2, [r3, #8]
 8002c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c5c:	f107 0320 	add.w	r3, r7, #32
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c66:	1d3b      	adds	r3, r7, #4
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	605a      	str	r2, [r3, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	60da      	str	r2, [r3, #12]
 8002c72:	611a      	str	r2, [r3, #16]
 8002c74:	615a      	str	r2, [r3, #20]
 8002c76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c78:	4b42      	ldr	r3, [pc, #264]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002c7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 8002c80:	4b40      	ldr	r3, [pc, #256]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002c82:	2248      	movs	r2, #72	@ 0x48
 8002c84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c86:	4b3f      	ldr	r3, [pc, #252]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002c8c:	4b3d      	ldr	r3, [pc, #244]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002c8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c94:	4b3b      	ldr	r3, [pc, #236]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c9a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ca0:	4838      	ldr	r0, [pc, #224]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002ca2:	f002 fe03 	bl	80058ac <HAL_TIM_Base_Init>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	bf14      	ite	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	2300      	moveq	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 8002cb6:	f000 f9d1 	bl	800305c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cc0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	482f      	ldr	r0, [pc, #188]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002cc8:	f003 fa86 	bl	80061d8 <HAL_TIM_ConfigClockSource>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	bf14      	ite	ne
 8002cd2:	2301      	movne	r3, #1
 8002cd4:	2300      	moveq	r3, #0
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8002cdc:	f000 f9be 	bl	800305c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002ce0:	4828      	ldr	r0, [pc, #160]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002ce2:	f002 fe7d 	bl	80059e0 <HAL_TIM_PWM_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf14      	ite	ne
 8002cec:	2301      	movne	r3, #1
 8002cee:	2300      	moveq	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <_ZL12MX_TIM2_Initv+0xb2>
  {
    Error_Handler();
 8002cf6:	f000 f9b1 	bl	800305c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d02:	f107 0320 	add.w	r3, r7, #32
 8002d06:	4619      	mov	r1, r3
 8002d08:	481e      	ldr	r0, [pc, #120]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002d0a:	f003 fe01 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf14      	ite	ne
 8002d14:	2301      	movne	r3, #1
 8002d16:	2300      	moveq	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 8002d1e:	f000 f99d 	bl	800305c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d22:	2360      	movs	r3, #96	@ 0x60
 8002d24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1024;
 8002d26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d34:	1d3b      	adds	r3, r7, #4
 8002d36:	2208      	movs	r2, #8
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4812      	ldr	r0, [pc, #72]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002d3c:	f003 f98a 	bl	8006054 <HAL_TIM_PWM_ConfigChannel>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	bf14      	ite	ne
 8002d46:	2301      	movne	r3, #1
 8002d48:	2300      	moveq	r3, #0
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <_ZL12MX_TIM2_Initv+0x10c>
  {
    Error_Handler();
 8002d50:	f000 f984 	bl	800305c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002d54:	1d3b      	adds	r3, r7, #4
 8002d56:	220c      	movs	r2, #12
 8002d58:	4619      	mov	r1, r3
 8002d5a:	480a      	ldr	r0, [pc, #40]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002d5c:	f003 f97a 	bl	8006054 <HAL_TIM_PWM_ConfigChannel>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	bf14      	ite	ne
 8002d66:	2301      	movne	r3, #1
 8002d68:	2300      	moveq	r3, #0
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <_ZL12MX_TIM2_Initv+0x12c>
  {
    Error_Handler();
 8002d70:	f000 f974 	bl	800305c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002d74:	4803      	ldr	r0, [pc, #12]	@ (8002d84 <_ZL12MX_TIM2_Initv+0x13c>)
 8002d76:	f000 fea3 	bl	8003ac0 <HAL_TIM_MspPostInit>

}
 8002d7a:	bf00      	nop
 8002d7c:	3738      	adds	r7, #56	@ 0x38
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200000ac 	.word	0x200000ac

08002d88 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08c      	sub	sp, #48	@ 0x30
 8002d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d8e:	f107 030c 	add.w	r3, r7, #12
 8002d92:	2224      	movs	r2, #36	@ 0x24
 8002d94:	2100      	movs	r1, #0
 8002d96:	4618      	mov	r0, r3
 8002d98:	f004 fbc2 	bl	8007520 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d9c:	1d3b      	adds	r3, r7, #4
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002da4:	4b25      	ldr	r3, [pc, #148]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002da6:	4a26      	ldr	r2, [pc, #152]	@ (8002e40 <_ZL12MX_TIM3_Initv+0xb8>)
 8002da8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002daa:	4b24      	ldr	r3, [pc, #144]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db0:	4b22      	ldr	r3, [pc, #136]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002db6:	4b21      	ldr	r3, [pc, #132]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002db8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002dbc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002dde:	2302      	movs	r3, #2
 8002de0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002de2:	2301      	movs	r3, #1
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002de6:	2300      	movs	r3, #0
 8002de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002dee:	f107 030c 	add.w	r3, r7, #12
 8002df2:	4619      	mov	r1, r3
 8002df4:	4811      	ldr	r0, [pc, #68]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002df6:	f002 feed 	bl	8005bd4 <HAL_TIM_Encoder_Init>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	bf14      	ite	ne
 8002e00:	2301      	movne	r3, #1
 8002e02:	2300      	moveq	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8002e0a:	f000 f927 	bl	800305c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e12:	2300      	movs	r3, #0
 8002e14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e16:	1d3b      	adds	r3, r7, #4
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4808      	ldr	r0, [pc, #32]	@ (8002e3c <_ZL12MX_TIM3_Initv+0xb4>)
 8002e1c:	f003 fd78 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	bf14      	ite	ne
 8002e26:	2301      	movne	r3, #1
 8002e28:	2300      	moveq	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 8002e30:	f000 f914 	bl	800305c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002e34:	bf00      	nop
 8002e36:	3730      	adds	r7, #48	@ 0x30
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	200000f4 	.word	0x200000f4
 8002e40:	40000400 	.word	0x40000400

08002e44 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08c      	sub	sp, #48	@ 0x30
 8002e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e4a:	f107 030c 	add.w	r3, r7, #12
 8002e4e:	2224      	movs	r2, #36	@ 0x24
 8002e50:	2100      	movs	r1, #0
 8002e52:	4618      	mov	r0, r3
 8002e54:	f004 fb64 	bl	8007520 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e58:	1d3b      	adds	r3, r7, #4
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e60:	4b25      	ldr	r3, [pc, #148]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002e62:	4a26      	ldr	r2, [pc, #152]	@ (8002efc <_ZL12MX_TIM4_Initv+0xb8>)
 8002e64:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002e66:	4b24      	ldr	r3, [pc, #144]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e6c:	4b22      	ldr	r3, [pc, #136]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002e72:	4b21      	ldr	r3, [pc, #132]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002e74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e78:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e80:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002e86:	2303      	movs	r3, #3
 8002e88:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002e92:	2300      	movs	r3, #0
 8002e94:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002e96:	2300      	movs	r3, #0
 8002e98:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002eaa:	f107 030c 	add.w	r3, r7, #12
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4811      	ldr	r0, [pc, #68]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002eb2:	f002 fe8f 	bl	8005bd4 <HAL_TIM_Encoder_Init>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf14      	ite	ne
 8002ebc:	2301      	movne	r3, #1
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <_ZL12MX_TIM4_Initv+0x86>
  {
    Error_Handler();
 8002ec6:	f000 f8c9 	bl	800305c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ed2:	1d3b      	adds	r3, r7, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4808      	ldr	r0, [pc, #32]	@ (8002ef8 <_ZL12MX_TIM4_Initv+0xb4>)
 8002ed8:	f003 fd1a 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	bf14      	ite	ne
 8002ee2:	2301      	movne	r3, #1
 8002ee4:	2300      	moveq	r3, #0
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <_ZL12MX_TIM4_Initv+0xac>
  {
    Error_Handler();
 8002eec:	f000 f8b6 	bl	800305c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ef0:	bf00      	nop
 8002ef2:	3730      	adds	r7, #48	@ 0x30
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	2000013c 	.word	0x2000013c
 8002efc:	40000800 	.word	0x40000800

08002f00 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f06:	f107 0310 	add.w	r3, r7, #16
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	605a      	str	r2, [r3, #4]
 8002f10:	609a      	str	r2, [r3, #8]
 8002f12:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f14:	4b4d      	ldr	r3, [pc, #308]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	4a4c      	ldr	r2, [pc, #304]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f1a:	f043 0310 	orr.w	r3, r3, #16
 8002f1e:	6193      	str	r3, [r2, #24]
 8002f20:	4b4a      	ldr	r3, [pc, #296]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	f003 0310 	and.w	r3, r3, #16
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f2c:	4b47      	ldr	r3, [pc, #284]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	4a46      	ldr	r2, [pc, #280]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f32:	f043 0320 	orr.w	r3, r3, #32
 8002f36:	6193      	str	r3, [r2, #24]
 8002f38:	4b44      	ldr	r3, [pc, #272]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	4b41      	ldr	r3, [pc, #260]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	4a40      	ldr	r2, [pc, #256]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f4a:	f043 0304 	orr.w	r3, r3, #4
 8002f4e:	6193      	str	r3, [r2, #24]
 8002f50:	4b3e      	ldr	r3, [pc, #248]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	607b      	str	r3, [r7, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	4a3a      	ldr	r2, [pc, #232]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f62:	f043 0308 	orr.w	r3, r3, #8
 8002f66:	6193      	str	r3, [r2, #24]
 8002f68:	4b38      	ldr	r3, [pc, #224]	@ (800304c <_ZL12MX_GPIO_Initv+0x14c>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	603b      	str	r3, [r7, #0]
 8002f72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_LED_GPIO_Port, POWER_LED_Pin, GPIO_PIN_RESET);
 8002f74:	2200      	movs	r2, #0
 8002f76:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002f7a:	4835      	ldr	r0, [pc, #212]	@ (8003050 <_ZL12MX_GPIO_Initv+0x150>)
 8002f7c:	f001 ff16 	bl	8004dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EMIT_3_Pin|EMIT_2_Pin|EMIT_1_Pin|M2_FWD_Pin
 8002f80:	2200      	movs	r2, #0
 8002f82:	f64f 5120 	movw	r1, #64800	@ 0xfd20
 8002f86:	4833      	ldr	r0, [pc, #204]	@ (8003054 <_ZL12MX_GPIO_Initv+0x154>)
 8002f88:	f001 ff10 	bl	8004dac <HAL_GPIO_WritePin>
                          |M1_BCK_Pin|M2_BCK_Pin|EMIT_4_Pin|BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_FWD_Pin|LED_RED_Pin|LED_BLUE_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f44f 4119 	mov.w	r1, #39168	@ 0x9900
 8002f92:	4831      	ldr	r0, [pc, #196]	@ (8003058 <_ZL12MX_GPIO_Initv+0x158>)
 8002f94:	f001 ff0a 	bl	8004dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : POWER_LED_Pin */
  GPIO_InitStruct.Pin = POWER_LED_Pin;
 8002f98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(POWER_LED_GPIO_Port, &GPIO_InitStruct);
 8002faa:	f107 0310 	add.w	r3, r7, #16
 8002fae:	4619      	mov	r1, r3
 8002fb0:	4827      	ldr	r0, [pc, #156]	@ (8003050 <_ZL12MX_GPIO_Initv+0x150>)
 8002fb2:	f001 fd77 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 8002fb6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002fba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 8002fc4:	f107 0310 	add.w	r3, r7, #16
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4821      	ldr	r0, [pc, #132]	@ (8003050 <_ZL12MX_GPIO_Initv+0x150>)
 8002fcc:	f001 fd6a 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_3_Pin EMIT_2_Pin EMIT_1_Pin M2_FWD_Pin
                           M1_BCK_Pin M2_BCK_Pin EMIT_4_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = EMIT_3_Pin|EMIT_2_Pin|EMIT_1_Pin|M2_FWD_Pin
 8002fd0:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 8002fd4:	613b      	str	r3, [r7, #16]
                          |M1_BCK_Pin|M2_BCK_Pin|EMIT_4_Pin|BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fde:	2302      	movs	r3, #2
 8002fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe2:	f107 0310 	add.w	r3, r7, #16
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	481a      	ldr	r0, [pc, #104]	@ (8003054 <_ZL12MX_GPIO_Initv+0x154>)
 8002fea:	f001 fd5b 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_FWD_Pin */
  GPIO_InitStruct.Pin = M1_FWD_Pin;
 8002fee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ff2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M1_FWD_GPIO_Port, &GPIO_InitStruct);
 8003000:	f107 0310 	add.w	r3, r7, #16
 8003004:	4619      	mov	r1, r3
 8003006:	4814      	ldr	r0, [pc, #80]	@ (8003058 <_ZL12MX_GPIO_Initv+0x158>)
 8003008:	f001 fd4c 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_BLUE_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_BLUE_Pin|LED_GREEN_Pin;
 800300c:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8003010:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003012:	2301      	movs	r3, #1
 8003014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003016:	2301      	movs	r3, #1
 8003018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301a:	2302      	movs	r3, #2
 800301c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800301e:	f107 0310 	add.w	r3, r7, #16
 8003022:	4619      	mov	r1, r3
 8003024:	480c      	ldr	r0, [pc, #48]	@ (8003058 <_ZL12MX_GPIO_Initv+0x158>)
 8003026:	f001 fd3d 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_3_Pin;
 800302a:	f44f 7304 	mov.w	r3, #528	@ 0x210
 800302e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003030:	2300      	movs	r3, #0
 8003032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003038:	f107 0310 	add.w	r3, r7, #16
 800303c:	4619      	mov	r1, r3
 800303e:	4805      	ldr	r0, [pc, #20]	@ (8003054 <_ZL12MX_GPIO_Initv+0x154>)
 8003040:	f001 fd30 	bl	8004aa4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003044:	bf00      	nop
 8003046:	3720      	adds	r7, #32
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40021000 	.word	0x40021000
 8003050:	40011000 	.word	0x40011000
 8003054:	40010c00 	.word	0x40010c00
 8003058:	40010800 	.word	0x40010800

0800305c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003060:	b672      	cpsid	i
}
 8003062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <Error_Handler+0x8>

08003068 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af06      	add	r7, sp, #24
Encoder leftEncoder(&htim3, false, 0.151843644924);
 800306e:	4b46      	ldr	r3, [pc, #280]	@ (8003188 <_Z41__static_initialization_and_destruction_0v+0x120>)
 8003070:	2200      	movs	r2, #0
 8003072:	4946      	ldr	r1, [pc, #280]	@ (800318c <_Z41__static_initialization_and_destruction_0v+0x124>)
 8003074:	4846      	ldr	r0, [pc, #280]	@ (8003190 <_Z41__static_initialization_and_destruction_0v+0x128>)
 8003076:	f7fe fad5 	bl	8001624 <_ZN7EncoderC1EP17TIM_HandleTypeDefbf>
Encoder rightEncoder(&htim4, false, 0.151843644924);
 800307a:	4b43      	ldr	r3, [pc, #268]	@ (8003188 <_Z41__static_initialization_and_destruction_0v+0x120>)
 800307c:	2200      	movs	r2, #0
 800307e:	4945      	ldr	r1, [pc, #276]	@ (8003194 <_Z41__static_initialization_and_destruction_0v+0x12c>)
 8003080:	4845      	ldr	r0, [pc, #276]	@ (8003198 <_Z41__static_initialization_and_destruction_0v+0x130>)
 8003082:	f7fe facf 	bl	8001624 <_ZN7EncoderC1EP17TIM_HandleTypeDefbf>
Motor leftMotor(M1_FWD_GPIO_Port, M1_BCK_GPIO_Port, M1_FWD_Pin, M1_BCK_Pin, &TIM2->CCR4, &htim2, TIM_CHANNEL_3, false);
 8003086:	2300      	movs	r3, #0
 8003088:	9304      	str	r3, [sp, #16]
 800308a:	2308      	movs	r3, #8
 800308c:	9303      	str	r3, [sp, #12]
 800308e:	4b43      	ldr	r3, [pc, #268]	@ (800319c <_Z41__static_initialization_and_destruction_0v+0x134>)
 8003090:	9302      	str	r3, [sp, #8]
 8003092:	4b43      	ldr	r3, [pc, #268]	@ (80031a0 <_Z41__static_initialization_and_destruction_0v+0x138>)
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030a0:	4a40      	ldr	r2, [pc, #256]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 80030a2:	4941      	ldr	r1, [pc, #260]	@ (80031a8 <_Z41__static_initialization_and_destruction_0v+0x140>)
 80030a4:	4841      	ldr	r0, [pc, #260]	@ (80031ac <_Z41__static_initialization_and_destruction_0v+0x144>)
 80030a6:	f000 faec 	bl	8003682 <_ZN5MotorC1EP12GPIO_TypeDefS1_ttPVmP17TIM_HandleTypeDefmb>
Motor rightMotor(M2_FWD_GPIO_Port, M2_BCK_GPIO_Port, M2_FWD_Pin, M2_BCK_Pin, &TIM2->CCR3, &htim2, TIM_CHANNEL_4, true);
 80030aa:	2301      	movs	r3, #1
 80030ac:	9304      	str	r3, [sp, #16]
 80030ae:	230c      	movs	r3, #12
 80030b0:	9303      	str	r3, [sp, #12]
 80030b2:	4b3a      	ldr	r3, [pc, #232]	@ (800319c <_Z41__static_initialization_and_destruction_0v+0x134>)
 80030b4:	9302      	str	r3, [sp, #8]
 80030b6:	4b3e      	ldr	r3, [pc, #248]	@ (80031b0 <_Z41__static_initialization_and_destruction_0v+0x148>)
 80030b8:	9301      	str	r3, [sp, #4]
 80030ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030c4:	4a37      	ldr	r2, [pc, #220]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 80030c6:	4937      	ldr	r1, [pc, #220]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 80030c8:	483a      	ldr	r0, [pc, #232]	@ (80031b4 <_Z41__static_initialization_and_destruction_0v+0x14c>)
 80030ca:	f000 fada 	bl	8003682 <_ZN5MotorC1EP12GPIO_TypeDefS1_ttPVmP17TIM_HandleTypeDefmb>
VSens vsens(&hadc1, ADC_CHANNEL_1);
 80030ce:	2201      	movs	r2, #1
 80030d0:	4939      	ldr	r1, [pc, #228]	@ (80031b8 <_Z41__static_initialization_and_destruction_0v+0x150>)
 80030d2:	483a      	ldr	r0, [pc, #232]	@ (80031bc <_Z41__static_initialization_and_destruction_0v+0x154>)
 80030d4:	f000 fdc2 	bl	8003c5c <_ZN5VSensC1EP19__ADC_HandleTypeDefm>
DSens flSens(EMIT_1_GPIO_Port, EMIT_1_Pin, &hadc1, ADC_CHANNEL_9, FL_FACTOR, FL_POW);
 80030d8:	4b39      	ldr	r3, [pc, #228]	@ (80031c0 <_Z41__static_initialization_and_destruction_0v+0x158>)
 80030da:	9302      	str	r3, [sp, #8]
 80030dc:	4b39      	ldr	r3, [pc, #228]	@ (80031c4 <_Z41__static_initialization_and_destruction_0v+0x15c>)
 80030de:	9301      	str	r3, [sp, #4]
 80030e0:	2309      	movs	r3, #9
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	4b34      	ldr	r3, [pc, #208]	@ (80031b8 <_Z41__static_initialization_and_destruction_0v+0x150>)
 80030e6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80030ea:	492e      	ldr	r1, [pc, #184]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 80030ec:	4836      	ldr	r0, [pc, #216]	@ (80031c8 <_Z41__static_initialization_and_destruction_0v+0x160>)
 80030ee:	f7fe f9da 	bl	80014a6 <_ZN5DSensC1EP12GPIO_TypeDeftP19__ADC_HandleTypeDefmff>
DSens lSens(EMIT_2_GPIO_Port, EMIT_2_Pin, &hadc1, ADC_CHANNEL_8, L_FACTOR, L_POW);
 80030f2:	4b36      	ldr	r3, [pc, #216]	@ (80031cc <_Z41__static_initialization_and_destruction_0v+0x164>)
 80030f4:	9302      	str	r3, [sp, #8]
 80030f6:	4b36      	ldr	r3, [pc, #216]	@ (80031d0 <_Z41__static_initialization_and_destruction_0v+0x168>)
 80030f8:	9301      	str	r3, [sp, #4]
 80030fa:	2308      	movs	r3, #8
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	4b2e      	ldr	r3, [pc, #184]	@ (80031b8 <_Z41__static_initialization_and_destruction_0v+0x150>)
 8003100:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003104:	4927      	ldr	r1, [pc, #156]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 8003106:	4833      	ldr	r0, [pc, #204]	@ (80031d4 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003108:	f7fe f9cd 	bl	80014a6 <_ZN5DSensC1EP12GPIO_TypeDeftP19__ADC_HandleTypeDefmff>
DSens rSens(EMIT_3_GPIO_Port, EMIT_3_Pin, &hadc1, ADC_CHANNEL_5, R_FACTOR, R_POW);
 800310c:	4b32      	ldr	r3, [pc, #200]	@ (80031d8 <_Z41__static_initialization_and_destruction_0v+0x170>)
 800310e:	9302      	str	r3, [sp, #8]
 8003110:	4b32      	ldr	r3, [pc, #200]	@ (80031dc <_Z41__static_initialization_and_destruction_0v+0x174>)
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	2305      	movs	r3, #5
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	4b27      	ldr	r3, [pc, #156]	@ (80031b8 <_Z41__static_initialization_and_destruction_0v+0x150>)
 800311a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800311e:	4921      	ldr	r1, [pc, #132]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 8003120:	482f      	ldr	r0, [pc, #188]	@ (80031e0 <_Z41__static_initialization_and_destruction_0v+0x178>)
 8003122:	f7fe f9c0 	bl	80014a6 <_ZN5DSensC1EP12GPIO_TypeDeftP19__ADC_HandleTypeDefmff>
DSens frSens(EMIT_4_GPIO_Port, EMIT_4_Pin, &hadc1, ADC_CHANNEL_4, FR_FACTOR, FR_POW);
 8003126:	4b2f      	ldr	r3, [pc, #188]	@ (80031e4 <_Z41__static_initialization_and_destruction_0v+0x17c>)
 8003128:	9302      	str	r3, [sp, #8]
 800312a:	4b2f      	ldr	r3, [pc, #188]	@ (80031e8 <_Z41__static_initialization_and_destruction_0v+0x180>)
 800312c:	9301      	str	r3, [sp, #4]
 800312e:	2304      	movs	r3, #4
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	4b21      	ldr	r3, [pc, #132]	@ (80031b8 <_Z41__static_initialization_and_destruction_0v+0x150>)
 8003134:	2220      	movs	r2, #32
 8003136:	491b      	ldr	r1, [pc, #108]	@ (80031a4 <_Z41__static_initialization_and_destruction_0v+0x13c>)
 8003138:	482c      	ldr	r0, [pc, #176]	@ (80031ec <_Z41__static_initialization_and_destruction_0v+0x184>)
 800313a:	f7fe f9b4 	bl	80014a6 <_ZN5DSensC1EP12GPIO_TypeDeftP19__ADC_HandleTypeDefmff>
PIDFF centeringPID(0.005, 0, 0, 0);
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	9300      	str	r3, [sp, #0]
 8003144:	f04f 0300 	mov.w	r3, #0
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	4928      	ldr	r1, [pc, #160]	@ (80031f0 <_Z41__static_initialization_and_destruction_0v+0x188>)
 800314e:	4829      	ldr	r0, [pc, #164]	@ (80031f4 <_Z41__static_initialization_and_destruction_0v+0x18c>)
 8003150:	f7fe f8d0 	bl	80012f4 <_ZN5PIDFFC1Effff>
PIDFF leftPIDFF(0.003, 0, LEFT_KV, LEFT_KS);
 8003154:	4b28      	ldr	r3, [pc, #160]	@ (80031f8 <_Z41__static_initialization_and_destruction_0v+0x190>)
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	4b28      	ldr	r3, [pc, #160]	@ (80031fc <_Z41__static_initialization_and_destruction_0v+0x194>)
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	4928      	ldr	r1, [pc, #160]	@ (8003200 <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003160:	4828      	ldr	r0, [pc, #160]	@ (8003204 <_Z41__static_initialization_and_destruction_0v+0x19c>)
 8003162:	f7fe f8c7 	bl	80012f4 <_ZN5PIDFFC1Effff>
PIDFF rightPIDFF(0.003, 0, RIGHT_KV, RIGHT_KS);
 8003166:	4b28      	ldr	r3, [pc, #160]	@ (8003208 <_Z41__static_initialization_and_destruction_0v+0x1a0>)
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	4b28      	ldr	r3, [pc, #160]	@ (800320c <_Z41__static_initialization_and_destruction_0v+0x1a4>)
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	4923      	ldr	r1, [pc, #140]	@ (8003200 <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003172:	4827      	ldr	r0, [pc, #156]	@ (8003210 <_Z41__static_initialization_and_destruction_0v+0x1a8>)
 8003174:	f7fe f8be 	bl	80012f4 <_ZN5PIDFFC1Effff>
DifferentialDrive diffy(50);
 8003178:	4926      	ldr	r1, [pc, #152]	@ (8003214 <_Z41__static_initialization_and_destruction_0v+0x1ac>)
 800317a:	4827      	ldr	r0, [pc, #156]	@ (8003218 <_Z41__static_initialization_and_destruction_0v+0x1b0>)
 800317c:	f7fe f977 	bl	800146e <_ZN17DifferentialDriveC1Ef>
}
 8003180:	bf00      	nop
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	3e1b7ce7 	.word	0x3e1b7ce7
 800318c:	200000f4 	.word	0x200000f4
 8003190:	20000188 	.word	0x20000188
 8003194:	2000013c 	.word	0x2000013c
 8003198:	20000200 	.word	0x20000200
 800319c:	200000ac 	.word	0x200000ac
 80031a0:	40000040 	.word	0x40000040
 80031a4:	40010c00 	.word	0x40010c00
 80031a8:	40010800 	.word	0x40010800
 80031ac:	20000278 	.word	0x20000278
 80031b0:	4000003c 	.word	0x4000003c
 80031b4:	20000294 	.word	0x20000294
 80031b8:	2000007c 	.word	0x2000007c
 80031bc:	200002b0 	.word	0x200002b0
 80031c0:	c001bd51 	.word	0xc001bd51
 80031c4:	4d93a1fd 	.word	0x4d93a1fd
 80031c8:	200002d4 	.word	0x200002d4
 80031cc:	bf55f4c3 	.word	0xbf55f4c3
 80031d0:	46eb138e 	.word	0x46eb138e
 80031d4:	20000304 	.word	0x20000304
 80031d8:	bf9bd220 	.word	0xbf9bd220
 80031dc:	490f86fd 	.word	0x490f86fd
 80031e0:	20000334 	.word	0x20000334
 80031e4:	bfaa3b25 	.word	0xbfaa3b25
 80031e8:	49a7a5f4 	.word	0x49a7a5f4
 80031ec:	20000364 	.word	0x20000364
 80031f0:	3ba3d70a 	.word	0x3ba3d70a
 80031f4:	20000394 	.word	0x20000394
 80031f8:	3d297402 	.word	0x3d297402
 80031fc:	3a6add1d 	.word	0x3a6add1d
 8003200:	3b449ba6 	.word	0x3b449ba6
 8003204:	200003b4 	.word	0x200003b4
 8003208:	3cb491a2 	.word	0x3cb491a2
 800320c:	3a546bdb 	.word	0x3a546bdb
 8003210:	200003d4 	.word	0x200003d4
 8003214:	42480000 	.word	0x42480000
 8003218:	200003f4 	.word	0x200003f4

0800321c <_ZN9DeepStackIfED1Ev>:
class DeepStack {
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4618      	mov	r0, r3
 8003228:	f000 f834 	bl	8003294 <_ZNSt5dequeIfSaIfEED1Ev>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <_ZN9DeepStackImED1Ev>:
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4618      	mov	r0, r3
 8003242:	f000 f84c 	bl	80032de <_ZNSt5dequeImSaImEED1Ev>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4618      	mov	r0, r3
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <_ZN7EncoderD1Ev>:
#include "deepstack.h"
#include <limits>

#define HISTORY 15

class Encoder {
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3340      	adds	r3, #64	@ 0x40
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff ffea 	bl	8003236 <_ZN9DeepStackImED1Ev>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	3318      	adds	r3, #24
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff ffd8 	bl	800321c <_ZN9DeepStackIfED1Ev>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4618      	mov	r0, r3
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <_Z41__static_initialization_and_destruction_1v>:
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
Encoder rightEncoder(&htim4, false, 0.151843644924);
 800327c:	4803      	ldr	r0, [pc, #12]	@ (800328c <_Z41__static_initialization_and_destruction_1v+0x14>)
 800327e:	f7ff ffe7 	bl	8003250 <_ZN7EncoderD1Ev>
Encoder leftEncoder(&htim3, false, 0.151843644924);
 8003282:	4803      	ldr	r0, [pc, #12]	@ (8003290 <_Z41__static_initialization_and_destruction_1v+0x18>)
 8003284:	f7ff ffe4 	bl	8003250 <_ZN7EncoderD1Ev>
}
 8003288:	bf00      	nop
 800328a:	bd80      	pop	{r7, pc}
 800328c:	20000200 	.word	0x20000200
 8003290:	20000188 	.word	0x20000188

08003294 <_ZNSt5dequeIfSaIfEED1Ev>:
      ~deque()
 8003294:	b580      	push	{r7, lr}
 8003296:	b08a      	sub	sp, #40	@ 0x28
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 800329c:	f107 0308 	add.w	r3, r7, #8
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 f870 	bl	8003388 <_ZNSt5dequeIfSaIfEE5beginEv>
 80032a8:	f107 0318 	add.w	r3, r7, #24
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 f879 	bl	80033a6 <_ZNSt5dequeIfSaIfEE3endEv>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fe fbd2 	bl	8001a60 <_ZNSt11_Deque_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80032bc:	4603      	mov	r3, r0
 80032be:	f107 0218 	add.w	r2, r7, #24
 80032c2:	f107 0108 	add.w	r1, r7, #8
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 f897 	bl	80033fa <_ZNSt5dequeIfSaIfEE15_M_destroy_dataESt15_Deque_iteratorIfRfPfES5_RKS0_>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 f838 	bl	8003344 <_ZNSt11_Deque_baseIfSaIfEED1Ev>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4618      	mov	r0, r3
 80032d8:	3728      	adds	r7, #40	@ 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <_ZNSt5dequeImSaImEED1Ev>:
      ~deque()
 80032de:	b580      	push	{r7, lr}
 80032e0:	b08a      	sub	sp, #40	@ 0x28
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 80032e6:	f107 0308 	add.w	r3, r7, #8
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f000 f8c0 	bl	8003472 <_ZNSt5dequeImSaImEE5beginEv>
 80032f2:	f107 0318 	add.w	r3, r7, #24
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f000 f8c9 	bl	8003490 <_ZNSt5dequeImSaImEE3endEv>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4618      	mov	r0, r3
 8003302:	f000 f8d4 	bl	80034ae <_ZNSt11_Deque_baseImSaImEE19_M_get_Tp_allocatorEv>
 8003306:	4603      	mov	r3, r0
 8003308:	f107 0218 	add.w	r2, r7, #24
 800330c:	f107 0108 	add.w	r1, r7, #8
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f8f1 	bl	80034f8 <_ZNSt5dequeImSaImEE15_M_destroy_dataESt15_Deque_iteratorImRmPmES5_RKS0_>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4618      	mov	r0, r3
 800331a:	f000 f888 	bl	800342e <_ZNSt11_Deque_baseImSaImEED1Ev>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4618      	mov	r0, r3
 8003322:	3728      	adds	r7, #40	@ 0x28
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <_ZNSt11_Deque_baseIfSaIfEE11_Deque_implD1Ev>:
      struct _Deque_impl
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	60fb      	str	r3, [r7, #12]
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 f942 	bl	80035be <_ZNSt15__new_allocatorIfED1Ev>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <_ZNSt11_Deque_baseIfSaIfEED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d010      	beq.n	8003376 <_ZNSt11_Deque_baseIfSaIfEED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 800335c:	3304      	adds	r3, #4
 800335e:	461a      	mov	r2, r3
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f8d5 	bl	8003510 <_ZNSt11_Deque_baseIfSaIfEE16_M_destroy_nodesEPPfS3_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6819      	ldr	r1, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	461a      	mov	r2, r3
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7fe fb54 	bl	8001a1e <_ZNSt11_Deque_baseIfSaIfEE17_M_deallocate_mapEPPfj>
    }
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ffd5 	bl	8003328 <_ZNSt11_Deque_baseIfSaIfEE11_Deque_implD1Ev>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4618      	mov	r0, r3
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <_ZNSt5dequeIfSaIfEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	3308      	adds	r3, #8
 8003396:	4619      	mov	r1, r3
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f813 	bl	80033c4 <_ZNSt15_Deque_iteratorIfRfPfEC1ERKS2_>
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <_ZNSt5dequeIfSaIfEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
 80033ae:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	3318      	adds	r3, #24
 80033b4:	4619      	mov	r1, r3
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f804 	bl	80033c4 <_ZNSt15_Deque_iteratorIfRfPfEC1ERKS2_>
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <_ZNSt15_Deque_iteratorIfRfPfEC1ERKS2_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr

080033fa <_ZNSt5dequeIfSaIfEE15_M_destroy_dataESt15_Deque_iteratorIfRfPfES5_RKS0_>:
      _M_destroy_data(iterator __first, iterator __last,
 80033fa:	b480      	push	{r7}
 80033fc:	b08d      	sub	sp, #52	@ 0x34
 80033fe:	af00      	add	r7, sp, #0
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	607a      	str	r2, [r7, #4]
 8003406:	603b      	str	r3, [r7, #0]
      }
 8003408:	bf00      	nop
 800340a:	3734      	adds	r7, #52	@ 0x34
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr

08003412 <_ZNSt11_Deque_baseImSaImEE11_Deque_implD1Ev>:
      struct _Deque_impl
 8003412:	b580      	push	{r7, lr}
 8003414:	b084      	sub	sp, #16
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 f8d7 	bl	80035d2 <_ZNSt15__new_allocatorImED1Ev>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <_ZNSt11_Deque_baseImSaImEED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 800342e:	b580      	push	{r7, lr}
 8003430:	b082      	sub	sp, #8
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d010      	beq.n	8003460 <_ZNSt11_Deque_baseImSaImEED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8003446:	3304      	adds	r3, #4
 8003448:	461a      	mov	r2, r3
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f87b 	bl	8003546 <_ZNSt11_Deque_baseImSaImEE16_M_destroy_nodesEPPmS3_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6819      	ldr	r1, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	461a      	mov	r2, r3
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f88e 	bl	800357c <_ZNSt11_Deque_baseImSaImEE17_M_deallocate_mapEPPmj>
    }
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff ffd5 	bl	8003412 <_ZNSt11_Deque_baseImSaImEE11_Deque_implD1Ev>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <_ZNSt5dequeImSaImEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
 800347a:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	3308      	adds	r3, #8
 8003480:	4619      	mov	r1, r3
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f81d 	bl	80034c2 <_ZNSt15_Deque_iteratorImRmPmEC1ERKS2_>
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <_ZNSt5dequeImSaImEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	3318      	adds	r3, #24
 800349e:	4619      	mov	r1, r3
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 f80e 	bl	80034c2 <_ZNSt15_Deque_iteratorImRmPmEC1ERKS2_>
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <_ZNSt11_Deque_baseImSaImEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	bc80      	pop	{r7}
 80034c0:	4770      	bx	lr

080034c2 <_ZNSt15_Deque_iteratorImRmPmEC1ERKS2_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	609a      	str	r2, [r3, #8]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	68da      	ldr	r2, [r3, #12]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	60da      	str	r2, [r3, #12]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4618      	mov	r0, r3
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <_ZNSt5dequeImSaImEE15_M_destroy_dataESt15_Deque_iteratorImRmPmES5_RKS0_>:
      _M_destroy_data(iterator __first, iterator __last,
 80034f8:	b480      	push	{r7}
 80034fa:	b08d      	sub	sp, #52	@ 0x34
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	603b      	str	r3, [r7, #0]
      }
 8003506:	bf00      	nop
 8003508:	3734      	adds	r7, #52	@ 0x34
 800350a:	46bd      	mov	sp, r7
 800350c:	bc80      	pop	{r7}
 800350e:	4770      	bx	lr

08003510 <_ZNSt11_Deque_baseIfSaIfEE16_M_destroy_nodesEPPfS3_>:
    _Deque_base<_Tp, _Alloc>::
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	617b      	str	r3, [r7, #20]
 8003520:	e008      	b.n	8003534 <_ZNSt11_Deque_baseIfSaIfEE16_M_destroy_nodesEPPfS3_+0x24>
	_M_deallocate_node(*__n);
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4619      	mov	r1, r3
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f7fe fc74 	bl	8001e16 <_ZNSt11_Deque_baseIfSaIfEE18_M_deallocate_nodeEPf>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	3304      	adds	r3, #4
 8003532:	617b      	str	r3, [r7, #20]
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	429a      	cmp	r2, r3
 800353a:	d3f2      	bcc.n	8003522 <_ZNSt11_Deque_baseIfSaIfEE16_M_destroy_nodesEPPfS3_+0x12>
    }
 800353c:	bf00      	nop
 800353e:	bf00      	nop
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <_ZNSt11_Deque_baseImSaImEE16_M_destroy_nodesEPPmS3_>:
    _Deque_base<_Tp, _Alloc>::
 8003546:	b580      	push	{r7, lr}
 8003548:	b086      	sub	sp, #24
 800354a:	af00      	add	r7, sp, #0
 800354c:	60f8      	str	r0, [r7, #12]
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	617b      	str	r3, [r7, #20]
 8003556:	e008      	b.n	800356a <_ZNSt11_Deque_baseImSaImEE16_M_destroy_nodesEPPmS3_+0x24>
	_M_deallocate_node(*__n);
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4619      	mov	r1, r3
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 f841 	bl	80035e6 <_ZNSt11_Deque_baseImSaImEE18_M_deallocate_nodeEPm>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	3304      	adds	r3, #4
 8003568:	617b      	str	r3, [r7, #20]
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	429a      	cmp	r2, r3
 8003570:	d3f2      	bcc.n	8003558 <_ZNSt11_Deque_baseImSaImEE16_M_destroy_nodesEPPmS3_+0x12>
    }
 8003572:	bf00      	nop
 8003574:	bf00      	nop
 8003576:	3718      	adds	r7, #24
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <_ZNSt11_Deque_baseImSaImEE17_M_deallocate_mapEPPmj>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 800357c:	b580      	push	{r7, lr}
 800357e:	b088      	sub	sp, #32
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8003588:	f107 0314 	add.w	r3, r7, #20
 800358c:	68f9      	ldr	r1, [r7, #12]
 800358e:	4618      	mov	r0, r3
 8003590:	f7fe fcda 	bl	8001f48 <_ZNKSt11_Deque_baseImSaImEE20_M_get_map_allocatorEv>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	61bb      	str	r3, [r7, #24]
      { __a.deallocate(__p, __n); }
 800359c:	f107 0314 	add.w	r3, r7, #20
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	69f9      	ldr	r1, [r7, #28]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 f836 	bl	8003616 <_ZNSt15__new_allocatorIPmE10deallocateEPS0_j>
 80035aa:	bf00      	nop
 80035ac:	f107 0314 	add.w	r3, r7, #20
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7fe fe7f 	bl	80022b4 <_ZNSt15__new_allocatorIPmED1Ev>
      }
 80035b6:	bf00      	nop
 80035b8:	3720      	adds	r7, #32
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <_ZNSt15__new_allocatorIfED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bc80      	pop	{r7}
 80035d0:	4770      	bx	lr

080035d2 <_ZNSt15__new_allocatorImED1Ev>:
 80035d2:	b480      	push	{r7}
 80035d4:	b083      	sub	sp, #12
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4618      	mov	r0, r3
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bc80      	pop	{r7}
 80035e4:	4770      	bx	lr

080035e6 <_ZNSt11_Deque_baseImSaImEE18_M_deallocate_nodeEPm>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 80035e6:	b590      	push	{r4, r7, lr}
 80035e8:	b087      	sub	sp, #28
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
 80035ee:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 80035f0:	687c      	ldr	r4, [r7, #4]
 80035f2:	2004      	movs	r0, #4
 80035f4:	f7fd ffce 	bl	8001594 <_ZSt16__deque_buf_sizej>
 80035f8:	4602      	mov	r2, r0
 80035fa:	617c      	str	r4, [r7, #20]
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	613b      	str	r3, [r7, #16]
 8003600:	60fa      	str	r2, [r7, #12]
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	6939      	ldr	r1, [r7, #16]
 8003606:	6978      	ldr	r0, [r7, #20]
 8003608:	f000 f815 	bl	8003636 <_ZNSt15__new_allocatorImE10deallocateEPmj>
 800360c:	bf00      	nop
      }
 800360e:	bf00      	nop
 8003610:	371c      	adds	r7, #28
 8003612:	46bd      	mov	sp, r7
 8003614:	bd90      	pop	{r4, r7, pc}

08003616 <_ZNSt15__new_allocatorIPmE10deallocateEPS0_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003616:	b580      	push	{r7, lr}
 8003618:	b084      	sub	sp, #16
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4619      	mov	r1, r3
 8003628:	68b8      	ldr	r0, [r7, #8]
 800362a:	f003 f9e1 	bl	80069f0 <_ZdlPvj>
      }
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <_ZNSt15__new_allocatorImE10deallocateEPmj>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003636:	b580      	push	{r7, lr}
 8003638:	b084      	sub	sp, #16
 800363a:	af00      	add	r7, sp, #0
 800363c:	60f8      	str	r0, [r7, #12]
 800363e:	60b9      	str	r1, [r7, #8]
 8003640:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4619      	mov	r1, r3
 8003648:	68b8      	ldr	r0, [r7, #8]
 800364a:	f003 f9d1 	bl	80069f0 <_ZdlPvj>
      }
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <_GLOBAL__sub_I_hadc1>:
 8003656:	b580      	push	{r7, lr}
 8003658:	af00      	add	r7, sp, #0
 800365a:	f7ff fd05 	bl	8003068 <_Z41__static_initialization_and_destruction_0v>
 800365e:	bd80      	pop	{r7, pc}

08003660 <_GLOBAL__sub_D_hadc1>:
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
 8003664:	f7ff fe08 	bl	8003278 <_Z41__static_initialization_and_destruction_1v>
 8003668:	bd80      	pop	{r7, pc}

0800366a <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003678:	4618      	mov	r0, r3
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr

08003682 <_ZN5MotorC1EP12GPIO_TypeDefS1_ttPVmP17TIM_HandleTypeDefmb>:
 */

#include <motor.h>
#include "math.h"

Motor::Motor(GPIO_TypeDef *forwardPort, GPIO_TypeDef *backPort, uint16_t forwardPin, uint16_t backPin, volatile uint32_t *pwmCcr, TIM_HandleTypeDef *tim, uint32_t timChannel, bool inverted): forwardPort(forwardPort), backPort(backPort), forwardPin(forwardPin), backPin(backPin), pwmCcr(pwmCcr), tim(tim), timChannel(timChannel), inverted(inverted) {
 8003682:	b480      	push	{r7}
 8003684:	b085      	sub	sp, #20
 8003686:	af00      	add	r7, sp, #0
 8003688:	60f8      	str	r0, [r7, #12]
 800368a:	60b9      	str	r1, [r7, #8]
 800368c:	607a      	str	r2, [r7, #4]
 800368e:	807b      	strh	r3, [r7, #2]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	605a      	str	r2, [r3, #4]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	811a      	strh	r2, [r3, #8]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8b3a      	ldrh	r2, [r7, #24]
 80036a6:	815a      	strh	r2, [r3, #10]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	69fa      	ldr	r2, [r7, #28]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a3a      	ldr	r2, [r7, #32]
 80036b2:	611a      	str	r2, [r3, #16]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036b8:	615a      	str	r2, [r3, #20]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80036c0:	761a      	strb	r2, [r3, #24]
	// idk what this init method is called but i'm doing it using c++ stuff!11!1
}
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4618      	mov	r0, r3
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr

080036ce <_ZN5Motor4initEv>:

void Motor::init() {
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  HAL_TIM_PWM_Start(tim, timChannel);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691a      	ldr	r2, [r3, #16]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	4619      	mov	r1, r3
 80036e0:	4610      	mov	r0, r2
 80036e2:	f002 f9d5 	bl	8005a90 <HAL_TIM_PWM_Start>
}
 80036e6:	bf00      	nop
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <_ZN5Motor17setDriveDirectionE14DriveDirection>:

void Motor::setDriveDirection(DriveDirection direction) {
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b084      	sub	sp, #16
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
 80036f6:	460b      	mov	r3, r1
 80036f8:	70fb      	strb	r3, [r7, #3]
	GPIO_PinState forwardPinState;
	GPIO_PinState backwardPinState;

	switch (direction) {
 80036fa:	78fb      	ldrb	r3, [r7, #3]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d028      	beq.n	8003752 <_ZN5Motor17setDriveDirectionE14DriveDirection+0x64>
 8003700:	2b02      	cmp	r3, #2
 8003702:	dc2b      	bgt.n	800375c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x6e>
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <_ZN5Motor17setDriveDirectionE14DriveDirection+0x20>
 8003708:	2b01      	cmp	r3, #1
 800370a:	d011      	beq.n	8003730 <_ZN5Motor17setDriveDirectionE14DriveDirection+0x42>
 800370c:	e026      	b.n	800375c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x6e>
	case FORWARD:
		forwardPinState = inverted ? GPIO_PIN_RESET : GPIO_PIN_SET;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	7e1b      	ldrb	r3, [r3, #24]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <_ZN5Motor17setDriveDirectionE14DriveDirection+0x2c>
 8003716:	2300      	movs	r3, #0
 8003718:	e000      	b.n	800371c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x2e>
 800371a:	2301      	movs	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
		backwardPinState = inverted ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	7e1b      	ldrb	r3, [r3, #24]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <_ZN5Motor17setDriveDirectionE14DriveDirection+0x3c>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x3e>
 800372a:	2300      	movs	r3, #0
 800372c:	73bb      	strb	r3, [r7, #14]
		break;
 800372e:	e015      	b.n	800375c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x6e>
	case BACKWARD:
		forwardPinState = inverted ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	7e1b      	ldrb	r3, [r3, #24]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x4e>
 8003738:	2301      	movs	r3, #1
 800373a:	e000      	b.n	800373e <_ZN5Motor17setDriveDirectionE14DriveDirection+0x50>
 800373c:	2300      	movs	r3, #0
 800373e:	73fb      	strb	r3, [r7, #15]
		backwardPinState = inverted ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	7e1b      	ldrb	r3, [r3, #24]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x5e>
 8003748:	2300      	movs	r3, #0
 800374a:	e000      	b.n	800374e <_ZN5Motor17setDriveDirectionE14DriveDirection+0x60>
 800374c:	2301      	movs	r3, #1
 800374e:	73bb      	strb	r3, [r7, #14]
		break;
 8003750:	e004      	b.n	800375c <_ZN5Motor17setDriveDirectionE14DriveDirection+0x6e>
	case OFF:
		forwardPinState = GPIO_PIN_RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	73fb      	strb	r3, [r7, #15]
		backwardPinState = GPIO_PIN_RESET;
 8003756:	2300      	movs	r3, #0
 8003758:	73bb      	strb	r3, [r7, #14]
		break;
 800375a:	bf00      	nop
	}

	HAL_GPIO_WritePin(forwardPort, forwardPin, forwardPinState);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6818      	ldr	r0, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	891b      	ldrh	r3, [r3, #8]
 8003764:	7bfa      	ldrb	r2, [r7, #15]
 8003766:	4619      	mov	r1, r3
 8003768:	f001 fb20 	bl	8004dac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(backPort, backPin, backwardPinState);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6858      	ldr	r0, [r3, #4]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	895b      	ldrh	r3, [r3, #10]
 8003774:	7bba      	ldrb	r2, [r7, #14]
 8003776:	4619      	mov	r1, r3
 8003778:	f001 fb18 	bl	8004dac <HAL_GPIO_WritePin>
}
 800377c:	bf00      	nop
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	0000      	movs	r0, r0
	...

08003788 <_ZN5Motor17setDriveDutyCycleEf>:

void Motor::setDriveDutyCycle(float dutyCycle) {
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
	// Clamp duty cycle to legal values
	if (dutyCycle > 0.72) {
 8003792:	6838      	ldr	r0, [r7, #0]
 8003794:	f7fc fe40 	bl	8000418 <__aeabi_f2d>
 8003798:	a315      	add	r3, pc, #84	@ (adr r3, 80037f0 <_ZN5Motor17setDriveDutyCycleEf+0x68>)
 800379a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379e:	f7fd f923 	bl	80009e8 <__aeabi_dcmpgt>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d002      	beq.n	80037ae <_ZN5Motor17setDriveDutyCycleEf+0x26>
		dutyCycle = 0.72;
 80037a8:	4b13      	ldr	r3, [pc, #76]	@ (80037f8 <_ZN5Motor17setDriveDutyCycleEf+0x70>)
 80037aa:	603b      	str	r3, [r7, #0]
 80037ac:	e00a      	b.n	80037c4 <_ZN5Motor17setDriveDutyCycleEf+0x3c>
	} else if (dutyCycle < 0) {
 80037ae:	f04f 0100 	mov.w	r1, #0
 80037b2:	6838      	ldr	r0, [r7, #0]
 80037b4:	f7fd fc1e 	bl	8000ff4 <__aeabi_fcmplt>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d002      	beq.n	80037c4 <_ZN5Motor17setDriveDutyCycleEf+0x3c>
		dutyCycle = 0;
 80037be:	f04f 0300 	mov.w	r3, #0
 80037c2:	603b      	str	r3, [r7, #0]
	}

	int ccr = PWM_ARR * dutyCycle;
 80037c4:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 80037c8:	6838      	ldr	r0, [r7, #0]
 80037ca:	f7fd fa75 	bl	8000cb8 <__aeabi_fmul>
 80037ce:	4603      	mov	r3, r0
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fd fc4d 	bl	8001070 <__aeabi_f2iz>
 80037d6:	4603      	mov	r3, r0
 80037d8:	60fb      	str	r3, [r7, #12]

	*pwmCcr = ccr;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	601a      	str	r2, [r3, #0]
}
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	f3af 8000 	nop.w
 80037f0:	70a3d70a 	.word	0x70a3d70a
 80037f4:	3fe70a3d 	.word	0x3fe70a3d
 80037f8:	3f3851ec 	.word	0x3f3851ec

080037fc <_ZN5Motor3setEf>:

void Motor::set(float dutyCycle) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
	if (dutyCycle == 0) {
 8003806:	f04f 0100 	mov.w	r1, #0
 800380a:	6838      	ldr	r0, [r7, #0]
 800380c:	f7fd fbe8 	bl	8000fe0 <__aeabi_fcmpeq>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d010      	beq.n	8003838 <_ZN5Motor3setEf+0x3c>
		if (!brakeMode) setDriveDirection(OFF);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	7e5b      	ldrb	r3, [r3, #25]
 800381a:	f083 0301 	eor.w	r3, r3, #1
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d004      	beq.n	800382e <_ZN5Motor3setEf+0x32>
 8003824:	2102      	movs	r1, #2
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7ff ff61 	bl	80036ee <_ZN5Motor17setDriveDirectionE14DriveDirection>
 800382c:	e01d      	b.n	800386a <_ZN5Motor3setEf+0x6e>
		else setDriveDirection(FORWARD);
 800382e:	2100      	movs	r1, #0
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f7ff ff5c 	bl	80036ee <_ZN5Motor17setDriveDirectionE14DriveDirection>
 8003836:	e018      	b.n	800386a <_ZN5Motor3setEf+0x6e>
	} else if (dutyCycle > 0) {
 8003838:	f04f 0100 	mov.w	r1, #0
 800383c:	6838      	ldr	r0, [r7, #0]
 800383e:	f7fd fbf7 	bl	8001030 <__aeabi_fcmpgt>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d004      	beq.n	8003852 <_ZN5Motor3setEf+0x56>
		setDriveDirection(FORWARD);
 8003848:	2100      	movs	r1, #0
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7ff ff4f 	bl	80036ee <_ZN5Motor17setDriveDirectionE14DriveDirection>
 8003850:	e00b      	b.n	800386a <_ZN5Motor3setEf+0x6e>
	} else if (dutyCycle < 0) {
 8003852:	f04f 0100 	mov.w	r1, #0
 8003856:	6838      	ldr	r0, [r7, #0]
 8003858:	f7fd fbcc 	bl	8000ff4 <__aeabi_fcmplt>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <_ZN5Motor3setEf+0x6e>
		setDriveDirection(BACKWARD);
 8003862:	2101      	movs	r1, #1
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ff42 	bl	80036ee <_ZN5Motor17setDriveDirectionE14DriveDirection>
	}

	setDriveDutyCycle(abs(dutyCycle));
 800386a:	6838      	ldr	r0, [r7, #0]
 800386c:	f7ff fefd 	bl	800366a <_ZSt3absf>
 8003870:	4603      	mov	r3, r0
 8003872:	4619      	mov	r1, r3
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff ff87 	bl	8003788 <_ZN5Motor17setDriveDutyCycleEf>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800388a:	4b15      	ldr	r3, [pc, #84]	@ (80038e0 <HAL_MspInit+0x5c>)
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	4a14      	ldr	r2, [pc, #80]	@ (80038e0 <HAL_MspInit+0x5c>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6193      	str	r3, [r2, #24]
 8003896:	4b12      	ldr	r3, [pc, #72]	@ (80038e0 <HAL_MspInit+0x5c>)
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	60bb      	str	r3, [r7, #8]
 80038a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	4b0f      	ldr	r3, [pc, #60]	@ (80038e0 <HAL_MspInit+0x5c>)
 80038a4:	69db      	ldr	r3, [r3, #28]
 80038a6:	4a0e      	ldr	r2, [pc, #56]	@ (80038e0 <HAL_MspInit+0x5c>)
 80038a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ac:	61d3      	str	r3, [r2, #28]
 80038ae:	4b0c      	ldr	r3, [pc, #48]	@ (80038e0 <HAL_MspInit+0x5c>)
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	607b      	str	r3, [r7, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80038ba:	4b0a      	ldr	r3, [pc, #40]	@ (80038e4 <HAL_MspInit+0x60>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <HAL_MspInit+0x60>)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038d6:	bf00      	nop
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40010000 	.word	0x40010000

080038e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08a      	sub	sp, #40	@ 0x28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f0:	f107 0318 	add.w	r3, r7, #24
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	609a      	str	r2, [r3, #8]
 80038fc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a1f      	ldr	r2, [pc, #124]	@ (8003980 <HAL_ADC_MspInit+0x98>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d137      	bne.n	8003978 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003908:	4b1e      	ldr	r3, [pc, #120]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	4a1d      	ldr	r2, [pc, #116]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 800390e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003912:	6193      	str	r3, [r2, #24]
 8003914:	4b1b      	ldr	r3, [pc, #108]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003920:	4b18      	ldr	r3, [pc, #96]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	4a17      	ldr	r2, [pc, #92]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	6193      	str	r3, [r2, #24]
 800392c:	4b15      	ldr	r3, [pc, #84]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	f003 0304 	and.w	r3, r3, #4
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003938:	4b12      	ldr	r3, [pc, #72]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	4a11      	ldr	r2, [pc, #68]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 800393e:	f043 0308 	orr.w	r3, r3, #8
 8003942:	6193      	str	r3, [r2, #24]
 8003944:	4b0f      	ldr	r3, [pc, #60]	@ (8003984 <HAL_ADC_MspInit+0x9c>)
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = V_METER_Pin|RCV_4_Pin|RCV_3_Pin;
 8003950:	2332      	movs	r3, #50	@ 0x32
 8003952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003954:	2303      	movs	r3, #3
 8003956:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003958:	f107 0318 	add.w	r3, r7, #24
 800395c:	4619      	mov	r1, r3
 800395e:	480a      	ldr	r0, [pc, #40]	@ (8003988 <HAL_ADC_MspInit+0xa0>)
 8003960:	f001 f8a0 	bl	8004aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RCV_2_Pin|RCV_1_Pin;
 8003964:	2303      	movs	r3, #3
 8003966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003968:	2303      	movs	r3, #3
 800396a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800396c:	f107 0318 	add.w	r3, r7, #24
 8003970:	4619      	mov	r1, r3
 8003972:	4806      	ldr	r0, [pc, #24]	@ (800398c <HAL_ADC_MspInit+0xa4>)
 8003974:	f001 f896 	bl	8004aa4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003978:	bf00      	nop
 800397a:	3728      	adds	r7, #40	@ 0x28
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40012400 	.word	0x40012400
 8003984:	40021000 	.word	0x40021000
 8003988:	40010800 	.word	0x40010800
 800398c:	40010c00 	.word	0x40010c00

08003990 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a0:	d10b      	bne.n	80039ba <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039a2:	4b08      	ldr	r3, [pc, #32]	@ (80039c4 <HAL_TIM_Base_MspInit+0x34>)
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	4a07      	ldr	r2, [pc, #28]	@ (80039c4 <HAL_TIM_Base_MspInit+0x34>)
 80039a8:	f043 0301 	orr.w	r3, r3, #1
 80039ac:	61d3      	str	r3, [r2, #28]
 80039ae:	4b05      	ldr	r3, [pc, #20]	@ (80039c4 <HAL_TIM_Base_MspInit+0x34>)
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80039ba:	bf00      	nop
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr
 80039c4:	40021000 	.word	0x40021000

080039c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	@ 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d0:	f107 0318 	add.w	r3, r7, #24
 80039d4:	2200      	movs	r2, #0
 80039d6:	601a      	str	r2, [r3, #0]
 80039d8:	605a      	str	r2, [r3, #4]
 80039da:	609a      	str	r2, [r3, #8]
 80039dc:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a32      	ldr	r2, [pc, #200]	@ (8003aac <HAL_TIM_Encoder_MspInit+0xe4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d12c      	bne.n	8003a42 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80039e8:	4b31      	ldr	r3, [pc, #196]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	4a30      	ldr	r2, [pc, #192]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80039ee:	f043 0302 	orr.w	r3, r3, #2
 80039f2:	61d3      	str	r3, [r2, #28]
 80039f4:	4b2e      	ldr	r3, [pc, #184]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	617b      	str	r3, [r7, #20]
 80039fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a00:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a06:	f043 0304 	orr.w	r3, r3, #4
 8003a0a:	6193      	str	r3, [r2, #24]
 8003a0c:	4b28      	ldr	r3, [pc, #160]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	613b      	str	r3, [r7, #16]
 8003a16:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = M1_ENC_A_Pin|M1_ENC_B_Pin;
 8003a18:	23c0      	movs	r3, #192	@ 0xc0
 8003a1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a20:	2300      	movs	r3, #0
 8003a22:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a24:	f107 0318 	add.w	r3, r7, #24
 8003a28:	4619      	mov	r1, r3
 8003a2a:	4822      	ldr	r0, [pc, #136]	@ (8003ab4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a2c:	f001 f83a 	bl	8004aa4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a30:	2200      	movs	r2, #0
 8003a32:	2100      	movs	r1, #0
 8003a34:	201d      	movs	r0, #29
 8003a36:	f000 fffe 	bl	8004a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003a3a:	201d      	movs	r0, #29
 8003a3c:	f001 f817 	bl	8004a6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003a40:	e030      	b.n	8003aa4 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1c      	ldr	r2, [pc, #112]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d12b      	bne.n	8003aa4 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a4c:	4b18      	ldr	r3, [pc, #96]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	4a17      	ldr	r2, [pc, #92]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a52:	f043 0304 	orr.w	r3, r3, #4
 8003a56:	61d3      	str	r3, [r2, #28]
 8003a58:	4b15      	ldr	r3, [pc, #84]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	60fb      	str	r3, [r7, #12]
 8003a62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a64:	4b12      	ldr	r3, [pc, #72]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	4a11      	ldr	r2, [pc, #68]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a6a:	f043 0308 	orr.w	r3, r3, #8
 8003a6e:	6193      	str	r3, [r2, #24]
 8003a70:	4b0f      	ldr	r3, [pc, #60]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	60bb      	str	r3, [r7, #8]
 8003a7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M2_ENC_B_Pin|M2_ENC_A_Pin;
 8003a7c:	23c0      	movs	r3, #192	@ 0xc0
 8003a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a80:	2300      	movs	r3, #0
 8003a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a88:	f107 0318 	add.w	r3, r7, #24
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	480b      	ldr	r0, [pc, #44]	@ (8003abc <HAL_TIM_Encoder_MspInit+0xf4>)
 8003a90:	f001 f808 	bl	8004aa4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003a94:	2200      	movs	r2, #0
 8003a96:	2100      	movs	r1, #0
 8003a98:	201e      	movs	r0, #30
 8003a9a:	f000 ffcc 	bl	8004a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003a9e:	201e      	movs	r0, #30
 8003aa0:	f000 ffe5 	bl	8004a6e <HAL_NVIC_EnableIRQ>
}
 8003aa4:	bf00      	nop
 8003aa6:	3728      	adds	r7, #40	@ 0x28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40000400 	.word	0x40000400
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	40010800 	.word	0x40010800
 8003ab8:	40000800 	.word	0x40000800
 8003abc:	40010c00 	.word	0x40010c00

08003ac0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac8:	f107 0310 	add.w	r3, r7, #16
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	605a      	str	r2, [r3, #4]
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ade:	d117      	bne.n	8003b10 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8003b18 <HAL_TIM_MspPostInit+0x58>)
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	4a0c      	ldr	r2, [pc, #48]	@ (8003b18 <HAL_TIM_MspPostInit+0x58>)
 8003ae6:	f043 0304 	orr.w	r3, r3, #4
 8003aea:	6193      	str	r3, [r2, #24]
 8003aec:	4b0a      	ldr	r3, [pc, #40]	@ (8003b18 <HAL_TIM_MspPostInit+0x58>)
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = M2_SPD_Pin|M1_SPD_Pin;
 8003af8:	230c      	movs	r3, #12
 8003afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afc:	2302      	movs	r3, #2
 8003afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b00:	2302      	movs	r3, #2
 8003b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b04:	f107 0310 	add.w	r3, r7, #16
 8003b08:	4619      	mov	r1, r3
 8003b0a:	4804      	ldr	r0, [pc, #16]	@ (8003b1c <HAL_TIM_MspPostInit+0x5c>)
 8003b0c:	f000 ffca 	bl	8004aa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003b10:	bf00      	nop
 8003b12:	3720      	adds	r7, #32
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	40010800 	.word	0x40010800

08003b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b24:	bf00      	nop
 8003b26:	e7fd      	b.n	8003b24 <NMI_Handler+0x4>

08003b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b2c:	bf00      	nop
 8003b2e:	e7fd      	b.n	8003b2c <HardFault_Handler+0x4>

08003b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b34:	bf00      	nop
 8003b36:	e7fd      	b.n	8003b34 <MemManage_Handler+0x4>

08003b38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b3c:	bf00      	nop
 8003b3e:	e7fd      	b.n	8003b3c <BusFault_Handler+0x4>

08003b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b44:	bf00      	nop
 8003b46:	e7fd      	b.n	8003b44 <UsageFault_Handler+0x4>

08003b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b4c:	bf00      	nop
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b58:	bf00      	nop
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bc80      	pop	{r7}
 8003b5e:	4770      	bx	lr

08003b60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b64:	bf00      	nop
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr

08003b6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b70:	f000 f944 	bl	8003dfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b74:	bf00      	nop
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003b7c:	4802      	ldr	r0, [pc, #8]	@ (8003b88 <TIM3_IRQHandler+0x10>)
 8003b7e:	f002 f979 	bl	8005e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003b82:	bf00      	nop
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	200000f4 	.word	0x200000f4

08003b8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003b90:	4802      	ldr	r0, [pc, #8]	@ (8003b9c <TIM4_IRQHandler+0x10>)
 8003b92:	f002 f96f 	bl	8005e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	2000013c 	.word	0x2000013c

08003ba0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  return 1;
 8003ba4:	2301      	movs	r3, #1
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <_kill>:

int _kill(int pid, int sig)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b082      	sub	sp, #8
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
 8003bb6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003bb8:	f003 fd0e 	bl	80075d8 <__errno>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2216      	movs	r2, #22
 8003bc0:	601a      	str	r2, [r3, #0]
  return -1;
 8003bc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <_exit>:

void _exit (int status)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b082      	sub	sp, #8
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003bd6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7ff ffe7 	bl	8003bae <_kill>
  while (1) {}    /* Make sure we hang here */
 8003be0:	bf00      	nop
 8003be2:	e7fd      	b.n	8003be0 <_exit+0x12>

08003be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bec:	4a14      	ldr	r2, [pc, #80]	@ (8003c40 <_sbrk+0x5c>)
 8003bee:	4b15      	ldr	r3, [pc, #84]	@ (8003c44 <_sbrk+0x60>)
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bf8:	4b13      	ldr	r3, [pc, #76]	@ (8003c48 <_sbrk+0x64>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d102      	bne.n	8003c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c00:	4b11      	ldr	r3, [pc, #68]	@ (8003c48 <_sbrk+0x64>)
 8003c02:	4a12      	ldr	r2, [pc, #72]	@ (8003c4c <_sbrk+0x68>)
 8003c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c06:	4b10      	ldr	r3, [pc, #64]	@ (8003c48 <_sbrk+0x64>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d207      	bcs.n	8003c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c14:	f003 fce0 	bl	80075d8 <__errno>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	220c      	movs	r2, #12
 8003c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c22:	e009      	b.n	8003c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c24:	4b08      	ldr	r3, [pc, #32]	@ (8003c48 <_sbrk+0x64>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c2a:	4b07      	ldr	r3, [pc, #28]	@ (8003c48 <_sbrk+0x64>)
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4413      	add	r3, r2
 8003c32:	4a05      	ldr	r2, [pc, #20]	@ (8003c48 <_sbrk+0x64>)
 8003c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c36:	68fb      	ldr	r3, [r7, #12]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	20005000 	.word	0x20005000
 8003c44:	00000400 	.word	0x00000400
 8003c48:	20001c18 	.word	0x20001c18
 8003c4c:	20001d70 	.word	0x20001d70

08003c50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c54:	bf00      	nop
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr

08003c5c <_ZN5VSensC1EP19__ADC_HandleTypeDefm>:
 *      Author: rezq
 */

#include <vsens.h>

VSens::VSens(ADC_HandleTypeDef *adc, uint32_t channel): ADCChannel(adc, channel), adc(adc) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7fd fb62 	bl	8001338 <_ZN10ADCChannelC1EP19__ADC_HandleTypeDefm>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	619a      	str	r2, [r3, #24]

}
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	0000      	movs	r0, r0
	...

08003c88 <_ZN5VSens8getVoltsEv>:

float VSens::getVolts() {
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
	//float vdda_voltage = getRaw() / 4096 * 3.3 * 3;
	_volts = ADC_VOLTS(getRaw());
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fd fbe0 	bl	8001458 <_ZN10ADCChannel6getRawEv>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fd f8be 	bl	8000e20 <__aeabi_fdiv>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fc fbb6 	bl	8000418 <__aeabi_f2d>
 8003cac:	a30e      	add	r3, pc, #56	@ (adr r3, 8003ce8 <_ZN5VSens8getVoltsEv+0x60>)
 8003cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb2:	f7fc fc09 	bl	80004c8 <__aeabi_dmul>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	4610      	mov	r0, r2
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f04f 0200 	mov.w	r2, #0
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf0 <_ZN5VSens8getVoltsEv+0x68>)
 8003cc4:	f7fc fc00 	bl	80004c8 <__aeabi_dmul>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	460b      	mov	r3, r1
 8003ccc:	4610      	mov	r0, r2
 8003cce:	4619      	mov	r1, r3
 8003cd0:	f7fc fe94 	bl	80009fc <__aeabi_d2f>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	61da      	str	r2, [r3, #28]
	return _volts;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	66666666 	.word	0x66666666
 8003cec:	400a6666 	.word	0x400a6666
 8003cf0:	40080000 	.word	0x40080000

08003cf4 <_ZN5VSens11getCompMultEv>:

float VSens::getCompMult() {
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
	_compMult = NOM_VOLTAGE / getVolts();
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f7ff ffc3 	bl	8003c88 <_ZN5VSens8getVoltsEv>
 8003d02:	4603      	mov	r3, r0
 8003d04:	4619      	mov	r1, r3
 8003d06:	4806      	ldr	r0, [pc, #24]	@ (8003d20 <_ZN5VSens11getCompMultEv+0x2c>)
 8003d08:	f7fd f88a 	bl	8000e20 <__aeabi_fdiv>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	461a      	mov	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	621a      	str	r2, [r3, #32]
	return _compMult;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3708      	adds	r7, #8
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40eccccd 	.word	0x40eccccd

08003d24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003d24:	f7ff ff94 	bl	8003c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d28:	480b      	ldr	r0, [pc, #44]	@ (8003d58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003d2a:	490c      	ldr	r1, [pc, #48]	@ (8003d5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003d2c:	4a0c      	ldr	r2, [pc, #48]	@ (8003d60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d30:	e002      	b.n	8003d38 <LoopCopyDataInit>

08003d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d36:	3304      	adds	r3, #4

08003d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d3c:	d3f9      	bcc.n	8003d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d3e:	4a09      	ldr	r2, [pc, #36]	@ (8003d64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003d40:	4c09      	ldr	r4, [pc, #36]	@ (8003d68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d44:	e001      	b.n	8003d4a <LoopFillZerobss>

08003d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d48:	3204      	adds	r2, #4

08003d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d4c:	d3fb      	bcc.n	8003d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d4e:	f003 fc49 	bl	80075e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003d52:	f7fe fdd1 	bl	80028f8 <main>
  bx lr
 8003d56:	4770      	bx	lr
  ldr r0, =_sdata
 8003d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d5c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003d60:	08007778 	.word	0x08007778
  ldr r2, =_sbss
 8003d64:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8003d68:	20001d6c 	.word	0x20001d6c

08003d6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003d6c:	e7fe      	b.n	8003d6c <ADC1_2_IRQHandler>
	...

08003d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d74:	4b08      	ldr	r3, [pc, #32]	@ (8003d98 <HAL_Init+0x28>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a07      	ldr	r2, [pc, #28]	@ (8003d98 <HAL_Init+0x28>)
 8003d7a:	f043 0310 	orr.w	r3, r3, #16
 8003d7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d80:	2003      	movs	r0, #3
 8003d82:	f000 fe4d 	bl	8004a20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d86:	200f      	movs	r0, #15
 8003d88:	f000 f808 	bl	8003d9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d8c:	f7ff fd7a 	bl	8003884 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40022000 	.word	0x40022000

08003d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003da4:	4b12      	ldr	r3, [pc, #72]	@ (8003df0 <HAL_InitTick+0x54>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4b12      	ldr	r3, [pc, #72]	@ (8003df4 <HAL_InitTick+0x58>)
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	4619      	mov	r1, r3
 8003dae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003db2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fe65 	bl	8004a8a <HAL_SYSTICK_Config>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e00e      	b.n	8003de8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b0f      	cmp	r3, #15
 8003dce:	d80a      	bhi.n	8003de6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003dd8:	f000 fe2d 	bl	8004a36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ddc:	4a06      	ldr	r2, [pc, #24]	@ (8003df8 <HAL_InitTick+0x5c>)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
 8003de4:	e000      	b.n	8003de8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	20000000 	.word	0x20000000
 8003df4:	20000008 	.word	0x20000008
 8003df8:	20000004 	.word	0x20000004

08003dfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e00:	4b05      	ldr	r3, [pc, #20]	@ (8003e18 <HAL_IncTick+0x1c>)
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	461a      	mov	r2, r3
 8003e06:	4b05      	ldr	r3, [pc, #20]	@ (8003e1c <HAL_IncTick+0x20>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	4a03      	ldr	r2, [pc, #12]	@ (8003e1c <HAL_IncTick+0x20>)
 8003e0e:	6013      	str	r3, [r2, #0]
}
 8003e10:	bf00      	nop
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr
 8003e18:	20000008 	.word	0x20000008
 8003e1c:	20001c1c 	.word	0x20001c1c

08003e20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return uwTick;
 8003e24:	4b02      	ldr	r3, [pc, #8]	@ (8003e30 <HAL_GetTick+0x10>)
 8003e26:	681b      	ldr	r3, [r3, #0]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr
 8003e30:	20001c1c 	.word	0x20001c1c

08003e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e3c:	f7ff fff0 	bl	8003e20 <HAL_GetTick>
 8003e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e4c:	d005      	beq.n	8003e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e78 <HAL_Delay+0x44>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	4413      	add	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e5a:	bf00      	nop
 8003e5c:	f7ff ffe0 	bl	8003e20 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d8f7      	bhi.n	8003e5c <HAL_Delay+0x28>
  {
  }
}
 8003e6c:	bf00      	nop
 8003e6e:	bf00      	nop
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	20000008 	.word	0x20000008

08003e7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e0be      	b.n	800401c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d109      	bne.n	8003ec0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff fd14 	bl	80038e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 fbf1 	bl	80046a8 <ADC_ConversionStop_Disable>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ece:	f003 0310 	and.w	r3, r3, #16
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f040 8099 	bne.w	800400a <HAL_ADC_Init+0x18e>
 8003ed8:	7dfb      	ldrb	r3, [r7, #23]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f040 8095 	bne.w	800400a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ee8:	f023 0302 	bic.w	r3, r3, #2
 8003eec:	f043 0202 	orr.w	r2, r3, #2
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003efc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	7b1b      	ldrb	r3, [r3, #12]
 8003f02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003f04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f14:	d003      	beq.n	8003f1e <HAL_ADC_Init+0xa2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d102      	bne.n	8003f24 <HAL_ADC_Init+0xa8>
 8003f1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f22:	e000      	b.n	8003f26 <HAL_ADC_Init+0xaa>
 8003f24:	2300      	movs	r3, #0
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7d1b      	ldrb	r3, [r3, #20]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d119      	bne.n	8003f68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	7b1b      	ldrb	r3, [r3, #12]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d109      	bne.n	8003f50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	3b01      	subs	r3, #1
 8003f42:	035a      	lsls	r2, r3, #13
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f4c:	613b      	str	r3, [r7, #16]
 8003f4e:	e00b      	b.n	8003f68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f54:	f043 0220 	orr.w	r2, r3, #32
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f60:	f043 0201 	orr.w	r2, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	4b28      	ldr	r3, [pc, #160]	@ (8004024 <HAL_ADC_Init+0x1a8>)
 8003f84:	4013      	ands	r3, r2
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	6812      	ldr	r2, [r2, #0]
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f98:	d003      	beq.n	8003fa2 <HAL_ADC_Init+0x126>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d104      	bne.n	8003fac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	051b      	lsls	r3, r3, #20
 8003faa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	4b18      	ldr	r3, [pc, #96]	@ (8004028 <HAL_ADC_Init+0x1ac>)
 8003fc8:	4013      	ands	r3, r2
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d10b      	bne.n	8003fe8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	f023 0303 	bic.w	r3, r3, #3
 8003fde:	f043 0201 	orr.w	r2, r3, #1
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003fe6:	e018      	b.n	800401a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fec:	f023 0312 	bic.w	r3, r3, #18
 8003ff0:	f043 0210 	orr.w	r2, r3, #16
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffc:	f043 0201 	orr.w	r2, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004008:	e007      	b.n	800401a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800400e:	f043 0210 	orr.w	r2, r3, #16
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800401a:	7dfb      	ldrb	r3, [r7, #23]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	ffe1f7fd 	.word	0xffe1f7fd
 8004028:	ff1f0efe 	.word	0xff1f0efe

0800402c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004034:	2300      	movs	r3, #0
 8004036:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800403e:	2b01      	cmp	r3, #1
 8004040:	d101      	bne.n	8004046 <HAL_ADC_Start+0x1a>
 8004042:	2302      	movs	r3, #2
 8004044:	e098      	b.n	8004178 <HAL_ADC_Start+0x14c>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 fad0 	bl	80045f4 <ADC_Enable>
 8004054:	4603      	mov	r3, r0
 8004056:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004058:	7bfb      	ldrb	r3, [r7, #15]
 800405a:	2b00      	cmp	r3, #0
 800405c:	f040 8087 	bne.w	800416e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004064:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004068:	f023 0301 	bic.w	r3, r3, #1
 800406c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a41      	ldr	r2, [pc, #260]	@ (8004180 <HAL_ADC_Start+0x154>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d105      	bne.n	800408a <HAL_ADC_Start+0x5e>
 800407e:	4b41      	ldr	r3, [pc, #260]	@ (8004184 <HAL_ADC_Start+0x158>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d115      	bne.n	80040b6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d026      	beq.n	80040f2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80040ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80040b4:	e01d      	b.n	80040f2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a2f      	ldr	r2, [pc, #188]	@ (8004184 <HAL_ADC_Start+0x158>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d004      	beq.n	80040d6 <HAL_ADC_Start+0xaa>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004180 <HAL_ADC_Start+0x154>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d10d      	bne.n	80040f2 <HAL_ADC_Start+0xc6>
 80040d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004184 <HAL_ADC_Start+0x158>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d007      	beq.n	80040f2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80040ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d006      	beq.n	800410c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004102:	f023 0206 	bic.w	r2, r3, #6
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	62da      	str	r2, [r3, #44]	@ 0x2c
 800410a:	e002      	b.n	8004112 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f06f 0202 	mvn.w	r2, #2
 8004122:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800412e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8004132:	d113      	bne.n	800415c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004138:	4a11      	ldr	r2, [pc, #68]	@ (8004180 <HAL_ADC_Start+0x154>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d105      	bne.n	800414a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800413e:	4b11      	ldr	r3, [pc, #68]	@ (8004184 <HAL_ADC_Start+0x158>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004146:	2b00      	cmp	r3, #0
 8004148:	d108      	bne.n	800415c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8004158:	609a      	str	r2, [r3, #8]
 800415a:	e00c      	b.n	8004176 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689a      	ldr	r2, [r3, #8]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800416a:	609a      	str	r2, [r3, #8]
 800416c:	e003      	b.n	8004176 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004176:	7bfb      	ldrb	r3, [r7, #15]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40012800 	.word	0x40012800
 8004184:	40012400 	.word	0x40012400

08004188 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800419a:	2b01      	cmp	r3, #1
 800419c:	d101      	bne.n	80041a2 <HAL_ADC_Stop+0x1a>
 800419e:	2302      	movs	r3, #2
 80041a0:	e01a      	b.n	80041d8 <HAL_ADC_Stop+0x50>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 fa7c 	bl	80046a8 <ADC_ConversionStop_Disable>
 80041b0:	4603      	mov	r3, r0
 80041b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d109      	bne.n	80041ce <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041c2:	f023 0301 	bic.w	r3, r3, #1
 80041c6:	f043 0201 	orr.w	r2, r3, #1
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80041d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80041e0:	b590      	push	{r4, r7, lr}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80041f6:	f7ff fe13 	bl	8003e20 <HAL_GetTick>
 80041fa:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00b      	beq.n	8004222 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420e:	f043 0220 	orr.w	r2, r3, #32
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e0d3      	b.n	80043ca <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422c:	2b00      	cmp	r3, #0
 800422e:	d131      	bne.n	8004294 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800423a:	2b00      	cmp	r3, #0
 800423c:	d12a      	bne.n	8004294 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800423e:	e021      	b.n	8004284 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004246:	d01d      	beq.n	8004284 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d007      	beq.n	800425e <HAL_ADC_PollForConversion+0x7e>
 800424e:	f7ff fde7 	bl	8003e20 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	429a      	cmp	r2, r3
 800425c:	d212      	bcs.n	8004284 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10b      	bne.n	8004284 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004270:	f043 0204 	orr.w	r2, r3, #4
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e0a2      	b.n	80043ca <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d0d6      	beq.n	8004240 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004292:	e070      	b.n	8004376 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004294:	4b4f      	ldr	r3, [pc, #316]	@ (80043d4 <HAL_ADC_PollForConversion+0x1f4>)
 8004296:	681c      	ldr	r4, [r3, #0]
 8004298:	2002      	movs	r0, #2
 800429a:	f001 fa51 	bl	8005740 <HAL_RCCEx_GetPeriphCLKFreq>
 800429e:	4603      	mov	r3, r0
 80042a0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6919      	ldr	r1, [r3, #16]
 80042aa:	4b4b      	ldr	r3, [pc, #300]	@ (80043d8 <HAL_ADC_PollForConversion+0x1f8>)
 80042ac:	400b      	ands	r3, r1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d118      	bne.n	80042e4 <HAL_ADC_PollForConversion+0x104>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68d9      	ldr	r1, [r3, #12]
 80042b8:	4b48      	ldr	r3, [pc, #288]	@ (80043dc <HAL_ADC_PollForConversion+0x1fc>)
 80042ba:	400b      	ands	r3, r1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d111      	bne.n	80042e4 <HAL_ADC_PollForConversion+0x104>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6919      	ldr	r1, [r3, #16]
 80042c6:	4b46      	ldr	r3, [pc, #280]	@ (80043e0 <HAL_ADC_PollForConversion+0x200>)
 80042c8:	400b      	ands	r3, r1
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d108      	bne.n	80042e0 <HAL_ADC_PollForConversion+0x100>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68d9      	ldr	r1, [r3, #12]
 80042d4:	4b43      	ldr	r3, [pc, #268]	@ (80043e4 <HAL_ADC_PollForConversion+0x204>)
 80042d6:	400b      	ands	r3, r1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <HAL_ADC_PollForConversion+0x100>
 80042dc:	2314      	movs	r3, #20
 80042de:	e020      	b.n	8004322 <HAL_ADC_PollForConversion+0x142>
 80042e0:	2329      	movs	r3, #41	@ 0x29
 80042e2:	e01e      	b.n	8004322 <HAL_ADC_PollForConversion+0x142>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6919      	ldr	r1, [r3, #16]
 80042ea:	4b3d      	ldr	r3, [pc, #244]	@ (80043e0 <HAL_ADC_PollForConversion+0x200>)
 80042ec:	400b      	ands	r3, r1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d106      	bne.n	8004300 <HAL_ADC_PollForConversion+0x120>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68d9      	ldr	r1, [r3, #12]
 80042f8:	4b3a      	ldr	r3, [pc, #232]	@ (80043e4 <HAL_ADC_PollForConversion+0x204>)
 80042fa:	400b      	ands	r3, r1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00d      	beq.n	800431c <HAL_ADC_PollForConversion+0x13c>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	6919      	ldr	r1, [r3, #16]
 8004306:	4b38      	ldr	r3, [pc, #224]	@ (80043e8 <HAL_ADC_PollForConversion+0x208>)
 8004308:	400b      	ands	r3, r1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d108      	bne.n	8004320 <HAL_ADC_PollForConversion+0x140>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68d9      	ldr	r1, [r3, #12]
 8004314:	4b34      	ldr	r3, [pc, #208]	@ (80043e8 <HAL_ADC_PollForConversion+0x208>)
 8004316:	400b      	ands	r3, r1
 8004318:	2b00      	cmp	r3, #0
 800431a:	d101      	bne.n	8004320 <HAL_ADC_PollForConversion+0x140>
 800431c:	2354      	movs	r3, #84	@ 0x54
 800431e:	e000      	b.n	8004322 <HAL_ADC_PollForConversion+0x142>
 8004320:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004328:	e021      	b.n	800436e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004330:	d01a      	beq.n	8004368 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d007      	beq.n	8004348 <HAL_ADC_PollForConversion+0x168>
 8004338:	f7ff fd72 	bl	8003e20 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d20f      	bcs.n	8004368 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	429a      	cmp	r2, r3
 800434e:	d90b      	bls.n	8004368 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004354:	f043 0204 	orr.w	r2, r3, #4
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e030      	b.n	80043ca <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	3301      	adds	r3, #1
 800436c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	429a      	cmp	r2, r3
 8004374:	d8d9      	bhi.n	800432a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f06f 0212 	mvn.w	r2, #18
 800437e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004384:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004396:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800439a:	d115      	bne.n	80043c8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d111      	bne.n	80043c8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d105      	bne.n	80043c8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	f043 0201 	orr.w	r2, r3, #1
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd90      	pop	{r4, r7, pc}
 80043d2:	bf00      	nop
 80043d4:	20000000 	.word	0x20000000
 80043d8:	24924924 	.word	0x24924924
 80043dc:	00924924 	.word	0x00924924
 80043e0:	12492492 	.word	0x12492492
 80043e4:	00492492 	.word	0x00492492
 80043e8:	00249249 	.word	0x00249249

080043ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr

08004404 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004412:	2300      	movs	r3, #0
 8004414:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800441c:	2b01      	cmp	r3, #1
 800441e:	d101      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x20>
 8004420:	2302      	movs	r3, #2
 8004422:	e0dc      	b.n	80045de <HAL_ADC_ConfigChannel+0x1da>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	2b06      	cmp	r3, #6
 8004432:	d81c      	bhi.n	800446e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	4413      	add	r3, r2
 8004444:	3b05      	subs	r3, #5
 8004446:	221f      	movs	r2, #31
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	4019      	ands	r1, r3
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	6818      	ldr	r0, [r3, #0]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	4613      	mov	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4413      	add	r3, r2
 800445e:	3b05      	subs	r3, #5
 8004460:	fa00 f203 	lsl.w	r2, r0, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	635a      	str	r2, [r3, #52]	@ 0x34
 800446c:	e03c      	b.n	80044e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b0c      	cmp	r3, #12
 8004474:	d81c      	bhi.n	80044b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	3b23      	subs	r3, #35	@ 0x23
 8004488:	221f      	movs	r2, #31
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	4019      	ands	r1, r3
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6818      	ldr	r0, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	4613      	mov	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	3b23      	subs	r3, #35	@ 0x23
 80044a2:	fa00 f203 	lsl.w	r2, r0, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80044ae:	e01b      	b.n	80044e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4413      	add	r3, r2
 80044c0:	3b41      	subs	r3, #65	@ 0x41
 80044c2:	221f      	movs	r2, #31
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	4019      	ands	r1, r3
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	3b41      	subs	r3, #65	@ 0x41
 80044dc:	fa00 f203 	lsl.w	r2, r0, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b09      	cmp	r3, #9
 80044ee:	d91c      	bls.n	800452a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68d9      	ldr	r1, [r3, #12]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	4613      	mov	r3, r2
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	4413      	add	r3, r2
 8004500:	3b1e      	subs	r3, #30
 8004502:	2207      	movs	r2, #7
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	4019      	ands	r1, r3
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	6898      	ldr	r0, [r3, #8]
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	4613      	mov	r3, r2
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	4413      	add	r3, r2
 800451a:	3b1e      	subs	r3, #30
 800451c:	fa00 f203 	lsl.w	r2, r0, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	60da      	str	r2, [r3, #12]
 8004528:	e019      	b.n	800455e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	6919      	ldr	r1, [r3, #16]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	4613      	mov	r3, r2
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	4413      	add	r3, r2
 800453a:	2207      	movs	r2, #7
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	43db      	mvns	r3, r3
 8004542:	4019      	ands	r1, r3
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	6898      	ldr	r0, [r3, #8]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4613      	mov	r3, r2
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4413      	add	r3, r2
 8004552:	fa00 f203 	lsl.w	r2, r0, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	430a      	orrs	r2, r1
 800455c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2b10      	cmp	r3, #16
 8004564:	d003      	beq.n	800456e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800456a:	2b11      	cmp	r3, #17
 800456c:	d132      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a1d      	ldr	r2, [pc, #116]	@ (80045e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d125      	bne.n	80045c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d126      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004594:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2b10      	cmp	r3, #16
 800459c:	d11a      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800459e:	4b13      	ldr	r3, [pc, #76]	@ (80045ec <HAL_ADC_ConfigChannel+0x1e8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a13      	ldr	r2, [pc, #76]	@ (80045f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80045a4:	fba2 2303 	umull	r2, r3, r2, r3
 80045a8:	0c9a      	lsrs	r2, r3, #18
 80045aa:	4613      	mov	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4413      	add	r3, r2
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045b4:	e002      	b.n	80045bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	3b01      	subs	r3, #1
 80045ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1f9      	bne.n	80045b6 <HAL_ADC_ConfigChannel+0x1b2>
 80045c2:	e007      	b.n	80045d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c8:	f043 0220 	orr.w	r2, r3, #32
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr
 80045e8:	40012400 	.word	0x40012400
 80045ec:	20000000 	.word	0x20000000
 80045f0:	431bde83 	.word	0x431bde83

080045f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b01      	cmp	r3, #1
 8004610:	d040      	beq.n	8004694 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0201 	orr.w	r2, r2, #1
 8004620:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004622:	4b1f      	ldr	r3, [pc, #124]	@ (80046a0 <ADC_Enable+0xac>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a1f      	ldr	r2, [pc, #124]	@ (80046a4 <ADC_Enable+0xb0>)
 8004628:	fba2 2303 	umull	r2, r3, r2, r3
 800462c:	0c9b      	lsrs	r3, r3, #18
 800462e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004630:	e002      	b.n	8004638 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	3b01      	subs	r3, #1
 8004636:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1f9      	bne.n	8004632 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800463e:	f7ff fbef 	bl	8003e20 <HAL_GetTick>
 8004642:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004644:	e01f      	b.n	8004686 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004646:	f7ff fbeb 	bl	8003e20 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d918      	bls.n	8004686 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d011      	beq.n	8004686 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004666:	f043 0210 	orr.w	r2, r3, #16
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004672:	f043 0201 	orr.w	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e007      	b.n	8004696 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b01      	cmp	r3, #1
 8004692:	d1d8      	bne.n	8004646 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	20000000 	.word	0x20000000
 80046a4:	431bde83 	.word	0x431bde83

080046a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046b0:	2300      	movs	r3, #0
 80046b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d12e      	bne.n	8004720 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0201 	bic.w	r2, r2, #1
 80046d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80046d2:	f7ff fba5 	bl	8003e20 <HAL_GetTick>
 80046d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80046d8:	e01b      	b.n	8004712 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046da:	f7ff fba1 	bl	8003e20 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d914      	bls.n	8004712 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d10d      	bne.n	8004712 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fa:	f043 0210 	orr.w	r2, r3, #16
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004706:	f043 0201 	orr.w	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e007      	b.n	8004722 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d0dc      	beq.n	80046da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800472c:	b590      	push	{r4, r7, lr}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004734:	2300      	movs	r3, #0
 8004736:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004742:	2b01      	cmp	r3, #1
 8004744:	d101      	bne.n	800474a <HAL_ADCEx_Calibration_Start+0x1e>
 8004746:	2302      	movs	r3, #2
 8004748:	e097      	b.n	800487a <HAL_ADCEx_Calibration_Start+0x14e>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff ffa8 	bl	80046a8 <ADC_ConversionStop_Disable>
 8004758:	4603      	mov	r3, r0
 800475a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f7ff ff49 	bl	80045f4 <ADC_Enable>
 8004762:	4603      	mov	r3, r0
 8004764:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8004766:	7dfb      	ldrb	r3, [r7, #23]
 8004768:	2b00      	cmp	r3, #0
 800476a:	f040 8081 	bne.w	8004870 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004772:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004776:	f023 0302 	bic.w	r3, r3, #2
 800477a:	f043 0202 	orr.w	r2, r3, #2
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004782:	4b40      	ldr	r3, [pc, #256]	@ (8004884 <HAL_ADCEx_Calibration_Start+0x158>)
 8004784:	681c      	ldr	r4, [r3, #0]
 8004786:	2002      	movs	r0, #2
 8004788:	f000 ffda 	bl	8005740 <HAL_RCCEx_GetPeriphCLKFreq>
 800478c:	4603      	mov	r3, r0
 800478e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8004792:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8004794:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8004796:	e002      	b.n	800479e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	3b01      	subs	r3, #1
 800479c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f9      	bne.n	8004798 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689a      	ldr	r2, [r3, #8]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0208 	orr.w	r2, r2, #8
 80047b2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80047b4:	f7ff fb34 	bl	8003e20 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80047ba:	e01b      	b.n	80047f4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80047bc:	f7ff fb30 	bl	8003e20 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b0a      	cmp	r3, #10
 80047c8:	d914      	bls.n	80047f4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00d      	beq.n	80047f4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047dc:	f023 0312 	bic.w	r3, r3, #18
 80047e0:	f043 0210 	orr.w	r2, r3, #16
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e042      	b.n	800487a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1dc      	bne.n	80047bc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f042 0204 	orr.w	r2, r2, #4
 8004810:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004812:	f7ff fb05 	bl	8003e20 <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004818:	e01b      	b.n	8004852 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800481a:	f7ff fb01 	bl	8003e20 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b0a      	cmp	r3, #10
 8004826:	d914      	bls.n	8004852 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 0304 	and.w	r3, r3, #4
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00d      	beq.n	8004852 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483a:	f023 0312 	bic.w	r3, r3, #18
 800483e:	f043 0210 	orr.w	r2, r3, #16
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e013      	b.n	800487a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1dc      	bne.n	800481a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	f023 0303 	bic.w	r3, r3, #3
 8004868:	f043 0201 	orr.w	r2, r3, #1
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004878:	7dfb      	ldrb	r3, [r7, #23]
}
 800487a:	4618      	mov	r0, r3
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	bd90      	pop	{r4, r7, pc}
 8004882:	bf00      	nop
 8004884:	20000000 	.word	0x20000000

08004888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004898:	4b0c      	ldr	r3, [pc, #48]	@ (80048cc <__NVIC_SetPriorityGrouping+0x44>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048a4:	4013      	ands	r3, r2
 80048a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ba:	4a04      	ldr	r2, [pc, #16]	@ (80048cc <__NVIC_SetPriorityGrouping+0x44>)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	60d3      	str	r3, [r2, #12]
}
 80048c0:	bf00      	nop
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048d4:	4b04      	ldr	r3, [pc, #16]	@ (80048e8 <__NVIC_GetPriorityGrouping+0x18>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	0a1b      	lsrs	r3, r3, #8
 80048da:	f003 0307 	and.w	r3, r3, #7
}
 80048de:	4618      	mov	r0, r3
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bc80      	pop	{r7}
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	e000ed00 	.word	0xe000ed00

080048ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	db0b      	blt.n	8004916 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	f003 021f 	and.w	r2, r3, #31
 8004904:	4906      	ldr	r1, [pc, #24]	@ (8004920 <__NVIC_EnableIRQ+0x34>)
 8004906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800490a:	095b      	lsrs	r3, r3, #5
 800490c:	2001      	movs	r0, #1
 800490e:	fa00 f202 	lsl.w	r2, r0, r2
 8004912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	bc80      	pop	{r7}
 800491e:	4770      	bx	lr
 8004920:	e000e100 	.word	0xe000e100

08004924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	6039      	str	r1, [r7, #0]
 800492e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004934:	2b00      	cmp	r3, #0
 8004936:	db0a      	blt.n	800494e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	b2da      	uxtb	r2, r3
 800493c:	490c      	ldr	r1, [pc, #48]	@ (8004970 <__NVIC_SetPriority+0x4c>)
 800493e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004942:	0112      	lsls	r2, r2, #4
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	440b      	add	r3, r1
 8004948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800494c:	e00a      	b.n	8004964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	b2da      	uxtb	r2, r3
 8004952:	4908      	ldr	r1, [pc, #32]	@ (8004974 <__NVIC_SetPriority+0x50>)
 8004954:	79fb      	ldrb	r3, [r7, #7]
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	3b04      	subs	r3, #4
 800495c:	0112      	lsls	r2, r2, #4
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	440b      	add	r3, r1
 8004962:	761a      	strb	r2, [r3, #24]
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	bc80      	pop	{r7}
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	e000e100 	.word	0xe000e100
 8004974:	e000ed00 	.word	0xe000ed00

08004978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004978:	b480      	push	{r7}
 800497a:	b089      	sub	sp, #36	@ 0x24
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f003 0307 	and.w	r3, r3, #7
 800498a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	f1c3 0307 	rsb	r3, r3, #7
 8004992:	2b04      	cmp	r3, #4
 8004994:	bf28      	it	cs
 8004996:	2304      	movcs	r3, #4
 8004998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	3304      	adds	r3, #4
 800499e:	2b06      	cmp	r3, #6
 80049a0:	d902      	bls.n	80049a8 <NVIC_EncodePriority+0x30>
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	3b03      	subs	r3, #3
 80049a6:	e000      	b.n	80049aa <NVIC_EncodePriority+0x32>
 80049a8:	2300      	movs	r3, #0
 80049aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	43da      	mvns	r2, r3
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	401a      	ands	r2, r3
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	fa01 f303 	lsl.w	r3, r1, r3
 80049ca:	43d9      	mvns	r1, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049d0:	4313      	orrs	r3, r2
         );
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3724      	adds	r7, #36	@ 0x24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr

080049dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	3b01      	subs	r3, #1
 80049e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049ec:	d301      	bcc.n	80049f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049ee:	2301      	movs	r3, #1
 80049f0:	e00f      	b.n	8004a12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049f2:	4a0a      	ldr	r2, [pc, #40]	@ (8004a1c <SysTick_Config+0x40>)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049fa:	210f      	movs	r1, #15
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a00:	f7ff ff90 	bl	8004924 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a04:	4b05      	ldr	r3, [pc, #20]	@ (8004a1c <SysTick_Config+0x40>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a0a:	4b04      	ldr	r3, [pc, #16]	@ (8004a1c <SysTick_Config+0x40>)
 8004a0c:	2207      	movs	r2, #7
 8004a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	e000e010 	.word	0xe000e010

08004a20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7ff ff2d 	bl	8004888 <__NVIC_SetPriorityGrouping>
}
 8004a2e:	bf00      	nop
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b086      	sub	sp, #24
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
 8004a42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a48:	f7ff ff42 	bl	80048d0 <__NVIC_GetPriorityGrouping>
 8004a4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	6978      	ldr	r0, [r7, #20]
 8004a54:	f7ff ff90 	bl	8004978 <NVIC_EncodePriority>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a5e:	4611      	mov	r1, r2
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff ff5f 	bl	8004924 <__NVIC_SetPriority>
}
 8004a66:	bf00      	nop
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	4603      	mov	r3, r0
 8004a76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f7ff ff35 	bl	80048ec <__NVIC_EnableIRQ>
}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b082      	sub	sp, #8
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7ff ffa2 	bl	80049dc <SysTick_Config>
 8004a98:	4603      	mov	r3, r0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
	...

08004aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b08b      	sub	sp, #44	@ 0x2c
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ab6:	e169      	b.n	8004d8c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004ab8:	2201      	movs	r2, #1
 8004aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69fa      	ldr	r2, [r7, #28]
 8004ac8:	4013      	ands	r3, r2
 8004aca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	f040 8158 	bne.w	8004d86 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	4a9a      	ldr	r2, [pc, #616]	@ (8004d44 <HAL_GPIO_Init+0x2a0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d05e      	beq.n	8004b9e <HAL_GPIO_Init+0xfa>
 8004ae0:	4a98      	ldr	r2, [pc, #608]	@ (8004d44 <HAL_GPIO_Init+0x2a0>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d875      	bhi.n	8004bd2 <HAL_GPIO_Init+0x12e>
 8004ae6:	4a98      	ldr	r2, [pc, #608]	@ (8004d48 <HAL_GPIO_Init+0x2a4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d058      	beq.n	8004b9e <HAL_GPIO_Init+0xfa>
 8004aec:	4a96      	ldr	r2, [pc, #600]	@ (8004d48 <HAL_GPIO_Init+0x2a4>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d86f      	bhi.n	8004bd2 <HAL_GPIO_Init+0x12e>
 8004af2:	4a96      	ldr	r2, [pc, #600]	@ (8004d4c <HAL_GPIO_Init+0x2a8>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d052      	beq.n	8004b9e <HAL_GPIO_Init+0xfa>
 8004af8:	4a94      	ldr	r2, [pc, #592]	@ (8004d4c <HAL_GPIO_Init+0x2a8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d869      	bhi.n	8004bd2 <HAL_GPIO_Init+0x12e>
 8004afe:	4a94      	ldr	r2, [pc, #592]	@ (8004d50 <HAL_GPIO_Init+0x2ac>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d04c      	beq.n	8004b9e <HAL_GPIO_Init+0xfa>
 8004b04:	4a92      	ldr	r2, [pc, #584]	@ (8004d50 <HAL_GPIO_Init+0x2ac>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d863      	bhi.n	8004bd2 <HAL_GPIO_Init+0x12e>
 8004b0a:	4a92      	ldr	r2, [pc, #584]	@ (8004d54 <HAL_GPIO_Init+0x2b0>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d046      	beq.n	8004b9e <HAL_GPIO_Init+0xfa>
 8004b10:	4a90      	ldr	r2, [pc, #576]	@ (8004d54 <HAL_GPIO_Init+0x2b0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d85d      	bhi.n	8004bd2 <HAL_GPIO_Init+0x12e>
 8004b16:	2b12      	cmp	r3, #18
 8004b18:	d82a      	bhi.n	8004b70 <HAL_GPIO_Init+0xcc>
 8004b1a:	2b12      	cmp	r3, #18
 8004b1c:	d859      	bhi.n	8004bd2 <HAL_GPIO_Init+0x12e>
 8004b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b24 <HAL_GPIO_Init+0x80>)
 8004b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b24:	08004b9f 	.word	0x08004b9f
 8004b28:	08004b79 	.word	0x08004b79
 8004b2c:	08004b8b 	.word	0x08004b8b
 8004b30:	08004bcd 	.word	0x08004bcd
 8004b34:	08004bd3 	.word	0x08004bd3
 8004b38:	08004bd3 	.word	0x08004bd3
 8004b3c:	08004bd3 	.word	0x08004bd3
 8004b40:	08004bd3 	.word	0x08004bd3
 8004b44:	08004bd3 	.word	0x08004bd3
 8004b48:	08004bd3 	.word	0x08004bd3
 8004b4c:	08004bd3 	.word	0x08004bd3
 8004b50:	08004bd3 	.word	0x08004bd3
 8004b54:	08004bd3 	.word	0x08004bd3
 8004b58:	08004bd3 	.word	0x08004bd3
 8004b5c:	08004bd3 	.word	0x08004bd3
 8004b60:	08004bd3 	.word	0x08004bd3
 8004b64:	08004bd3 	.word	0x08004bd3
 8004b68:	08004b81 	.word	0x08004b81
 8004b6c:	08004b95 	.word	0x08004b95
 8004b70:	4a79      	ldr	r2, [pc, #484]	@ (8004d58 <HAL_GPIO_Init+0x2b4>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d013      	beq.n	8004b9e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004b76:	e02c      	b.n	8004bd2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	623b      	str	r3, [r7, #32]
          break;
 8004b7e:	e029      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	3304      	adds	r3, #4
 8004b86:	623b      	str	r3, [r7, #32]
          break;
 8004b88:	e024      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	3308      	adds	r3, #8
 8004b90:	623b      	str	r3, [r7, #32]
          break;
 8004b92:	e01f      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	330c      	adds	r3, #12
 8004b9a:	623b      	str	r3, [r7, #32]
          break;
 8004b9c:	e01a      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d102      	bne.n	8004bac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004ba6:	2304      	movs	r3, #4
 8004ba8:	623b      	str	r3, [r7, #32]
          break;
 8004baa:	e013      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d105      	bne.n	8004bc0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004bb4:	2308      	movs	r3, #8
 8004bb6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	69fa      	ldr	r2, [r7, #28]
 8004bbc:	611a      	str	r2, [r3, #16]
          break;
 8004bbe:	e009      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004bc0:	2308      	movs	r3, #8
 8004bc2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	615a      	str	r2, [r3, #20]
          break;
 8004bca:	e003      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	623b      	str	r3, [r7, #32]
          break;
 8004bd0:	e000      	b.n	8004bd4 <HAL_GPIO_Init+0x130>
          break;
 8004bd2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	2bff      	cmp	r3, #255	@ 0xff
 8004bd8:	d801      	bhi.n	8004bde <HAL_GPIO_Init+0x13a>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	e001      	b.n	8004be2 <HAL_GPIO_Init+0x13e>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	3304      	adds	r3, #4
 8004be2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	2bff      	cmp	r3, #255	@ 0xff
 8004be8:	d802      	bhi.n	8004bf0 <HAL_GPIO_Init+0x14c>
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	e002      	b.n	8004bf6 <HAL_GPIO_Init+0x152>
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf2:	3b08      	subs	r3, #8
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	210f      	movs	r1, #15
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	fa01 f303 	lsl.w	r3, r1, r3
 8004c04:	43db      	mvns	r3, r3
 8004c06:	401a      	ands	r2, r3
 8004c08:	6a39      	ldr	r1, [r7, #32]
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c10:	431a      	orrs	r2, r3
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f000 80b1 	beq.w	8004d86 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004c24:	4b4d      	ldr	r3, [pc, #308]	@ (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	4a4c      	ldr	r2, [pc, #304]	@ (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	6193      	str	r3, [r2, #24]
 8004c30:	4b4a      	ldr	r3, [pc, #296]	@ (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004c3c:	4a48      	ldr	r2, [pc, #288]	@ (8004d60 <HAL_GPIO_Init+0x2bc>)
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c40:	089b      	lsrs	r3, r3, #2
 8004c42:	3302      	adds	r3, #2
 8004c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4c:	f003 0303 	and.w	r3, r3, #3
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	220f      	movs	r2, #15
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a40      	ldr	r2, [pc, #256]	@ (8004d64 <HAL_GPIO_Init+0x2c0>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d013      	beq.n	8004c90 <HAL_GPIO_Init+0x1ec>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a3f      	ldr	r2, [pc, #252]	@ (8004d68 <HAL_GPIO_Init+0x2c4>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00d      	beq.n	8004c8c <HAL_GPIO_Init+0x1e8>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a3e      	ldr	r2, [pc, #248]	@ (8004d6c <HAL_GPIO_Init+0x2c8>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d007      	beq.n	8004c88 <HAL_GPIO_Init+0x1e4>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a3d      	ldr	r2, [pc, #244]	@ (8004d70 <HAL_GPIO_Init+0x2cc>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d101      	bne.n	8004c84 <HAL_GPIO_Init+0x1e0>
 8004c80:	2303      	movs	r3, #3
 8004c82:	e006      	b.n	8004c92 <HAL_GPIO_Init+0x1ee>
 8004c84:	2304      	movs	r3, #4
 8004c86:	e004      	b.n	8004c92 <HAL_GPIO_Init+0x1ee>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e002      	b.n	8004c92 <HAL_GPIO_Init+0x1ee>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e000      	b.n	8004c92 <HAL_GPIO_Init+0x1ee>
 8004c90:	2300      	movs	r3, #0
 8004c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c94:	f002 0203 	and.w	r2, r2, #3
 8004c98:	0092      	lsls	r2, r2, #2
 8004c9a:	4093      	lsls	r3, r2
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004ca2:	492f      	ldr	r1, [pc, #188]	@ (8004d60 <HAL_GPIO_Init+0x2bc>)
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca6:	089b      	lsrs	r3, r3, #2
 8004ca8:	3302      	adds	r3, #2
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d006      	beq.n	8004cca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	492c      	ldr	r1, [pc, #176]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	608b      	str	r3, [r1, #8]
 8004cc8:	e006      	b.n	8004cd8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004cca:	4b2a      	ldr	r3, [pc, #168]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004ccc:	689a      	ldr	r2, [r3, #8]
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	4928      	ldr	r1, [pc, #160]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d006      	beq.n	8004cf2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ce4:	4b23      	ldr	r3, [pc, #140]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	4922      	ldr	r1, [pc, #136]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	60cb      	str	r3, [r1, #12]
 8004cf0:	e006      	b.n	8004d00 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004cf2:	4b20      	ldr	r3, [pc, #128]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	491e      	ldr	r1, [pc, #120]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d006      	beq.n	8004d1a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004d0c:	4b19      	ldr	r3, [pc, #100]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	4918      	ldr	r1, [pc, #96]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	604b      	str	r3, [r1, #4]
 8004d18:	e006      	b.n	8004d28 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004d1a:	4b16      	ldr	r3, [pc, #88]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	43db      	mvns	r3, r3
 8004d22:	4914      	ldr	r1, [pc, #80]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004d24:	4013      	ands	r3, r2
 8004d26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d021      	beq.n	8004d78 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004d34:	4b0f      	ldr	r3, [pc, #60]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	490e      	ldr	r1, [pc, #56]	@ (8004d74 <HAL_GPIO_Init+0x2d0>)
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	600b      	str	r3, [r1, #0]
 8004d40:	e021      	b.n	8004d86 <HAL_GPIO_Init+0x2e2>
 8004d42:	bf00      	nop
 8004d44:	10320000 	.word	0x10320000
 8004d48:	10310000 	.word	0x10310000
 8004d4c:	10220000 	.word	0x10220000
 8004d50:	10210000 	.word	0x10210000
 8004d54:	10120000 	.word	0x10120000
 8004d58:	10110000 	.word	0x10110000
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	40010000 	.word	0x40010000
 8004d64:	40010800 	.word	0x40010800
 8004d68:	40010c00 	.word	0x40010c00
 8004d6c:	40011000 	.word	0x40011000
 8004d70:	40011400 	.word	0x40011400
 8004d74:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004d78:	4b0b      	ldr	r3, [pc, #44]	@ (8004da8 <HAL_GPIO_Init+0x304>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	43db      	mvns	r3, r3
 8004d80:	4909      	ldr	r1, [pc, #36]	@ (8004da8 <HAL_GPIO_Init+0x304>)
 8004d82:	4013      	ands	r3, r2
 8004d84:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d88:	3301      	adds	r3, #1
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	fa22 f303 	lsr.w	r3, r2, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f47f ae8e 	bne.w	8004ab8 <HAL_GPIO_Init+0x14>
  }
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	372c      	adds	r7, #44	@ 0x2c
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bc80      	pop	{r7}
 8004da6:	4770      	bx	lr
 8004da8:	40010400 	.word	0x40010400

08004dac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	460b      	mov	r3, r1
 8004db6:	807b      	strh	r3, [r7, #2]
 8004db8:	4613      	mov	r3, r2
 8004dba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004dbc:	787b      	ldrb	r3, [r7, #1]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dc2:	887a      	ldrh	r2, [r7, #2]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004dc8:	e003      	b.n	8004dd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004dca:	887b      	ldrh	r3, [r7, #2]
 8004dcc:	041a      	lsls	r2, r3, #16
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	611a      	str	r2, [r3, #16]
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr

08004ddc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b086      	sub	sp, #24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e272      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 8087 	beq.w	8004f0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dfc:	4b92      	ldr	r3, [pc, #584]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f003 030c 	and.w	r3, r3, #12
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d00c      	beq.n	8004e22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004e08:	4b8f      	ldr	r3, [pc, #572]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f003 030c 	and.w	r3, r3, #12
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d112      	bne.n	8004e3a <HAL_RCC_OscConfig+0x5e>
 8004e14:	4b8c      	ldr	r3, [pc, #560]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e20:	d10b      	bne.n	8004e3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e22:	4b89      	ldr	r3, [pc, #548]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d06c      	beq.n	8004f08 <HAL_RCC_OscConfig+0x12c>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d168      	bne.n	8004f08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e24c      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e42:	d106      	bne.n	8004e52 <HAL_RCC_OscConfig+0x76>
 8004e44:	4b80      	ldr	r3, [pc, #512]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a7f      	ldr	r2, [pc, #508]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e4e:	6013      	str	r3, [r2, #0]
 8004e50:	e02e      	b.n	8004eb0 <HAL_RCC_OscConfig+0xd4>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10c      	bne.n	8004e74 <HAL_RCC_OscConfig+0x98>
 8004e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a7a      	ldr	r2, [pc, #488]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e64:	6013      	str	r3, [r2, #0]
 8004e66:	4b78      	ldr	r3, [pc, #480]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a77      	ldr	r2, [pc, #476]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e70:	6013      	str	r3, [r2, #0]
 8004e72:	e01d      	b.n	8004eb0 <HAL_RCC_OscConfig+0xd4>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e7c:	d10c      	bne.n	8004e98 <HAL_RCC_OscConfig+0xbc>
 8004e7e:	4b72      	ldr	r3, [pc, #456]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a71      	ldr	r2, [pc, #452]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e88:	6013      	str	r3, [r2, #0]
 8004e8a:	4b6f      	ldr	r3, [pc, #444]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a6e      	ldr	r2, [pc, #440]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	e00b      	b.n	8004eb0 <HAL_RCC_OscConfig+0xd4>
 8004e98:	4b6b      	ldr	r3, [pc, #428]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a6a      	ldr	r2, [pc, #424]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004e9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ea2:	6013      	str	r3, [r2, #0]
 8004ea4:	4b68      	ldr	r3, [pc, #416]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a67      	ldr	r2, [pc, #412]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004eae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d013      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb8:	f7fe ffb2 	bl	8003e20 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ebe:	e008      	b.n	8004ed2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ec0:	f7fe ffae 	bl	8003e20 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b64      	cmp	r3, #100	@ 0x64
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e200      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed2:	4b5d      	ldr	r3, [pc, #372]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d0f0      	beq.n	8004ec0 <HAL_RCC_OscConfig+0xe4>
 8004ede:	e014      	b.n	8004f0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee0:	f7fe ff9e 	bl	8003e20 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ee8:	f7fe ff9a 	bl	8003e20 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b64      	cmp	r3, #100	@ 0x64
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e1ec      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004efa:	4b53      	ldr	r3, [pc, #332]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1f0      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x10c>
 8004f06:	e000      	b.n	8004f0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d063      	beq.n	8004fde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f16:	4b4c      	ldr	r3, [pc, #304]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f003 030c 	and.w	r3, r3, #12
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00b      	beq.n	8004f3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004f22:	4b49      	ldr	r3, [pc, #292]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f003 030c 	and.w	r3, r3, #12
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d11c      	bne.n	8004f68 <HAL_RCC_OscConfig+0x18c>
 8004f2e:	4b46      	ldr	r3, [pc, #280]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d116      	bne.n	8004f68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f3a:	4b43      	ldr	r3, [pc, #268]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <HAL_RCC_OscConfig+0x176>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d001      	beq.n	8004f52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e1c0      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f52:	4b3d      	ldr	r3, [pc, #244]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	4939      	ldr	r1, [pc, #228]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f66:	e03a      	b.n	8004fde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d020      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f70:	4b36      	ldr	r3, [pc, #216]	@ (800504c <HAL_RCC_OscConfig+0x270>)
 8004f72:	2201      	movs	r2, #1
 8004f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f76:	f7fe ff53 	bl	8003e20 <HAL_GetTick>
 8004f7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f7c:	e008      	b.n	8004f90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f7e:	f7fe ff4f 	bl	8003e20 <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d901      	bls.n	8004f90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e1a1      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f90:	4b2d      	ldr	r3, [pc, #180]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d0f0      	beq.n	8004f7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	00db      	lsls	r3, r3, #3
 8004faa:	4927      	ldr	r1, [pc, #156]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	600b      	str	r3, [r1, #0]
 8004fb0:	e015      	b.n	8004fde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fb2:	4b26      	ldr	r3, [pc, #152]	@ (800504c <HAL_RCC_OscConfig+0x270>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb8:	f7fe ff32 	bl	8003e20 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fc0:	f7fe ff2e 	bl	8003e20 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e180      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1f0      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d03a      	beq.n	8005060 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d019      	beq.n	8005026 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ff2:	4b17      	ldr	r3, [pc, #92]	@ (8005050 <HAL_RCC_OscConfig+0x274>)
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff8:	f7fe ff12 	bl	8003e20 <HAL_GetTick>
 8004ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ffe:	e008      	b.n	8005012 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005000:	f7fe ff0e 	bl	8003e20 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	2b02      	cmp	r3, #2
 800500c:	d901      	bls.n	8005012 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e160      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005012:	4b0d      	ldr	r3, [pc, #52]	@ (8005048 <HAL_RCC_OscConfig+0x26c>)
 8005014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d0f0      	beq.n	8005000 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800501e:	2001      	movs	r0, #1
 8005020:	f000 faba 	bl	8005598 <RCC_Delay>
 8005024:	e01c      	b.n	8005060 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005026:	4b0a      	ldr	r3, [pc, #40]	@ (8005050 <HAL_RCC_OscConfig+0x274>)
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800502c:	f7fe fef8 	bl	8003e20 <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005032:	e00f      	b.n	8005054 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005034:	f7fe fef4 	bl	8003e20 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d908      	bls.n	8005054 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e146      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
 8005046:	bf00      	nop
 8005048:	40021000 	.word	0x40021000
 800504c:	42420000 	.word	0x42420000
 8005050:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005054:	4b92      	ldr	r3, [pc, #584]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1e9      	bne.n	8005034 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 80a6 	beq.w	80051ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800506e:	2300      	movs	r3, #0
 8005070:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005072:	4b8b      	ldr	r3, [pc, #556]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10d      	bne.n	800509a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800507e:	4b88      	ldr	r3, [pc, #544]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	4a87      	ldr	r2, [pc, #540]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005088:	61d3      	str	r3, [r2, #28]
 800508a:	4b85      	ldr	r3, [pc, #532]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005092:	60bb      	str	r3, [r7, #8]
 8005094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005096:	2301      	movs	r3, #1
 8005098:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800509a:	4b82      	ldr	r3, [pc, #520]	@ (80052a4 <HAL_RCC_OscConfig+0x4c8>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d118      	bne.n	80050d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050a6:	4b7f      	ldr	r3, [pc, #508]	@ (80052a4 <HAL_RCC_OscConfig+0x4c8>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a7e      	ldr	r2, [pc, #504]	@ (80052a4 <HAL_RCC_OscConfig+0x4c8>)
 80050ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050b2:	f7fe feb5 	bl	8003e20 <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050b8:	e008      	b.n	80050cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ba:	f7fe feb1 	bl	8003e20 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b64      	cmp	r3, #100	@ 0x64
 80050c6:	d901      	bls.n	80050cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e103      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050cc:	4b75      	ldr	r3, [pc, #468]	@ (80052a4 <HAL_RCC_OscConfig+0x4c8>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d0f0      	beq.n	80050ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d106      	bne.n	80050ee <HAL_RCC_OscConfig+0x312>
 80050e0:	4b6f      	ldr	r3, [pc, #444]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	4a6e      	ldr	r2, [pc, #440]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80050e6:	f043 0301 	orr.w	r3, r3, #1
 80050ea:	6213      	str	r3, [r2, #32]
 80050ec:	e02d      	b.n	800514a <HAL_RCC_OscConfig+0x36e>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10c      	bne.n	8005110 <HAL_RCC_OscConfig+0x334>
 80050f6:	4b6a      	ldr	r3, [pc, #424]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	4a69      	ldr	r2, [pc, #420]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80050fc:	f023 0301 	bic.w	r3, r3, #1
 8005100:	6213      	str	r3, [r2, #32]
 8005102:	4b67      	ldr	r3, [pc, #412]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	4a66      	ldr	r2, [pc, #408]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005108:	f023 0304 	bic.w	r3, r3, #4
 800510c:	6213      	str	r3, [r2, #32]
 800510e:	e01c      	b.n	800514a <HAL_RCC_OscConfig+0x36e>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b05      	cmp	r3, #5
 8005116:	d10c      	bne.n	8005132 <HAL_RCC_OscConfig+0x356>
 8005118:	4b61      	ldr	r3, [pc, #388]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800511a:	6a1b      	ldr	r3, [r3, #32]
 800511c:	4a60      	ldr	r2, [pc, #384]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800511e:	f043 0304 	orr.w	r3, r3, #4
 8005122:	6213      	str	r3, [r2, #32]
 8005124:	4b5e      	ldr	r3, [pc, #376]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005126:	6a1b      	ldr	r3, [r3, #32]
 8005128:	4a5d      	ldr	r2, [pc, #372]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800512a:	f043 0301 	orr.w	r3, r3, #1
 800512e:	6213      	str	r3, [r2, #32]
 8005130:	e00b      	b.n	800514a <HAL_RCC_OscConfig+0x36e>
 8005132:	4b5b      	ldr	r3, [pc, #364]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	4a5a      	ldr	r2, [pc, #360]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005138:	f023 0301 	bic.w	r3, r3, #1
 800513c:	6213      	str	r3, [r2, #32]
 800513e:	4b58      	ldr	r3, [pc, #352]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	4a57      	ldr	r2, [pc, #348]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005144:	f023 0304 	bic.w	r3, r3, #4
 8005148:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d015      	beq.n	800517e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005152:	f7fe fe65 	bl	8003e20 <HAL_GetTick>
 8005156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005158:	e00a      	b.n	8005170 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800515a:	f7fe fe61 	bl	8003e20 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005168:	4293      	cmp	r3, r2
 800516a:	d901      	bls.n	8005170 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e0b1      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005170:	4b4b      	ldr	r3, [pc, #300]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005172:	6a1b      	ldr	r3, [r3, #32]
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0ee      	beq.n	800515a <HAL_RCC_OscConfig+0x37e>
 800517c:	e014      	b.n	80051a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800517e:	f7fe fe4f 	bl	8003e20 <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005184:	e00a      	b.n	800519c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005186:	f7fe fe4b 	bl	8003e20 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005194:	4293      	cmp	r3, r2
 8005196:	d901      	bls.n	800519c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e09b      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800519c:	4b40      	ldr	r3, [pc, #256]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800519e:	6a1b      	ldr	r3, [r3, #32]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1ee      	bne.n	8005186 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80051a8:	7dfb      	ldrb	r3, [r7, #23]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d105      	bne.n	80051ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ae:	4b3c      	ldr	r3, [pc, #240]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	4a3b      	ldr	r2, [pc, #236]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80051b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f000 8087 	beq.w	80052d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051c4:	4b36      	ldr	r3, [pc, #216]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f003 030c 	and.w	r3, r3, #12
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d061      	beq.n	8005294 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d146      	bne.n	8005266 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d8:	4b33      	ldr	r3, [pc, #204]	@ (80052a8 <HAL_RCC_OscConfig+0x4cc>)
 80051da:	2200      	movs	r2, #0
 80051dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051de:	f7fe fe1f 	bl	8003e20 <HAL_GetTick>
 80051e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e6:	f7fe fe1b 	bl	8003e20 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e06d      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051f8:	4b29      	ldr	r3, [pc, #164]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d1f0      	bne.n	80051e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800520c:	d108      	bne.n	8005220 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800520e:	4b24      	ldr	r3, [pc, #144]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	4921      	ldr	r1, [pc, #132]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800521c:	4313      	orrs	r3, r2
 800521e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005220:	4b1f      	ldr	r3, [pc, #124]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a19      	ldr	r1, [r3, #32]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005230:	430b      	orrs	r3, r1
 8005232:	491b      	ldr	r1, [pc, #108]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005234:	4313      	orrs	r3, r2
 8005236:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005238:	4b1b      	ldr	r3, [pc, #108]	@ (80052a8 <HAL_RCC_OscConfig+0x4cc>)
 800523a:	2201      	movs	r2, #1
 800523c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800523e:	f7fe fdef 	bl	8003e20 <HAL_GetTick>
 8005242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005244:	e008      	b.n	8005258 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005246:	f7fe fdeb 	bl	8003e20 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b02      	cmp	r3, #2
 8005252:	d901      	bls.n	8005258 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	e03d      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005258:	4b11      	ldr	r3, [pc, #68]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d0f0      	beq.n	8005246 <HAL_RCC_OscConfig+0x46a>
 8005264:	e035      	b.n	80052d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005266:	4b10      	ldr	r3, [pc, #64]	@ (80052a8 <HAL_RCC_OscConfig+0x4cc>)
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526c:	f7fe fdd8 	bl	8003e20 <HAL_GetTick>
 8005270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005274:	f7fe fdd4 	bl	8003e20 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e026      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005286:	4b06      	ldr	r3, [pc, #24]	@ (80052a0 <HAL_RCC_OscConfig+0x4c4>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1f0      	bne.n	8005274 <HAL_RCC_OscConfig+0x498>
 8005292:	e01e      	b.n	80052d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	69db      	ldr	r3, [r3, #28]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d107      	bne.n	80052ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e019      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
 80052a0:	40021000 	.word	0x40021000
 80052a4:	40007000 	.word	0x40007000
 80052a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80052ac:	4b0b      	ldr	r3, [pc, #44]	@ (80052dc <HAL_RCC_OscConfig+0x500>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d106      	bne.n	80052ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d001      	beq.n	80052d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e000      	b.n	80052d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40021000 	.word	0x40021000

080052e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e0d0      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052f4:	4b6a      	ldr	r3, [pc, #424]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0307 	and.w	r3, r3, #7
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d910      	bls.n	8005324 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005302:	4b67      	ldr	r3, [pc, #412]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 0207 	bic.w	r2, r3, #7
 800530a:	4965      	ldr	r1, [pc, #404]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	4313      	orrs	r3, r2
 8005310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005312:	4b63      	ldr	r3, [pc, #396]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0307 	and.w	r3, r3, #7
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	429a      	cmp	r2, r3
 800531e:	d001      	beq.n	8005324 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e0b8      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d020      	beq.n	8005372 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d005      	beq.n	8005348 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800533c:	4b59      	ldr	r3, [pc, #356]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	4a58      	ldr	r2, [pc, #352]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005342:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005346:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0308 	and.w	r3, r3, #8
 8005350:	2b00      	cmp	r3, #0
 8005352:	d005      	beq.n	8005360 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005354:	4b53      	ldr	r3, [pc, #332]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	4a52      	ldr	r2, [pc, #328]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800535a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800535e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005360:	4b50      	ldr	r3, [pc, #320]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	494d      	ldr	r1, [pc, #308]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800536e:	4313      	orrs	r3, r2
 8005370:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d040      	beq.n	8005400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d107      	bne.n	8005396 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005386:	4b47      	ldr	r3, [pc, #284]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d115      	bne.n	80053be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e07f      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	2b02      	cmp	r3, #2
 800539c:	d107      	bne.n	80053ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800539e:	4b41      	ldr	r3, [pc, #260]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d109      	bne.n	80053be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e073      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ae:	4b3d      	ldr	r3, [pc, #244]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e06b      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053be:	4b39      	ldr	r3, [pc, #228]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f023 0203 	bic.w	r2, r3, #3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	4936      	ldr	r1, [pc, #216]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053d0:	f7fe fd26 	bl	8003e20 <HAL_GetTick>
 80053d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053d6:	e00a      	b.n	80053ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d8:	f7fe fd22 	bl	8003e20 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e053      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ee:	4b2d      	ldr	r3, [pc, #180]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f003 020c 	and.w	r2, r3, #12
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d1eb      	bne.n	80053d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005400:	4b27      	ldr	r3, [pc, #156]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	429a      	cmp	r2, r3
 800540c:	d210      	bcs.n	8005430 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800540e:	4b24      	ldr	r3, [pc, #144]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f023 0207 	bic.w	r2, r3, #7
 8005416:	4922      	ldr	r1, [pc, #136]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	4313      	orrs	r3, r2
 800541c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800541e:	4b20      	ldr	r3, [pc, #128]	@ (80054a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	429a      	cmp	r2, r3
 800542a:	d001      	beq.n	8005430 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e032      	b.n	8005496 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0304 	and.w	r3, r3, #4
 8005438:	2b00      	cmp	r3, #0
 800543a:	d008      	beq.n	800544e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800543c:	4b19      	ldr	r3, [pc, #100]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	4916      	ldr	r1, [pc, #88]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800544a:	4313      	orrs	r3, r2
 800544c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0308 	and.w	r3, r3, #8
 8005456:	2b00      	cmp	r3, #0
 8005458:	d009      	beq.n	800546e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800545a:	4b12      	ldr	r3, [pc, #72]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	00db      	lsls	r3, r3, #3
 8005468:	490e      	ldr	r1, [pc, #56]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 800546a:	4313      	orrs	r3, r2
 800546c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800546e:	f000 f821 	bl	80054b4 <HAL_RCC_GetSysClockFreq>
 8005472:	4602      	mov	r2, r0
 8005474:	4b0b      	ldr	r3, [pc, #44]	@ (80054a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	091b      	lsrs	r3, r3, #4
 800547a:	f003 030f 	and.w	r3, r3, #15
 800547e:	490a      	ldr	r1, [pc, #40]	@ (80054a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005480:	5ccb      	ldrb	r3, [r1, r3]
 8005482:	fa22 f303 	lsr.w	r3, r2, r3
 8005486:	4a09      	ldr	r2, [pc, #36]	@ (80054ac <HAL_RCC_ClockConfig+0x1cc>)
 8005488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800548a:	4b09      	ldr	r3, [pc, #36]	@ (80054b0 <HAL_RCC_ClockConfig+0x1d0>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4618      	mov	r0, r3
 8005490:	f7fe fc84 	bl	8003d9c <HAL_InitTick>

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	40022000 	.word	0x40022000
 80054a4:	40021000 	.word	0x40021000
 80054a8:	08007708 	.word	0x08007708
 80054ac:	20000000 	.word	0x20000000
 80054b0:	20000004 	.word	0x20000004

080054b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b087      	sub	sp, #28
 80054b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	2300      	movs	r3, #0
 80054c0:	60bb      	str	r3, [r7, #8]
 80054c2:	2300      	movs	r3, #0
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	2300      	movs	r3, #0
 80054c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80054ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x94>)
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f003 030c 	and.w	r3, r3, #12
 80054da:	2b04      	cmp	r3, #4
 80054dc:	d002      	beq.n	80054e4 <HAL_RCC_GetSysClockFreq+0x30>
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d003      	beq.n	80054ea <HAL_RCC_GetSysClockFreq+0x36>
 80054e2:	e027      	b.n	8005534 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80054e4:	4b19      	ldr	r3, [pc, #100]	@ (800554c <HAL_RCC_GetSysClockFreq+0x98>)
 80054e6:	613b      	str	r3, [r7, #16]
      break;
 80054e8:	e027      	b.n	800553a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	0c9b      	lsrs	r3, r3, #18
 80054ee:	f003 030f 	and.w	r3, r3, #15
 80054f2:	4a17      	ldr	r2, [pc, #92]	@ (8005550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80054f4:	5cd3      	ldrb	r3, [r2, r3]
 80054f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d010      	beq.n	8005524 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005502:	4b11      	ldr	r3, [pc, #68]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x94>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	0c5b      	lsrs	r3, r3, #17
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	4a11      	ldr	r2, [pc, #68]	@ (8005554 <HAL_RCC_GetSysClockFreq+0xa0>)
 800550e:	5cd3      	ldrb	r3, [r2, r3]
 8005510:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a0d      	ldr	r2, [pc, #52]	@ (800554c <HAL_RCC_GetSysClockFreq+0x98>)
 8005516:	fb03 f202 	mul.w	r2, r3, r2
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005520:	617b      	str	r3, [r7, #20]
 8005522:	e004      	b.n	800552e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a0c      	ldr	r2, [pc, #48]	@ (8005558 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005528:	fb02 f303 	mul.w	r3, r2, r3
 800552c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	613b      	str	r3, [r7, #16]
      break;
 8005532:	e002      	b.n	800553a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005534:	4b05      	ldr	r3, [pc, #20]	@ (800554c <HAL_RCC_GetSysClockFreq+0x98>)
 8005536:	613b      	str	r3, [r7, #16]
      break;
 8005538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800553a:	693b      	ldr	r3, [r7, #16]
}
 800553c:	4618      	mov	r0, r3
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40021000 	.word	0x40021000
 800554c:	007a1200 	.word	0x007a1200
 8005550:	08007720 	.word	0x08007720
 8005554:	08007730 	.word	0x08007730
 8005558:	003d0900 	.word	0x003d0900

0800555c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005560:	4b02      	ldr	r3, [pc, #8]	@ (800556c <HAL_RCC_GetHCLKFreq+0x10>)
 8005562:	681b      	ldr	r3, [r3, #0]
}
 8005564:	4618      	mov	r0, r3
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr
 800556c:	20000000 	.word	0x20000000

08005570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005574:	f7ff fff2 	bl	800555c <HAL_RCC_GetHCLKFreq>
 8005578:	4602      	mov	r2, r0
 800557a:	4b05      	ldr	r3, [pc, #20]	@ (8005590 <HAL_RCC_GetPCLK2Freq+0x20>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	0adb      	lsrs	r3, r3, #11
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	4903      	ldr	r1, [pc, #12]	@ (8005594 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005586:	5ccb      	ldrb	r3, [r1, r3]
 8005588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800558c:	4618      	mov	r0, r3
 800558e:	bd80      	pop	{r7, pc}
 8005590:	40021000 	.word	0x40021000
 8005594:	08007718 	.word	0x08007718

08005598 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80055a0:	4b0a      	ldr	r3, [pc, #40]	@ (80055cc <RCC_Delay+0x34>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a0a      	ldr	r2, [pc, #40]	@ (80055d0 <RCC_Delay+0x38>)
 80055a6:	fba2 2303 	umull	r2, r3, r2, r3
 80055aa:	0a5b      	lsrs	r3, r3, #9
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	fb02 f303 	mul.w	r3, r2, r3
 80055b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80055b4:	bf00      	nop
  }
  while (Delay --);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	1e5a      	subs	r2, r3, #1
 80055ba:	60fa      	str	r2, [r7, #12]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1f9      	bne.n	80055b4 <RCC_Delay+0x1c>
}
 80055c0:	bf00      	nop
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bc80      	pop	{r7}
 80055ca:	4770      	bx	lr
 80055cc:	20000000 	.word	0x20000000
 80055d0:	10624dd3 	.word	0x10624dd3

080055d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	613b      	str	r3, [r7, #16]
 80055e0:	2300      	movs	r3, #0
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d07d      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80055f0:	2300      	movs	r3, #0
 80055f2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10d      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005600:	4b4c      	ldr	r3, [pc, #304]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005602:	69db      	ldr	r3, [r3, #28]
 8005604:	4a4b      	ldr	r2, [pc, #300]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800560a:	61d3      	str	r3, [r2, #28]
 800560c:	4b49      	ldr	r3, [pc, #292]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005614:	60bb      	str	r3, [r7, #8]
 8005616:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005618:	2301      	movs	r3, #1
 800561a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800561c:	4b46      	ldr	r3, [pc, #280]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005624:	2b00      	cmp	r3, #0
 8005626:	d118      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005628:	4b43      	ldr	r3, [pc, #268]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a42      	ldr	r2, [pc, #264]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800562e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005632:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005634:	f7fe fbf4 	bl	8003e20 <HAL_GetTick>
 8005638:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800563a:	e008      	b.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800563c:	f7fe fbf0 	bl	8003e20 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b64      	cmp	r3, #100	@ 0x64
 8005648:	d901      	bls.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e06d      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800564e:	4b3a      	ldr	r3, [pc, #232]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f0      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800565a:	4b36      	ldr	r3, [pc, #216]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005662:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d02e      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	429a      	cmp	r2, r3
 8005676:	d027      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005678:	4b2e      	ldr	r3, [pc, #184]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005680:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005682:	4b2e      	ldr	r3, [pc, #184]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005684:	2201      	movs	r2, #1
 8005686:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005688:	4b2c      	ldr	r3, [pc, #176]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800568a:	2200      	movs	r2, #0
 800568c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800568e:	4a29      	ldr	r2, [pc, #164]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d014      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800569e:	f7fe fbbf 	bl	8003e20 <HAL_GetTick>
 80056a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056a4:	e00a      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056a6:	f7fe fbbb 	bl	8003e20 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d901      	bls.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e036      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0ee      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	4917      	ldr	r1, [pc, #92]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80056da:	7dfb      	ldrb	r3, [r7, #23]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d105      	bne.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056e0:	4b14      	ldr	r3, [pc, #80]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	4a13      	ldr	r2, [pc, #76]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d008      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	490b      	ldr	r1, [pc, #44]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005706:	4313      	orrs	r3, r2
 8005708:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	2b00      	cmp	r3, #0
 8005714:	d008      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005716:	4b07      	ldr	r3, [pc, #28]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	4904      	ldr	r1, [pc, #16]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005724:	4313      	orrs	r3, r2
 8005726:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3718      	adds	r7, #24
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	40021000 	.word	0x40021000
 8005738:	40007000 	.word	0x40007000
 800573c:	42420440 	.word	0x42420440

08005740 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b088      	sub	sp, #32
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	617b      	str	r3, [r7, #20]
 800574c:	2300      	movs	r3, #0
 800574e:	61fb      	str	r3, [r7, #28]
 8005750:	2300      	movs	r3, #0
 8005752:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	2300      	movs	r3, #0
 800575a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b10      	cmp	r3, #16
 8005760:	d00a      	beq.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b10      	cmp	r3, #16
 8005766:	f200 808a 	bhi.w	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d045      	beq.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b02      	cmp	r3, #2
 8005774:	d075      	beq.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005776:	e082      	b.n	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005778:	4b46      	ldr	r3, [pc, #280]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800577e:	4b45      	ldr	r3, [pc, #276]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d07b      	beq.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	0c9b      	lsrs	r3, r3, #18
 800578e:	f003 030f 	and.w	r3, r3, #15
 8005792:	4a41      	ldr	r2, [pc, #260]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005794:	5cd3      	ldrb	r3, [r2, r3]
 8005796:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d015      	beq.n	80057ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80057a2:	4b3c      	ldr	r3, [pc, #240]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	0c5b      	lsrs	r3, r3, #17
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	4a3b      	ldr	r2, [pc, #236]	@ (800589c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80057ae:	5cd3      	ldrb	r3, [r2, r3]
 80057b0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00d      	beq.n	80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80057bc:	4a38      	ldr	r2, [pc, #224]	@ (80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	61fb      	str	r3, [r7, #28]
 80057cc:	e004      	b.n	80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	4a34      	ldr	r2, [pc, #208]	@ (80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80057d2:	fb02 f303 	mul.w	r3, r2, r3
 80057d6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80057d8:	4b2e      	ldr	r3, [pc, #184]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057e4:	d102      	bne.n	80057ec <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	61bb      	str	r3, [r7, #24]
      break;
 80057ea:	e04a      	b.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	4a2d      	ldr	r2, [pc, #180]	@ (80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80057f2:	fba2 2303 	umull	r2, r3, r2, r3
 80057f6:	085b      	lsrs	r3, r3, #1
 80057f8:	61bb      	str	r3, [r7, #24]
      break;
 80057fa:	e042      	b.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80057fc:	4b25      	ldr	r3, [pc, #148]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005808:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800580c:	d108      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d003      	beq.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005818:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800581c:	61bb      	str	r3, [r7, #24]
 800581e:	e01f      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800582a:	d109      	bne.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800582c:	4b19      	ldr	r3, [pc, #100]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800582e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005838:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800583c:	61bb      	str	r3, [r7, #24]
 800583e:	e00f      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005846:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800584a:	d11c      	bne.n	8005886 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800584c:	4b11      	ldr	r3, [pc, #68]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d016      	beq.n	8005886 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005858:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800585c:	61bb      	str	r3, [r7, #24]
      break;
 800585e:	e012      	b.n	8005886 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005860:	e011      	b.n	8005886 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005862:	f7ff fe85 	bl	8005570 <HAL_RCC_GetPCLK2Freq>
 8005866:	4602      	mov	r2, r0
 8005868:	4b0a      	ldr	r3, [pc, #40]	@ (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	0b9b      	lsrs	r3, r3, #14
 800586e:	f003 0303 	and.w	r3, r3, #3
 8005872:	3301      	adds	r3, #1
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	fbb2 f3f3 	udiv	r3, r2, r3
 800587a:	61bb      	str	r3, [r7, #24]
      break;
 800587c:	e004      	b.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800587e:	bf00      	nop
 8005880:	e002      	b.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005882:	bf00      	nop
 8005884:	e000      	b.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005886:	bf00      	nop
    }
  }
  return (frequency);
 8005888:	69bb      	ldr	r3, [r7, #24]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3720      	adds	r7, #32
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	40021000 	.word	0x40021000
 8005898:	08007734 	.word	0x08007734
 800589c:	08007744 	.word	0x08007744
 80058a0:	007a1200 	.word	0x007a1200
 80058a4:	003d0900 	.word	0x003d0900
 80058a8:	aaaaaaab 	.word	0xaaaaaaab

080058ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e041      	b.n	8005942 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d106      	bne.n	80058d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7fe f85c 	bl	8003990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3304      	adds	r3, #4
 80058e8:	4619      	mov	r1, r3
 80058ea:	4610      	mov	r0, r2
 80058ec:	f000 fd60 	bl	80063b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b01      	cmp	r3, #1
 800595e:	d001      	beq.n	8005964 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e032      	b.n	80059ca <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a18      	ldr	r2, [pc, #96]	@ (80059d4 <HAL_TIM_Base_Start+0x88>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d00e      	beq.n	8005994 <HAL_TIM_Base_Start+0x48>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597e:	d009      	beq.n	8005994 <HAL_TIM_Base_Start+0x48>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a14      	ldr	r2, [pc, #80]	@ (80059d8 <HAL_TIM_Base_Start+0x8c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d004      	beq.n	8005994 <HAL_TIM_Base_Start+0x48>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a13      	ldr	r2, [pc, #76]	@ (80059dc <HAL_TIM_Base_Start+0x90>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d111      	bne.n	80059b8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 0307 	and.w	r3, r3, #7
 800599e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b06      	cmp	r3, #6
 80059a4:	d010      	beq.n	80059c8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0201 	orr.w	r2, r2, #1
 80059b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059b6:	e007      	b.n	80059c8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0201 	orr.w	r2, r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3714      	adds	r7, #20
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bc80      	pop	{r7}
 80059d2:	4770      	bx	lr
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40000400 	.word	0x40000400
 80059dc:	40000800 	.word	0x40000800

080059e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e041      	b.n	8005a76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 f839 	bl	8005a7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4610      	mov	r0, r2
 8005a20:	f000 fcc6 	bl	80063b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr

08005a90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d109      	bne.n	8005ab4 <HAL_TIM_PWM_Start+0x24>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	bf14      	ite	ne
 8005aac:	2301      	movne	r3, #1
 8005aae:	2300      	moveq	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	e022      	b.n	8005afa <HAL_TIM_PWM_Start+0x6a>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d109      	bne.n	8005ace <HAL_TIM_PWM_Start+0x3e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	bf14      	ite	ne
 8005ac6:	2301      	movne	r3, #1
 8005ac8:	2300      	moveq	r3, #0
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	e015      	b.n	8005afa <HAL_TIM_PWM_Start+0x6a>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d109      	bne.n	8005ae8 <HAL_TIM_PWM_Start+0x58>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	bf14      	ite	ne
 8005ae0:	2301      	movne	r3, #1
 8005ae2:	2300      	moveq	r3, #0
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	e008      	b.n	8005afa <HAL_TIM_PWM_Start+0x6a>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	bf14      	ite	ne
 8005af4:	2301      	movne	r3, #1
 8005af6:	2300      	moveq	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e05e      	b.n	8005bc0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d104      	bne.n	8005b12 <HAL_TIM_PWM_Start+0x82>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b10:	e013      	b.n	8005b3a <HAL_TIM_PWM_Start+0xaa>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d104      	bne.n	8005b22 <HAL_TIM_PWM_Start+0x92>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b20:	e00b      	b.n	8005b3a <HAL_TIM_PWM_Start+0xaa>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d104      	bne.n	8005b32 <HAL_TIM_PWM_Start+0xa2>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b30:	e003      	b.n	8005b3a <HAL_TIM_PWM_Start+0xaa>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2202      	movs	r2, #2
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	6839      	ldr	r1, [r7, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 fec0 	bl	80068c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a1e      	ldr	r2, [pc, #120]	@ (8005bc8 <HAL_TIM_PWM_Start+0x138>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d107      	bne.n	8005b62 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b60:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a18      	ldr	r2, [pc, #96]	@ (8005bc8 <HAL_TIM_PWM_Start+0x138>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00e      	beq.n	8005b8a <HAL_TIM_PWM_Start+0xfa>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b74:	d009      	beq.n	8005b8a <HAL_TIM_PWM_Start+0xfa>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a14      	ldr	r2, [pc, #80]	@ (8005bcc <HAL_TIM_PWM_Start+0x13c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d004      	beq.n	8005b8a <HAL_TIM_PWM_Start+0xfa>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a12      	ldr	r2, [pc, #72]	@ (8005bd0 <HAL_TIM_PWM_Start+0x140>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d111      	bne.n	8005bae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2b06      	cmp	r3, #6
 8005b9a:	d010      	beq.n	8005bbe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f042 0201 	orr.w	r2, r2, #1
 8005baa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bac:	e007      	b.n	8005bbe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f042 0201 	orr.w	r2, r2, #1
 8005bbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3710      	adds	r7, #16
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40012c00 	.word	0x40012c00
 8005bcc:	40000400 	.word	0x40000400
 8005bd0:	40000800 	.word	0x40000800

08005bd4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e093      	b.n	8005d10 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d106      	bne.n	8005c02 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f7fd fee3 	bl	80039c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2202      	movs	r2, #2
 8005c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c18:	f023 0307 	bic.w	r3, r3, #7
 8005c1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	3304      	adds	r3, #4
 8005c26:	4619      	mov	r1, r3
 8005c28:	4610      	mov	r0, r2
 8005c2a:	f000 fbc1 	bl	80063b0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6a1b      	ldr	r3, [r3, #32]
 8005c44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c56:	f023 0303 	bic.w	r3, r3, #3
 8005c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	689a      	ldr	r2, [r3, #8]
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	021b      	lsls	r3, r3, #8
 8005c66:	4313      	orrs	r3, r2
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005c74:	f023 030c 	bic.w	r3, r3, #12
 8005c78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	021b      	lsls	r3, r3, #8
 8005c90:	4313      	orrs	r3, r2
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	011a      	lsls	r2, r3, #4
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	031b      	lsls	r3, r3, #12
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005cb2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	011b      	lsls	r3, r3, #4
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d28:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d30:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d38:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d40:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d110      	bne.n	8005d6a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d102      	bne.n	8005d54 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d4e:	7b7b      	ldrb	r3, [r7, #13]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d001      	beq.n	8005d58 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e089      	b.n	8005e6c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d68:	e031      	b.n	8005dce <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b04      	cmp	r3, #4
 8005d6e:	d110      	bne.n	8005d92 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d70:	7bbb      	ldrb	r3, [r7, #14]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d102      	bne.n	8005d7c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d76:	7b3b      	ldrb	r3, [r7, #12]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d001      	beq.n	8005d80 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e075      	b.n	8005e6c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d90:	e01d      	b.n	8005dce <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d108      	bne.n	8005daa <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d98:	7bbb      	ldrb	r3, [r7, #14]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d105      	bne.n	8005daa <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d9e:	7b7b      	ldrb	r3, [r7, #13]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d102      	bne.n	8005daa <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005da4:	7b3b      	ldrb	r3, [r7, #12]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d001      	beq.n	8005dae <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e05e      	b.n	8005e6c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2202      	movs	r2, #2
 8005db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2202      	movs	r2, #2
 8005dba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2202      	movs	r2, #2
 8005dca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <HAL_TIM_Encoder_Start_IT+0xc4>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	d010      	beq.n	8005dfc <HAL_TIM_Encoder_Start_IT+0xe4>
 8005dda:	e01f      	b.n	8005e1c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2201      	movs	r2, #1
 8005de2:	2100      	movs	r1, #0
 8005de4:	4618      	mov	r0, r3
 8005de6:	f000 fd6f 	bl	80068c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0202 	orr.w	r2, r2, #2
 8005df8:	60da      	str	r2, [r3, #12]
      break;
 8005dfa:	e02e      	b.n	8005e5a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2201      	movs	r2, #1
 8005e02:	2104      	movs	r1, #4
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 fd5f 	bl	80068c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f042 0204 	orr.w	r2, r2, #4
 8005e18:	60da      	str	r2, [r3, #12]
      break;
 8005e1a:	e01e      	b.n	8005e5a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2201      	movs	r2, #1
 8005e22:	2100      	movs	r1, #0
 8005e24:	4618      	mov	r0, r3
 8005e26:	f000 fd4f 	bl	80068c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	2104      	movs	r1, #4
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fd48 	bl	80068c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68da      	ldr	r2, [r3, #12]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f042 0202 	orr.w	r2, r2, #2
 8005e46:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68da      	ldr	r2, [r3, #12]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0204 	orr.w	r2, r2, #4
 8005e56:	60da      	str	r2, [r3, #12]
      break;
 8005e58:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f042 0201 	orr.w	r2, r2, #1
 8005e68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d020      	beq.n	8005ed8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f003 0302 	and.w	r3, r3, #2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d01b      	beq.n	8005ed8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f06f 0202 	mvn.w	r2, #2
 8005ea8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	f003 0303 	and.w	r3, r3, #3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fc fd00 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
 8005ec4:	e005      	b.n	8005ed2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 fa56 	bl	8006378 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 fa5c 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f003 0304 	and.w	r3, r3, #4
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d020      	beq.n	8005f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d01b      	beq.n	8005f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f06f 0204 	mvn.w	r2, #4
 8005ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fc fcda 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
 8005f10:	e005      	b.n	8005f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fa30 	bl	8006378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fa36 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 0308 	and.w	r3, r3, #8
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d020      	beq.n	8005f70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f003 0308 	and.w	r3, r3, #8
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d01b      	beq.n	8005f70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f06f 0208 	mvn.w	r2, #8
 8005f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2204      	movs	r2, #4
 8005f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	f003 0303 	and.w	r3, r3, #3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fc fcb4 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
 8005f5c:	e005      	b.n	8005f6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fa0a 	bl	8006378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 fa10 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f003 0310 	and.w	r3, r3, #16
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d020      	beq.n	8005fbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f003 0310 	and.w	r3, r3, #16
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01b      	beq.n	8005fbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f06f 0210 	mvn.w	r2, #16
 8005f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2208      	movs	r2, #8
 8005f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d003      	beq.n	8005faa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fc fc8e 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
 8005fa8:	e005      	b.n	8005fb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f000 f9e4 	bl	8006378 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 f9ea 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00c      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d007      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f06f 0201 	mvn.w	r2, #1
 8005fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f9c3 	bl	8006366 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00c      	beq.n	8006004 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d007      	beq.n	8006004 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 fced 	bl	80069de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00c      	beq.n	8006028 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d007      	beq.n	8006028 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f9ba 	bl	800639c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00c      	beq.n	800604c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f003 0320 	and.w	r3, r3, #32
 8006038:	2b00      	cmp	r3, #0
 800603a:	d007      	beq.n	800604c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f06f 0220 	mvn.w	r2, #32
 8006044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 fcc0 	bl	80069cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800604c:	bf00      	nop
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b086      	sub	sp, #24
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006060:	2300      	movs	r3, #0
 8006062:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800606a:	2b01      	cmp	r3, #1
 800606c:	d101      	bne.n	8006072 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800606e:	2302      	movs	r3, #2
 8006070:	e0ae      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2b0c      	cmp	r3, #12
 800607e:	f200 809f 	bhi.w	80061c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006082:	a201      	add	r2, pc, #4	@ (adr r2, 8006088 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006088:	080060bd 	.word	0x080060bd
 800608c:	080061c1 	.word	0x080061c1
 8006090:	080061c1 	.word	0x080061c1
 8006094:	080061c1 	.word	0x080061c1
 8006098:	080060fd 	.word	0x080060fd
 800609c:	080061c1 	.word	0x080061c1
 80060a0:	080061c1 	.word	0x080061c1
 80060a4:	080061c1 	.word	0x080061c1
 80060a8:	0800613f 	.word	0x0800613f
 80060ac:	080061c1 	.word	0x080061c1
 80060b0:	080061c1 	.word	0x080061c1
 80060b4:	080061c1 	.word	0x080061c1
 80060b8:	0800617f 	.word	0x0800617f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68b9      	ldr	r1, [r7, #8]
 80060c2:	4618      	mov	r0, r3
 80060c4:	f000 f9e2 	bl	800648c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699a      	ldr	r2, [r3, #24]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0208 	orr.w	r2, r2, #8
 80060d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699a      	ldr	r2, [r3, #24]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 0204 	bic.w	r2, r2, #4
 80060e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6999      	ldr	r1, [r3, #24]
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	691a      	ldr	r2, [r3, #16]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	430a      	orrs	r2, r1
 80060f8:	619a      	str	r2, [r3, #24]
      break;
 80060fa:	e064      	b.n	80061c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68b9      	ldr	r1, [r7, #8]
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fa28 	bl	8006558 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	699a      	ldr	r2, [r3, #24]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006116:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006126:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6999      	ldr	r1, [r3, #24]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	021a      	lsls	r2, r3, #8
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	430a      	orrs	r2, r1
 800613a:	619a      	str	r2, [r3, #24]
      break;
 800613c:	e043      	b.n	80061c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68b9      	ldr	r1, [r7, #8]
 8006144:	4618      	mov	r0, r3
 8006146:	f000 fa71 	bl	800662c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	69da      	ldr	r2, [r3, #28]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f042 0208 	orr.w	r2, r2, #8
 8006158:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69da      	ldr	r2, [r3, #28]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0204 	bic.w	r2, r2, #4
 8006168:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69d9      	ldr	r1, [r3, #28]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	691a      	ldr	r2, [r3, #16]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	430a      	orrs	r2, r1
 800617a:	61da      	str	r2, [r3, #28]
      break;
 800617c:	e023      	b.n	80061c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68b9      	ldr	r1, [r7, #8]
 8006184:	4618      	mov	r0, r3
 8006186:	f000 fabb 	bl	8006700 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	69da      	ldr	r2, [r3, #28]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006198:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	69da      	ldr	r2, [r3, #28]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	69d9      	ldr	r1, [r3, #28]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	021a      	lsls	r2, r3, #8
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	61da      	str	r2, [r3, #28]
      break;
 80061be:	e002      	b.n	80061c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	75fb      	strb	r3, [r7, #23]
      break;
 80061c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3718      	adds	r7, #24
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061e2:	2300      	movs	r3, #0
 80061e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d101      	bne.n	80061f4 <HAL_TIM_ConfigClockSource+0x1c>
 80061f0:	2302      	movs	r3, #2
 80061f2:	e0b4      	b.n	800635e <HAL_TIM_ConfigClockSource+0x186>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2202      	movs	r2, #2
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800621a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68ba      	ldr	r2, [r7, #8]
 8006222:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800622c:	d03e      	beq.n	80062ac <HAL_TIM_ConfigClockSource+0xd4>
 800622e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006232:	f200 8087 	bhi.w	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 8006236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800623a:	f000 8086 	beq.w	800634a <HAL_TIM_ConfigClockSource+0x172>
 800623e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006242:	d87f      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 8006244:	2b70      	cmp	r3, #112	@ 0x70
 8006246:	d01a      	beq.n	800627e <HAL_TIM_ConfigClockSource+0xa6>
 8006248:	2b70      	cmp	r3, #112	@ 0x70
 800624a:	d87b      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 800624c:	2b60      	cmp	r3, #96	@ 0x60
 800624e:	d050      	beq.n	80062f2 <HAL_TIM_ConfigClockSource+0x11a>
 8006250:	2b60      	cmp	r3, #96	@ 0x60
 8006252:	d877      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 8006254:	2b50      	cmp	r3, #80	@ 0x50
 8006256:	d03c      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0xfa>
 8006258:	2b50      	cmp	r3, #80	@ 0x50
 800625a:	d873      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 800625c:	2b40      	cmp	r3, #64	@ 0x40
 800625e:	d058      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x13a>
 8006260:	2b40      	cmp	r3, #64	@ 0x40
 8006262:	d86f      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 8006264:	2b30      	cmp	r3, #48	@ 0x30
 8006266:	d064      	beq.n	8006332 <HAL_TIM_ConfigClockSource+0x15a>
 8006268:	2b30      	cmp	r3, #48	@ 0x30
 800626a:	d86b      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 800626c:	2b20      	cmp	r3, #32
 800626e:	d060      	beq.n	8006332 <HAL_TIM_ConfigClockSource+0x15a>
 8006270:	2b20      	cmp	r3, #32
 8006272:	d867      	bhi.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
 8006274:	2b00      	cmp	r3, #0
 8006276:	d05c      	beq.n	8006332 <HAL_TIM_ConfigClockSource+0x15a>
 8006278:	2b10      	cmp	r3, #16
 800627a:	d05a      	beq.n	8006332 <HAL_TIM_ConfigClockSource+0x15a>
 800627c:	e062      	b.n	8006344 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800628e:	f000 fafc 	bl	800688a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80062a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	609a      	str	r2, [r3, #8]
      break;
 80062aa:	e04f      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062bc:	f000 fae5 	bl	800688a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689a      	ldr	r2, [r3, #8]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062ce:	609a      	str	r2, [r3, #8]
      break;
 80062d0:	e03c      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062de:	461a      	mov	r2, r3
 80062e0:	f000 fa5c 	bl	800679c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2150      	movs	r1, #80	@ 0x50
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fab3 	bl	8006856 <TIM_ITRx_SetConfig>
      break;
 80062f0:	e02c      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062fe:	461a      	mov	r2, r3
 8006300:	f000 fa7a 	bl	80067f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2160      	movs	r1, #96	@ 0x60
 800630a:	4618      	mov	r0, r3
 800630c:	f000 faa3 	bl	8006856 <TIM_ITRx_SetConfig>
      break;
 8006310:	e01c      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800631e:	461a      	mov	r2, r3
 8006320:	f000 fa3c 	bl	800679c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2140      	movs	r1, #64	@ 0x40
 800632a:	4618      	mov	r0, r3
 800632c:	f000 fa93 	bl	8006856 <TIM_ITRx_SetConfig>
      break;
 8006330:	e00c      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4619      	mov	r1, r3
 800633c:	4610      	mov	r0, r2
 800633e:	f000 fa8a 	bl	8006856 <TIM_ITRx_SetConfig>
      break;
 8006342:	e003      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	73fb      	strb	r3, [r7, #15]
      break;
 8006348:	e000      	b.n	800634c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800634a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800635c:	7bfb      	ldrb	r3, [r7, #15]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006366:	b480      	push	{r7}
 8006368:	b083      	sub	sp, #12
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	bc80      	pop	{r7}
 8006376:	4770      	bx	lr

08006378 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	bc80      	pop	{r7}
 8006388:	4770      	bx	lr

0800638a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800638a:	b480      	push	{r7}
 800638c:	b083      	sub	sp, #12
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006392:	bf00      	nop
 8006394:	370c      	adds	r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	bc80      	pop	{r7}
 800639a:	4770      	bx	lr

0800639c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063a4:	bf00      	nop
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bc80      	pop	{r7}
 80063ac:	4770      	bx	lr
	...

080063b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a2f      	ldr	r2, [pc, #188]	@ (8006480 <TIM_Base_SetConfig+0xd0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d00b      	beq.n	80063e0 <TIM_Base_SetConfig+0x30>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ce:	d007      	beq.n	80063e0 <TIM_Base_SetConfig+0x30>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a2c      	ldr	r2, [pc, #176]	@ (8006484 <TIM_Base_SetConfig+0xd4>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d003      	beq.n	80063e0 <TIM_Base_SetConfig+0x30>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a2b      	ldr	r2, [pc, #172]	@ (8006488 <TIM_Base_SetConfig+0xd8>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d108      	bne.n	80063f2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a22      	ldr	r2, [pc, #136]	@ (8006480 <TIM_Base_SetConfig+0xd0>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00b      	beq.n	8006412 <TIM_Base_SetConfig+0x62>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006400:	d007      	beq.n	8006412 <TIM_Base_SetConfig+0x62>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a1f      	ldr	r2, [pc, #124]	@ (8006484 <TIM_Base_SetConfig+0xd4>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d003      	beq.n	8006412 <TIM_Base_SetConfig+0x62>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a1e      	ldr	r2, [pc, #120]	@ (8006488 <TIM_Base_SetConfig+0xd8>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d108      	bne.n	8006424 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	4313      	orrs	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	4313      	orrs	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a0d      	ldr	r2, [pc, #52]	@ (8006480 <TIM_Base_SetConfig+0xd0>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d103      	bne.n	8006458 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	691a      	ldr	r2, [r3, #16]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b00      	cmp	r3, #0
 8006468:	d005      	beq.n	8006476 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	f023 0201 	bic.w	r2, r3, #1
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	611a      	str	r2, [r3, #16]
  }
}
 8006476:	bf00      	nop
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr
 8006480:	40012c00 	.word	0x40012c00
 8006484:	40000400 	.word	0x40000400
 8006488:	40000800 	.word	0x40000800

0800648c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	f023 0201 	bic.w	r2, r3, #1
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f023 0303 	bic.w	r3, r3, #3
 80064c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68fa      	ldr	r2, [r7, #12]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f023 0302 	bic.w	r3, r3, #2
 80064d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	4313      	orrs	r3, r2
 80064de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006554 <TIM_OC1_SetConfig+0xc8>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d10c      	bne.n	8006502 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f023 0308 	bic.w	r3, r3, #8
 80064ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f023 0304 	bic.w	r3, r3, #4
 8006500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a13      	ldr	r2, [pc, #76]	@ (8006554 <TIM_OC1_SetConfig+0xc8>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d111      	bne.n	800652e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006510:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006518:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	693a      	ldr	r2, [r7, #16]
 8006520:	4313      	orrs	r3, r2
 8006522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	699b      	ldr	r3, [r3, #24]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	4313      	orrs	r3, r2
 800652c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	693a      	ldr	r2, [r7, #16]
 8006532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	697a      	ldr	r2, [r7, #20]
 8006546:	621a      	str	r2, [r3, #32]
}
 8006548:	bf00      	nop
 800654a:	371c      	adds	r7, #28
 800654c:	46bd      	mov	sp, r7
 800654e:	bc80      	pop	{r7}
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40012c00 	.word	0x40012c00

08006558 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	f023 0210 	bic.w	r2, r3, #16
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800658e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	021b      	lsls	r3, r3, #8
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	4313      	orrs	r3, r2
 800659a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f023 0320 	bic.w	r3, r3, #32
 80065a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	011b      	lsls	r3, r3, #4
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006628 <TIM_OC2_SetConfig+0xd0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d10d      	bne.n	80065d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	011b      	lsls	r3, r3, #4
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a14      	ldr	r2, [pc, #80]	@ (8006628 <TIM_OC2_SetConfig+0xd0>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d113      	bne.n	8006604 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	699b      	ldr	r3, [r3, #24]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	621a      	str	r2, [r3, #32]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr
 8006628:	40012c00 	.word	0x40012c00

0800662c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800665a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4313      	orrs	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	021b      	lsls	r3, r3, #8
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	4313      	orrs	r3, r2
 8006680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a1d      	ldr	r2, [pc, #116]	@ (80066fc <TIM_OC3_SetConfig+0xd0>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d10d      	bne.n	80066a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006690:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	021b      	lsls	r3, r3, #8
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	4313      	orrs	r3, r2
 800669c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a14      	ldr	r2, [pc, #80]	@ (80066fc <TIM_OC3_SetConfig+0xd0>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d113      	bne.n	80066d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	011b      	lsls	r3, r3, #4
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	621a      	str	r2, [r3, #32]
}
 80066f0:	bf00      	nop
 80066f2:	371c      	adds	r7, #28
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bc80      	pop	{r7}
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	40012c00 	.word	0x40012c00

08006700 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a1b      	ldr	r3, [r3, #32]
 8006714:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800672e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	021b      	lsls	r3, r3, #8
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	4313      	orrs	r3, r2
 8006742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800674a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	031b      	lsls	r3, r3, #12
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	4313      	orrs	r3, r2
 8006756:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a0f      	ldr	r2, [pc, #60]	@ (8006798 <TIM_OC4_SetConfig+0x98>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d109      	bne.n	8006774 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	019b      	lsls	r3, r3, #6
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	4313      	orrs	r3, r2
 8006772:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	621a      	str	r2, [r3, #32]
}
 800678e:	bf00      	nop
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	bc80      	pop	{r7}
 8006796:	4770      	bx	lr
 8006798:	40012c00 	.word	0x40012c00

0800679c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a1b      	ldr	r3, [r3, #32]
 80067ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	f023 0201 	bic.w	r2, r3, #1
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	011b      	lsls	r3, r3, #4
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f023 030a 	bic.w	r3, r3, #10
 80067d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	621a      	str	r2, [r3, #32]
}
 80067ee:	bf00      	nop
 80067f0:	371c      	adds	r7, #28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bc80      	pop	{r7}
 80067f6:	4770      	bx	lr

080067f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b087      	sub	sp, #28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	f023 0210 	bic.w	r2, r3, #16
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006822:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	031b      	lsls	r3, r3, #12
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006834:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	011b      	lsls	r3, r3, #4
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	4313      	orrs	r3, r2
 800683e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	621a      	str	r2, [r3, #32]
}
 800684c:	bf00      	nop
 800684e:	371c      	adds	r7, #28
 8006850:	46bd      	mov	sp, r7
 8006852:	bc80      	pop	{r7}
 8006854:	4770      	bx	lr

08006856 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006856:	b480      	push	{r7}
 8006858:	b085      	sub	sp, #20
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
 800685e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	4313      	orrs	r3, r2
 8006874:	f043 0307 	orr.w	r3, r3, #7
 8006878:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	609a      	str	r2, [r3, #8]
}
 8006880:	bf00      	nop
 8006882:	3714      	adds	r7, #20
 8006884:	46bd      	mov	sp, r7
 8006886:	bc80      	pop	{r7}
 8006888:	4770      	bx	lr

0800688a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800688a:	b480      	push	{r7}
 800688c:	b087      	sub	sp, #28
 800688e:	af00      	add	r7, sp, #0
 8006890:	60f8      	str	r0, [r7, #12]
 8006892:	60b9      	str	r1, [r7, #8]
 8006894:	607a      	str	r2, [r7, #4]
 8006896:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	021a      	lsls	r2, r3, #8
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	431a      	orrs	r2, r3
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	697a      	ldr	r2, [r7, #20]
 80068bc:	609a      	str	r2, [r3, #8]
}
 80068be:	bf00      	nop
 80068c0:	371c      	adds	r7, #28
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bc80      	pop	{r7}
 80068c6:	4770      	bx	lr

080068c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b087      	sub	sp, #28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	f003 031f 	and.w	r3, r3, #31
 80068da:	2201      	movs	r2, #1
 80068dc:	fa02 f303 	lsl.w	r3, r2, r3
 80068e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6a1a      	ldr	r2, [r3, #32]
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	43db      	mvns	r3, r3
 80068ea:	401a      	ands	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6a1a      	ldr	r2, [r3, #32]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 031f 	and.w	r3, r3, #31
 80068fa:	6879      	ldr	r1, [r7, #4]
 80068fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006900:	431a      	orrs	r2, r3
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	621a      	str	r2, [r3, #32]
}
 8006906:	bf00      	nop
 8006908:	371c      	adds	r7, #28
 800690a:	46bd      	mov	sp, r7
 800690c:	bc80      	pop	{r7}
 800690e:	4770      	bx	lr

08006910 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006920:	2b01      	cmp	r3, #1
 8006922:	d101      	bne.n	8006928 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006924:	2302      	movs	r3, #2
 8006926:	e046      	b.n	80069b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2202      	movs	r2, #2
 8006934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800694e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	4313      	orrs	r3, r2
 8006958:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a16      	ldr	r2, [pc, #88]	@ (80069c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00e      	beq.n	800698a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006974:	d009      	beq.n	800698a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a12      	ldr	r2, [pc, #72]	@ (80069c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d004      	beq.n	800698a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a10      	ldr	r2, [pc, #64]	@ (80069c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d10c      	bne.n	80069a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006990:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	68ba      	ldr	r2, [r7, #8]
 8006998:	4313      	orrs	r3, r2
 800699a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr
 80069c0:	40012c00 	.word	0x40012c00
 80069c4:	40000400 	.word	0x40000400
 80069c8:	40000800 	.word	0x40000800

080069cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	bc80      	pop	{r7}
 80069dc:	4770      	bx	lr

080069de <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069de:	b480      	push	{r7}
 80069e0:	b083      	sub	sp, #12
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bc80      	pop	{r7}
 80069ee:	4770      	bx	lr

080069f0 <_ZdlPvj>:
 80069f0:	f000 b81a 	b.w	8006a28 <_ZdlPv>

080069f4 <_Znwj>:
 80069f4:	2801      	cmp	r0, #1
 80069f6:	bf38      	it	cc
 80069f8:	2001      	movcc	r0, #1
 80069fa:	b510      	push	{r4, lr}
 80069fc:	4604      	mov	r4, r0
 80069fe:	4620      	mov	r0, r4
 8006a00:	f000 fcb6 	bl	8007370 <malloc>
 8006a04:	b100      	cbz	r0, 8006a08 <_Znwj+0x14>
 8006a06:	bd10      	pop	{r4, pc}
 8006a08:	f000 f810 	bl	8006a2c <_ZSt15get_new_handlerv>
 8006a0c:	b908      	cbnz	r0, 8006a12 <_Znwj+0x1e>
 8006a0e:	f000 fca8 	bl	8007362 <abort>
 8006a12:	4780      	blx	r0
 8006a14:	e7f3      	b.n	80069fe <_Znwj+0xa>

08006a16 <_ZSt17__throw_bad_allocv>:
 8006a16:	b508      	push	{r3, lr}
 8006a18:	f000 fca3 	bl	8007362 <abort>

08006a1c <_ZSt28__throw_bad_array_new_lengthv>:
 8006a1c:	b508      	push	{r3, lr}
 8006a1e:	f000 fca0 	bl	8007362 <abort>

08006a22 <_ZSt20__throw_length_errorPKc>:
 8006a22:	b508      	push	{r3, lr}
 8006a24:	f000 fc9d 	bl	8007362 <abort>

08006a28 <_ZdlPv>:
 8006a28:	f000 bcaa 	b.w	8007380 <free>

08006a2c <_ZSt15get_new_handlerv>:
 8006a2c:	4b02      	ldr	r3, [pc, #8]	@ (8006a38 <_ZSt15get_new_handlerv+0xc>)
 8006a2e:	6818      	ldr	r0, [r3, #0]
 8006a30:	f3bf 8f5b 	dmb	ish
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	20001c20 	.word	0x20001c20

08006a3c <powf>:
 8006a3c:	b570      	push	{r4, r5, r6, lr}
 8006a3e:	460c      	mov	r4, r1
 8006a40:	4606      	mov	r6, r0
 8006a42:	f000 f8c1 	bl	8006bc8 <__ieee754_powf>
 8006a46:	4621      	mov	r1, r4
 8006a48:	4605      	mov	r5, r0
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	f7fa fafa 	bl	8001044 <__aeabi_fcmpun>
 8006a50:	bb68      	cbnz	r0, 8006aae <powf+0x72>
 8006a52:	2100      	movs	r1, #0
 8006a54:	4630      	mov	r0, r6
 8006a56:	f7fa fac3 	bl	8000fe0 <__aeabi_fcmpeq>
 8006a5a:	b190      	cbz	r0, 8006a82 <powf+0x46>
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f7fa fabe 	bl	8000fe0 <__aeabi_fcmpeq>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	d133      	bne.n	8006ad0 <powf+0x94>
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 f834 	bl	8006ad6 <finitef>
 8006a6e:	b1f0      	cbz	r0, 8006aae <powf+0x72>
 8006a70:	2100      	movs	r1, #0
 8006a72:	4620      	mov	r0, r4
 8006a74:	f7fa fabe 	bl	8000ff4 <__aeabi_fcmplt>
 8006a78:	b1c8      	cbz	r0, 8006aae <powf+0x72>
 8006a7a:	f000 fdad 	bl	80075d8 <__errno>
 8006a7e:	2322      	movs	r3, #34	@ 0x22
 8006a80:	e014      	b.n	8006aac <powf+0x70>
 8006a82:	4628      	mov	r0, r5
 8006a84:	f000 f827 	bl	8006ad6 <finitef>
 8006a88:	b998      	cbnz	r0, 8006ab2 <powf+0x76>
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f000 f823 	bl	8006ad6 <finitef>
 8006a90:	b178      	cbz	r0, 8006ab2 <powf+0x76>
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 f81f 	bl	8006ad6 <finitef>
 8006a98:	b158      	cbz	r0, 8006ab2 <powf+0x76>
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f7fa fad1 	bl	8001044 <__aeabi_fcmpun>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d0e9      	beq.n	8006a7a <powf+0x3e>
 8006aa6:	f000 fd97 	bl	80075d8 <__errno>
 8006aaa:	2321      	movs	r3, #33	@ 0x21
 8006aac:	6003      	str	r3, [r0, #0]
 8006aae:	4628      	mov	r0, r5
 8006ab0:	bd70      	pop	{r4, r5, r6, pc}
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	f7fa fa93 	bl	8000fe0 <__aeabi_fcmpeq>
 8006aba:	2800      	cmp	r0, #0
 8006abc:	d0f7      	beq.n	8006aae <powf+0x72>
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f000 f809 	bl	8006ad6 <finitef>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d0f2      	beq.n	8006aae <powf+0x72>
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f000 f804 	bl	8006ad6 <finitef>
 8006ace:	e7d3      	b.n	8006a78 <powf+0x3c>
 8006ad0:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8006ad4:	e7eb      	b.n	8006aae <powf+0x72>

08006ad6 <finitef>:
 8006ad6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006ada:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8006ade:	bfac      	ite	ge
 8006ae0:	2000      	movge	r0, #0
 8006ae2:	2001      	movlt	r0, #1
 8006ae4:	4770      	bx	lr
	...

08006ae8 <__ieee754_sqrtf>:
 8006ae8:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8006aec:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006af4:	4603      	mov	r3, r0
 8006af6:	4604      	mov	r4, r0
 8006af8:	d30a      	bcc.n	8006b10 <__ieee754_sqrtf+0x28>
 8006afa:	4601      	mov	r1, r0
 8006afc:	f7fa f8dc 	bl	8000cb8 <__aeabi_fmul>
 8006b00:	4601      	mov	r1, r0
 8006b02:	4620      	mov	r0, r4
 8006b04:	f7f9 ffd0 	bl	8000aa8 <__addsf3>
 8006b08:	4604      	mov	r4, r0
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b10:	2a00      	cmp	r2, #0
 8006b12:	d0fa      	beq.n	8006b0a <__ieee754_sqrtf+0x22>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	da06      	bge.n	8006b26 <__ieee754_sqrtf+0x3e>
 8006b18:	4601      	mov	r1, r0
 8006b1a:	f7f9 ffc3 	bl	8000aa4 <__aeabi_fsub>
 8006b1e:	4601      	mov	r1, r0
 8006b20:	f7fa f97e 	bl	8000e20 <__aeabi_fdiv>
 8006b24:	e7f0      	b.n	8006b08 <__ieee754_sqrtf+0x20>
 8006b26:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8006b2a:	d03c      	beq.n	8006ba6 <__ieee754_sqrtf+0xbe>
 8006b2c:	15c2      	asrs	r2, r0, #23
 8006b2e:	2400      	movs	r4, #0
 8006b30:	2019      	movs	r0, #25
 8006b32:	4626      	mov	r6, r4
 8006b34:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006b38:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006b3c:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8006b40:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b44:	07d2      	lsls	r2, r2, #31
 8006b46:	bf58      	it	pl
 8006b48:	005b      	lslpl	r3, r3, #1
 8006b4a:	106d      	asrs	r5, r5, #1
 8006b4c:	005b      	lsls	r3, r3, #1
 8006b4e:	1872      	adds	r2, r6, r1
 8006b50:	429a      	cmp	r2, r3
 8006b52:	bfcf      	iteee	gt
 8006b54:	461a      	movgt	r2, r3
 8006b56:	1856      	addle	r6, r2, r1
 8006b58:	1864      	addle	r4, r4, r1
 8006b5a:	1a9a      	suble	r2, r3, r2
 8006b5c:	3801      	subs	r0, #1
 8006b5e:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8006b62:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006b66:	d1f2      	bne.n	8006b4e <__ieee754_sqrtf+0x66>
 8006b68:	b1ba      	cbz	r2, 8006b9a <__ieee754_sqrtf+0xb2>
 8006b6a:	4e15      	ldr	r6, [pc, #84]	@ (8006bc0 <__ieee754_sqrtf+0xd8>)
 8006b6c:	4f15      	ldr	r7, [pc, #84]	@ (8006bc4 <__ieee754_sqrtf+0xdc>)
 8006b6e:	6830      	ldr	r0, [r6, #0]
 8006b70:	6839      	ldr	r1, [r7, #0]
 8006b72:	f7f9 ff97 	bl	8000aa4 <__aeabi_fsub>
 8006b76:	f8d6 8000 	ldr.w	r8, [r6]
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	4640      	mov	r0, r8
 8006b7e:	f7fa fa43 	bl	8001008 <__aeabi_fcmple>
 8006b82:	b150      	cbz	r0, 8006b9a <__ieee754_sqrtf+0xb2>
 8006b84:	6830      	ldr	r0, [r6, #0]
 8006b86:	6839      	ldr	r1, [r7, #0]
 8006b88:	f7f9 ff8e 	bl	8000aa8 <__addsf3>
 8006b8c:	6836      	ldr	r6, [r6, #0]
 8006b8e:	4601      	mov	r1, r0
 8006b90:	4630      	mov	r0, r6
 8006b92:	f7fa fa2f 	bl	8000ff4 <__aeabi_fcmplt>
 8006b96:	b170      	cbz	r0, 8006bb6 <__ieee754_sqrtf+0xce>
 8006b98:	3402      	adds	r4, #2
 8006b9a:	1064      	asrs	r4, r4, #1
 8006b9c:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8006ba0:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8006ba4:	e7b1      	b.n	8006b0a <__ieee754_sqrtf+0x22>
 8006ba6:	005b      	lsls	r3, r3, #1
 8006ba8:	0218      	lsls	r0, r3, #8
 8006baa:	460a      	mov	r2, r1
 8006bac:	f101 0101 	add.w	r1, r1, #1
 8006bb0:	d5f9      	bpl.n	8006ba6 <__ieee754_sqrtf+0xbe>
 8006bb2:	4252      	negs	r2, r2
 8006bb4:	e7bb      	b.n	8006b2e <__ieee754_sqrtf+0x46>
 8006bb6:	3401      	adds	r4, #1
 8006bb8:	f024 0401 	bic.w	r4, r4, #1
 8006bbc:	e7ed      	b.n	8006b9a <__ieee754_sqrtf+0xb2>
 8006bbe:	bf00      	nop
 8006bc0:	0800774c 	.word	0x0800774c
 8006bc4:	08007748 	.word	0x08007748

08006bc8 <__ieee754_powf>:
 8006bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bcc:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8006bd0:	4681      	mov	r9, r0
 8006bd2:	460f      	mov	r7, r1
 8006bd4:	4606      	mov	r6, r0
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	b087      	sub	sp, #28
 8006bda:	d10c      	bne.n	8006bf6 <__ieee754_powf+0x2e>
 8006bdc:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8006be0:	0076      	lsls	r6, r6, #1
 8006be2:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8006be6:	f240 8310 	bls.w	800720a <__ieee754_powf+0x642>
 8006bea:	4639      	mov	r1, r7
 8006bec:	4648      	mov	r0, r9
 8006bee:	f7f9 ff5b 	bl	8000aa8 <__addsf3>
 8006bf2:	4601      	mov	r1, r0
 8006bf4:	e043      	b.n	8006c7e <__ieee754_powf+0xb6>
 8006bf6:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8006bfa:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8006bfe:	d802      	bhi.n	8006c06 <__ieee754_powf+0x3e>
 8006c00:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006c04:	d908      	bls.n	8006c18 <__ieee754_powf+0x50>
 8006c06:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8006c0a:	d1ee      	bne.n	8006bea <__ieee754_powf+0x22>
 8006c0c:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8006c10:	0064      	lsls	r4, r4, #1
 8006c12:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006c16:	e7e6      	b.n	8006be6 <__ieee754_powf+0x1e>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	da1f      	bge.n	8006c5c <__ieee754_powf+0x94>
 8006c1c:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8006c20:	f080 82f8 	bcs.w	8007214 <__ieee754_powf+0x64c>
 8006c24:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006c28:	d32f      	bcc.n	8006c8a <__ieee754_powf+0xc2>
 8006c2a:	ea4f 53eb 	mov.w	r3, fp, asr #23
 8006c2e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8006c32:	fa4b f503 	asr.w	r5, fp, r3
 8006c36:	fa05 f303 	lsl.w	r3, r5, r3
 8006c3a:	455b      	cmp	r3, fp
 8006c3c:	d123      	bne.n	8006c86 <__ieee754_powf+0xbe>
 8006c3e:	f005 0501 	and.w	r5, r5, #1
 8006c42:	f1c5 0502 	rsb	r5, r5, #2
 8006c46:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006c4a:	d11f      	bne.n	8006c8c <__ieee754_powf+0xc4>
 8006c4c:	2c00      	cmp	r4, #0
 8006c4e:	4649      	mov	r1, r9
 8006c50:	da15      	bge.n	8006c7e <__ieee754_powf+0xb6>
 8006c52:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006c56:	f7fa f8e3 	bl	8000e20 <__aeabi_fdiv>
 8006c5a:	e7ca      	b.n	8006bf2 <__ieee754_powf+0x2a>
 8006c5c:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006c60:	d111      	bne.n	8006c86 <__ieee754_powf+0xbe>
 8006c62:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8006c66:	f000 82d0 	beq.w	800720a <__ieee754_powf+0x642>
 8006c6a:	d904      	bls.n	8006c76 <__ieee754_powf+0xae>
 8006c6c:	2c00      	cmp	r4, #0
 8006c6e:	f280 82cf 	bge.w	8007210 <__ieee754_powf+0x648>
 8006c72:	2100      	movs	r1, #0
 8006c74:	e003      	b.n	8006c7e <__ieee754_powf+0xb6>
 8006c76:	2c00      	cmp	r4, #0
 8006c78:	dafb      	bge.n	8006c72 <__ieee754_powf+0xaa>
 8006c7a:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 8006c7e:	4608      	mov	r0, r1
 8006c80:	b007      	add	sp, #28
 8006c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c86:	2500      	movs	r5, #0
 8006c88:	e7dd      	b.n	8006c46 <__ieee754_powf+0x7e>
 8006c8a:	2500      	movs	r5, #0
 8006c8c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8006c90:	d104      	bne.n	8006c9c <__ieee754_powf+0xd4>
 8006c92:	4649      	mov	r1, r9
 8006c94:	4648      	mov	r0, r9
 8006c96:	f7fa f80f 	bl	8000cb8 <__aeabi_fmul>
 8006c9a:	e7aa      	b.n	8006bf2 <__ieee754_powf+0x2a>
 8006c9c:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8006ca0:	f040 82bd 	bne.w	800721e <__ieee754_powf+0x656>
 8006ca4:	2e00      	cmp	r6, #0
 8006ca6:	f2c0 82ba 	blt.w	800721e <__ieee754_powf+0x656>
 8006caa:	4648      	mov	r0, r9
 8006cac:	b007      	add	sp, #28
 8006cae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb2:	f7ff bf19 	b.w	8006ae8 <__ieee754_sqrtf>
 8006cb6:	2d01      	cmp	r5, #1
 8006cb8:	d1e1      	bne.n	8006c7e <__ieee754_powf+0xb6>
 8006cba:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8006cbe:	e798      	b.n	8006bf2 <__ieee754_powf+0x2a>
 8006cc0:	0ff3      	lsrs	r3, r6, #31
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	9303      	str	r3, [sp, #12]
 8006cc6:	432b      	orrs	r3, r5
 8006cc8:	d101      	bne.n	8006cce <__ieee754_powf+0x106>
 8006cca:	4649      	mov	r1, r9
 8006ccc:	e2c5      	b.n	800725a <__ieee754_powf+0x692>
 8006cce:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 8006cd2:	f240 809b 	bls.w	8006e0c <__ieee754_powf+0x244>
 8006cd6:	4b46      	ldr	r3, [pc, #280]	@ (8006df0 <__ieee754_powf+0x228>)
 8006cd8:	4598      	cmp	r8, r3
 8006cda:	d807      	bhi.n	8006cec <__ieee754_powf+0x124>
 8006cdc:	2c00      	cmp	r4, #0
 8006cde:	da0a      	bge.n	8006cf6 <__ieee754_powf+0x12e>
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	b007      	add	sp, #28
 8006ce4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce8:	f000 bb37 	b.w	800735a <__math_oflowf>
 8006cec:	4b41      	ldr	r3, [pc, #260]	@ (8006df4 <__ieee754_powf+0x22c>)
 8006cee:	4598      	cmp	r8, r3
 8006cf0:	d907      	bls.n	8006d02 <__ieee754_powf+0x13a>
 8006cf2:	2c00      	cmp	r4, #0
 8006cf4:	dcf4      	bgt.n	8006ce0 <__ieee754_powf+0x118>
 8006cf6:	2000      	movs	r0, #0
 8006cf8:	b007      	add	sp, #28
 8006cfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfe:	f000 bb28 	b.w	8007352 <__math_uflowf>
 8006d02:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006d06:	f7f9 fecd 	bl	8000aa4 <__aeabi_fsub>
 8006d0a:	493b      	ldr	r1, [pc, #236]	@ (8006df8 <__ieee754_powf+0x230>)
 8006d0c:	4606      	mov	r6, r0
 8006d0e:	f7f9 ffd3 	bl	8000cb8 <__aeabi_fmul>
 8006d12:	493a      	ldr	r1, [pc, #232]	@ (8006dfc <__ieee754_powf+0x234>)
 8006d14:	4680      	mov	r8, r0
 8006d16:	4630      	mov	r0, r6
 8006d18:	f7f9 ffce 	bl	8000cb8 <__aeabi_fmul>
 8006d1c:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8006d20:	4681      	mov	r9, r0
 8006d22:	4630      	mov	r0, r6
 8006d24:	f7f9 ffc8 	bl	8000cb8 <__aeabi_fmul>
 8006d28:	4601      	mov	r1, r0
 8006d2a:	4835      	ldr	r0, [pc, #212]	@ (8006e00 <__ieee754_powf+0x238>)
 8006d2c:	f7f9 feba 	bl	8000aa4 <__aeabi_fsub>
 8006d30:	4631      	mov	r1, r6
 8006d32:	f7f9 ffc1 	bl	8000cb8 <__aeabi_fmul>
 8006d36:	4601      	mov	r1, r0
 8006d38:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8006d3c:	f7f9 feb2 	bl	8000aa4 <__aeabi_fsub>
 8006d40:	4631      	mov	r1, r6
 8006d42:	4682      	mov	sl, r0
 8006d44:	4630      	mov	r0, r6
 8006d46:	f7f9 ffb7 	bl	8000cb8 <__aeabi_fmul>
 8006d4a:	4601      	mov	r1, r0
 8006d4c:	4650      	mov	r0, sl
 8006d4e:	f7f9 ffb3 	bl	8000cb8 <__aeabi_fmul>
 8006d52:	492c      	ldr	r1, [pc, #176]	@ (8006e04 <__ieee754_powf+0x23c>)
 8006d54:	f7f9 ffb0 	bl	8000cb8 <__aeabi_fmul>
 8006d58:	4601      	mov	r1, r0
 8006d5a:	4648      	mov	r0, r9
 8006d5c:	f7f9 fea2 	bl	8000aa4 <__aeabi_fsub>
 8006d60:	4601      	mov	r1, r0
 8006d62:	4606      	mov	r6, r0
 8006d64:	4640      	mov	r0, r8
 8006d66:	f7f9 fe9f 	bl	8000aa8 <__addsf3>
 8006d6a:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8006d6e:	f02b 0b0f 	bic.w	fp, fp, #15
 8006d72:	4641      	mov	r1, r8
 8006d74:	4658      	mov	r0, fp
 8006d76:	f7f9 fe95 	bl	8000aa4 <__aeabi_fsub>
 8006d7a:	4601      	mov	r1, r0
 8006d7c:	4630      	mov	r0, r6
 8006d7e:	f7f9 fe91 	bl	8000aa4 <__aeabi_fsub>
 8006d82:	9b03      	ldr	r3, [sp, #12]
 8006d84:	3d01      	subs	r5, #1
 8006d86:	f36f 040b 	bfc	r4, #0, #12
 8006d8a:	431d      	orrs	r5, r3
 8006d8c:	4606      	mov	r6, r0
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4638      	mov	r0, r7
 8006d92:	bf14      	ite	ne
 8006d94:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8006d98:	4d1b      	ldreq	r5, [pc, #108]	@ (8006e08 <__ieee754_powf+0x240>)
 8006d9a:	f7f9 fe83 	bl	8000aa4 <__aeabi_fsub>
 8006d9e:	4659      	mov	r1, fp
 8006da0:	f7f9 ff8a 	bl	8000cb8 <__aeabi_fmul>
 8006da4:	4639      	mov	r1, r7
 8006da6:	4680      	mov	r8, r0
 8006da8:	4630      	mov	r0, r6
 8006daa:	f7f9 ff85 	bl	8000cb8 <__aeabi_fmul>
 8006dae:	4601      	mov	r1, r0
 8006db0:	4640      	mov	r0, r8
 8006db2:	f7f9 fe79 	bl	8000aa8 <__addsf3>
 8006db6:	4621      	mov	r1, r4
 8006db8:	4606      	mov	r6, r0
 8006dba:	4658      	mov	r0, fp
 8006dbc:	f7f9 ff7c 	bl	8000cb8 <__aeabi_fmul>
 8006dc0:	4601      	mov	r1, r0
 8006dc2:	4607      	mov	r7, r0
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	f7f9 fe6f 	bl	8000aa8 <__addsf3>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	4604      	mov	r4, r0
 8006dce:	4680      	mov	r8, r0
 8006dd0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006dd4:	f340 813f 	ble.w	8007056 <__ieee754_powf+0x48e>
 8006dd8:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8006ddc:	f240 8128 	bls.w	8007030 <__ieee754_powf+0x468>
 8006de0:	2100      	movs	r1, #0
 8006de2:	4628      	mov	r0, r5
 8006de4:	f7fa f906 	bl	8000ff4 <__aeabi_fcmplt>
 8006de8:	3800      	subs	r0, #0
 8006dea:	bf18      	it	ne
 8006dec:	2001      	movne	r0, #1
 8006dee:	e778      	b.n	8006ce2 <__ieee754_powf+0x11a>
 8006df0:	3f7ffff3 	.word	0x3f7ffff3
 8006df4:	3f800007 	.word	0x3f800007
 8006df8:	3fb8aa00 	.word	0x3fb8aa00
 8006dfc:	36eca570 	.word	0x36eca570
 8006e00:	3eaaaaab 	.word	0x3eaaaaab
 8006e04:	3fb8aa3b 	.word	0x3fb8aa3b
 8006e08:	bf800000 	.word	0xbf800000
 8006e0c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8006e10:	f040 810a 	bne.w	8007028 <__ieee754_powf+0x460>
 8006e14:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 8006e18:	f7f9 ff4e 	bl	8000cb8 <__aeabi_fmul>
 8006e1c:	f06f 0217 	mvn.w	r2, #23
 8006e20:	4682      	mov	sl, r0
 8006e22:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8006e26:	3b7f      	subs	r3, #127	@ 0x7f
 8006e28:	441a      	add	r2, r3
 8006e2a:	4b95      	ldr	r3, [pc, #596]	@ (8007080 <__ieee754_powf+0x4b8>)
 8006e2c:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 8006e30:	459a      	cmp	sl, r3
 8006e32:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 8006e36:	dd06      	ble.n	8006e46 <__ieee754_powf+0x27e>
 8006e38:	4b92      	ldr	r3, [pc, #584]	@ (8007084 <__ieee754_powf+0x4bc>)
 8006e3a:	459a      	cmp	sl, r3
 8006e3c:	f340 80f6 	ble.w	800702c <__ieee754_powf+0x464>
 8006e40:	3201      	adds	r2, #1
 8006e42:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8006e46:	2300      	movs	r3, #0
 8006e48:	9301      	str	r3, [sp, #4]
 8006e4a:	9205      	str	r2, [sp, #20]
 8006e4c:	4b8e      	ldr	r3, [pc, #568]	@ (8007088 <__ieee754_powf+0x4c0>)
 8006e4e:	9a01      	ldr	r2, [sp, #4]
 8006e50:	4630      	mov	r0, r6
 8006e52:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8006e56:	46b2      	mov	sl, r6
 8006e58:	4659      	mov	r1, fp
 8006e5a:	f7f9 fe23 	bl	8000aa4 <__aeabi_fsub>
 8006e5e:	4631      	mov	r1, r6
 8006e60:	4681      	mov	r9, r0
 8006e62:	4658      	mov	r0, fp
 8006e64:	f7f9 fe20 	bl	8000aa8 <__addsf3>
 8006e68:	4601      	mov	r1, r0
 8006e6a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006e6e:	f7f9 ffd7 	bl	8000e20 <__aeabi_fdiv>
 8006e72:	4601      	mov	r1, r0
 8006e74:	9004      	str	r0, [sp, #16]
 8006e76:	4648      	mov	r0, r9
 8006e78:	f7f9 ff1e 	bl	8000cb8 <__aeabi_fmul>
 8006e7c:	9002      	str	r0, [sp, #8]
 8006e7e:	9b02      	ldr	r3, [sp, #8]
 8006e80:	1076      	asrs	r6, r6, #1
 8006e82:	f36f 030b 	bfc	r3, #0, #12
 8006e86:	4698      	mov	r8, r3
 8006e88:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8006e8c:	9b01      	ldr	r3, [sp, #4]
 8006e8e:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8006e92:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8006e96:	4631      	mov	r1, r6
 8006e98:	4640      	mov	r0, r8
 8006e9a:	f7f9 ff0d 	bl	8000cb8 <__aeabi_fmul>
 8006e9e:	4601      	mov	r1, r0
 8006ea0:	4648      	mov	r0, r9
 8006ea2:	f7f9 fdff 	bl	8000aa4 <__aeabi_fsub>
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	4681      	mov	r9, r0
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f7f9 fdfa 	bl	8000aa4 <__aeabi_fsub>
 8006eb0:	4601      	mov	r1, r0
 8006eb2:	4650      	mov	r0, sl
 8006eb4:	f7f9 fdf6 	bl	8000aa4 <__aeabi_fsub>
 8006eb8:	4641      	mov	r1, r8
 8006eba:	f7f9 fefd 	bl	8000cb8 <__aeabi_fmul>
 8006ebe:	4601      	mov	r1, r0
 8006ec0:	4648      	mov	r0, r9
 8006ec2:	f7f9 fdef 	bl	8000aa4 <__aeabi_fsub>
 8006ec6:	9b04      	ldr	r3, [sp, #16]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	f7f9 fef5 	bl	8000cb8 <__aeabi_fmul>
 8006ece:	9902      	ldr	r1, [sp, #8]
 8006ed0:	4683      	mov	fp, r0
 8006ed2:	4608      	mov	r0, r1
 8006ed4:	f7f9 fef0 	bl	8000cb8 <__aeabi_fmul>
 8006ed8:	4606      	mov	r6, r0
 8006eda:	496c      	ldr	r1, [pc, #432]	@ (800708c <__ieee754_powf+0x4c4>)
 8006edc:	f7f9 feec 	bl	8000cb8 <__aeabi_fmul>
 8006ee0:	496b      	ldr	r1, [pc, #428]	@ (8007090 <__ieee754_powf+0x4c8>)
 8006ee2:	f7f9 fde1 	bl	8000aa8 <__addsf3>
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	f7f9 fee6 	bl	8000cb8 <__aeabi_fmul>
 8006eec:	4969      	ldr	r1, [pc, #420]	@ (8007094 <__ieee754_powf+0x4cc>)
 8006eee:	f7f9 fddb 	bl	8000aa8 <__addsf3>
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	f7f9 fee0 	bl	8000cb8 <__aeabi_fmul>
 8006ef8:	4967      	ldr	r1, [pc, #412]	@ (8007098 <__ieee754_powf+0x4d0>)
 8006efa:	f7f9 fdd5 	bl	8000aa8 <__addsf3>
 8006efe:	4631      	mov	r1, r6
 8006f00:	f7f9 feda 	bl	8000cb8 <__aeabi_fmul>
 8006f04:	4965      	ldr	r1, [pc, #404]	@ (800709c <__ieee754_powf+0x4d4>)
 8006f06:	f7f9 fdcf 	bl	8000aa8 <__addsf3>
 8006f0a:	4631      	mov	r1, r6
 8006f0c:	f7f9 fed4 	bl	8000cb8 <__aeabi_fmul>
 8006f10:	4963      	ldr	r1, [pc, #396]	@ (80070a0 <__ieee754_powf+0x4d8>)
 8006f12:	f7f9 fdc9 	bl	8000aa8 <__addsf3>
 8006f16:	4631      	mov	r1, r6
 8006f18:	4681      	mov	r9, r0
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	f7f9 fecc 	bl	8000cb8 <__aeabi_fmul>
 8006f20:	4601      	mov	r1, r0
 8006f22:	4648      	mov	r0, r9
 8006f24:	f7f9 fec8 	bl	8000cb8 <__aeabi_fmul>
 8006f28:	4606      	mov	r6, r0
 8006f2a:	4641      	mov	r1, r8
 8006f2c:	9802      	ldr	r0, [sp, #8]
 8006f2e:	f7f9 fdbb 	bl	8000aa8 <__addsf3>
 8006f32:	4659      	mov	r1, fp
 8006f34:	f7f9 fec0 	bl	8000cb8 <__aeabi_fmul>
 8006f38:	4631      	mov	r1, r6
 8006f3a:	f7f9 fdb5 	bl	8000aa8 <__addsf3>
 8006f3e:	4641      	mov	r1, r8
 8006f40:	4681      	mov	r9, r0
 8006f42:	4640      	mov	r0, r8
 8006f44:	f7f9 feb8 	bl	8000cb8 <__aeabi_fmul>
 8006f48:	4956      	ldr	r1, [pc, #344]	@ (80070a4 <__ieee754_powf+0x4dc>)
 8006f4a:	4682      	mov	sl, r0
 8006f4c:	f7f9 fdac 	bl	8000aa8 <__addsf3>
 8006f50:	4649      	mov	r1, r9
 8006f52:	f7f9 fda9 	bl	8000aa8 <__addsf3>
 8006f56:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8006f5a:	f026 060f 	bic.w	r6, r6, #15
 8006f5e:	4631      	mov	r1, r6
 8006f60:	4640      	mov	r0, r8
 8006f62:	f7f9 fea9 	bl	8000cb8 <__aeabi_fmul>
 8006f66:	494f      	ldr	r1, [pc, #316]	@ (80070a4 <__ieee754_powf+0x4dc>)
 8006f68:	4680      	mov	r8, r0
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	f7f9 fd9a 	bl	8000aa4 <__aeabi_fsub>
 8006f70:	4651      	mov	r1, sl
 8006f72:	f7f9 fd97 	bl	8000aa4 <__aeabi_fsub>
 8006f76:	4601      	mov	r1, r0
 8006f78:	4648      	mov	r0, r9
 8006f7a:	f7f9 fd93 	bl	8000aa4 <__aeabi_fsub>
 8006f7e:	9902      	ldr	r1, [sp, #8]
 8006f80:	f7f9 fe9a 	bl	8000cb8 <__aeabi_fmul>
 8006f84:	4631      	mov	r1, r6
 8006f86:	4681      	mov	r9, r0
 8006f88:	4658      	mov	r0, fp
 8006f8a:	f7f9 fe95 	bl	8000cb8 <__aeabi_fmul>
 8006f8e:	4601      	mov	r1, r0
 8006f90:	4648      	mov	r0, r9
 8006f92:	f7f9 fd89 	bl	8000aa8 <__addsf3>
 8006f96:	4682      	mov	sl, r0
 8006f98:	4601      	mov	r1, r0
 8006f9a:	4640      	mov	r0, r8
 8006f9c:	f7f9 fd84 	bl	8000aa8 <__addsf3>
 8006fa0:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8006fa4:	f026 060f 	bic.w	r6, r6, #15
 8006fa8:	4630      	mov	r0, r6
 8006faa:	493f      	ldr	r1, [pc, #252]	@ (80070a8 <__ieee754_powf+0x4e0>)
 8006fac:	f7f9 fe84 	bl	8000cb8 <__aeabi_fmul>
 8006fb0:	4641      	mov	r1, r8
 8006fb2:	4681      	mov	r9, r0
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	f7f9 fd75 	bl	8000aa4 <__aeabi_fsub>
 8006fba:	4601      	mov	r1, r0
 8006fbc:	4650      	mov	r0, sl
 8006fbe:	f7f9 fd71 	bl	8000aa4 <__aeabi_fsub>
 8006fc2:	493a      	ldr	r1, [pc, #232]	@ (80070ac <__ieee754_powf+0x4e4>)
 8006fc4:	f7f9 fe78 	bl	8000cb8 <__aeabi_fmul>
 8006fc8:	4939      	ldr	r1, [pc, #228]	@ (80070b0 <__ieee754_powf+0x4e8>)
 8006fca:	4680      	mov	r8, r0
 8006fcc:	4630      	mov	r0, r6
 8006fce:	f7f9 fe73 	bl	8000cb8 <__aeabi_fmul>
 8006fd2:	4601      	mov	r1, r0
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	f7f9 fd67 	bl	8000aa8 <__addsf3>
 8006fda:	4b36      	ldr	r3, [pc, #216]	@ (80070b4 <__ieee754_powf+0x4ec>)
 8006fdc:	9a01      	ldr	r2, [sp, #4]
 8006fde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006fe2:	f7f9 fd61 	bl	8000aa8 <__addsf3>
 8006fe6:	9a05      	ldr	r2, [sp, #20]
 8006fe8:	4606      	mov	r6, r0
 8006fea:	4610      	mov	r0, r2
 8006fec:	f7f9 fe10 	bl	8000c10 <__aeabi_i2f>
 8006ff0:	4680      	mov	r8, r0
 8006ff2:	4b31      	ldr	r3, [pc, #196]	@ (80070b8 <__ieee754_powf+0x4f0>)
 8006ff4:	9a01      	ldr	r2, [sp, #4]
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	f7f9 fd53 	bl	8000aa8 <__addsf3>
 8007002:	4651      	mov	r1, sl
 8007004:	f7f9 fd50 	bl	8000aa8 <__addsf3>
 8007008:	4641      	mov	r1, r8
 800700a:	f7f9 fd4d 	bl	8000aa8 <__addsf3>
 800700e:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8007012:	f02b 0b0f 	bic.w	fp, fp, #15
 8007016:	4641      	mov	r1, r8
 8007018:	4658      	mov	r0, fp
 800701a:	f7f9 fd43 	bl	8000aa4 <__aeabi_fsub>
 800701e:	4651      	mov	r1, sl
 8007020:	f7f9 fd40 	bl	8000aa4 <__aeabi_fsub>
 8007024:	4649      	mov	r1, r9
 8007026:	e6a6      	b.n	8006d76 <__ieee754_powf+0x1ae>
 8007028:	2200      	movs	r2, #0
 800702a:	e6fa      	b.n	8006e22 <__ieee754_powf+0x25a>
 800702c:	2301      	movs	r3, #1
 800702e:	e70b      	b.n	8006e48 <__ieee754_powf+0x280>
 8007030:	d148      	bne.n	80070c4 <__ieee754_powf+0x4fc>
 8007032:	4922      	ldr	r1, [pc, #136]	@ (80070bc <__ieee754_powf+0x4f4>)
 8007034:	4630      	mov	r0, r6
 8007036:	f7f9 fd37 	bl	8000aa8 <__addsf3>
 800703a:	4639      	mov	r1, r7
 800703c:	4681      	mov	r9, r0
 800703e:	4620      	mov	r0, r4
 8007040:	f7f9 fd30 	bl	8000aa4 <__aeabi_fsub>
 8007044:	4601      	mov	r1, r0
 8007046:	4648      	mov	r0, r9
 8007048:	f7f9 fff2 	bl	8001030 <__aeabi_fcmpgt>
 800704c:	2800      	cmp	r0, #0
 800704e:	f47f aec7 	bne.w	8006de0 <__ieee754_powf+0x218>
 8007052:	2386      	movs	r3, #134	@ 0x86
 8007054:	e03b      	b.n	80070ce <__ieee754_powf+0x506>
 8007056:	4a1a      	ldr	r2, [pc, #104]	@ (80070c0 <__ieee754_powf+0x4f8>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d907      	bls.n	800706c <__ieee754_powf+0x4a4>
 800705c:	2100      	movs	r1, #0
 800705e:	4628      	mov	r0, r5
 8007060:	f7f9 ffc8 	bl	8000ff4 <__aeabi_fcmplt>
 8007064:	3800      	subs	r0, #0
 8007066:	bf18      	it	ne
 8007068:	2001      	movne	r0, #1
 800706a:	e645      	b.n	8006cf8 <__ieee754_powf+0x130>
 800706c:	d12a      	bne.n	80070c4 <__ieee754_powf+0x4fc>
 800706e:	4639      	mov	r1, r7
 8007070:	f7f9 fd18 	bl	8000aa4 <__aeabi_fsub>
 8007074:	4631      	mov	r1, r6
 8007076:	f7f9 ffd1 	bl	800101c <__aeabi_fcmpge>
 800707a:	2800      	cmp	r0, #0
 800707c:	d0e9      	beq.n	8007052 <__ieee754_powf+0x48a>
 800707e:	e7ed      	b.n	800705c <__ieee754_powf+0x494>
 8007080:	001cc471 	.word	0x001cc471
 8007084:	005db3d6 	.word	0x005db3d6
 8007088:	08007760 	.word	0x08007760
 800708c:	3e53f142 	.word	0x3e53f142
 8007090:	3e6c3255 	.word	0x3e6c3255
 8007094:	3e8ba305 	.word	0x3e8ba305
 8007098:	3eaaaaab 	.word	0x3eaaaaab
 800709c:	3edb6db7 	.word	0x3edb6db7
 80070a0:	3f19999a 	.word	0x3f19999a
 80070a4:	40400000 	.word	0x40400000
 80070a8:	3f763800 	.word	0x3f763800
 80070ac:	3f76384f 	.word	0x3f76384f
 80070b0:	369dc3a0 	.word	0x369dc3a0
 80070b4:	08007750 	.word	0x08007750
 80070b8:	08007758 	.word	0x08007758
 80070bc:	3338aa3c 	.word	0x3338aa3c
 80070c0:	43160000 	.word	0x43160000
 80070c4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 80070c8:	f240 809b 	bls.w	8007202 <__ieee754_powf+0x63a>
 80070cc:	15db      	asrs	r3, r3, #23
 80070ce:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 80070d2:	3b7e      	subs	r3, #126	@ 0x7e
 80070d4:	411c      	asrs	r4, r3
 80070d6:	4444      	add	r4, r8
 80070d8:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 80070dc:	4961      	ldr	r1, [pc, #388]	@ (8007264 <__ieee754_powf+0x69c>)
 80070de:	3b7f      	subs	r3, #127	@ 0x7f
 80070e0:	4119      	asrs	r1, r3
 80070e2:	4021      	ands	r1, r4
 80070e4:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80070e8:	f1c3 0317 	rsb	r3, r3, #23
 80070ec:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 80070f0:	4638      	mov	r0, r7
 80070f2:	411c      	asrs	r4, r3
 80070f4:	f1b8 0f00 	cmp.w	r8, #0
 80070f8:	bfb8      	it	lt
 80070fa:	4264      	neglt	r4, r4
 80070fc:	f7f9 fcd2 	bl	8000aa4 <__aeabi_fsub>
 8007100:	4607      	mov	r7, r0
 8007102:	4631      	mov	r1, r6
 8007104:	4638      	mov	r0, r7
 8007106:	f7f9 fccf 	bl	8000aa8 <__addsf3>
 800710a:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 800710e:	f028 080f 	bic.w	r8, r8, #15
 8007112:	4640      	mov	r0, r8
 8007114:	4954      	ldr	r1, [pc, #336]	@ (8007268 <__ieee754_powf+0x6a0>)
 8007116:	f7f9 fdcf 	bl	8000cb8 <__aeabi_fmul>
 800711a:	4639      	mov	r1, r7
 800711c:	4681      	mov	r9, r0
 800711e:	4640      	mov	r0, r8
 8007120:	f7f9 fcc0 	bl	8000aa4 <__aeabi_fsub>
 8007124:	4601      	mov	r1, r0
 8007126:	4630      	mov	r0, r6
 8007128:	f7f9 fcbc 	bl	8000aa4 <__aeabi_fsub>
 800712c:	494f      	ldr	r1, [pc, #316]	@ (800726c <__ieee754_powf+0x6a4>)
 800712e:	f7f9 fdc3 	bl	8000cb8 <__aeabi_fmul>
 8007132:	494f      	ldr	r1, [pc, #316]	@ (8007270 <__ieee754_powf+0x6a8>)
 8007134:	4606      	mov	r6, r0
 8007136:	4640      	mov	r0, r8
 8007138:	f7f9 fdbe 	bl	8000cb8 <__aeabi_fmul>
 800713c:	4601      	mov	r1, r0
 800713e:	4630      	mov	r0, r6
 8007140:	f7f9 fcb2 	bl	8000aa8 <__addsf3>
 8007144:	4607      	mov	r7, r0
 8007146:	4601      	mov	r1, r0
 8007148:	4648      	mov	r0, r9
 800714a:	f7f9 fcad 	bl	8000aa8 <__addsf3>
 800714e:	4649      	mov	r1, r9
 8007150:	4606      	mov	r6, r0
 8007152:	f7f9 fca7 	bl	8000aa4 <__aeabi_fsub>
 8007156:	4601      	mov	r1, r0
 8007158:	4638      	mov	r0, r7
 800715a:	f7f9 fca3 	bl	8000aa4 <__aeabi_fsub>
 800715e:	4631      	mov	r1, r6
 8007160:	4680      	mov	r8, r0
 8007162:	4630      	mov	r0, r6
 8007164:	f7f9 fda8 	bl	8000cb8 <__aeabi_fmul>
 8007168:	4607      	mov	r7, r0
 800716a:	4942      	ldr	r1, [pc, #264]	@ (8007274 <__ieee754_powf+0x6ac>)
 800716c:	f7f9 fda4 	bl	8000cb8 <__aeabi_fmul>
 8007170:	4941      	ldr	r1, [pc, #260]	@ (8007278 <__ieee754_powf+0x6b0>)
 8007172:	f7f9 fc97 	bl	8000aa4 <__aeabi_fsub>
 8007176:	4639      	mov	r1, r7
 8007178:	f7f9 fd9e 	bl	8000cb8 <__aeabi_fmul>
 800717c:	493f      	ldr	r1, [pc, #252]	@ (800727c <__ieee754_powf+0x6b4>)
 800717e:	f7f9 fc93 	bl	8000aa8 <__addsf3>
 8007182:	4639      	mov	r1, r7
 8007184:	f7f9 fd98 	bl	8000cb8 <__aeabi_fmul>
 8007188:	493d      	ldr	r1, [pc, #244]	@ (8007280 <__ieee754_powf+0x6b8>)
 800718a:	f7f9 fc8b 	bl	8000aa4 <__aeabi_fsub>
 800718e:	4639      	mov	r1, r7
 8007190:	f7f9 fd92 	bl	8000cb8 <__aeabi_fmul>
 8007194:	493b      	ldr	r1, [pc, #236]	@ (8007284 <__ieee754_powf+0x6bc>)
 8007196:	f7f9 fc87 	bl	8000aa8 <__addsf3>
 800719a:	4639      	mov	r1, r7
 800719c:	f7f9 fd8c 	bl	8000cb8 <__aeabi_fmul>
 80071a0:	4601      	mov	r1, r0
 80071a2:	4630      	mov	r0, r6
 80071a4:	f7f9 fc7e 	bl	8000aa4 <__aeabi_fsub>
 80071a8:	4607      	mov	r7, r0
 80071aa:	4601      	mov	r1, r0
 80071ac:	4630      	mov	r0, r6
 80071ae:	f7f9 fd83 	bl	8000cb8 <__aeabi_fmul>
 80071b2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80071b6:	4681      	mov	r9, r0
 80071b8:	4638      	mov	r0, r7
 80071ba:	f7f9 fc73 	bl	8000aa4 <__aeabi_fsub>
 80071be:	4601      	mov	r1, r0
 80071c0:	4648      	mov	r0, r9
 80071c2:	f7f9 fe2d 	bl	8000e20 <__aeabi_fdiv>
 80071c6:	4641      	mov	r1, r8
 80071c8:	4607      	mov	r7, r0
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7f9 fd74 	bl	8000cb8 <__aeabi_fmul>
 80071d0:	4641      	mov	r1, r8
 80071d2:	f7f9 fc69 	bl	8000aa8 <__addsf3>
 80071d6:	4601      	mov	r1, r0
 80071d8:	4638      	mov	r0, r7
 80071da:	f7f9 fc63 	bl	8000aa4 <__aeabi_fsub>
 80071de:	4631      	mov	r1, r6
 80071e0:	f7f9 fc60 	bl	8000aa4 <__aeabi_fsub>
 80071e4:	4601      	mov	r1, r0
 80071e6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80071ea:	f7f9 fc5b 	bl	8000aa4 <__aeabi_fsub>
 80071ee:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 80071f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071f6:	da06      	bge.n	8007206 <__ieee754_powf+0x63e>
 80071f8:	4621      	mov	r1, r4
 80071fa:	f000 f849 	bl	8007290 <scalbnf>
 80071fe:	4629      	mov	r1, r5
 8007200:	e549      	b.n	8006c96 <__ieee754_powf+0xce>
 8007202:	2400      	movs	r4, #0
 8007204:	e77d      	b.n	8007102 <__ieee754_powf+0x53a>
 8007206:	4618      	mov	r0, r3
 8007208:	e7f9      	b.n	80071fe <__ieee754_powf+0x636>
 800720a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800720e:	e536      	b.n	8006c7e <__ieee754_powf+0xb6>
 8007210:	4639      	mov	r1, r7
 8007212:	e534      	b.n	8006c7e <__ieee754_powf+0xb6>
 8007214:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8007218:	f43f ad23 	beq.w	8006c62 <__ieee754_powf+0x9a>
 800721c:	2502      	movs	r5, #2
 800721e:	4648      	mov	r0, r9
 8007220:	f000 f832 	bl	8007288 <fabsf>
 8007224:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8007228:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800722c:	46c2      	mov	sl, r8
 800722e:	4601      	mov	r1, r0
 8007230:	d003      	beq.n	800723a <__ieee754_powf+0x672>
 8007232:	f1b8 0f00 	cmp.w	r8, #0
 8007236:	f47f ad43 	bne.w	8006cc0 <__ieee754_powf+0xf8>
 800723a:	2c00      	cmp	r4, #0
 800723c:	da04      	bge.n	8007248 <__ieee754_powf+0x680>
 800723e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007242:	f7f9 fded 	bl	8000e20 <__aeabi_fdiv>
 8007246:	4601      	mov	r1, r0
 8007248:	2e00      	cmp	r6, #0
 800724a:	f6bf ad18 	bge.w	8006c7e <__ieee754_powf+0xb6>
 800724e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8007252:	ea58 0805 	orrs.w	r8, r8, r5
 8007256:	f47f ad2e 	bne.w	8006cb6 <__ieee754_powf+0xee>
 800725a:	4608      	mov	r0, r1
 800725c:	f7f9 fc22 	bl	8000aa4 <__aeabi_fsub>
 8007260:	4601      	mov	r1, r0
 8007262:	e4f8      	b.n	8006c56 <__ieee754_powf+0x8e>
 8007264:	ff800000 	.word	0xff800000
 8007268:	3f317200 	.word	0x3f317200
 800726c:	3f317218 	.word	0x3f317218
 8007270:	35bfbe8c 	.word	0x35bfbe8c
 8007274:	3331bb4c 	.word	0x3331bb4c
 8007278:	35ddea0e 	.word	0x35ddea0e
 800727c:	388ab355 	.word	0x388ab355
 8007280:	3b360b61 	.word	0x3b360b61
 8007284:	3e2aaaab 	.word	0x3e2aaaab

08007288 <fabsf>:
 8007288:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800728c:	4770      	bx	lr
	...

08007290 <scalbnf>:
 8007290:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4603      	mov	r3, r0
 8007298:	460d      	mov	r5, r1
 800729a:	4604      	mov	r4, r0
 800729c:	d02e      	beq.n	80072fc <scalbnf+0x6c>
 800729e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80072a2:	d304      	bcc.n	80072ae <scalbnf+0x1e>
 80072a4:	4601      	mov	r1, r0
 80072a6:	f7f9 fbff 	bl	8000aa8 <__addsf3>
 80072aa:	4603      	mov	r3, r0
 80072ac:	e026      	b.n	80072fc <scalbnf+0x6c>
 80072ae:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 80072b2:	d118      	bne.n	80072e6 <scalbnf+0x56>
 80072b4:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80072b8:	f7f9 fcfe 	bl	8000cb8 <__aeabi_fmul>
 80072bc:	4a17      	ldr	r2, [pc, #92]	@ (800731c <scalbnf+0x8c>)
 80072be:	4603      	mov	r3, r0
 80072c0:	4295      	cmp	r5, r2
 80072c2:	db0c      	blt.n	80072de <scalbnf+0x4e>
 80072c4:	4604      	mov	r4, r0
 80072c6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80072ca:	3a19      	subs	r2, #25
 80072cc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80072d0:	428d      	cmp	r5, r1
 80072d2:	dd0a      	ble.n	80072ea <scalbnf+0x5a>
 80072d4:	4912      	ldr	r1, [pc, #72]	@ (8007320 <scalbnf+0x90>)
 80072d6:	4618      	mov	r0, r3
 80072d8:	f361 001e 	bfi	r0, r1, #0, #31
 80072dc:	e000      	b.n	80072e0 <scalbnf+0x50>
 80072de:	4911      	ldr	r1, [pc, #68]	@ (8007324 <scalbnf+0x94>)
 80072e0:	f7f9 fcea 	bl	8000cb8 <__aeabi_fmul>
 80072e4:	e7e1      	b.n	80072aa <scalbnf+0x1a>
 80072e6:	0dd2      	lsrs	r2, r2, #23
 80072e8:	e7f0      	b.n	80072cc <scalbnf+0x3c>
 80072ea:	1951      	adds	r1, r2, r5
 80072ec:	29fe      	cmp	r1, #254	@ 0xfe
 80072ee:	dcf1      	bgt.n	80072d4 <scalbnf+0x44>
 80072f0:	2900      	cmp	r1, #0
 80072f2:	dd05      	ble.n	8007300 <scalbnf+0x70>
 80072f4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80072f8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80072fc:	4618      	mov	r0, r3
 80072fe:	bd38      	pop	{r3, r4, r5, pc}
 8007300:	f111 0f16 	cmn.w	r1, #22
 8007304:	da01      	bge.n	800730a <scalbnf+0x7a>
 8007306:	4907      	ldr	r1, [pc, #28]	@ (8007324 <scalbnf+0x94>)
 8007308:	e7e5      	b.n	80072d6 <scalbnf+0x46>
 800730a:	f101 0019 	add.w	r0, r1, #25
 800730e:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8007312:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8007316:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800731a:	e7e1      	b.n	80072e0 <scalbnf+0x50>
 800731c:	ffff3cb0 	.word	0xffff3cb0
 8007320:	7149f2ca 	.word	0x7149f2ca
 8007324:	0da24260 	.word	0x0da24260

08007328 <with_errnof>:
 8007328:	b538      	push	{r3, r4, r5, lr}
 800732a:	4604      	mov	r4, r0
 800732c:	460d      	mov	r5, r1
 800732e:	f000 f953 	bl	80075d8 <__errno>
 8007332:	6005      	str	r5, [r0, #0]
 8007334:	4620      	mov	r0, r4
 8007336:	bd38      	pop	{r3, r4, r5, pc}

08007338 <xflowf>:
 8007338:	b508      	push	{r3, lr}
 800733a:	b140      	cbz	r0, 800734e <xflowf+0x16>
 800733c:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8007340:	f7f9 fcba 	bl	8000cb8 <__aeabi_fmul>
 8007344:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007348:	2122      	movs	r1, #34	@ 0x22
 800734a:	f7ff bfed 	b.w	8007328 <with_errnof>
 800734e:	4608      	mov	r0, r1
 8007350:	e7f6      	b.n	8007340 <xflowf+0x8>

08007352 <__math_uflowf>:
 8007352:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8007356:	f7ff bfef 	b.w	8007338 <xflowf>

0800735a <__math_oflowf>:
 800735a:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 800735e:	f7ff bfeb 	b.w	8007338 <xflowf>

08007362 <abort>:
 8007362:	2006      	movs	r0, #6
 8007364:	b508      	push	{r3, lr}
 8007366:	f000 f90b 	bl	8007580 <raise>
 800736a:	2001      	movs	r0, #1
 800736c:	f7fc fc2f 	bl	8003bce <_exit>

08007370 <malloc>:
 8007370:	4b02      	ldr	r3, [pc, #8]	@ (800737c <malloc+0xc>)
 8007372:	4601      	mov	r1, r0
 8007374:	6818      	ldr	r0, [r3, #0]
 8007376:	f000 b82d 	b.w	80073d4 <_malloc_r>
 800737a:	bf00      	nop
 800737c:	2000000c 	.word	0x2000000c

08007380 <free>:
 8007380:	4b02      	ldr	r3, [pc, #8]	@ (800738c <free+0xc>)
 8007382:	4601      	mov	r1, r0
 8007384:	6818      	ldr	r0, [r3, #0]
 8007386:	f000 b953 	b.w	8007630 <_free_r>
 800738a:	bf00      	nop
 800738c:	2000000c 	.word	0x2000000c

08007390 <sbrk_aligned>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	4e0f      	ldr	r6, [pc, #60]	@ (80073d0 <sbrk_aligned+0x40>)
 8007394:	460c      	mov	r4, r1
 8007396:	6831      	ldr	r1, [r6, #0]
 8007398:	4605      	mov	r5, r0
 800739a:	b911      	cbnz	r1, 80073a2 <sbrk_aligned+0x12>
 800739c:	f000 f90c 	bl	80075b8 <_sbrk_r>
 80073a0:	6030      	str	r0, [r6, #0]
 80073a2:	4621      	mov	r1, r4
 80073a4:	4628      	mov	r0, r5
 80073a6:	f000 f907 	bl	80075b8 <_sbrk_r>
 80073aa:	1c43      	adds	r3, r0, #1
 80073ac:	d103      	bne.n	80073b6 <sbrk_aligned+0x26>
 80073ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80073b2:	4620      	mov	r0, r4
 80073b4:	bd70      	pop	{r4, r5, r6, pc}
 80073b6:	1cc4      	adds	r4, r0, #3
 80073b8:	f024 0403 	bic.w	r4, r4, #3
 80073bc:	42a0      	cmp	r0, r4
 80073be:	d0f8      	beq.n	80073b2 <sbrk_aligned+0x22>
 80073c0:	1a21      	subs	r1, r4, r0
 80073c2:	4628      	mov	r0, r5
 80073c4:	f000 f8f8 	bl	80075b8 <_sbrk_r>
 80073c8:	3001      	adds	r0, #1
 80073ca:	d1f2      	bne.n	80073b2 <sbrk_aligned+0x22>
 80073cc:	e7ef      	b.n	80073ae <sbrk_aligned+0x1e>
 80073ce:	bf00      	nop
 80073d0:	20001c24 	.word	0x20001c24

080073d4 <_malloc_r>:
 80073d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073d8:	1ccd      	adds	r5, r1, #3
 80073da:	f025 0503 	bic.w	r5, r5, #3
 80073de:	3508      	adds	r5, #8
 80073e0:	2d0c      	cmp	r5, #12
 80073e2:	bf38      	it	cc
 80073e4:	250c      	movcc	r5, #12
 80073e6:	2d00      	cmp	r5, #0
 80073e8:	4606      	mov	r6, r0
 80073ea:	db01      	blt.n	80073f0 <_malloc_r+0x1c>
 80073ec:	42a9      	cmp	r1, r5
 80073ee:	d904      	bls.n	80073fa <_malloc_r+0x26>
 80073f0:	230c      	movs	r3, #12
 80073f2:	6033      	str	r3, [r6, #0]
 80073f4:	2000      	movs	r0, #0
 80073f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074d0 <_malloc_r+0xfc>
 80073fe:	f000 f869 	bl	80074d4 <__malloc_lock>
 8007402:	f8d8 3000 	ldr.w	r3, [r8]
 8007406:	461c      	mov	r4, r3
 8007408:	bb44      	cbnz	r4, 800745c <_malloc_r+0x88>
 800740a:	4629      	mov	r1, r5
 800740c:	4630      	mov	r0, r6
 800740e:	f7ff ffbf 	bl	8007390 <sbrk_aligned>
 8007412:	1c43      	adds	r3, r0, #1
 8007414:	4604      	mov	r4, r0
 8007416:	d158      	bne.n	80074ca <_malloc_r+0xf6>
 8007418:	f8d8 4000 	ldr.w	r4, [r8]
 800741c:	4627      	mov	r7, r4
 800741e:	2f00      	cmp	r7, #0
 8007420:	d143      	bne.n	80074aa <_malloc_r+0xd6>
 8007422:	2c00      	cmp	r4, #0
 8007424:	d04b      	beq.n	80074be <_malloc_r+0xea>
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	4639      	mov	r1, r7
 800742a:	4630      	mov	r0, r6
 800742c:	eb04 0903 	add.w	r9, r4, r3
 8007430:	f000 f8c2 	bl	80075b8 <_sbrk_r>
 8007434:	4581      	cmp	r9, r0
 8007436:	d142      	bne.n	80074be <_malloc_r+0xea>
 8007438:	6821      	ldr	r1, [r4, #0]
 800743a:	4630      	mov	r0, r6
 800743c:	1a6d      	subs	r5, r5, r1
 800743e:	4629      	mov	r1, r5
 8007440:	f7ff ffa6 	bl	8007390 <sbrk_aligned>
 8007444:	3001      	adds	r0, #1
 8007446:	d03a      	beq.n	80074be <_malloc_r+0xea>
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	442b      	add	r3, r5
 800744c:	6023      	str	r3, [r4, #0]
 800744e:	f8d8 3000 	ldr.w	r3, [r8]
 8007452:	685a      	ldr	r2, [r3, #4]
 8007454:	bb62      	cbnz	r2, 80074b0 <_malloc_r+0xdc>
 8007456:	f8c8 7000 	str.w	r7, [r8]
 800745a:	e00f      	b.n	800747c <_malloc_r+0xa8>
 800745c:	6822      	ldr	r2, [r4, #0]
 800745e:	1b52      	subs	r2, r2, r5
 8007460:	d420      	bmi.n	80074a4 <_malloc_r+0xd0>
 8007462:	2a0b      	cmp	r2, #11
 8007464:	d917      	bls.n	8007496 <_malloc_r+0xc2>
 8007466:	1961      	adds	r1, r4, r5
 8007468:	42a3      	cmp	r3, r4
 800746a:	6025      	str	r5, [r4, #0]
 800746c:	bf18      	it	ne
 800746e:	6059      	strne	r1, [r3, #4]
 8007470:	6863      	ldr	r3, [r4, #4]
 8007472:	bf08      	it	eq
 8007474:	f8c8 1000 	streq.w	r1, [r8]
 8007478:	5162      	str	r2, [r4, r5]
 800747a:	604b      	str	r3, [r1, #4]
 800747c:	4630      	mov	r0, r6
 800747e:	f000 f82f 	bl	80074e0 <__malloc_unlock>
 8007482:	f104 000b 	add.w	r0, r4, #11
 8007486:	1d23      	adds	r3, r4, #4
 8007488:	f020 0007 	bic.w	r0, r0, #7
 800748c:	1ac2      	subs	r2, r0, r3
 800748e:	bf1c      	itt	ne
 8007490:	1a1b      	subne	r3, r3, r0
 8007492:	50a3      	strne	r3, [r4, r2]
 8007494:	e7af      	b.n	80073f6 <_malloc_r+0x22>
 8007496:	6862      	ldr	r2, [r4, #4]
 8007498:	42a3      	cmp	r3, r4
 800749a:	bf0c      	ite	eq
 800749c:	f8c8 2000 	streq.w	r2, [r8]
 80074a0:	605a      	strne	r2, [r3, #4]
 80074a2:	e7eb      	b.n	800747c <_malloc_r+0xa8>
 80074a4:	4623      	mov	r3, r4
 80074a6:	6864      	ldr	r4, [r4, #4]
 80074a8:	e7ae      	b.n	8007408 <_malloc_r+0x34>
 80074aa:	463c      	mov	r4, r7
 80074ac:	687f      	ldr	r7, [r7, #4]
 80074ae:	e7b6      	b.n	800741e <_malloc_r+0x4a>
 80074b0:	461a      	mov	r2, r3
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	42a3      	cmp	r3, r4
 80074b6:	d1fb      	bne.n	80074b0 <_malloc_r+0xdc>
 80074b8:	2300      	movs	r3, #0
 80074ba:	6053      	str	r3, [r2, #4]
 80074bc:	e7de      	b.n	800747c <_malloc_r+0xa8>
 80074be:	230c      	movs	r3, #12
 80074c0:	4630      	mov	r0, r6
 80074c2:	6033      	str	r3, [r6, #0]
 80074c4:	f000 f80c 	bl	80074e0 <__malloc_unlock>
 80074c8:	e794      	b.n	80073f4 <_malloc_r+0x20>
 80074ca:	6005      	str	r5, [r0, #0]
 80074cc:	e7d6      	b.n	800747c <_malloc_r+0xa8>
 80074ce:	bf00      	nop
 80074d0:	20001c28 	.word	0x20001c28

080074d4 <__malloc_lock>:
 80074d4:	4801      	ldr	r0, [pc, #4]	@ (80074dc <__malloc_lock+0x8>)
 80074d6:	f000 b8a9 	b.w	800762c <__retarget_lock_acquire_recursive>
 80074da:	bf00      	nop
 80074dc:	20001d68 	.word	0x20001d68

080074e0 <__malloc_unlock>:
 80074e0:	4801      	ldr	r0, [pc, #4]	@ (80074e8 <__malloc_unlock+0x8>)
 80074e2:	f000 b8a4 	b.w	800762e <__retarget_lock_release_recursive>
 80074e6:	bf00      	nop
 80074e8:	20001d68 	.word	0x20001d68

080074ec <memmove>:
 80074ec:	4288      	cmp	r0, r1
 80074ee:	b510      	push	{r4, lr}
 80074f0:	eb01 0402 	add.w	r4, r1, r2
 80074f4:	d902      	bls.n	80074fc <memmove+0x10>
 80074f6:	4284      	cmp	r4, r0
 80074f8:	4623      	mov	r3, r4
 80074fa:	d807      	bhi.n	800750c <memmove+0x20>
 80074fc:	1e43      	subs	r3, r0, #1
 80074fe:	42a1      	cmp	r1, r4
 8007500:	d008      	beq.n	8007514 <memmove+0x28>
 8007502:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007506:	f803 2f01 	strb.w	r2, [r3, #1]!
 800750a:	e7f8      	b.n	80074fe <memmove+0x12>
 800750c:	4601      	mov	r1, r0
 800750e:	4402      	add	r2, r0
 8007510:	428a      	cmp	r2, r1
 8007512:	d100      	bne.n	8007516 <memmove+0x2a>
 8007514:	bd10      	pop	{r4, pc}
 8007516:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800751a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800751e:	e7f7      	b.n	8007510 <memmove+0x24>

08007520 <memset>:
 8007520:	4603      	mov	r3, r0
 8007522:	4402      	add	r2, r0
 8007524:	4293      	cmp	r3, r2
 8007526:	d100      	bne.n	800752a <memset+0xa>
 8007528:	4770      	bx	lr
 800752a:	f803 1b01 	strb.w	r1, [r3], #1
 800752e:	e7f9      	b.n	8007524 <memset+0x4>

08007530 <_raise_r>:
 8007530:	291f      	cmp	r1, #31
 8007532:	b538      	push	{r3, r4, r5, lr}
 8007534:	4605      	mov	r5, r0
 8007536:	460c      	mov	r4, r1
 8007538:	d904      	bls.n	8007544 <_raise_r+0x14>
 800753a:	2316      	movs	r3, #22
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007542:	bd38      	pop	{r3, r4, r5, pc}
 8007544:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007546:	b112      	cbz	r2, 800754e <_raise_r+0x1e>
 8007548:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800754c:	b94b      	cbnz	r3, 8007562 <_raise_r+0x32>
 800754e:	4628      	mov	r0, r5
 8007550:	f000 f830 	bl	80075b4 <_getpid_r>
 8007554:	4622      	mov	r2, r4
 8007556:	4601      	mov	r1, r0
 8007558:	4628      	mov	r0, r5
 800755a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800755e:	f000 b817 	b.w	8007590 <_kill_r>
 8007562:	2b01      	cmp	r3, #1
 8007564:	d00a      	beq.n	800757c <_raise_r+0x4c>
 8007566:	1c59      	adds	r1, r3, #1
 8007568:	d103      	bne.n	8007572 <_raise_r+0x42>
 800756a:	2316      	movs	r3, #22
 800756c:	6003      	str	r3, [r0, #0]
 800756e:	2001      	movs	r0, #1
 8007570:	e7e7      	b.n	8007542 <_raise_r+0x12>
 8007572:	2100      	movs	r1, #0
 8007574:	4620      	mov	r0, r4
 8007576:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800757a:	4798      	blx	r3
 800757c:	2000      	movs	r0, #0
 800757e:	e7e0      	b.n	8007542 <_raise_r+0x12>

08007580 <raise>:
 8007580:	4b02      	ldr	r3, [pc, #8]	@ (800758c <raise+0xc>)
 8007582:	4601      	mov	r1, r0
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	f7ff bfd3 	b.w	8007530 <_raise_r>
 800758a:	bf00      	nop
 800758c:	2000000c 	.word	0x2000000c

08007590 <_kill_r>:
 8007590:	b538      	push	{r3, r4, r5, lr}
 8007592:	2300      	movs	r3, #0
 8007594:	4d06      	ldr	r5, [pc, #24]	@ (80075b0 <_kill_r+0x20>)
 8007596:	4604      	mov	r4, r0
 8007598:	4608      	mov	r0, r1
 800759a:	4611      	mov	r1, r2
 800759c:	602b      	str	r3, [r5, #0]
 800759e:	f7fc fb06 	bl	8003bae <_kill>
 80075a2:	1c43      	adds	r3, r0, #1
 80075a4:	d102      	bne.n	80075ac <_kill_r+0x1c>
 80075a6:	682b      	ldr	r3, [r5, #0]
 80075a8:	b103      	cbz	r3, 80075ac <_kill_r+0x1c>
 80075aa:	6023      	str	r3, [r4, #0]
 80075ac:	bd38      	pop	{r3, r4, r5, pc}
 80075ae:	bf00      	nop
 80075b0:	20001d64 	.word	0x20001d64

080075b4 <_getpid_r>:
 80075b4:	f7fc baf4 	b.w	8003ba0 <_getpid>

080075b8 <_sbrk_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	2300      	movs	r3, #0
 80075bc:	4d05      	ldr	r5, [pc, #20]	@ (80075d4 <_sbrk_r+0x1c>)
 80075be:	4604      	mov	r4, r0
 80075c0:	4608      	mov	r0, r1
 80075c2:	602b      	str	r3, [r5, #0]
 80075c4:	f7fc fb0e 	bl	8003be4 <_sbrk>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	d102      	bne.n	80075d2 <_sbrk_r+0x1a>
 80075cc:	682b      	ldr	r3, [r5, #0]
 80075ce:	b103      	cbz	r3, 80075d2 <_sbrk_r+0x1a>
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	bd38      	pop	{r3, r4, r5, pc}
 80075d4:	20001d64 	.word	0x20001d64

080075d8 <__errno>:
 80075d8:	4b01      	ldr	r3, [pc, #4]	@ (80075e0 <__errno+0x8>)
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	2000000c 	.word	0x2000000c

080075e4 <__libc_init_array>:
 80075e4:	b570      	push	{r4, r5, r6, lr}
 80075e6:	2600      	movs	r6, #0
 80075e8:	4d0c      	ldr	r5, [pc, #48]	@ (800761c <__libc_init_array+0x38>)
 80075ea:	4c0d      	ldr	r4, [pc, #52]	@ (8007620 <__libc_init_array+0x3c>)
 80075ec:	1b64      	subs	r4, r4, r5
 80075ee:	10a4      	asrs	r4, r4, #2
 80075f0:	42a6      	cmp	r6, r4
 80075f2:	d109      	bne.n	8007608 <__libc_init_array+0x24>
 80075f4:	f000 f864 	bl	80076c0 <_init>
 80075f8:	2600      	movs	r6, #0
 80075fa:	4d0a      	ldr	r5, [pc, #40]	@ (8007624 <__libc_init_array+0x40>)
 80075fc:	4c0a      	ldr	r4, [pc, #40]	@ (8007628 <__libc_init_array+0x44>)
 80075fe:	1b64      	subs	r4, r4, r5
 8007600:	10a4      	asrs	r4, r4, #2
 8007602:	42a6      	cmp	r6, r4
 8007604:	d105      	bne.n	8007612 <__libc_init_array+0x2e>
 8007606:	bd70      	pop	{r4, r5, r6, pc}
 8007608:	f855 3b04 	ldr.w	r3, [r5], #4
 800760c:	4798      	blx	r3
 800760e:	3601      	adds	r6, #1
 8007610:	e7ee      	b.n	80075f0 <__libc_init_array+0xc>
 8007612:	f855 3b04 	ldr.w	r3, [r5], #4
 8007616:	4798      	blx	r3
 8007618:	3601      	adds	r6, #1
 800761a:	e7f2      	b.n	8007602 <__libc_init_array+0x1e>
 800761c:	08007768 	.word	0x08007768
 8007620:	08007768 	.word	0x08007768
 8007624:	08007768 	.word	0x08007768
 8007628:	08007770 	.word	0x08007770

0800762c <__retarget_lock_acquire_recursive>:
 800762c:	4770      	bx	lr

0800762e <__retarget_lock_release_recursive>:
 800762e:	4770      	bx	lr

08007630 <_free_r>:
 8007630:	b538      	push	{r3, r4, r5, lr}
 8007632:	4605      	mov	r5, r0
 8007634:	2900      	cmp	r1, #0
 8007636:	d040      	beq.n	80076ba <_free_r+0x8a>
 8007638:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800763c:	1f0c      	subs	r4, r1, #4
 800763e:	2b00      	cmp	r3, #0
 8007640:	bfb8      	it	lt
 8007642:	18e4      	addlt	r4, r4, r3
 8007644:	f7ff ff46 	bl	80074d4 <__malloc_lock>
 8007648:	4a1c      	ldr	r2, [pc, #112]	@ (80076bc <_free_r+0x8c>)
 800764a:	6813      	ldr	r3, [r2, #0]
 800764c:	b933      	cbnz	r3, 800765c <_free_r+0x2c>
 800764e:	6063      	str	r3, [r4, #4]
 8007650:	6014      	str	r4, [r2, #0]
 8007652:	4628      	mov	r0, r5
 8007654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007658:	f7ff bf42 	b.w	80074e0 <__malloc_unlock>
 800765c:	42a3      	cmp	r3, r4
 800765e:	d908      	bls.n	8007672 <_free_r+0x42>
 8007660:	6820      	ldr	r0, [r4, #0]
 8007662:	1821      	adds	r1, r4, r0
 8007664:	428b      	cmp	r3, r1
 8007666:	bf01      	itttt	eq
 8007668:	6819      	ldreq	r1, [r3, #0]
 800766a:	685b      	ldreq	r3, [r3, #4]
 800766c:	1809      	addeq	r1, r1, r0
 800766e:	6021      	streq	r1, [r4, #0]
 8007670:	e7ed      	b.n	800764e <_free_r+0x1e>
 8007672:	461a      	mov	r2, r3
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	b10b      	cbz	r3, 800767c <_free_r+0x4c>
 8007678:	42a3      	cmp	r3, r4
 800767a:	d9fa      	bls.n	8007672 <_free_r+0x42>
 800767c:	6811      	ldr	r1, [r2, #0]
 800767e:	1850      	adds	r0, r2, r1
 8007680:	42a0      	cmp	r0, r4
 8007682:	d10b      	bne.n	800769c <_free_r+0x6c>
 8007684:	6820      	ldr	r0, [r4, #0]
 8007686:	4401      	add	r1, r0
 8007688:	1850      	adds	r0, r2, r1
 800768a:	4283      	cmp	r3, r0
 800768c:	6011      	str	r1, [r2, #0]
 800768e:	d1e0      	bne.n	8007652 <_free_r+0x22>
 8007690:	6818      	ldr	r0, [r3, #0]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	4408      	add	r0, r1
 8007696:	6010      	str	r0, [r2, #0]
 8007698:	6053      	str	r3, [r2, #4]
 800769a:	e7da      	b.n	8007652 <_free_r+0x22>
 800769c:	d902      	bls.n	80076a4 <_free_r+0x74>
 800769e:	230c      	movs	r3, #12
 80076a0:	602b      	str	r3, [r5, #0]
 80076a2:	e7d6      	b.n	8007652 <_free_r+0x22>
 80076a4:	6820      	ldr	r0, [r4, #0]
 80076a6:	1821      	adds	r1, r4, r0
 80076a8:	428b      	cmp	r3, r1
 80076aa:	bf01      	itttt	eq
 80076ac:	6819      	ldreq	r1, [r3, #0]
 80076ae:	685b      	ldreq	r3, [r3, #4]
 80076b0:	1809      	addeq	r1, r1, r0
 80076b2:	6021      	streq	r1, [r4, #0]
 80076b4:	6063      	str	r3, [r4, #4]
 80076b6:	6054      	str	r4, [r2, #4]
 80076b8:	e7cb      	b.n	8007652 <_free_r+0x22>
 80076ba:	bd38      	pop	{r3, r4, r5, pc}
 80076bc:	20001c28 	.word	0x20001c28

080076c0 <_init>:
 80076c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076c2:	bf00      	nop
 80076c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076c6:	bc08      	pop	{r3}
 80076c8:	469e      	mov	lr, r3
 80076ca:	4770      	bx	lr

080076cc <_fini>:
 80076cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ce:	bf00      	nop
 80076d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076d2:	bc08      	pop	{r3}
 80076d4:	469e      	mov	lr, r3
 80076d6:	4770      	bx	lr
