// Seed: 151511119
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_1 #(
    parameter id_5 = 32'd88
) (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2 _id_5
    , id_6,
    input tri0 id_3
);
  logic [id_5 : -1] id_7;
  module_0 modCall_1 (
      id_6,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
