
AVRASM ver. 2.2.8  C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\complete_build\complete_build\main.asm Sat Jan 06 15:15:43 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\complete_build\complete_build\main.asm(3): warning: Register r26 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 .def tocke_to_ascii_enice = r21
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def tocke_to_ascii_desetice = r22
                                 .def temp_reg = r26
                                 .def gumb_checker = r23
                                 .def random = r19
                                 .def gumb_stanje = r24
                                 .def sprememba_casa = r2
                                 .def stevilo_krtov = r3
                                 setup:
000000 ef04                      	ldi r16, 244
000001 2e20                      	mov r2, r16
000002 e01a                      	ldi r17, 10
000003 2e31                      	mov r3, r17
000004 ef0f                      	ldi r16, 0xff
000005 b904                      	out ddrb, r16
000006 b90a                      	out ddrd, r16
000007 9828                      	cbi portb, 0
000008 d49a                      	rcall inicializacija
000009 e0f0                      	ldi zh, high(load * 2)
00000a eae0                      	ldi zl, low(load * 2)
00000b 9822                      	cbi ddrb, 2
00000c 9823                      	cbi ddrb, 3
00000d 9824                      	cbi ddrb, 4
00000e 9825                      	cbi ddrb, 5
00000f 982a                      	cbi portb, 2
000010 982b                      	cbi portb, 3
000011 982c                      	cbi portb, 4
000012 982d                      	cbi portb, 5
                                 
                                 	.org 0x0050
                                 load:
000050 0103
000051 0204
000052 0403
000053 0301
000054 0402
000055 0301
000056 0402
000057 0301
000058 0102
000059 0104
00005a 0403
00005b 0103
00005c 0402
00005d 0103
00005e 0203
00005f 0103
000060 0302
000061 0104
000062 0203
000063 0301
000064 0402
000065 0301
000066 0302
000067 0301
000068 0204
000069 0103
00006a 0004                      	.db 3,1,4,2,3,4,1,3,2,4,1,3,2,4,1,3,2,1,4,1,3,4,3,1,2,4,3,1,3,2,3,1,2,3,4,1,3,2,1,3,2,4,1,3,2,3,1,3,4,2,3,1,4,0
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////// GLAVNI PROGRAM //////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 program:
00006b 940e 0151                 	call screen
00006d 940e 04e3                 	call delay_seconds
00006f 940e 00ec                 	call lcd_off
000071 940e 0079                 	call read
000073 940e 04e3                 	call delay_seconds
000075 940e 00ec                 	call lcd_off
000077 940c 006b                 	jmp program
                                 
                                 
                                 
                                 read:
000079 940c 007b                 	jmp read_r19
                                 	read_r19:
00007b 9135                      		lpm r19, z+
00007c 3030                      		cpi r19, 0
00007d f419                      		brne pick_random_krt
00007e 940e 00a4                 		call end_screen_loop
000080 9508                      		ret
                                 	pick_random_krt:
000081 3031                      		cpi r19, 1
000082 f129                      		breq krt1_ven_loop
000083 3032                      		cpi r19, 2
000084 f131                      		breq krt2_ven_loop
000085 3033                      		cpi r19, 3
000086 f139                      		breq krt3_ven_loop
000087 3034                      		cpi r19, 4
000088 f141                      		breq krt4_ven_loop
000089 9508                      		ret
                                 
                                 gumb_pritisk:
00008a 2f73                      	mov gumb_checker, r19
00008b 1778                      	cp gumb_checker, gumb_stanje
00008c f011                      	breq dodaj_tocke
00008d 940c 009b                 	jmp krt_narobe
                                 dodaj_tocke:
00008f 9543                      	inc r20
000090 940c 0092                 	jmp krt_pravilno
                                 krt_pravilno:
000092 3081                      	cpi gumb_stanje, 1
000093 f101                      	breq krt1_ven_pravilno_loop
000094 3082                      	cpi gumb_stanje, 2
000095 f129                      	breq krt2_ven_pravilno_loop
000096 3083                      	cpi gumb_stanje, 3
000097 f151                      	breq krt3_ven_pravilno_loop
000098 3084                      	cpi gumb_stanje, 4
000099 f179                      	breq krt4_ven_pravilno_loop	
00009a 9508                      	ret
                                 krt_narobe:
00009b 3081                      	cpi gumb_stanje, 1
00009c f199                      	breq krt1_ven_narobe_loop
00009d 3082                      	cpi gumb_stanje, 2
00009e f1c1                      	breq krt2_ven_narobe_loop
00009f 3083                      	cpi gumb_stanje, 3
0000a0 f109                      	breq krt3_ven_pravilno_loop
0000a1 3084                      	cpi gumb_stanje, 4
0000a2 f131                      	breq krt4_ven_pravilno_loop	
0000a3 9508                      	ret
                                 
                                 end_screen_loop:
0000a4 940e 00f0                 	call end_screen
0000a6 940c 00a4                 	jmp end_screen_loop
                                 
                                 krt1_ven_loop:
0000a8 940e 01a3                 	call krt1_ven
0000aa 9508                      	ret 
                                 krt2_ven_loop:
0000ab 940e 01ec                 	call krt2_ven
0000ad 9508                      	ret
                                 krt3_ven_loop:
0000ae 940e 0235                 	call krt3_ven
0000b0 9508                      	ret
                                 krt4_ven_loop:
0000b1 940e 027e                 	call krt4_ven
0000b3 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 krt1_ven_pravilno_loop:
0000b4 940e 03b5                 	call krt1_ven_pravilno
0000b6 940e 04e3                 	call delay_seconds
0000b8 940c 006b                 	jmp program
0000ba 9508                      	ret
                                 krt2_ven_pravilno_loop:
0000bb 940e 03e3                 	call krt2_ven_pravilno
0000bd 940e 04e3                 	call delay_seconds
0000bf 940c 006b                 	jmp program
0000c1 9508                      	ret
                                 krt3_ven_pravilno_loop:
0000c2 940e 041a                 	call krt3_ven_pravilno
0000c4 940e 04e3                 	call delay_seconds
0000c6 940c 006b                 	jmp program
0000c8 9508                      	ret
                                 krt4_ven_pravilno_loop:
0000c9 940e 045a                 	call krt4_ven_pravilno
0000cb 940e 04e3                 	call delay_seconds
0000cd 940c 006b                 	jmp program
0000cf 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 krt1_ven_narobe_loop:
0000d0 940e 02c7                 	call krt1_ven_narobe
0000d2 940e 04e3                 	call delay_seconds
0000d4 940c 006b                 	jmp program
0000d6 9508                      	ret
                                 krt2_ven_narobe_loop:
0000d7 940e 02f5                 	call krt2_ven_narobe
0000d9 940e 04e3                 	call delay_seconds
0000db 940c 006b                 	jmp program
0000dd 9508                      	ret
                                 krt3_ven_narobe_loop:
0000de 940e 032c                 	call krt3_ven_narobe
0000e0 940e 04e3                 	call delay_seconds
0000e2 940c 006b                 	jmp program
0000e4 9508                      	ret
                                 krt4_ven_narobe_loop:
0000e5 940e 036c                 	call krt4_ven_narobe
0000e7 940e 04e3                 	call delay_seconds
0000e9 940c 006b                 	jmp program
0000eb 9508                      	ret
                                 
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////// TUKAJ SO SLIKE KRTOV IN NJIHOVE FUNKCIJE ////////////////////////////////////////////////
                                 lcd_off:
0000ec e001                      	ldi   R16, 0x01         ;zbriemo LCD
0000ed d3c6                          rcall komanda           ;polemo komando
0000ee d3ef                          rcall delay_ms
0000ef 9508                      	ret
                                 
                                 end_screen:
0000f0 e200                      	LDI   R16, ' '
0000f1 d3d3                      	RCALL podatki          
0000f2 d3eb                          RCALL delay_ms
0000f3 e200                      	LDI   R16, ' '
0000f4 d3d0                      	RCALL podatki          
0000f5 d3e8                          RCALL delay_ms
0000f6 e200                      	LDI   R16, ' '
0000f7 d3cd                      	RCALL podatki          
0000f8 d3e5                          RCALL delay_ms
0000f9 e407                      	LDI   R16, 'G'
0000fa d3ca                      	RCALL podatki          
0000fb d3e2                          RCALL delay_ms
0000fc e401                      	LDI   R16, 'A'
0000fd d3c7                      	RCALL podatki          
0000fe d3df                          RCALL delay_ms
0000ff e40d                      	LDI   R16, 'M'
000100 d3c4                      	RCALL podatki          
000101 d3dc                          RCALL delay_ms
000102 e405                      	LDI   R16, 'E'
000103 d3c1                      	RCALL podatki          
000104 d3d9                          RCALL delay_ms
000105 e200                      	LDI   R16, ' '
000106 d3be                      	RCALL podatki          
000107 d3d6                          RCALL delay_ms
000108 e405                      	LDI   R16, 'E'
000109 d3bb                      	RCALL podatki          
00010a d3d3                          RCALL delay_ms
00010b e40e                      	LDI   R16, 'N'
00010c d3b8                      	RCALL podatki          
00010d d3d0                          RCALL delay_ms
00010e e404                      	LDI   R16, 'D'
00010f d3b5                      	RCALL podatki          
000110 d3cd                          RCALL delay_ms
000111 e405                      	LDI   R16, 'E'
000112 d3b2                      	RCALL podatki          
000113 d3ca                          RCALL delay_ms
000114 e404                      	LDI   R16, 'D'
000115 d3af                      	RCALL podatki          
000116 d3c7                          RCALL delay_ms
000117 e200                      	LDI   R16, ' '
000118 d3ac                      	RCALL podatki          
000119 d3c4                          RCALL delay_ms
00011a e200                      	LDI   R16, ' '
00011b d3a9                      	RCALL podatki          
00011c d3c1                          RCALL delay_ms
00011d e200                      	LDI   R16, ' '
00011e d3a6                      	RCALL podatki          
00011f d3be                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000120 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000121 d392                          RCALL komanda
000122 d3bb                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000123 e200                      	LDI   R16, ' '
000124 d3a0                      	RCALL podatki          
000125 d3b8                          RCALL delay_ms
000126 e709                      	LDI   R16, 'y'
000127 d39d                      	RCALL podatki          
000128 d3b5                          RCALL delay_ms
000129 e60f                      	LDI   R16, 'o'
00012a d39a                      	RCALL podatki          
00012b d3b2                          RCALL delay_ms
00012c e705                      	LDI   R16, 'u'
00012d d397                      	RCALL podatki          
00012e d3af                          RCALL delay_ms
00012f e702                      	LDI   R16, 'r'
000130 d394                      	RCALL podatki          
000131 d3ac                          RCALL delay_ms
000132 e200                      	LDI   R16, ' '
000133 d391                      	RCALL podatki          
000134 d3a9                          RCALL delay_ms
000135 e703                      	LDI   R16, 's'
000136 d38e                      	RCALL podatki          
000137 d3a6                          RCALL delay_ms
000138 e603                      	LDI   R16, 'c'
000139 d38b                      	RCALL podatki          
00013a d3a3                          RCALL delay_ms
00013b e60f                      	LDI   R16, 'o'
00013c d388                      	RCALL podatki          
00013d d3a0                          RCALL delay_ms
00013e e702                      	LDI   R16, 'r'
00013f d385                      	RCALL podatki          
000140 d39d                          RCALL delay_ms
000141 e605                      	LDI   R16, 'e'
000142 d382                      	RCALL podatki          
000143 d39a                          RCALL delay_ms
000144 e30a                      	LDI   R16, ':'
000145 d37f                      	RCALL podatki          
000146 d397                          RCALL delay_ms
000147 e200                      	LDI   R16, ' '
000148 d37c                      	RCALL podatki          
000149 d394                          RCALL delay_ms
00014a e708                      	LDI   R16, 'x'
00014b d379                      	RCALL podatki          
00014c d391                          RCALL delay_ms
00014d e708                      	LDI   R16, 'x'
00014e d376                      	RCALL podatki          
00014f d38e                          RCALL delay_ms
000150 9508                      	ret
                                 
                                 screen:
000151 e200                      	LDI   R16, ' '
000152 d372                      	RCALL podatki          
000153 d38a                          RCALL delay_ms
000154 e200                      	LDI   R16, ' '
000155 d36f                      	RCALL podatki          
000156 d387                          RCALL delay_ms
000157 e200                      	LDI   R16, ' '
000158 d36c                      	RCALL podatki          
000159 d384                          RCALL delay_ms
00015a e200                      	LDI   R16, ' '
00015b d369                      	RCALL podatki          
00015c d381                          RCALL delay_ms
00015d e200                      	LDI   R16, ' '
00015e d366                      	RCALL podatki          
00015f d37e                          RCALL delay_ms
000160 e200                      	LDI   R16, ' '
000161 d363                      	RCALL podatki          
000162 d37b                          RCALL delay_ms
000163 e200                      	LDI   R16, ' '
000164 d360                      	RCALL podatki          
000165 d378                          RCALL delay_ms
000166 e200                      	LDI   R16, ' '
000167 d35d                      	RCALL podatki          
000168 d375                          RCALL delay_ms
000169 e200                      	LDI   R16, ' '
00016a d35a                      	RCALL podatki          
00016b d372                          RCALL delay_ms
00016c e200                      	LDI   R16, ' '
00016d d357                      	RCALL podatki          
00016e d36f                          RCALL delay_ms
00016f e200                      	LDI   R16, ' '
000170 d354                      	RCALL podatki          
000171 d36c                          RCALL delay_ms
000172 e200                      	LDI   R16, ' '
000173 d351                      	RCALL podatki          
000174 d369                          RCALL delay_ms
000175 e200                      	LDI   R16, ' '
000176 d34e                      	RCALL podatki          
000177 d366                          RCALL delay_ms
000178 e200                      	LDI   R16, ' '
000179 d34b                      	RCALL podatki          
00017a d363                          RCALL delay_ms
00017b e200                      	LDI   R16, ' '
00017c d348                      	RCALL podatki          
00017d d360                          RCALL delay_ms
00017e e200                      	LDI   R16, ' '
00017f d345                      	RCALL podatki          
000180 d35d                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000181 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000182 d331                          RCALL komanda
000183 d35a                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000184 e505                      	LDI   R16, 'U'
000185 d33f                      	RCALL podatki          
000186 d357                          RCALL delay_ms
000187 e200                      	LDI   R16, ' '
000188 d33c                      	RCALL podatki          
000189 d354                          RCALL delay_ms
00018a e200                      	LDI   R16, ' '
00018b d339                      	RCALL podatki          
00018c d351                          RCALL delay_ms
00018d e505                      	LDI   R16, 'U'
00018e d336                      	RCALL podatki          
00018f d34e                          RCALL delay_ms
000190 e200                      	LDI   R16, ' '
000191 d333                      	RCALL podatki          
000192 d34b                          RCALL delay_ms
000193 e200                      	LDI   R16, ' '
000194 d330                      	RCALL podatki          
000195 d348                          RCALL delay_ms
000196 e505                      	LDI   R16, 'U'
000197 d32d                      	RCALL podatki          
000198 d345                          RCALL delay_ms
000199 e200                      	LDI   R16, ' '
00019a d32a                      	RCALL podatki          
00019b d342                          RCALL delay_ms
00019c e200                      	LDI   R16, ' '
00019d d327                      	RCALL podatki          
00019e d33f                          RCALL delay_ms
00019f e505                      	LDI   R16, 'U'
0001a0 d324                      	RCALL podatki          
0001a1 d33c                          RCALL delay_ms
0001a2 9508                      	ret
                                 
                                 krt1_ven:
0001a3 e300                      	LDI   R16, '0'
0001a4 d320                      	RCALL podatki          
0001a5 d338                          RCALL delay_ms
0001a6 e200                      	LDI   R16, ' '
0001a7 d31d                      	RCALL podatki          
0001a8 d335                          RCALL delay_ms
0001a9 e200                      	LDI   R16, ' '
0001aa d31a                      	RCALL podatki          
0001ab d332                          RCALL delay_ms
0001ac e200                      	LDI   R16, ' '
0001ad d317                      	RCALL podatki          
0001ae d32f                          RCALL delay_ms
0001af e200                      	LDI   R16, ' '
0001b0 d314                      	RCALL podatki          
0001b1 d32c                          RCALL delay_ms
0001b2 e200                      	LDI   R16, ' '
0001b3 d311                      	RCALL podatki          
0001b4 d329                          RCALL delay_ms
0001b5 e200                      	LDI   R16, ' '
0001b6 d30e                      	RCALL podatki          
0001b7 d326                          RCALL delay_ms
0001b8 e200                      	LDI   R16, ' '
0001b9 d30b                      	RCALL podatki          
0001ba d323                          RCALL delay_ms
0001bb e200                      	LDI   R16, ' '
0001bc d308                      	RCALL podatki          
0001bd d320                          RCALL delay_ms
0001be e200                      	LDI   R16, ' '
0001bf d305                      	RCALL podatki          
0001c0 d31d                          RCALL delay_ms
                                 	////////////////////////////////////
0001c1 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0001c2 d2f1                          RCALL komanda
0001c3 d31a                          RCALL delay_ms
                                 	///////////////////////////////////
0001c4 e505                      	LDI   R16, 'U'
0001c5 d2ff                      	RCALL podatki          
0001c6 d317                          RCALL delay_ms
0001c7 e200                      	LDI   R16, ' '
0001c8 d2fc                      	RCALL podatki          
0001c9 d314                          RCALL delay_ms
0001ca e200                      	LDI   R16, ' '
0001cb d2f9                      	RCALL podatki          
0001cc d311                          RCALL delay_ms
0001cd e505                      	LDI   R16, 'U'
0001ce d2f6                      	RCALL podatki          
0001cf d30e                          RCALL delay_ms
0001d0 e200                      	LDI   R16, ' '
0001d1 d2f3                      	RCALL podatki          
0001d2 d30b                          RCALL delay_ms
0001d3 e200                      	LDI   R16, ' '
0001d4 d2f0                      	RCALL podatki          
0001d5 d308                          RCALL delay_ms
0001d6 e505                      	LDI   R16, 'U'
0001d7 d2ed                      	RCALL podatki          
0001d8 d305                          RCALL delay_ms
0001d9 e200                      	LDI   R16, ' '
0001da d2ea                      	RCALL podatki          
0001db d302                          RCALL delay_ms
0001dc e200                      	LDI   R16, ' '
0001dd d2e7                      	RCALL podatki          
0001de d2ff                          RCALL delay_ms
0001df e505                      	LDI   R16, 'U'
0001e0 d2e4                      	RCALL podatki          
0001e1 d2fc                          RCALL delay_ms
0001e2 e200                      	LDI   R16, ' '
0001e3 d2e1                      	RCALL podatki          
0001e4 d2f9                          RCALL delay_ms
0001e5 e200                      	LDI   R16, ' '
0001e6 d2de                      	RCALL podatki          
0001e7 d2f6                          RCALL delay_ms
0001e8 e200                      	LDI   R16, ' '
0001e9 d2db                      	RCALL podatki          
0001ea d2f3                          RCALL delay_ms
0001eb 9508                      	ret
                                 
                                 krt2_ven:
0001ec e200                      	LDI   R16, ' '
0001ed d2d7                      	RCALL podatki          
0001ee d2ef                          RCALL delay_ms
0001ef e200                      	LDI   R16, ' '
0001f0 d2d4                      	RCALL podatki          
0001f1 d2ec                          RCALL delay_ms
0001f2 e200                      	LDI   R16, ' '
0001f3 d2d1                      	RCALL podatki          
0001f4 d2e9                          RCALL delay_ms
0001f5 e300                      	LDI   R16, '0'
0001f6 d2ce                      	RCALL podatki          
0001f7 d2e6                          RCALL delay_ms
0001f8 e200                      	LDI   R16, ' '
0001f9 d2cb                      	RCALL podatki          
0001fa d2e3                          RCALL delay_ms
0001fb e200                      	LDI   R16, ' '
0001fc d2c8                      	RCALL podatki          
0001fd d2e0                          RCALL delay_ms
0001fe e200                      	LDI   R16, ' '
0001ff d2c5                      	RCALL podatki          
000200 d2dd                          RCALL delay_ms
000201 e200                      	LDI   R16, ' '
000202 d2c2                      	RCALL podatki          
000203 d2da                          RCALL delay_ms
000204 e200                      	LDI   R16, ' '
000205 d2bf                      	RCALL podatki          
000206 d2d7                          RCALL delay_ms
000207 e200                      	LDI   R16, ' '
000208 d2bc                      	RCALL podatki          
000209 d2d4                          RCALL delay_ms
                                 	////////////////////////////////////
00020a ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00020b d2a8                          RCALL komanda
00020c d2d1                          RCALL delay_ms
                                 	///////////////////////////////////
00020d e505                      	LDI   R16, 'U'
00020e d2b6                      	RCALL podatki          
00020f d2ce                          RCALL delay_ms
000210 e200                      	LDI   R16, ' '
000211 d2b3                      	RCALL podatki          
000212 d2cb                          RCALL delay_ms
000213 e200                      	LDI   R16, ' '
000214 d2b0                      	RCALL podatki          
000215 d2c8                          RCALL delay_ms
000216 e505                      	LDI   R16, 'U'
000217 d2ad                      	RCALL podatki          
000218 d2c5                          RCALL delay_ms
000219 e200                      	LDI   R16, ' '
00021a d2aa                      	RCALL podatki          
00021b d2c2                          RCALL delay_ms
00021c e200                      	LDI   R16, ' '
00021d d2a7                      	RCALL podatki          
00021e d2bf                          RCALL delay_ms
00021f e505                      	LDI   R16, 'U'
000220 d2a4                      	RCALL podatki          
000221 d2bc                          RCALL delay_ms
000222 e200                      	LDI   R16, ' '
000223 d2a1                      	RCALL podatki          
000224 d2b9                          RCALL delay_ms
000225 e200                      	LDI   R16, ' '
000226 d29e                      	RCALL podatki          
000227 d2b6                          RCALL delay_ms
000228 e505                      	LDI   R16, 'U'
000229 d29b                      	RCALL podatki          
00022a d2b3                          RCALL delay_ms
00022b e200                      	LDI   R16, ' '
00022c d298                      	RCALL podatki          
00022d d2b0                          RCALL delay_ms
00022e e200                      	LDI   R16, ' '
00022f d295                      	RCALL podatki          
000230 d2ad                          RCALL delay_ms
000231 e200                      	LDI   R16, ' '
000232 d292                      	RCALL podatki          
000233 d2aa                          RCALL delay_ms
000234 9508                      	ret
                                 
                                 krt3_ven:
000235 e200                      	LDI   R16, ' '
000236 d28e                      	RCALL podatki          
000237 d2a6                          RCALL delay_ms
000238 e200                      	LDI   R16, ' '
000239 d28b                      	RCALL podatki          
00023a d2a3                          RCALL delay_ms
00023b e200                      	LDI   R16, ' '
00023c d288                      	RCALL podatki          
00023d d2a0                          RCALL delay_ms
00023e e200                      	LDI   R16, ' '
00023f d285                      	RCALL podatki          
000240 d29d                          RCALL delay_ms
000241 e200                      	LDI   R16, ' '
000242 d282                      	RCALL podatki          
000243 d29a                          RCALL delay_ms
000244 e200                      	LDI   R16, ' '
000245 d27f                      	RCALL podatki          
000246 d297                          RCALL delay_ms
000247 e300                      	LDI   R16, '0'
000248 d27c                      	RCALL podatki          
000249 d294                          RCALL delay_ms
00024a e200                      	LDI   R16, ' '
00024b d279                      	RCALL podatki          
00024c d291                          RCALL delay_ms
00024d e200                      	LDI   R16, ' '
00024e d276                      	RCALL podatki          
00024f d28e                          RCALL delay_ms
000250 e200                      	LDI   R16, ' '
000251 d273                      	RCALL podatki          
000252 d28b                          RCALL delay_ms
                                 	////////////////////////////////////
000253 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000254 d25f                          RCALL komanda
000255 d288                          RCALL delay_ms
                                 	///////////////////////////////////
000256 e505                      	LDI   R16, 'U'
000257 d26d                      	RCALL podatki          
000258 d285                          RCALL delay_ms
000259 e200                      	LDI   R16, ' '
00025a d26a                      	RCALL podatki          
00025b d282                          RCALL delay_ms
00025c e200                      	LDI   R16, ' '
00025d d267                      	RCALL podatki          
00025e d27f                          RCALL delay_ms
00025f e505                      	LDI   R16, 'U'
000260 d264                      	RCALL podatki          
000261 d27c                          RCALL delay_ms
000262 e200                      	LDI   R16, ' '
000263 d261                      	RCALL podatki          
000264 d279                          RCALL delay_ms
000265 e200                      	LDI   R16, ' '
000266 d25e                      	RCALL podatki          
000267 d276                          RCALL delay_ms
000268 e505                      	LDI   R16, 'U'
000269 d25b                      	RCALL podatki          
00026a d273                          RCALL delay_ms
00026b e200                      	LDI   R16, ' '
00026c d258                      	RCALL podatki          
00026d d270                          RCALL delay_ms
00026e e200                      	LDI   R16, ' '
00026f d255                      	RCALL podatki          
000270 d26d                          RCALL delay_ms
000271 e505                      	LDI   R16, 'U'
000272 d252                      	RCALL podatki          
000273 d26a                          RCALL delay_ms
000274 e200                      	LDI   R16, ' '
000275 d24f                      	RCALL podatki          
000276 d267                          RCALL delay_ms
000277 e200                      	LDI   R16, ' '
000278 d24c                      	RCALL podatki          
000279 d264                          RCALL delay_ms
00027a e200                      	LDI   R16, ' '
00027b d249                      	RCALL podatki          
00027c d261                          RCALL delay_ms
00027d 9508                      	ret
                                 
                                 krt4_ven:
00027e e200                      	LDI   R16, ' '
00027f d245                      	RCALL podatki          
000280 d25d                          RCALL delay_ms
000281 e200                      	LDI   R16, ' '
000282 d242                      	RCALL podatki          
000283 d25a                          RCALL delay_ms
000284 e200                      	LDI   R16, ' '
000285 d23f                      	RCALL podatki          
000286 d257                          RCALL delay_ms
000287 e200                      	LDI   R16, ' '
000288 d23c                      	RCALL podatki          
000289 d254                          RCALL delay_ms
00028a e200                      	LDI   R16, ' '
00028b d239                      	RCALL podatki          
00028c d251                          RCALL delay_ms
00028d e200                      	LDI   R16, ' '
00028e d236                      	RCALL podatki          
00028f d24e                          RCALL delay_ms
000290 e200                      	LDI   R16, ' '
000291 d233                      	RCALL podatki          
000292 d24b                          RCALL delay_ms
000293 e200                      	LDI   R16, ' '
000294 d230                      	RCALL podatki          
000295 d248                          RCALL delay_ms
000296 e200                      	LDI   R16, ' '
000297 d22d                      	RCALL podatki          
000298 d245                          RCALL delay_ms
000299 e300                      	LDI   R16, '0'
00029a d22a                      	RCALL podatki          
00029b d242                          RCALL delay_ms
                                 	////////////////////////////////////
00029c ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00029d d216                          RCALL komanda
00029e d23f                          RCALL delay_ms
                                 	///////////////////////////////////
00029f e505                      	LDI   R16, 'U'
0002a0 d224                      	RCALL podatki          
0002a1 d23c                          RCALL delay_ms
0002a2 e200                      	LDI   R16, ' '
0002a3 d221                      	RCALL podatki          
0002a4 d239                          RCALL delay_ms
0002a5 e200                      	LDI   R16, ' '
0002a6 d21e                      	RCALL podatki          
0002a7 d236                          RCALL delay_ms
0002a8 e505                      	LDI   R16, 'U'
0002a9 d21b                      	RCALL podatki          
0002aa d233                          RCALL delay_ms
0002ab e200                      	LDI   R16, ' '
0002ac d218                      	RCALL podatki          
0002ad d230                          RCALL delay_ms
0002ae e200                      	LDI   R16, ' '
0002af d215                      	RCALL podatki          
0002b0 d22d                          RCALL delay_ms
0002b1 e505                      	LDI   R16, 'U'
0002b2 d212                      	RCALL podatki          
0002b3 d22a                          RCALL delay_ms
0002b4 e200                      	LDI   R16, ' '
0002b5 d20f                      	RCALL podatki          
0002b6 d227                          RCALL delay_ms
0002b7 e200                      	LDI   R16, ' '
0002b8 d20c                      	RCALL podatki          
0002b9 d224                          RCALL delay_ms
0002ba e505                      	LDI   R16, 'U'
0002bb d209                      	RCALL podatki          
0002bc d221                          RCALL delay_ms
0002bd e200                      	LDI   R16, ' '
0002be d206                      	RCALL podatki          
0002bf d21e                          RCALL delay_ms
0002c0 e200                      	LDI   R16, ' '
0002c1 d203                      	RCALL podatki          
0002c2 d21b                          RCALL delay_ms
0002c3 e200                      	LDI   R16, ' '
0002c4 d200                      	RCALL podatki          
0002c5 d218                          RCALL delay_ms
0002c6 9508                      	ret
                                 
                                 	krt1_ven_narobe:
0002c7 e508                      	LDI   R16, 'X'
0002c8 d1fc                      	RCALL podatki          
0002c9 d214                          RCALL delay_ms
                                 	////////////////////////////////////
0002ca ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0002cb d1e8                          RCALL komanda
0002cc d211                          RCALL delay_ms
                                 	///////////////////////////////////
0002cd e505                      	LDI   R16, 'U'
0002ce d1f6                      	RCALL podatki          
0002cf d20e                          RCALL delay_ms
0002d0 e200                      	LDI   R16, ' '
0002d1 d1f3                      	RCALL podatki          
0002d2 d20b                          RCALL delay_ms
0002d3 e200                      	LDI   R16, ' '
0002d4 d1f0                      	RCALL podatki          
0002d5 d208                          RCALL delay_ms
0002d6 e505                      	LDI   R16, 'U'
0002d7 d1ed                      	RCALL podatki          
0002d8 d205                          RCALL delay_ms
0002d9 e200                      	LDI   R16, ' '
0002da d1ea                      	RCALL podatki          
0002db d202                          RCALL delay_ms
0002dc e200                      	LDI   R16, ' '
0002dd d1e7                      	RCALL podatki          
0002de d1ff                          RCALL delay_ms
0002df e505                      	LDI   R16, 'U'
0002e0 d1e4                      	RCALL podatki          
0002e1 d1fc                          RCALL delay_ms
0002e2 e200                      	LDI   R16, ' '
0002e3 d1e1                      	RCALL podatki          
0002e4 d1f9                          RCALL delay_ms
0002e5 e200                      	LDI   R16, ' '
0002e6 d1de                      	RCALL podatki          
0002e7 d1f6                          RCALL delay_ms
0002e8 e505                      	LDI   R16, 'U'
0002e9 d1db                      	RCALL podatki          
0002ea d1f3                          RCALL delay_ms
0002eb e200                      	LDI   R16, ' '
0002ec d1d8                      	RCALL podatki          
0002ed d1f0                          RCALL delay_ms
0002ee e200                      	LDI   R16, ' '
0002ef d1d5                      	RCALL podatki          
0002f0 d1ed                          RCALL delay_ms
0002f1 e200                      	LDI   R16, ' '
0002f2 d1d2                      	RCALL podatki          
0002f3 d1ea                          RCALL delay_ms
0002f4 9508                      	ret
                                 
                                 krt2_ven_narobe:
0002f5 e200                      	LDI   R16, ' '
0002f6 d1ce                      	RCALL podatki          
0002f7 d1e6                          RCALL delay_ms
0002f8 e200                      	LDI   R16, ' '
0002f9 d1cb                      	RCALL podatki          
0002fa d1e3                          RCALL delay_ms
0002fb e200                      	LDI   R16, ' '
0002fc d1c8                      	RCALL podatki          
0002fd d1e0                          RCALL delay_ms
0002fe e508                      	LDI   R16, 'X'
0002ff d1c5                      	RCALL podatki          
000300 d1dd                          RCALL delay_ms
                                 	////////////////////////////////////
000301 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000302 d1b1                          RCALL komanda
000303 d1da                          RCALL delay_ms
                                 	///////////////////////////////////
000304 e505                      	LDI   R16, 'U'
000305 d1bf                      	RCALL podatki          
000306 d1d7                          RCALL delay_ms
000307 e200                      	LDI   R16, ' '
000308 d1bc                      	RCALL podatki          
000309 d1d4                          RCALL delay_ms
00030a e200                      	LDI   R16, ' '
00030b d1b9                      	RCALL podatki          
00030c d1d1                          RCALL delay_ms
00030d e505                      	LDI   R16, 'U'
00030e d1b6                      	RCALL podatki          
00030f d1ce                          RCALL delay_ms
000310 e200                      	LDI   R16, ' '
000311 d1b3                      	RCALL podatki          
000312 d1cb                          RCALL delay_ms
000313 e200                      	LDI   R16, ' '
000314 d1b0                      	RCALL podatki          
000315 d1c8                          RCALL delay_ms
000316 e505                      	LDI   R16, 'U'
000317 d1ad                      	RCALL podatki          
000318 d1c5                          RCALL delay_ms
000319 e200                      	LDI   R16, ' '
00031a d1aa                      	RCALL podatki          
00031b d1c2                          RCALL delay_ms
00031c e200                      	LDI   R16, ' '
00031d d1a7                      	RCALL podatki          
00031e d1bf                          RCALL delay_ms
00031f e505                      	LDI   R16, 'U'
000320 d1a4                      	RCALL podatki          
000321 d1bc                          RCALL delay_ms
000322 e200                      	LDI   R16, ' '
000323 d1a1                      	RCALL podatki          
000324 d1b9                          RCALL delay_ms
000325 e200                      	LDI   R16, ' '
000326 d19e                      	RCALL podatki          
000327 d1b6                          RCALL delay_ms
000328 e200                      	LDI   R16, ' '
000329 d19b                      	RCALL podatki          
00032a d1b3                          RCALL delay_ms
00032b 9508                      	ret
                                 
                                 krt3_ven_narobe:
00032c e200                      	LDI   R16, ' '
00032d d197                      	RCALL podatki          
00032e d1af                          RCALL delay_ms
00032f e200                      	LDI   R16, ' '
000330 d194                      	RCALL podatki          
000331 d1ac                          RCALL delay_ms
000332 e200                      	LDI   R16, ' '
000333 d191                      	RCALL podatki          
000334 d1a9                          RCALL delay_ms
000335 e200                      	LDI   R16, ' '
000336 d18e                      	RCALL podatki          
000337 d1a6                          RCALL delay_ms
000338 e200                      	LDI   R16, ' '
000339 d18b                      	RCALL podatki          
00033a d1a3                          RCALL delay_ms
00033b e200                      	LDI   R16, ' '
00033c d188                      	RCALL podatki          
00033d d1a0                          RCALL delay_ms
00033e e508                      	LDI   R16, 'X'
00033f d185                      	RCALL podatki          
000340 d19d                          RCALL delay_ms
                                 	////////////////////////////////////
000341 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000342 d171                          RCALL komanda
000343 d19a                          RCALL delay_ms
                                 	///////////////////////////////////
000344 e505                      	LDI   R16, 'U'
000345 d17f                      	RCALL podatki          
000346 d197                          RCALL delay_ms
000347 e200                      	LDI   R16, ' '
000348 d17c                      	RCALL podatki          
000349 d194                          RCALL delay_ms
00034a e200                      	LDI   R16, ' '
00034b d179                      	RCALL podatki          
00034c d191                          RCALL delay_ms
00034d e505                      	LDI   R16, 'U'
00034e d176                      	RCALL podatki          
00034f d18e                          RCALL delay_ms
000350 e200                      	LDI   R16, ' '
000351 d173                      	RCALL podatki          
000352 d18b                          RCALL delay_ms
000353 e200                      	LDI   R16, ' '
000354 d170                      	RCALL podatki          
000355 d188                          RCALL delay_ms
000356 e505                      	LDI   R16, 'U'
000357 d16d                      	RCALL podatki          
000358 d185                          RCALL delay_ms
000359 e200                      	LDI   R16, ' '
00035a d16a                      	RCALL podatki          
00035b d182                          RCALL delay_ms
00035c e200                      	LDI   R16, ' '
00035d d167                      	RCALL podatki          
00035e d17f                          RCALL delay_ms
00035f e505                      	LDI   R16, 'U'
000360 d164                      	RCALL podatki          
000361 d17c                          RCALL delay_ms
000362 e200                      	LDI   R16, ' '
000363 d161                      	RCALL podatki          
000364 d179                          RCALL delay_ms
000365 e200                      	LDI   R16, ' '
000366 d15e                      	RCALL podatki          
000367 d176                          RCALL delay_ms
000368 e200                      	LDI   R16, ' '
000369 d15b                      	RCALL podatki          
00036a d173                          RCALL delay_ms
00036b 9508                      	ret
                                 
                                 krt4_ven_narobe:
00036c e200                      	LDI   R16, ' '
00036d d157                      	RCALL podatki          
00036e d16f                          RCALL delay_ms
00036f e200                      	LDI   R16, ' '
000370 d154                      	RCALL podatki          
000371 d16c                          RCALL delay_ms
000372 e200                      	LDI   R16, ' '
000373 d151                      	RCALL podatki          
000374 d169                          RCALL delay_ms
000375 e200                      	LDI   R16, ' '
000376 d14e                      	RCALL podatki          
000377 d166                          RCALL delay_ms
000378 e200                      	LDI   R16, ' '
000379 d14b                      	RCALL podatki          
00037a d163                          RCALL delay_ms
00037b e200                      	LDI   R16, ' '
00037c d148                      	RCALL podatki          
00037d d160                          RCALL delay_ms
00037e e200                      	LDI   R16, ' '
00037f d145                      	RCALL podatki          
000380 d15d                          RCALL delay_ms
000381 e200                      	LDI   R16, ' '
000382 d142                      	RCALL podatki          
000383 d15a                          RCALL delay_ms
000384 e200                      	LDI   R16, ' '
000385 d13f                      	RCALL podatki          
000386 d157                          RCALL delay_ms
000387 e508                      	LDI   R16, 'X'
000388 d13c                      	RCALL podatki          
000389 d154                          RCALL delay_ms
                                 	////////////////////////////////////
00038a ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00038b d128                          RCALL komanda
00038c d151                          RCALL delay_ms
                                 	///////////////////////////////////
00038d e505                      	LDI   R16, 'U'
00038e d136                      	RCALL podatki          
00038f d14e                          RCALL delay_ms
000390 e200                      	LDI   R16, ' '
000391 d133                      	RCALL podatki          
000392 d14b                          RCALL delay_ms
000393 e200                      	LDI   R16, ' '
000394 d130                      	RCALL podatki          
000395 d148                          RCALL delay_ms
000396 e505                      	LDI   R16, 'U'
000397 d12d                      	RCALL podatki          
000398 d145                          RCALL delay_ms
000399 e200                      	LDI   R16, ' '
00039a d12a                      	RCALL podatki          
00039b d142                          RCALL delay_ms
00039c e200                      	LDI   R16, ' '
00039d d127                      	RCALL podatki          
00039e d13f                          RCALL delay_ms
00039f e505                      	LDI   R16, 'U'
0003a0 d124                      	RCALL podatki          
0003a1 d13c                          RCALL delay_ms
0003a2 e200                      	LDI   R16, ' '
0003a3 d121                      	RCALL podatki          
0003a4 d139                          RCALL delay_ms
0003a5 e200                      	LDI   R16, ' '
0003a6 d11e                      	RCALL podatki          
0003a7 d136                          RCALL delay_ms
0003a8 e505                      	LDI   R16, 'U'
0003a9 d11b                      	RCALL podatki          
0003aa d133                          RCALL delay_ms
0003ab e200                      	LDI   R16, ' '
0003ac d118                      	RCALL podatki          
0003ad d130                          RCALL delay_ms
0003ae e200                      	LDI   R16, ' '
0003af d115                      	RCALL podatki          
0003b0 d12d                          RCALL delay_ms
0003b1 e200                      	LDI   R16, ' '
0003b2 d112                      	RCALL podatki          
0003b3 d12a                          RCALL delay_ms
0003b4 9508                      	ret
                                 
                                 krt1_ven_pravilno:
0003b5 ef0f                      	LDI   R16, 0b1111_1111
0003b6 d10e                      	RCALL podatki          
0003b7 d126                          RCALL delay_ms
                                 	////////////////////////////////////
0003b8 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0003b9 d0fa                          RCALL komanda
0003ba d123                          RCALL delay_ms
                                 	///////////////////////////////////
0003bb e505                      	LDI   R16, 'U'
0003bc d108                      	RCALL podatki          
0003bd d120                          RCALL delay_ms
0003be e200                      	LDI   R16, ' '
0003bf d105                      	RCALL podatki          
0003c0 d11d                          RCALL delay_ms
0003c1 e200                      	LDI   R16, ' '
0003c2 d102                      	RCALL podatki          
0003c3 d11a                          RCALL delay_ms
0003c4 e505                      	LDI   R16, 'U'
0003c5 d0ff                      	RCALL podatki          
0003c6 d117                          RCALL delay_ms
0003c7 e200                      	LDI   R16, ' '
0003c8 d0fc                      	RCALL podatki          
0003c9 d114                          RCALL delay_ms
0003ca e200                      	LDI   R16, ' '
0003cb d0f9                      	RCALL podatki          
0003cc d111                          RCALL delay_ms
0003cd e505                      	LDI   R16, 'U'
0003ce d0f6                      	RCALL podatki          
0003cf d10e                          RCALL delay_ms
0003d0 e200                      	LDI   R16, ' '
0003d1 d0f3                      	RCALL podatki          
0003d2 d10b                          RCALL delay_ms
0003d3 e200                      	LDI   R16, ' '
0003d4 d0f0                      	RCALL podatki          
0003d5 d108                          RCALL delay_ms
0003d6 e505                      	LDI   R16, 'U'
0003d7 d0ed                      	RCALL podatki          
0003d8 d105                          RCALL delay_ms
0003d9 e200                      	LDI   R16, ' '
0003da d0ea                      	RCALL podatki          
0003db d102                          RCALL delay_ms
0003dc e200                      	LDI   R16, ' '
0003dd d0e7                      	RCALL podatki          
0003de d0ff                          RCALL delay_ms
0003df e200                      	LDI   R16, ' '
0003e0 d0e4                      	RCALL podatki          
0003e1 d0fc                          RCALL delay_ms
0003e2 9508                      	ret
                                 
                                 krt2_ven_pravilno:
0003e3 e200                      	LDI   R16, ' '
0003e4 d0e0                      	RCALL podatki          
0003e5 d0f8                          RCALL delay_ms
0003e6 e200                      	LDI   R16, ' '
0003e7 d0dd                      	RCALL podatki          
0003e8 d0f5                          RCALL delay_ms
0003e9 e200                      	LDI   R16, ' '
0003ea d0da                      	RCALL podatki          
0003eb d0f2                          RCALL delay_ms
0003ec ef0f                      	LDI   R16, 0b1111_1111
0003ed d0d7                      	RCALL podatki          
0003ee d0ef                          RCALL delay_ms
                                 	////////////////////////////////////
0003ef ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0003f0 d0c3                          RCALL komanda
0003f1 d0ec                          RCALL delay_ms
                                 	///////////////////////////////////
0003f2 e505                      	LDI   R16, 'U'
0003f3 d0d1                      	RCALL podatki          
0003f4 d0e9                          RCALL delay_ms
0003f5 e200                      	LDI   R16, ' '
0003f6 d0ce                      	RCALL podatki          
0003f7 d0e6                          RCALL delay_ms
0003f8 e200                      	LDI   R16, ' '
0003f9 d0cb                      	RCALL podatki          
0003fa d0e3                          RCALL delay_ms
0003fb e505                      	LDI   R16, 'U'
0003fc d0c8                      	RCALL podatki          
0003fd d0e0                          RCALL delay_ms
0003fe e200                      	LDI   R16, ' '
0003ff d0c5                      	RCALL podatki          
000400 d0dd                          RCALL delay_ms
000401 e200                      	LDI   R16, ' '
000402 d0c2                      	RCALL podatki          
000403 d0da                          RCALL delay_ms
000404 e505                      	LDI   R16, 'U'
000405 d0bf                      	RCALL podatki          
000406 d0d7                          RCALL delay_ms
000407 e200                      	LDI   R16, ' '
000408 d0bc                      	RCALL podatki          
000409 d0d4                          RCALL delay_ms
00040a e200                      	LDI   R16, ' '
00040b d0b9                      	RCALL podatki          
00040c d0d1                          RCALL delay_ms
00040d e505                      	LDI   R16, 'U'
00040e d0b6                      	RCALL podatki          
00040f d0ce                          RCALL delay_ms
000410 e200                      	LDI   R16, ' '
000411 d0b3                      	RCALL podatki          
000412 d0cb                          RCALL delay_ms
000413 e200                      	LDI   R16, ' '
000414 d0b0                      	RCALL podatki          
000415 d0c8                          RCALL delay_ms
000416 e200                      	LDI   R16, ' '
000417 d0ad                      	RCALL podatki          
000418 d0c5                          RCALL delay_ms
000419 9508                      	ret
                                 
                                 krt3_ven_pravilno:
00041a e200                      	LDI   R16, ' '
00041b d0a9                      	RCALL podatki          
00041c d0c1                          RCALL delay_ms
00041d e200                      	LDI   R16, ' '
00041e d0a6                      	RCALL podatki          
00041f d0be                          RCALL delay_ms
000420 e200                      	LDI   R16, ' '
000421 d0a3                      	RCALL podatki          
000422 d0bb                          RCALL delay_ms
000423 e200                      	LDI   R16, ' '
000424 d0a0                      	RCALL podatki          
000425 d0b8                          RCALL delay_ms
000426 e200                      	LDI   R16, ' '
000427 d09d                      	RCALL podatki          
000428 d0b5                          RCALL delay_ms
000429 e200                      	LDI   R16, ' '
00042a d09a                      	RCALL podatki          
00042b d0b2                          RCALL delay_ms
00042c ef0f                      	LDI   R16, 0b1111_1111
00042d d097                      	RCALL podatki          
00042e d0af                          RCALL delay_ms
                                 	////////////////////////////////////
00042f ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000430 d083                          RCALL komanda
000431 d0ac                          RCALL delay_ms
                                 	///////////////////////////////////
000432 e505                      	LDI   R16, 'U'
000433 d091                      	RCALL podatki          
000434 d0a9                          RCALL delay_ms
000435 e200                      	LDI   R16, ' '
000436 d08e                      	RCALL podatki          
000437 d0a6                          RCALL delay_ms
000438 e200                      	LDI   R16, ' '
000439 d08b                      	RCALL podatki          
00043a d0a3                          RCALL delay_ms
00043b e505                      	LDI   R16, 'U'
00043c d088                      	RCALL podatki          
00043d d0a0                          RCALL delay_ms
00043e e200                      	LDI   R16, ' '
00043f d085                      	RCALL podatki          
000440 d09d                          RCALL delay_ms
000441 e200                      	LDI   R16, ' '
000442 d082                      	RCALL podatki          
000443 d09a                          RCALL delay_ms
000444 e505                      	LDI   R16, 'U'
000445 d07f                      	RCALL podatki          
000446 d097                          RCALL delay_ms
000447 e200                      	LDI   R16, ' '
000448 d07c                      	RCALL podatki          
000449 d094                          RCALL delay_ms
00044a e200                      	LDI   R16, ' '
00044b d079                      	RCALL podatki          
00044c d091                          RCALL delay_ms
00044d e505                      	LDI   R16, 'U'
00044e d076                      	RCALL podatki          
00044f d08e                          RCALL delay_ms
000450 e200                      	LDI   R16, ' '
000451 d073                      	RCALL podatki          
000452 d08b                          RCALL delay_ms
000453 e200                      	LDI   R16, ' '
000454 d070                      	RCALL podatki          
000455 d088                          RCALL delay_ms
000456 e200                      	LDI   R16, ' '
000457 d06d                      	RCALL podatki          
000458 d085                          RCALL delay_ms
000459 9508                      	ret
                                 
                                 krt4_ven_pravilno:
00045a e200                      	LDI   R16, ' '
00045b d069                      	RCALL podatki          
00045c d081                          RCALL delay_ms
00045d e200                      	LDI   R16, ' '
00045e d066                      	RCALL podatki          
00045f d07e                          RCALL delay_ms
000460 e200                      	LDI   R16, ' '
000461 d063                      	RCALL podatki          
000462 d07b                          RCALL delay_ms
000463 e200                      	LDI   R16, ' '
000464 d060                      	RCALL podatki          
000465 d078                          RCALL delay_ms
000466 e200                      	LDI   R16, ' '
000467 d05d                      	RCALL podatki          
000468 d075                          RCALL delay_ms
000469 e200                      	LDI   R16, ' '
00046a d05a                      	RCALL podatki          
00046b d072                          RCALL delay_ms
00046c e200                      	LDI   R16, ' '
00046d d057                      	RCALL podatki          
00046e d06f                          RCALL delay_ms
00046f e200                      	LDI   R16, ' '
000470 d054                      	RCALL podatki          
000471 d06c                          RCALL delay_ms
000472 e200                      	LDI   R16, ' '
000473 d051                      	RCALL podatki          
000474 d069                          RCALL delay_ms
000475 ef0f                      	LDI   R16, 0b1111_1111
000476 d04e                      	RCALL podatki          
000477 d066                          RCALL delay_ms
                                 	////////////////////////////////////
000478 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000479 d03a                          RCALL komanda
00047a d063                          RCALL delay_ms
                                 	///////////////////////////////////
00047b e505                      	LDI   R16, 'U'
00047c d048                      	RCALL podatki          
00047d d060                          RCALL delay_ms
00047e e200                      	LDI   R16, ' '
00047f d045                      	RCALL podatki          
000480 d05d                          RCALL delay_ms
000481 e200                      	LDI   R16, ' '
000482 d042                      	RCALL podatki          
000483 d05a                          RCALL delay_ms
000484 e505                      	LDI   R16, 'U'
000485 d03f                      	RCALL podatki          
000486 d057                          RCALL delay_ms
000487 e200                      	LDI   R16, ' '
000488 d03c                      	RCALL podatki          
000489 d054                          RCALL delay_ms
00048a e200                      	LDI   R16, ' '
00048b d039                      	RCALL podatki          
00048c d051                          RCALL delay_ms
00048d e505                      	LDI   R16, 'U'
00048e d036                      	RCALL podatki          
00048f d04e                          RCALL delay_ms
000490 e200                      	LDI   R16, ' '
000491 d033                      	RCALL podatki          
000492 d04b                          RCALL delay_ms
000493 e200                      	LDI   R16, ' '
000494 d030                      	RCALL podatki          
000495 d048                          RCALL delay_ms
000496 e505                      	LDI   R16, 'U'
000497 d02d                      	RCALL podatki          
000498 d045                          RCALL delay_ms
000499 e200                      	LDI   R16, ' '
00049a d02a                      	RCALL podatki          
00049b d042                          RCALL delay_ms
00049c e200                      	LDI   R16, ' '
00049d d027                      	RCALL podatki          
00049e d03f                          RCALL delay_ms
00049f e200                      	LDI   R16, ' '
0004a0 d024                      	RCALL podatki          
0004a1 d03c                          RCALL delay_ms
0004a2 9508                      	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////// FUNKCIJE PODATEK, INICIALIZACIJA IN KOMANDA /////////////////////////////////////////////////////////////
                                 inicializacija:
0004a3 e303                      	LDI   R16, 0x33         ;inicializiramo lcd za 4bitno poiljanje podatkov
0004a4 d00f                          RCALL komanda       ;poljemo v komandni register
0004a5 d038                          RCALL delay_ms
0004a6 e302                          LDI   R16, 0x32         ;inicializiramo lcd za 4bitno poiljanje podatkov
0004a7 d00c                          RCALL komanda
0004a8 d035                          RCALL delay_ms
0004a9 e208                          LDI   R16, 0x28         ;povemo, da ima zaslon 2 liniji, 5x7 matrix
0004aa d009                          RCALL komanda
0004ab d032                          RCALL delay_ms
0004ac e00c                          LDI   R16, 0x0C         ;disp ON, cursor OFF
0004ad d006                          RCALL komanda
0004ae e001                          LDI   R16, 0x01         ;zbriemo lcd
0004af d004                          RCALL komanda
0004b0 d02d                          RCALL delay_ms
0004b1 e006                          LDI   R16, 0x06         ;premaknemo kursor desno
0004b2 d001                          RCALL komanda
0004b3 9508                          RET  
                                 
                                 komanda:
0004b4 2fb0                      	MOV   R27, R16
0004b5 7fb0                          ANDI  R27, 0xF0         ;zbriemo spodnje 4 bite
0004b6 b9bb                          OUT   PORTD, R27        ;poljemo zgornje 4bite zaslonu
0004b7 9829                          CBI   PORTB, 1          ;pin rs=0 za komando
0004b8 9a28                          SBI   PORTB, 0          ;en = 1
0004b9 d01c                          RCALL delay_short       ;podaljamo pulz
0004ba 9828                          CBI   PORTB, 0          
0004bb d01d                          RCALL delay_us          ;delajamo
                                     ;----------------------------------------------------
0004bc 2fb0                          MOV   R27, R16
0004bd 95b2                          SWAP  R27               ;zamenjamo zgornje 4 bite za spodnje
0004be 7fb0                          ANDI  R27, 0xF0         ;ponovimo masko
0004bf b9bb                          OUT   PORTD, R27        ;ponovno poljemo 4 bitne podatke
0004c0 9a28                          SBI   PORTB, 0          ;EN = 1
0004c1 d014                          RCALL delay_short       
0004c2 9828                          CBI   PORTB, 0          
0004c3 d015                          RCALL delay_us          
0004c4 9508                          RET
                                 
                                 podatki:              //isto kot komanda
0004c5 2fb0                          MOV   R27, R16
0004c6 7fb0                          ANDI  R27, 0xF0         
0004c7 b9bb                          OUT   PORTD, R27        
0004c8 9a29                          SBI   PORTB, 1          
0004c9 9a28                          SBI   PORTB, 0          
0004ca d00b                          RCALL delay_short      
0004cb 9828                          CBI   PORTB, 0          
0004cc d00c                          RCALL delay_us          
                                     ;----------------------------------------------------
0004cd 2fb0                          MOV   R27, R16
0004ce 95b2                          SWAP  R27              
0004cf 7fb0                          ANDI  R27, 0xF0        
0004d0 b9bb                          OUT   PORTD, R27       
0004d1 9a28                          SBI   PORTB, 0         
0004d2 d003                          RCALL delay_short       
0004d3 9828                          CBI   PORTB, 0          
0004d4 d004                          RCALL delay_us          
0004d5 9508                          RET
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////// DELAJI ///////////////////////////////////////////////////////////////////
                                 
                                 delay_short:
0004d6 0000                            NOP
0004d7 0000                            NOP
0004d8 9508                            RET
                                 
                                 delay_us:
0004d9 e54a                            LDI   R20, 90
0004da dffb                      l3:   RCALL delay_short
0004db 954a                            DEC   R20
0004dc f7e9                            BRNE  l3
0004dd 9508                            RET
                                 
                                 delay_ms:
0004de e2c8                            LDI   R28, 40
0004df dff9                      l4:   RCALL delay_us 
0004e0 95ca                            DEC   R28
0004e1 f7e9                            BRNE  l4
0004e2 9508                            RET
                                 
                                 delay_seconds:    
0004e3 3010                      	cpi r17, 0
0004e4 f111                      	breq delay_shortener
0004e5 943a                      	dec r3
0004e6 2dc2                      	mov r28, r2
0004e7 efdf                      l5: LDI   R29, 255    ;mid loop counter
0004e8 e124                      l6: LDI   R18, 20     ;inner loop counter to give 0.25s delay
0004e9 991a                      l7: sbic pinb, 2
0004ea e081                      	ldi  r24, 1
0004eb 991a                      	sbic pinb, 2
0004ec 940c 0504                 	jmp gumb_pritisk_loop
0004ee 991b                      	sbic pinb, 3
0004ef e082                      	ldi r24, 2
0004f0 991b                      	sbic pinb, 3
0004f1 940c 0504                 	jmp gumb_pritisk_loop
0004f3 991c                      	sbic pinb, 4
0004f4 e083                      	ldi r24, 3
0004f5 991c                      	sbic pinb, 4
0004f6 940c 0504                 	jmp   gumb_pritisk_loop
0004f8 991d                      	sbic pinb, 5
0004f9 e084                      	ldi r24, 4
0004fa 991d                      	sbic pinb, 5
0004fb 940c 0504                 	jmp gumb_pritisk_loop
0004fd 952a                      	DEC   R18   
0004fe f751                          BRNE  l7          ;loop if not zero
0004ff 95da                          DEC   R29         ;decrement mid loop
000500 f739                          BRNE  l6          ;loop if not zero
000501 95ca                          DEC   R28         ;decrement outer loop
000502 f721                          BRNE  l5          ;loop if not zero
000503 9508                          RET               ;return to calle
                                 
                                 gumb_pritisk_loop:
000504 940e 008a                 	call gumb_pritisk
000506 9508                      	ret
                                 
                                 delay_shortener:
000507 e01a                      	ldi r17, 10
000508 9426                      	lsr r2


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   3 r3 :   2 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 327 r17:   4 r18:   2 r19:   7 r20:   3 
r21:   0 r22:   0 r23:   2 r24:  13 r25:   0 r26:   0 r27:  14 r28:   4 
r29:   2 r30:   1 r31:   1 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  14 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   6 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  29 cbi   :  14 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  14 cpse  :   0 dec   :   6 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   1 jmp   :  18 
ld    :   0 ldd   :   0 ldi   : 332 lds   :   0 lpm   :   1 lsl   :   0 
lsr   :   1 mov   :   8 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :   6 pop   :   0 
push  :   0 rcall : 645 ret   :  39 reti  :   0 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :   8 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 21 out of 113 (18.6%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a16   2406     54   2460   32768   7.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
