// Seed: 185139017
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input tri id_5,
    input tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    input supply1 id_9
);
  wire id_11;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output tri0  id_3,
    output tri   id_4,
    output tri   id_5,
    input  uwire id_6,
    output uwire id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_1, id_3, id_6, id_1, id_6, id_1, id_0, id_0
  );
endmodule
