#--  Synopsys, Inc.
#--  Version F-2011.09-SP1 
#--  Project file D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\scratchproject.prs

#project files
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/header_star_ssdU.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/br_cell_1clk.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/dr_cell.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/mesure_temperature.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/comptage_temperature.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/dr_cell_avec_pulse.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/mega_func_pll_40MHz_switchover_cycloneIII.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/ir_5_bits.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/ir_cell.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/mux_2_1.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/mux_tdo.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/tap_control.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/dr_x_bits.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/dr_x_bits_init.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/dr_x_bits_avec_pulse.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/identificateur_8bits.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/filtre_latchup.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/memoire_latchup.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/memoire_latchup_general.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/memoire_tokenout_echelle.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/signaux_hybrides.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/gestion_hybrides_v4.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/mega_func_fifo8x256_cycloneIII.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/mega_func_fifo21x32_cycloneIII.vhd"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/date_stamp.vhd"
add_file -verilog "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/C__altera_10_0_quartus_eda_fv_lib_verilog/cycloneiii_crcblock.v"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/ladder_fpga.vhd"
add_file -constraint "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/ladder_fpga.sdc"
add_file -vhdl -lib work "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/shiftreg.vhd"
add_file -constraint "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pin_assign.sdc"


#implementation: "rev_1"
impl -add D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 10
set_option -num_startend_points 10
set_option -project_relative_includes 1
set_option -include_path {D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/}
set_option -include_path {./extra_input/;./extra_input/}

#pr_1 attributes
set_option -job pr_1 -add par
set_option -job pr_1 -option enable_run 1
set_option -job pr_1 -option use_placement_constraints 0

#device options
set_option -technology CYCLONEIII
set_option -part EP3C16
set_option -package FC484
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 1
set_option -top_module "ladder_fpga"

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 1
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# Altera STRATIX
set_option -run_prop_extract 1
set_option -maxfan 30
set_option -disable_io_insertion 0
set_option -pipe 0
set_option -update_models_cp 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -quartus_version 10.1

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 0

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/ladder_fpga.vqm"
impl -active "rev_1"
