<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="Doxygen 1.8.6">
    <meta name="author" content="meyer@c3e.cs.tu-bs.de">
    <title>SoCRocket: mmu Class Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css">
    <link href="style-doxygen.css" rel="stylesheet" type="text/css" />
    <link href="bootstrap.min.css" rel="stylesheet" type="text/css">
    <link href="bootstrap-theme.min.css" rel="stylesheet" type="text/css">
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="highlight.pack.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="doxygen2bootstrap.js"></script>
    <link href="style.css" rel="stylesheet" type="text/css"/>
  </head>
  <body class="mainpage">
    <div class="container">
      <header class="jumbotron masthead">
        <div class="inner">
          <h1>
            <img alt="Logo" src="socrocket-logo.png"/>
            SoCRocket
          </h1>
          <p>Transaction-Level Modeling Framework for Space Applications</p>
        </div>
      </header>
    </div>
  <div class="container" id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classmmu-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">mmu Class Reference<div class="ingroups"><a class="el" href="group__mmu__cache.html">MMU_Cache</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classMemory.html" title="This class models a generic memory. Depending on the configuration it can be used as ROM...">Memory</a> Management Unit (MMU) for TrapGen LEON3 simulator.  
 <a href="classmmu.html#details">More...</a></p>

<p><code>#include &lt;mmu.h&gt;</code></p>
<div class="dynheader">
Inheritance diagram for mmu:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classmmu__inherit__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<div class="dynheader">
Collaboration diagram for mmu:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classmmu__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5b9900b2b2819e3ad640f4653b76c613"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a5b9900b2b2819e3ad640f4653b76c613">GC_HAS_CALLBACKS</a> ()</td></tr>
<tr class="separator:a5b9900b2b2819e3ad640f4653b76c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fec6dfc5570be8925d3bab4463a90b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu</a> (<a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a> name, <a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *_mmu_cache, unsigned <a class="el" href="classint.html">int</a> itlbnum, unsigned <a class="el" href="classint.html">int</a> dtlbnum, unsigned <a class="el" href="classint.html">int</a> tlb_type, unsigned <a class="el" href="classint.html">int</a> tlb_rep, unsigned <a class="el" href="classint.html">int</a> mmupgsz, <a class="el" href="classbool.html">bool</a> pow_mon=<a class="el" href="dhry_8c.html#a65e9886d74aaee76545e83dd09011727">false</a>)</td></tr>
<tr class="memdesc:gae5fec6dfc5570be8925d3bab4463a90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor of the <a class="el" href="classMemory.html" title="This class models a generic memory. Depending on the configuration it can be used as ROM...">Memory</a> Management Unit.  <a href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">More...</a><br/></td></tr>
<tr class="separator:gae5fec6dfc5570be8925d3bab4463a90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fabb771687ba36cf3e3e38606e64ad"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga90fabb771687ba36cf3e3e38606e64ad">~mmu</a> ()</td></tr>
<tr class="memdesc:ga90fabb771687ba36cf3e3e38606e64ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="group__mmu__cache.html#ga90fabb771687ba36cf3e3e38606e64ad">More...</a><br/></td></tr>
<tr class="separator:ga90fabb771687ba36cf3e3e38606e64ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a0e5250607b55e67e43aa61e1b075"><td class="memItemLeft" align="right" valign="top">signed&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup</a> (unsigned <a class="el" href="classint.html">int</a> addr, unsigned asi, std::map&lt; <a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a> &gt; *tlb, unsigned <a class="el" href="classint.html">int</a> tlb_size, sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg, <a class="el" href="classbool.html">bool</a> &amp;cacheable, unsigned is_write, <a class="el" href="classuint64__t.html">uint64_t</a> *paddr)</td></tr>
<tr class="memdesc:gac73a0e5250607b55e67e43aa61e1b075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page descriptor cache (PDC) lookup.  <a href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">More...</a><br/></td></tr>
<tr class="separator:gac73a0e5250607b55e67e43aa61e1b075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e00bd8627bf65374b3411f77ef5d07"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gad7e00bd8627bf65374b3411f77ef5d07">read_mcr</a> ()</td></tr>
<tr class="memdesc:gad7e00bd8627bf65374b3411f77ef5d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read mmu control register (ASI 0x19)  <a href="group__mmu__cache.html#gad7e00bd8627bf65374b3411f77ef5d07">More...</a><br/></td></tr>
<tr class="separator:gad7e00bd8627bf65374b3411f77ef5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77f15d7259cc80e26347e1dc3b0c52"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga9e77f15d7259cc80e26347e1dc3b0c52">read_mctpr</a> ()</td></tr>
<tr class="memdesc:ga9e77f15d7259cc80e26347e1dc3b0c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read mmu context pointer register (ASI 0x19)  <a href="group__mmu__cache.html#ga9e77f15d7259cc80e26347e1dc3b0c52">More...</a><br/></td></tr>
<tr class="separator:ga9e77f15d7259cc80e26347e1dc3b0c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e13ff343682aa047a7ae5b95cdcf98"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga03e13ff343682aa047a7ae5b95cdcf98">read_mctxr</a> ()</td></tr>
<tr class="memdesc:ga03e13ff343682aa047a7ae5b95cdcf98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read mmu context register (ASI 0x19)  <a href="group__mmu__cache.html#ga03e13ff343682aa047a7ae5b95cdcf98">More...</a><br/></td></tr>
<tr class="separator:ga03e13ff343682aa047a7ae5b95cdcf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d3dcfc5d31fd829f30a2cca620a85"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gafe4d3dcfc5d31fd829f30a2cca620a85">read_mfsr</a> ()</td></tr>
<tr class="memdesc:gafe4d3dcfc5d31fd829f30a2cca620a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read mmu fault status register (ASI 0x19)  <a href="group__mmu__cache.html#gafe4d3dcfc5d31fd829f30a2cca620a85">More...</a><br/></td></tr>
<tr class="separator:gafe4d3dcfc5d31fd829f30a2cca620a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bba88aa3db5d553d62cdc621ca99240"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga6bba88aa3db5d553d62cdc621ca99240">read_mfar</a> ()</td></tr>
<tr class="memdesc:ga6bba88aa3db5d553d62cdc621ca99240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read mmu fault address register (ASI 0x19)  <a href="group__mmu__cache.html#ga6bba88aa3db5d553d62cdc621ca99240">More...</a><br/></td></tr>
<tr class="separator:ga6bba88aa3db5d553d62cdc621ca99240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfa5b1862b7cc9e557bc001882b4a1d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga6dfa5b1862b7cc9e557bc001882b4a1d">write_mcr</a> (unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:ga6dfa5b1862b7cc9e557bc001882b4a1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write mmu control register (ASI 0x19)  <a href="group__mmu__cache.html#ga6dfa5b1862b7cc9e557bc001882b4a1d">More...</a><br/></td></tr>
<tr class="separator:ga6dfa5b1862b7cc9e557bc001882b4a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295604a4cae87e2f90332e25858e188"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga5295604a4cae87e2f90332e25858e188">write_mctpr</a> (unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:ga5295604a4cae87e2f90332e25858e188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write mmu context pointer register (ASI 0x19)  <a href="group__mmu__cache.html#ga5295604a4cae87e2f90332e25858e188">More...</a><br/></td></tr>
<tr class="separator:ga5295604a4cae87e2f90332e25858e188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae396da592bf30563c3c391d8169e9d7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gae396da592bf30563c3c391d8169e9d7c">write_mctxr</a> (unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:gae396da592bf30563c3c391d8169e9d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write mmu context register (ASI 0x19)  <a href="group__mmu__cache.html#gae396da592bf30563c3c391d8169e9d7c">More...</a><br/></td></tr>
<tr class="separator:gae396da592bf30563c3c391d8169e9d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c5ce5d2ba541b139c01ac7aea84b9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga75c5ce5d2ba541b139c01ac7aea84b9e">diag_read_itlb</a> (unsigned <a class="el" href="classint.html">int</a> addr, unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:ga75c5ce5d2ba541b139c01ac7aea84b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic read of instruction PDC (ASI 0x5)  <a href="group__mmu__cache.html#ga75c5ce5d2ba541b139c01ac7aea84b9e">More...</a><br/></td></tr>
<tr class="separator:ga75c5ce5d2ba541b139c01ac7aea84b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e5093cd28dbe96abaeb81a8c54c89e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga42e5093cd28dbe96abaeb81a8c54c89e">diag_write_itlb</a> (unsigned <a class="el" href="classint.html">int</a> addr, unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:ga42e5093cd28dbe96abaeb81a8c54c89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic write of instruction PDC (ASI 0x5)  <a href="group__mmu__cache.html#ga42e5093cd28dbe96abaeb81a8c54c89e">More...</a><br/></td></tr>
<tr class="separator:ga42e5093cd28dbe96abaeb81a8c54c89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab273d60128c964526c598cdac37881b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gab273d60128c964526c598cdac37881b3">diag_read_dctlb</a> (unsigned <a class="el" href="classint.html">int</a> addr, unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:gab273d60128c964526c598cdac37881b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic read of data PDC or shared instruction and data PDC (ASI 0x6)  <a href="group__mmu__cache.html#gab273d60128c964526c598cdac37881b3">More...</a><br/></td></tr>
<tr class="separator:gab273d60128c964526c598cdac37881b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc044d80e3722c74d89ee7ae3ad07485"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gacc044d80e3722c74d89ee7ae3ad07485">diag_write_dctlb</a> (unsigned <a class="el" href="classint.html">int</a> addr, unsigned <a class="el" href="classint.html">int</a> *data)</td></tr>
<tr class="memdesc:gacc044d80e3722c74d89ee7ae3ad07485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic write of data PDC or shared instruction and data PDC (ASI 0x6)  <a href="group__mmu__cache.html#gacc044d80e3722c74d89ee7ae3ad07485">More...</a><br/></td></tr>
<tr class="separator:gacc044d80e3722c74d89ee7ae3ad07485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14541cb4307d8de3c2e2052ca3b7a5d"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gab14541cb4307d8de3c2e2052ca3b7a5d">tlb_remove</a> (std::map&lt; <a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a> &gt; *tlb, unsigned <a class="el" href="classint.html">int</a> tlb_size)</td></tr>
<tr class="separator:gab14541cb4307d8de3c2e2052ca3b7a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8638c82f6fda49258cc7df7d938eb1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gad8638c82f6fda49258cc7df7d938eb1c">lru_update</a> (<a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a> vpn, std::map&lt; <a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a> &gt; *tlb, unsigned <a class="el" href="classint.html">int</a> tlb_size)</td></tr>
<tr class="memdesc:gad8638c82f6fda49258cc7df7d938eb1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LRU replacement history updater.  <a href="group__mmu__cache.html#gad8638c82f6fda49258cc7df7d938eb1c">More...</a><br/></td></tr>
<tr class="separator:gad8638c82f6fda49258cc7df7d938eb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceec7aa8e9da0891caf0936b7540a667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaceec7aa8e9da0891caf0936b7540a667">get_itlb_if</a> ()</td></tr>
<tr class="memdesc:gaceec7aa8e9da0891caf0936b7540a667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return pointer to tlb instruction interface.  <a href="group__mmu__cache.html#gaceec7aa8e9da0891caf0936b7540a667">More...</a><br/></td></tr>
<tr class="separator:gaceec7aa8e9da0891caf0936b7540a667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717317f634e308b22000e89a53a2933e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga717317f634e308b22000e89a53a2933e">get_dtlb_if</a> ()</td></tr>
<tr class="memdesc:ga717317f634e308b22000e89a53a2933e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return pointer to tlb data interface.  <a href="group__mmu__cache.html#ga717317f634e308b22000e89a53a2933e">More...</a><br/></td></tr>
<tr class="separator:ga717317f634e308b22000e89a53a2933e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63e091c56473e21475c0a03a85d9764"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaf63e091c56473e21475c0a03a85d9764">start_of_simulation</a> ()</td></tr>
<tr class="memdesc:gaf63e091c56473e21475c0a03a85d9764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatically started at beginning of simulation.  <a href="group__mmu__cache.html#gaf63e091c56473e21475c0a03a85d9764">More...</a><br/></td></tr>
<tr class="separator:gaf63e091c56473e21475c0a03a85d9764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07f19caab04927e6d26e707b70c25fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model</a> ()</td></tr>
<tr class="memdesc:gac07f19caab04927e6d26e707b70c25fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate power/energy values from normalized input data.  <a href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">More...</a><br/></td></tr>
<tr class="separator:gac07f19caab04927e6d26e707b70c25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1e78dd250c1b7791a8e5bca5051fcf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga0f1e78dd250c1b7791a8e5bca5051fcf">tlb_flush</a> ()</td></tr>
<tr class="memdesc:ga0f1e78dd250c1b7791a8e5bca5051fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TLB flush complete.  <a href="group__mmu__cache.html#ga0f1e78dd250c1b7791a8e5bca5051fcf">More...</a><br/></td></tr>
<tr class="separator:ga0f1e78dd250c1b7791a8e5bca5051fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46412936abf7fbc2289c94752dad7a35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga46412936abf7fbc2289c94752dad7a35">tlb_flush</a> (<a class="el" href="readpnp_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> vpn)</td></tr>
<tr class="memdesc:ga46412936abf7fbc2289c94752dad7a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">TLB flush certain entry.  <a href="group__mmu__cache.html#ga46412936abf7fbc2289c94752dad7a35">More...</a><br/></td></tr>
<tr class="separator:ga46412936abf7fbc2289c94752dad7a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e7b62340b79c63c8b0abf8618ef544"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga15e7b62340b79c63c8b0abf8618ef544">sta_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:ga15e7b62340b79c63c8b0abf8618ef544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static power callback.  <a href="group__mmu__cache.html#ga15e7b62340b79c63c8b0abf8618ef544">More...</a><br/></td></tr>
<tr class="separator:ga15e7b62340b79c63c8b0abf8618ef544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f991048397c51e174c2a6c7d000109a"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga1f991048397c51e174c2a6c7d000109a">int_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:ga1f991048397c51e174c2a6c7d000109a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic/Internal power callback.  <a href="group__mmu__cache.html#ga1f991048397c51e174c2a6c7d000109a">More...</a><br/></td></tr>
<tr class="separator:ga1f991048397c51e174c2a6c7d000109a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc2a0f5081f5d3638b3902d89f7806f"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:gaffc2a0f5081f5d3638b3902d89f7806f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic/Switching power callback.  <a href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">More...</a><br/></td></tr>
<tr class="separator:gaffc2a0f5081f5d3638b3902d89f7806f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207813694c696783c9136f4a5685099b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation</a> ()</td></tr>
<tr class="memdesc:ga207813694c696783c9136f4a5685099b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Displays execution statistics at the end of the simulation.  <a href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">More...</a><br/></td></tr>
<tr class="separator:ga207813694c696783c9136f4a5685099b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab41cf77c3c8576f07510e3702a3f460"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaab41cf77c3c8576f07510e3702a3f460">clkcng</a> (sc_core::sc_time &amp;clk)</td></tr>
<tr class="memdesc:gaab41cf77c3c8576f07510e3702a3f460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper functions for definition of clock cycle.  <a href="group__mmu__cache.html#gaab41cf77c3c8576f07510e3702a3f460">More...</a><br/></td></tr>
<tr class="separator:gaab41cf77c3c8576f07510e3702a3f460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classmmu__if"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classmmu__if')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classmmu__if.html">mmu_if</a></td></tr>
<tr class="memitem:ab1e45b3bf38dcd4318dc6fff0c6e9e24 inherit pub_methods_classmmu__if"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu__if.html#ab1e45b3bf38dcd4318dc6fff0c6e9e24">~mmu_if</a> ()</td></tr>
<tr class="separator:ab1e45b3bf38dcd4318dc6fff0c6e9e24 inherit pub_methods_classmmu__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ab64fddb9b8fd761a9f429e89fe5816e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ab64fddb9b8fd761a9f429e89fe5816e0">m_mmu_cache</a></td></tr>
<tr class="memdesc:ab64fddb9b8fd761a9f429e89fe5816e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to <a class="el" href="classmmu__cache.html" title="Top-level class of the memory sub-system for the TrapGen LEON3 simulator. ">mmu_cache</a> module (ahb interface functions)  <a href="#ab64fddb9b8fd761a9f429e89fe5816e0">More...</a><br/></td></tr>
<tr class="separator:ab64fddb9b8fd761a9f429e89fe5816e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daf17f5e2df41a1542b06f5be90fee9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a2daf17f5e2df41a1542b06f5be90fee9">itlb_adaptor</a></td></tr>
<tr class="memdesc:a2daf17f5e2df41a1542b06f5be90fee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to instruction tlb adaptor  <a href="#a2daf17f5e2df41a1542b06f5be90fee9">More...</a><br/></td></tr>
<tr class="separator:a2daf17f5e2df41a1542b06f5be90fee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0685e6dd18a0fbab7535cd5bdb9691d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a0685e6dd18a0fbab7535cd5bdb9691d5">dtlb_adaptor</a></td></tr>
<tr class="memdesc:a0685e6dd18a0fbab7535cd5bdb9691d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to data tlb adaptor  <a href="#a0685e6dd18a0fbab7535cd5bdb9691d5">More...</a><br/></td></tr>
<tr class="separator:a0685e6dd18a0fbab7535cd5bdb9691d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3a00dc8eff42f3a71a4436ba875633"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a> &gt; *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#afd3a00dc8eff42f3a71a4436ba875633">itlb</a></td></tr>
<tr class="memdesc:afd3a00dc8eff42f3a71a4436ba875633"><td class="mdescLeft">&#160;</td><td class="mdescRight">associative memory for instruction TLB (eventually also data tlb in shared mode)  <a href="#afd3a00dc8eff42f3a71a4436ba875633">More...</a><br/></td></tr>
<tr class="separator:afd3a00dc8eff42f3a71a4436ba875633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a606599e0051d014d8231db34db95e"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a> &gt; *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a08a606599e0051d014d8231db34db95e">dtlb</a></td></tr>
<tr class="memdesc:a08a606599e0051d014d8231db34db95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">associative memory for data TLB (not used in shared mode)  <a href="#a08a606599e0051d014d8231db34db95e">More...</a><br/></td></tr>
<tr class="separator:a08a606599e0051d014d8231db34db95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cd19d624ccbdf53c27eef3f6886558"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a> &gt;<br class="typebreak"/>
::iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a80cd19d624ccbdf53c27eef3f6886558">pdciter</a></td></tr>
<tr class="memdesc:a80cd19d624ccbdf53c27eef3f6886558"><td class="mdescLeft">&#160;</td><td class="mdescRight">iterator for PDC lookup  <a href="#a80cd19d624ccbdf53c27eef3f6886558">More...</a><br/></td></tr>
<tr class="separator:a80cd19d624ccbdf53c27eef3f6886558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77143ade66ea5ca7732ce0ace5a41a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structt__PTE__context.html">t_PTE_context</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a77143ade66ea5ca7732ce0ace5a41a74">m_current_PTE_context</a></td></tr>
<tr class="memdesc:a77143ade66ea5ca7732ce0ace5a41a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">helper for tlb handling  <a href="#a77143ade66ea5ca7732ce0ace5a41a74">More...</a><br/></td></tr>
<tr class="separator:a77143ade66ea5ca7732ce0ace5a41a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d3820248e3e59ea57107a67155e381"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a27d3820248e3e59ea57107a67155e381">MMU_CONTROL_REG</a></td></tr>
<tr class="separator:a27d3820248e3e59ea57107a67155e381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6ca3c2f56bbeae7042d8975f360c80"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a0f6ca3c2f56bbeae7042d8975f360c80">MMU_CONTEXT_TABLE_POINTER_REG</a></td></tr>
<tr class="separator:a0f6ca3c2f56bbeae7042d8975f360c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa342beccb3373797293c7dcc2c9606d4"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#aa342beccb3373797293c7dcc2c9606d4">MMU_CONTEXT_REG</a></td></tr>
<tr class="separator:aa342beccb3373797293c7dcc2c9606d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4364f5ccd092d429d0691acaf8699564"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a4364f5ccd092d429d0691acaf8699564">MMU_FAULT_STATUS_REG</a></td></tr>
<tr class="separator:a4364f5ccd092d429d0691acaf8699564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9028e46b8e521508a9f43cce88f62489"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a9028e46b8e521508a9f43cce88f62489">MMU_FAULT_ADDRESS_REG</a></td></tr>
<tr class="separator:a9028e46b8e521508a9f43cce88f62489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31567ebafb6a5fbfc49411deb7ae66b0"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a31567ebafb6a5fbfc49411deb7ae66b0">m_itlbnum</a></td></tr>
<tr class="memdesc:a31567ebafb6a5fbfc49411deb7ae66b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of instruction tlbs  <a href="#a31567ebafb6a5fbfc49411deb7ae66b0">More...</a><br/></td></tr>
<tr class="separator:a31567ebafb6a5fbfc49411deb7ae66b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d9e6da8ea78127701e171600dbbac1"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a22d9e6da8ea78127701e171600dbbac1">m_dtlbnum</a></td></tr>
<tr class="memdesc:a22d9e6da8ea78127701e171600dbbac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of data tlbs  <a href="#a22d9e6da8ea78127701e171600dbbac1">More...</a><br/></td></tr>
<tr class="separator:a22d9e6da8ea78127701e171600dbbac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d436203b05f5bd25f3cb1c3211c2fc"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ab9d436203b05f5bd25f3cb1c3211c2fc">m_itlblog2</a></td></tr>
<tr class="memdesc:ab9d436203b05f5bd25f3cb1c3211c2fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">log2 version of itlbnum  <a href="#ab9d436203b05f5bd25f3cb1c3211c2fc">More...</a><br/></td></tr>
<tr class="separator:ab9d436203b05f5bd25f3cb1c3211c2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d050aa7ee051c44b51f149efb0fb4a2"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a2d050aa7ee051c44b51f149efb0fb4a2">m_dtlblog2</a></td></tr>
<tr class="memdesc:a2d050aa7ee051c44b51f149efb0fb4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">log2 version of dtlbnum  <a href="#a2d050aa7ee051c44b51f149efb0fb4a2">More...</a><br/></td></tr>
<tr class="separator:a2d050aa7ee051c44b51f149efb0fb4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c140bb74ce1941587e2cc9350533e3"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ae9c140bb74ce1941587e2cc9350533e3">m_tlb_type</a></td></tr>
<tr class="memdesc:ae9c140bb74ce1941587e2cc9350533e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">tlb type (bit0 - split/combined, bit1 - standard/fast write buffer)  <a href="#ae9c140bb74ce1941587e2cc9350533e3">More...</a><br/></td></tr>
<tr class="separator:ae9c140bb74ce1941587e2cc9350533e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169785ad54e0fff9ce38cd5cb1d0f098"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a169785ad54e0fff9ce38cd5cb1d0f098">m_tlb_rep</a></td></tr>
<tr class="memdesc:a169785ad54e0fff9ce38cd5cb1d0f098"><td class="mdescLeft">&#160;</td><td class="mdescRight">tlb replacment strategy (no inform. found yet - tmp use random)  <a href="#a169785ad54e0fff9ce38cd5cb1d0f098">More...</a><br/></td></tr>
<tr class="separator:a169785ad54e0fff9ce38cd5cb1d0f098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c802543e71782af740765d101b513c7"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a5c802543e71782af740765d101b513c7">m_mmupgsz</a></td></tr>
<tr class="memdesc:a5c802543e71782af740765d101b513c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">mmu page size  <a href="#a5c802543e71782af740765d101b513c7">More...</a><br/></td></tr>
<tr class="separator:a5c802543e71782af740765d101b513c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0b8a1a1955a9c561ca7bc52ca0f536"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ace0b8a1a1955a9c561ca7bc52ca0f536">m_idx1</a></td></tr>
<tr class="memdesc:ace0b8a1a1955a9c561ca7bc52ca0f536"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of vtag index 1  <a href="#ace0b8a1a1955a9c561ca7bc52ca0f536">More...</a><br/></td></tr>
<tr class="separator:ace0b8a1a1955a9c561ca7bc52ca0f536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cddc648e3fdd8e4b81bd3caa15b83ee"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a7cddc648e3fdd8e4b81bd3caa15b83ee">m_idx2</a></td></tr>
<tr class="memdesc:a7cddc648e3fdd8e4b81bd3caa15b83ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of vtag index 2  <a href="#a7cddc648e3fdd8e4b81bd3caa15b83ee">More...</a><br/></td></tr>
<tr class="separator:a7cddc648e3fdd8e4b81bd3caa15b83ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1012f0e5db35149f63c4a341ba3ae7"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#abb1012f0e5db35149f63c4a341ba3ae7">m_idx3</a></td></tr>
<tr class="memdesc:abb1012f0e5db35149f63c4a341ba3ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of vtag index 3  <a href="#abb1012f0e5db35149f63c4a341ba3ae7">More...</a><br/></td></tr>
<tr class="separator:abb1012f0e5db35149f63c4a341ba3ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af453c8ce7a6444d49e348e58755417"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a9af453c8ce7a6444d49e348e58755417">m_vtag_width</a></td></tr>
<tr class="memdesc:a9af453c8ce7a6444d49e348e58755417"><td class="mdescLeft">&#160;</td><td class="mdescRight">total width of vtag  <a href="#a9af453c8ce7a6444d49e348e58755417">More...</a><br/></td></tr>
<tr class="separator:a9af453c8ce7a6444d49e348e58755417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ceb5f22e72c1a97352cbf29cb98e93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="readpnp_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ac8ceb5f22e72c1a97352cbf29cb98e93">m_pseudo_rand</a></td></tr>
<tr class="memdesc:ac8ceb5f22e72c1a97352cbf29cb98e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pseudo random counter for LRU.  <a href="#ac8ceb5f22e72c1a97352cbf29cb98e93">More...</a><br/></td></tr>
<tr class="separator:ac8ceb5f22e72c1a97352cbf29cb98e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef04b0d01a2d2715051585f1a82ba5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a2ef04b0d01a2d2715051585f1a82ba5c">m_pow_mon</a></td></tr>
<tr class="memdesc:a2ef04b0d01a2d2715051585f1a82ba5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Monitoring enabled?  <a href="#a2ef04b0d01a2d2715051585f1a82ba5c">More...</a><br/></td></tr>
<tr class="separator:a2ef04b0d01a2d2715051585f1a82ba5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fca1eee8077830ab41bcde12a1757c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a11fca1eee8077830ab41bcde12a1757c">access_table</a> [8][8]</td></tr>
<tr class="separator:a11fca1eee8077830ab41bcde12a1757c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c261a01bb549b64b81ca8398b470e71"><td class="memItemLeft" align="right" valign="top">gs::cnf::cnf_api *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a2c261a01bb549b64b81ca8398b470e71">m_api</a></td></tr>
<tr class="memdesc:a2c261a01bb549b64b81ca8398b470e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">GreenControl API container.  <a href="#a2c261a01bb549b64b81ca8398b470e71">More...</a><br/></td></tr>
<tr class="separator:a2c261a01bb549b64b81ca8398b470e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811dbdbd8012f5fce531e62e4d7be164"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a811dbdbd8012f5fce531e62e4d7be164">m_performance_counters</a></td></tr>
<tr class="memdesc:a811dbdbd8012f5fce531e62e4d7be164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open a namespace for performance counting in the greencontrol realm.  <a href="#a811dbdbd8012f5fce531e62e4d7be164">More...</a><br/></td></tr>
<tr class="separator:a811dbdbd8012f5fce531e62e4d7be164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0534a0953f7d44b89835f16e18e808f0"><td class="memItemLeft" align="right" valign="top">gs::gs_param&lt; unsigned long <br class="typebreak"/>
long * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a0534a0953f7d44b89835f16e18e808f0">tihits</a></td></tr>
<tr class="memdesc:a0534a0953f7d44b89835f16e18e808f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of TLB hits.  <a href="#a0534a0953f7d44b89835f16e18e808f0">More...</a><br/></td></tr>
<tr class="separator:a0534a0953f7d44b89835f16e18e808f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd1ae0d430ec97ca409bb9d0a2f6692"><td class="memItemLeft" align="right" valign="top">gs::gs_param&lt; unsigned long <br class="typebreak"/>
long * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#aafd1ae0d430ec97ca409bb9d0a2f6692">tdhits</a></td></tr>
<tr class="separator:aafd1ae0d430ec97ca409bb9d0a2f6692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2234e276d8e71a8c5210ca909278e489"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a2234e276d8e71a8c5210ca909278e489">timisses</a></td></tr>
<tr class="memdesc:a2234e276d8e71a8c5210ca909278e489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of TLB misses.  <a href="#a2234e276d8e71a8c5210ca909278e489">More...</a><br/></td></tr>
<tr class="separator:a2234e276d8e71a8c5210ca909278e489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab919952d26cc3a3f98e15ad0737a4ee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ab919952d26cc3a3f98e15ad0737a4ee7">tdmisses</a></td></tr>
<tr class="separator:ab919952d26cc3a3f98e15ad0737a4ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1692b0e0a9533eb37d66a4af18444218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a1692b0e0a9533eb37d66a4af18444218">sta_power_norm</a></td></tr>
<tr class="memdesc:a1692b0e0a9533eb37d66a4af18444218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power of mmu.  <a href="#a1692b0e0a9533eb37d66a4af18444218">More...</a><br/></td></tr>
<tr class="separator:a1692b0e0a9533eb37d66a4af18444218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154de1b5c4b9293932f3522a8b2cc88a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a154de1b5c4b9293932f3522a8b2cc88a">int_power_norm</a></td></tr>
<tr class="memdesc:a154de1b5c4b9293932f3522a8b2cc88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power of mmu (switching independent)  <a href="#a154de1b5c4b9293932f3522a8b2cc88a">More...</a><br/></td></tr>
<tr class="separator:a154de1b5c4b9293932f3522a8b2cc88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad536778e58117b67bc258221cab9474a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ad536778e58117b67bc258221cab9474a">sta_tlb_power_norm</a></td></tr>
<tr class="memdesc:ad536778e58117b67bc258221cab9474a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized tlb static power input.  <a href="#ad536778e58117b67bc258221cab9474a">More...</a><br/></td></tr>
<tr class="separator:ad536778e58117b67bc258221cab9474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ffa005e2e0bb979f9fa9856c8f945f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a30ffa005e2e0bb979f9fa9856c8f945f">int_tlb_power_norm</a></td></tr>
<tr class="memdesc:a30ffa005e2e0bb979f9fa9856c8f945f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power of tlb.  <a href="#a30ffa005e2e0bb979f9fa9856c8f945f">More...</a><br/></td></tr>
<tr class="separator:a30ffa005e2e0bb979f9fa9856c8f945f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535faf265c25e0eae42b29e95c6003f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a535faf265c25e0eae42b29e95c6003f9">dyn_tlb_read_energy_norm</a></td></tr>
<tr class="memdesc:a535faf265c25e0eae42b29e95c6003f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized tlb read energy.  <a href="#a535faf265c25e0eae42b29e95c6003f9">More...</a><br/></td></tr>
<tr class="separator:a535faf265c25e0eae42b29e95c6003f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8043dbbf0888b0131a5f026dc09382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a7d8043dbbf0888b0131a5f026dc09382">dyn_tlb_write_energy_norm</a></td></tr>
<tr class="memdesc:a7d8043dbbf0888b0131a5f026dc09382"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized tlb write energy.  <a href="#a7d8043dbbf0888b0131a5f026dc09382">More...</a><br/></td></tr>
<tr class="separator:a7d8043dbbf0888b0131a5f026dc09382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce53111e164260018cfc5a58448c457"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#afce53111e164260018cfc5a58448c457">power</a></td></tr>
<tr class="memdesc:afce53111e164260018cfc5a58448c457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power data output.  <a href="#afce53111e164260018cfc5a58448c457">More...</a><br/></td></tr>
<tr class="separator:afce53111e164260018cfc5a58448c457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8482521e7a55d41b55b698f0d64a7dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ad8482521e7a55d41b55b698f0d64a7dd">sta_power</a></td></tr>
<tr class="memdesc:ad8482521e7a55d41b55b698f0d64a7dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU static power.  <a href="#ad8482521e7a55d41b55b698f0d64a7dd">More...</a><br/></td></tr>
<tr class="separator:ad8482521e7a55d41b55b698f0d64a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe515fe99926da3f6ae4c24e91b11a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a0fe515fe99926da3f6ae4c24e91b11a4">int_power</a></td></tr>
<tr class="memdesc:a0fe515fe99926da3f6ae4c24e91b11a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU internal power.  <a href="#a0fe515fe99926da3f6ae4c24e91b11a4">More...</a><br/></td></tr>
<tr class="separator:a0fe515fe99926da3f6ae4c24e91b11a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4c1800c28e1c010fba8e86a2e64375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a7a4c1800c28e1c010fba8e86a2e64375">swi_power</a></td></tr>
<tr class="memdesc:a7a4c1800c28e1c010fba8e86a2e64375"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU switching power.  <a href="#a7a4c1800c28e1c010fba8e86a2e64375">More...</a><br/></td></tr>
<tr class="separator:a7a4c1800c28e1c010fba8e86a2e64375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a817f19f5a477a31b0d1933ba28f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; sc_core::sc_time &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a28a817f19f5a477a31b0d1933ba28f84">power_frame_starting_time</a></td></tr>
<tr class="memdesc:a28a817f19f5a477a31b0d1933ba28f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power frame starting time.  <a href="#a28a817f19f5a477a31b0d1933ba28f84">More...</a><br/></td></tr>
<tr class="separator:a28a817f19f5a477a31b0d1933ba28f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0feb00f2d5ee6ba51452da1f56916216"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a0feb00f2d5ee6ba51452da1f56916216">itlbram</a></td></tr>
<tr class="memdesc:a0feb00f2d5ee6ba51452da1f56916216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output of itlb.  <a href="#a0feb00f2d5ee6ba51452da1f56916216">More...</a><br/></td></tr>
<tr class="separator:a0feb00f2d5ee6ba51452da1f56916216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23322260ef5df3cc46c680d5e7cdd810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a23322260ef5df3cc46c680d5e7cdd810">dyn_itlb_read_energy</a></td></tr>
<tr class="memdesc:a23322260ef5df3cc46c680d5e7cdd810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy itlb read.  <a href="#a23322260ef5df3cc46c680d5e7cdd810">More...</a><br/></td></tr>
<tr class="separator:a23322260ef5df3cc46c680d5e7cdd810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef25a8c26569fc5f046bb88e3e4ea03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a3ef25a8c26569fc5f046bb88e3e4ea03">dyn_itlb_write_energy</a></td></tr>
<tr class="memdesc:a3ef25a8c26569fc5f046bb88e3e4ea03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy itlb write.  <a href="#a3ef25a8c26569fc5f046bb88e3e4ea03">More...</a><br/></td></tr>
<tr class="separator:a3ef25a8c26569fc5f046bb88e3e4ea03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dbf89b06e41747b3d2bc7539c0cf78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a17dbf89b06e41747b3d2bc7539c0cf78">dyn_itlb_reads</a></td></tr>
<tr class="memdesc:a17dbf89b06e41747b3d2bc7539c0cf78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of itlb reads.  <a href="#a17dbf89b06e41747b3d2bc7539c0cf78">More...</a><br/></td></tr>
<tr class="separator:a17dbf89b06e41747b3d2bc7539c0cf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3c6f422bfafeb300881c51339b2580"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a4c3c6f422bfafeb300881c51339b2580">dyn_itlb_writes</a></td></tr>
<tr class="memdesc:a4c3c6f422bfafeb300881c51339b2580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of itlb writes.  <a href="#a4c3c6f422bfafeb300881c51339b2580">More...</a><br/></td></tr>
<tr class="separator:a4c3c6f422bfafeb300881c51339b2580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cae0e44b8ac738bb2e00afc8cf092f"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a46cae0e44b8ac738bb2e00afc8cf092f">dtlbram</a></td></tr>
<tr class="memdesc:a46cae0e44b8ac738bb2e00afc8cf092f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output of dtlb.  <a href="#a46cae0e44b8ac738bb2e00afc8cf092f">More...</a><br/></td></tr>
<tr class="separator:a46cae0e44b8ac738bb2e00afc8cf092f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ee87402feeb266bd9ab0081cf64fb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#af3ee87402feeb266bd9ab0081cf64fb1">dyn_dtlb_read_energy</a></td></tr>
<tr class="memdesc:af3ee87402feeb266bd9ab0081cf64fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy dtlb read.  <a href="#af3ee87402feeb266bd9ab0081cf64fb1">More...</a><br/></td></tr>
<tr class="separator:af3ee87402feeb266bd9ab0081cf64fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693f0843062ca35cd34f00ca11ff8d64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a693f0843062ca35cd34f00ca11ff8d64">dyn_dtlb_write_energy</a></td></tr>
<tr class="memdesc:a693f0843062ca35cd34f00ca11ff8d64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy dtlb write.  <a href="#a693f0843062ca35cd34f00ca11ff8d64">More...</a><br/></td></tr>
<tr class="separator:a693f0843062ca35cd34f00ca11ff8d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e39d12c3b7d1de606943044f2922e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a75e39d12c3b7d1de606943044f2922e4">dyn_dtlb_reads</a></td></tr>
<tr class="memdesc:a75e39d12c3b7d1de606943044f2922e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of dtlb reads.  <a href="#a75e39d12c3b7d1de606943044f2922e4">More...</a><br/></td></tr>
<tr class="separator:a75e39d12c3b7d1de606943044f2922e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada916f3be9956b516cd2411be7130753"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#ada916f3be9956b516cd2411be7130753">dyn_dtlb_writes</a></td></tr>
<tr class="memdesc:ada916f3be9956b516cd2411be7130753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of dtlb writes.  <a href="#ada916f3be9956b516cd2411be7130753">More...</a><br/></td></tr>
<tr class="separator:ada916f3be9956b516cd2411be7130753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf7dc9556d637117cfc0b2cc0338df6"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmmu.html#a7cf7dc9556d637117cfc0b2cc0338df6">clockcycle</a></td></tr>
<tr class="memdesc:a7cf7dc9556d637117cfc0b2cc0338df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock cycle time.  <a href="#a7cf7dc9556d637117cfc0b2cc0338df6">More...</a><br/></td></tr>
<tr class="separator:a7cf7dc9556d637117cfc0b2cc0338df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classMemory.html" title="This class models a generic memory. Depending on the configuration it can be used as ROM...">Memory</a> Management Unit (MMU) for TrapGen LEON3 simulator. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a5b9900b2b2819e3ad640f4653b76c613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">mmu::GC_HAS_CALLBACKS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a11fca1eee8077830ab41bcde12a1757c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned mmu::access_table[8][8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cf7dc9556d637117cfc0b2cc0338df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">sc_core::sc_time mmu::clockcycle</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock cycle time. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaab41cf77c3c8576f07510e3702a3f460">clkcng()</a>, and <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a08a606599e0051d014d8231db34db95e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a>&gt;* mmu::dtlb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>associative memory for data TLB (not used in shared mode) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gab273d60128c964526c598cdac37881b3">diag_read_dctlb()</a>, <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#ga0f1e78dd250c1b7791a8e5bca5051fcf">tlb_flush()</a>.</p>

</div>
</div>
<a class="anchor" id="a0685e6dd18a0fbab7535cd5bdb9691d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a>* mmu::dtlb_adaptor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pointer to data tlb adaptor </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga717317f634e308b22000e89a53a2933e">get_dtlb_if()</a>, and <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a46cae0e44b8ac738bb2e00afc8cf092f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array mmu::dtlbram</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output of dtlb. </p>

</div>
</div>
<a class="anchor" id="af3ee87402feeb266bd9ab0081cf64fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::dyn_dtlb_read_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy dtlb read. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>, and <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a75e39d12c3b7d1de606943044f2922e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classuint64__t.html">uint64_t</a>&gt; mmu::dyn_dtlb_reads</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of dtlb reads. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a693f0843062ca35cd34f00ca11ff8d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::dyn_dtlb_write_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy dtlb write. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>, and <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="ada916f3be9956b516cd2411be7130753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classuint64__t.html">uint64_t</a>&gt; mmu::dyn_dtlb_writes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of dtlb writes. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a23322260ef5df3cc46c680d5e7cdd810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::dyn_itlb_read_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy itlb read. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>, and <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a17dbf89b06e41747b3d2bc7539c0cf78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classuint64__t.html">uint64_t</a>&gt; mmu::dyn_itlb_reads</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of itlb reads. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ef25a8c26569fc5f046bb88e3e4ea03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::dyn_itlb_write_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy itlb write. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>, and <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c3c6f422bfafeb300881c51339b2580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classuint64__t.html">uint64_t</a>&gt; mmu::dyn_itlb_writes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of itlb writes. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a535faf265c25e0eae42b29e95c6003f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::dyn_tlb_read_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized tlb read energy. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d8043dbbf0888b0131a5f026dc09382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::dyn_tlb_write_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized tlb write energy. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a0fe515fe99926da3f6ae4c24e91b11a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::int_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MMU internal power. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a154de1b5c4b9293932f3522a8b2cc88a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::int_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power of mmu (switching independent) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a30ffa005e2e0bb979f9fa9856c8f945f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::int_tlb_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power of tlb. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="afd3a00dc8eff42f3a71a4436ba875633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a>&gt;* mmu::itlb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>associative memory for instruction TLB (eventually also data tlb in shared mode) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga75c5ce5d2ba541b139c01ac7aea84b9e">diag_read_itlb()</a>, <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#ga0f1e78dd250c1b7791a8e5bca5051fcf">tlb_flush()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a2daf17f5e2df41a1542b06f5be90fee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a>* mmu::itlb_adaptor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pointer to instruction tlb adaptor </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaceec7aa8e9da0891caf0936b7540a667">get_itlb_if()</a>, and <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a0feb00f2d5ee6ba51452da1f56916216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array mmu::itlbram</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output of itlb. </p>

</div>
</div>
<a class="anchor" id="a2c261a01bb549b64b81ca8398b470e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::cnf::cnf_api* mmu::m_api</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GreenControl API container. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a77143ade66ea5ca7732ce0ace5a41a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structt__PTE__context.html">t_PTE_context</a>* mmu::m_current_PTE_context</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>helper for tlb handling </p>

</div>
</div>
<a class="anchor" id="a2d050aa7ee051c44b51f149efb0fb4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_dtlblog2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>log2 version of dtlbnum </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a22d9e6da8ea78127701e171600dbbac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_dtlbnum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>number of data tlbs </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="ace0b8a1a1955a9c561ca7bc52ca0f536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_idx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>width of vtag index 1 </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cddc648e3fdd8e4b81bd3caa15b83ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_idx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>width of vtag index 2 </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="abb1012f0e5db35149f63c4a341ba3ae7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_idx3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>width of vtag index 3 </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9d436203b05f5bd25f3cb1c3211c2fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_itlblog2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>log2 version of itlbnum </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a31567ebafb6a5fbfc49411deb7ae66b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_itlbnum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>number of instruction tlbs </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="ab64fddb9b8fd761a9f429e89fe5816e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmmu__cache__if.html">mmu_cache_if</a>* mmu::m_mmu_cache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pointer to <a class="el" href="classmmu__cache.html" title="Top-level class of the memory sub-system for the TrapGen LEON3 simulator. ">mmu_cache</a> module (ahb interface functions) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c802543e71782af740765d101b513c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_mmupgsz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mmu page size </p>

</div>
</div>
<a class="anchor" id="a811dbdbd8012f5fce531e62e4d7be164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array mmu::m_performance_counters</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Open a namespace for performance counting in the greencontrol realm. </p>

</div>
</div>
<a class="anchor" id="a2ef04b0d01a2d2715051585f1a82ba5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> mmu::m_pow_mon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Monitoring enabled? </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#gaf63e091c56473e21475c0a03a85d9764">start_of_simulation()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8ceb5f22e72c1a97352cbf29cb98e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="readpnp_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mmu::m_pseudo_rand</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pseudo random counter for LRU. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gab14541cb4307d8de3c2e2052ca3b7a5d">tlb_remove()</a>.</p>

</div>
</div>
<a class="anchor" id="a169785ad54e0fff9ce38cd5cb1d0f098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_tlb_rep</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tlb replacment strategy (no inform. found yet - tmp use random) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gab14541cb4307d8de3c2e2052ca3b7a5d">tlb_remove()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9c140bb74ce1941587e2cc9350533e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_tlb_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tlb type (bit0 - split/combined, bit1 - standard/fast write buffer) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a9af453c8ce7a6444d49e348e58755417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::m_vtag_width</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>total width of vtag </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gab273d60128c964526c598cdac37881b3">diag_read_dctlb()</a>, <a class="el" href="group__mmu__cache.html#ga75c5ce5d2ba541b139c01ac7aea84b9e">diag_read_itlb()</a>, <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="aa342beccb3373797293c7dcc2c9606d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::MMU_CONTEXT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMU Context Number (Page 255 Sparc Ref Manual):<br/>
 --------------------------------------------&mdash;<br/>
 The Context Register defines which of the possible process virtual address spaces is considered the current address space. Subsequently accesses to memory through the MMU are translated for the current address space, until the Context Register is changed. Each MMU implementation may specify a maximum context number, which must be one less than a power of 2.<br/>
 [31-0] Context Number<br/>
 </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#ga03e13ff343682aa047a7ae5b95cdcf98">read_mctxr()</a>, <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>, and <a class="el" href="group__mmu__cache.html#gae396da592bf30563c3c391d8169e9d7c">write_mctxr()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f6ca3c2f56bbeae7042d8975f360c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::MMU_CONTEXT_TABLE_POINTER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMU Context Table Pointer (Page 254 Sparc Ref Manual):<br/>
 ---------------------------------------------------&mdash;<br/>
 The Context Table Pointer points to the Context Table in physical memory. The table is indexed by the contents of the Context Register. The Context Table Pointer appears on bits 35 through 6 of the physical address bus during the first fetch occurring during miss processing. The context table pointed to by the Context Table Pointer must be aligned on a boundary equal to the size of the table.<br/>
 [31-2] Context Table Pointer<br/>
 </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#ga9e77f15d7259cc80e26347e1dc3b0c52">read_mctpr()</a>, and <a class="el" href="group__mmu__cache.html#ga5295604a4cae87e2f90332e25858e188">write_mctpr()</a>.</p>

</div>
</div>
<a class="anchor" id="a27d3820248e3e59ea57107a67155e381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::MMU_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMU Control Register (Page 253 Sparc Ref Manual):<br/>
 ----------------------------------------------&mdash;<br/>
 [31-28] IMPL - Identifies the specific implementation of the MMU. It is hardwired into the implementation and is read only (0000).<br/>
 [27-24] VER - Version of the MMU implementation (0001)(read-only)<br/>
 [32-21] ITLB - Number of ITLB entries. The number of ITLB entries is <br/>
 calculated as 2^ITLB. If the TLB is shared between instructions and data, <br/>
 this field indicates the total number of TLBs. [20-18] DTLB - Number of DTLB entries. The number of DTLB entries is <br/>
 calculated as 2^DTLB. If the TLB is shared between instructions and data, <br/>
 this field is zero. [17-16] Page size.The size of the smallest MMU page: 0 - 4kbyte, 1 - 8kbyte, <br/>
 2 - 16kbyte, 3 - 32kbyte. [15] TLB disable. When set to 1, the TLB will be disabled and each data <br/>
 access will generate an MMU page table walk. <br/>
 [14] Separate TLB. This bit is set to 1 if separate instructions <br/>
 and data TLM are implemented. <br/>
 [13-2] reserved <br/>
 [1] NF - The "No Fault" bit. When NF=0, any fault detected by the MMU causes FSR and FAR to be updated and causes a fault to be generated to the processor. When NF=1, a fault on an access to ASI 9 is handled as when NF=0; a fault on an access to any other ASI causes FSR and FAR to be updated but no fault is generated to the processor. If a fault on access to an ASI other than 9 occurs while NF=1, subsequently resetting NF from 1 to 0 does not cause a fault to the processor (even though FSR.FT != 0 at that time). A change in value of the NF bit takes effect as soon as the bit is written; a subsequent access to ASI 9 will be evaluated according to the new value of the NF bit.<br/>
 [0] E - The Enable bit enables (1) or disables (0) the MMU. When the MMU is disabled:<br/>
</p>
<ul>
<li>All virtual addresses pass through the MMU untranslated and appear as physical addresses.<br/>
</li>
<li>The upper 4 of the 36 bits of the physical address are zero.<br/>
</li>
<li>The MMU indicates that all virtual addresses are non-cacheable<br/>
 </li>
</ul>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#gad7e00bd8627bf65374b3411f77ef5d07">read_mcr()</a>, <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>, and <a class="el" href="group__mmu__cache.html#ga6dfa5b1862b7cc9e557bc001882b4a1d">write_mcr()</a>.</p>

</div>
</div>
<a class="anchor" id="a9028e46b8e521508a9f43cce88f62489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::MMU_FAULT_ADDRESS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMU Fault Address Register (Page 258 Sparc Ref Manual):<br/>
 ----------------------------------------------------&mdash;<br/>
 The Fault Address Register contains the virtual memory address of the fault recorded in the Fault Status Register. Fault addresses are overwritten according to the same priority used for the Fault Status Register. Writes to the Fault Address Register are ignored.<br/>
 [31-0] Fault Address<br/>
 </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#ga6bba88aa3db5d553d62cdc621ca99240">read_mfar()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a4364f5ccd092d429d0691acaf8699564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classint.html">int</a> mmu::MMU_FAULT_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMU Fault Status Register (Page 256 Sparc Ref Manual):<br/>
 ---------------------------------------------------&mdash;<br/>
 The Fault Status Register provides information on exceptions (faults) issued by the MMU. Since the CPU is pipelined, several faults may occur before a trap is taken. The faults are grouped into three classes:<br/>
</p>
<ul>
<li>instruction access faults<br/>
</li>
<li>data access faults<br/>
</li>
<li>translation table access faults<br/>
 If another instruction access fault occurs before the fault status of a previous instruction access fault has been read by the CPU, the MMU writes the status of the latest fault into the Fault Status Register,writes the faulting address into the Fault Address Register, and sets the OW bit to indicate that the previous fault status has been lost. The MMU and CPU must ensure that if multiple data access faults can occur, only the status of the one taken by the CPU is latched into the Fault Status Register. If data fault status overwrites previous instruciton fault status, the overwrite bit (OW) is cleared, since the fault status is represented correctly. An instruciton access fault may not overwrite a data access fault. A translation table access fault occurs if an MMU page table access causes an external system error. If a translation table access fault overwrites a previous instruction or data access fault, the OW bit is cleared. An instruction or data access fault may not overwrite a translation table access fault.<br/>
 [17-10] EBE - External Bus Error field bits are set when a system error occurs during memory access. The meaning of the individual bits are implementation-dependent.<br/>
 External Bus Errors are time-outs, parity errors e.g.. Not supported by TLM model. <br/>
 [9-8] L - The Level field is set to the page table level of the entry which caused the fault (0 - Context Table, 1 - Level 1 Page Table, 2 - Level 2, 3 - Level 3).<br/>
 [7-5] AT - The Access Type field defines the taype of access which cause the fault. (see Page 257 of Sparc Ref Manual)<br/>
 [4-2] FT - Defines the Fault Type of the current fault. (see Page 257 of Sparc Ref Man.)<br/>
 [1] FAV - The Fault Address Valid bit is set to one if the contents of the Fault Address Register are valid.<br/>
 [0] OW - The Overwrite bit is set to one if the Fault Status Register has been written more than once by faults of the same class since the last time it was read.<br/>
 </li>
</ul>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, <a class="el" href="group__mmu__cache.html#gafe4d3dcfc5d31fd829f30a2cca620a85">read_mfsr()</a>, and <a class="el" href="group__mmu__cache.html#gac73a0e5250607b55e67e43aa61e1b075">tlb_lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a80cd19d624ccbdf53c27eef3f6886558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="group__mmu__cache.html#gace8323401614eb45d8d38d24cca2bc46">t_VAT</a>, <a class="el" href="structt__PTE__context.html">t_PTE_context</a>&gt;::iterator mmu::pdciter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iterator for PDC lookup </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gab273d60128c964526c598cdac37881b3">diag_read_dctlb()</a>, and <a class="el" href="group__mmu__cache.html#ga75c5ce5d2ba541b139c01ac7aea84b9e">diag_read_itlb()</a>.</p>

</div>
</div>
<a class="anchor" id="afce53111e164260018cfc5a58448c457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array mmu::power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power data output. </p>

</div>
</div>
<a class="anchor" id="a28a817f19f5a477a31b0d1933ba28f84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;sc_core::sc_time&gt; mmu::power_frame_starting_time</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power frame starting time. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8482521e7a55d41b55b698f0d64a7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::sta_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MMU static power. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a1692b0e0a9533eb37d66a4af18444218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::sta_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power of mmu. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="ad536778e58117b67bc258221cab9474a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::sta_tlb_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized tlb static power input. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gac07f19caab04927e6d26e707b70c25fb">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a4c1800c28e1c010fba8e86a2e64375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; mmu::swi_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MMU switching power. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>, and <a class="el" href="group__mmu__cache.html#gaffc2a0f5081f5d3638b3902d89f7806f">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="aafd1ae0d430ec97ca409bb9d0a2f6692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param&lt;unsigned long long *&gt; mmu::tdhits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, and <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="ab919952d26cc3a3f98e15ad0737a4ee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classuint64__t.html">uint64_t</a>&gt; mmu::tdmisses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, and <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a0534a0953f7d44b89835f16e18e808f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param&lt;unsigned long long *&gt; mmu::tihits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of TLB hits. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, and <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<a class="anchor" id="a2234e276d8e71a8c5210ca909278e489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classuint64__t.html">uint64_t</a>&gt; mmu::timisses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of TLB misses. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga207813694c696783c9136f4a5685099b">end_of_simulation()</a>, and <a class="el" href="group__mmu__cache.html#gae5fec6dfc5570be8925d3bab4463a90b">mmu()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>gaisler/leon3/mmucache/<a class="el" href="gaisler_2leon3_2mmucache_2mmu_8h.html">mmu.h</a></li>
<li>gaisler/leon3/mmucache/<a class="el" href="mmu_8cpp.html">mmu.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<footer>
  <div class="container">
    <div class="inner">
      <p>
        &nbsp; &copy; 
         <a href="http://www.tu-braunschweig.de/c3e">c3e - TU-Braunschweig</a>. 2015.
        All rights reserved. | <a href="impress.html">Impress</a> |
        Generated on Tue Nov 24 2015 15:17:04 for SoCRocket by &#160;<a href="http://www.doxygen.org/index.html">Doxygen 1.8.6</a>
      </p>
    </div>
  </div>
</footer>
</body>
</html>
