v 20000220
L 400 1200 600 1200 3
L 400 600 600 600 3
A 40 900 400 -48 97 3
A 140 900 400 -48 97 3
A 600 1000 400 270 76 3
A 600 800 400 90 -76 3
L 300 1200 300 1800 3
L 300 600 300 0 3
V 1050 900 50 6
P 1100 900 1300 900 1
{
T 1000 900 5 8 0 0 0 167589776
pin1=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 167589776
pin2=IN0
}
P 300 300 0 300 1
{
T 300 300 5 8 0 0 0 167589776
pin3=IN1
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 167589776
pin4=IN2
}
P 300 700 0 700 1
{
T 300 700 5 8 0 0 0 167589776
pin5=IN3
}
P 300 900 0 900 1
{
T 300 900 5 8 0 0 0 167589776
pin6=IN4
}
P 300 1100 0 1100 1
{
T 300 1100 5 8 0 0 0 167589776
pin7=IN5
}
P 300 1300 0 1300 1
{
T 300 1300 5 8 0 0 0 167589776
pin8=IN6
}
P 300 1500 0 1500 1
{
T 300 1500 5 8 0 0 0 167589776
pin9=IN7
}
P 300 1700 0 1700 1
{
T 300 1700 5 8 0 0 0 167589776
pin10=IN8
}
T 400 0 5 8 0 0 0 167589776
device=xnor
T 400 100 5 8 0 0 0 167589776
VERILOG_PORTS=POSITIONAL
