$date
	Wed Feb 19 19:55:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RegisterFile_tb $end
$var wire 64 ! rd2 [63:0] $end
$var wire 64 " rd1 [63:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 5 % rs1 [4:0] $end
$var reg 5 & rs2 [4:0] $end
$var reg 64 ' wd [63:0] $end
$var reg 1 ( write_enable $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 64 * rd1 [63:0] $end
$var wire 64 + rd2 [63:0] $end
$var wire 5 , rs1 [4:0] $end
$var wire 5 - rs2 [4:0] $end
$var wire 64 . wd [63:0] $end
$var wire 1 ( write_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
bx +
bx *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
bx "
bx !
$end
#5000
b0 "
b0 *
b0 !
b0 +
1#
#10000
0#
b1010010110100101101001011010010110100101101001011010010110100101 '
b1010010110100101101001011010010110100101101001011010010110100101 .
b1 $
b1 )
1(
#15000
1#
#20000
0#
b1010010110100101101001011010010110100101101001011010010110100101 "
b1010010110100101101001011010010110100101101001011010010110100101 *
b1 %
b1 ,
0(
#25000
1#
#30000
0#
b0 "
b0 *
b0 %
b0 ,
#35000
1#
#40000
0#
b101101001011010010110100101101001011010010110100101101001011010 '
b101101001011010010110100101101001011010010110100101101001011010 .
b10 $
b10 )
1(
#45000
1#
#50000
0#
b1010010110100101101001011010010110100101101001011010010110100101 !
b1010010110100101101001011010010110100101101001011010010110100101 +
b1 &
b1 -
b101101001011010010110100101101001011010010110100101101001011010 "
b101101001011010010110100101101001011010010110100101101001011010 *
b10 %
b10 ,
0(
#55000
1#
#60000
0#
#65000
1#
#70000
0#
