/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [18:0] _04_;
  reg [5:0] _05_;
  wire [2:0] _06_;
  wire [3:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_70z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(_00_ ? celloutsig_1_1z[1] : celloutsig_1_0z);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_1z[0] : celloutsig_1_7z);
  assign celloutsig_0_21z = !(celloutsig_0_19z[0] ? celloutsig_0_16z[2] : celloutsig_0_8z[3]);
  assign celloutsig_0_26z = !(celloutsig_0_24z[5] ? celloutsig_0_8z[0] : celloutsig_0_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[0] | celloutsig_1_1z[1]) & celloutsig_1_3z[3]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[2] | celloutsig_1_0z) & celloutsig_1_4z);
  assign celloutsig_0_2z = ~((in_data[94] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_40z = ~((celloutsig_0_7z[1] | celloutsig_0_24z[1]) & (celloutsig_0_11z[4] | celloutsig_0_16z[0]));
  assign celloutsig_1_0z = ~((in_data[110] | in_data[134]) & (in_data[180] | in_data[132]));
  assign celloutsig_0_69z = celloutsig_0_33z[1] | ~(celloutsig_0_34z[5]);
  assign celloutsig_0_14z = celloutsig_0_10z | celloutsig_0_13z;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 6'h00;
    else _05_ <= { _03_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  reg [18:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 19'h00000;
    else _21_ <= in_data[181:163];
  assign { _04_[18:16], _00_, _04_[14:0] } = _21_;
  reg [2:0] _22_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 3'h0;
    else _22_ <= celloutsig_0_8z[3:1];
  assign { _02_, _06_[1:0] } = _22_;
  reg [3:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 4'h0;
    else _23_ <= { in_data[61], celloutsig_0_16z };
  assign { _07_[3:1], _01_ } = _23_;
  assign celloutsig_0_8z = { _05_[5:3], celloutsig_0_5z } & in_data[80:77];
  assign celloutsig_0_16z = _05_[3:1] & { _03_[1], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_16z[1:0], celloutsig_0_14z, celloutsig_0_3z } & { celloutsig_0_7z[2:1], celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_30z = { _02_, _06_[1:0] } / { 2'h3, celloutsig_0_13z };
  assign celloutsig_1_13z = { in_data[142:136], celloutsig_1_12z, celloutsig_1_9z } > celloutsig_1_10z[10:2];
  assign celloutsig_1_7z = { _04_[16], _00_, _04_[14:1] } <= { _04_[14:0], celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_19z[2:0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z } <= { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_3z = { in_data[49:41], celloutsig_0_0z } && 1'h1;
  assign celloutsig_1_11z = { in_data[129:127], celloutsig_1_3z, celloutsig_1_5z } && in_data[187:177];
  assign celloutsig_0_10z = { in_data[23:16], celloutsig_0_0z, _05_, celloutsig_0_2z, _03_ } && { in_data[92:81], celloutsig_0_7z };
  assign celloutsig_0_13z = { in_data[92], celloutsig_0_11z } && celloutsig_0_7z[5:0];
  assign celloutsig_0_5z = ! celloutsig_0_1z[6:2];
  assign celloutsig_1_19z = { celloutsig_1_1z[2:1], celloutsig_1_13z } < celloutsig_1_17z[6:4];
  assign celloutsig_0_29z = { celloutsig_0_12z[2:0], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_19z } < { celloutsig_0_25z[12:5], _05_, celloutsig_0_5z, _03_ };
  assign celloutsig_0_70z = celloutsig_0_8z[2] & ~(celloutsig_0_40z);
  assign celloutsig_1_12z = celloutsig_1_11z & ~(celloutsig_1_8z[2]);
  assign celloutsig_0_28z = celloutsig_0_22z[7] & ~(celloutsig_0_1z[4]);
  assign celloutsig_1_1z = { in_data[176], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[173:172] };
  assign celloutsig_1_18z = { in_data[174:168], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_9z } % { 1'h1, celloutsig_1_10z[8:2], celloutsig_1_11z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_22z = { celloutsig_0_13z, _07_[3:1], _01_, celloutsig_0_11z } % { 1'h1, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_12z = { celloutsig_0_1z[4:2], 1'h1, _03_, celloutsig_0_5z } * { celloutsig_0_1z[2], 1'h1, celloutsig_0_0z, _02_, _06_[1:0], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_24z = - { celloutsig_0_15z[3:2], celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_34z = ~ { celloutsig_0_32z[7], celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_28z };
  assign celloutsig_1_8z = ~ { in_data[162:150], celloutsig_1_6z };
  assign celloutsig_0_0z = | in_data[58:42];
  assign celloutsig_0_17z = ~^ celloutsig_0_16z;
  assign celloutsig_1_16z = ^ celloutsig_1_8z[7:5];
  assign celloutsig_0_31z = { celloutsig_0_30z[2:1], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_8z } << { _05_[4:2], celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_32z = { in_data[91:82], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_17z } << { celloutsig_0_22z[4], _02_, _06_[1:0], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_31z };
  assign celloutsig_0_33z = celloutsig_0_31z[7:4] >> { celloutsig_0_12z[5:3], celloutsig_0_2z };
  assign celloutsig_1_3z = _04_[8:2] >> { _04_[3:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_22z[9:1], _03_, celloutsig_0_16z } >>> { _06_[0], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_7z = in_data[28:22] - { in_data[27], _05_ };
  assign celloutsig_0_15z = { in_data[79:78], _03_ } ~^ { celloutsig_0_12z[4:2], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_1_10z = { celloutsig_1_8z[13:10], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z } ^ { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_11z[4] = ~ celloutsig_0_7z[5];
  assign celloutsig_0_1z[6:2] = in_data[95:91] ~^ in_data[66:62];
  assign celloutsig_1_17z[6:3] = ~ { celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_11z[3:0] = celloutsig_0_8z ^ { celloutsig_0_7z[4:2], celloutsig_0_2z };
  assign _04_[15] = _00_;
  assign _06_[2] = _02_;
  assign _07_[0] = _01_;
  assign celloutsig_0_1z[1:0] = 2'h3;
  assign celloutsig_1_17z[2:0] = celloutsig_1_17z[5:3];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
