
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013371                       # Number of seconds simulated
sim_ticks                                 13371104500                       # Number of ticks simulated
final_tick                                13371104500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 637822                       # Simulator instruction rate (inst/s)
host_op_rate                                  1145015                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1185351685                       # Simulator tick rate (ticks/s)
host_mem_usage                                2072560                       # Number of bytes of host memory used
host_seconds                                    11.28                       # Real time elapsed on the host
sim_insts                                     7194800                       # Number of instructions simulated
sim_ops                                      12916086                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          67904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             119424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1866                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3853085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5078414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8931499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3853085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3853085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3853085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5078414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8931499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 119424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  119424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13371002500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.847966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.141407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.185390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          246     52.68%     52.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           87     18.63%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.64%     77.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      4.50%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      3.21%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.14%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.28%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.28%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45      9.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          467                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        67904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3853084.836783677805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5078413.679288798012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28572750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    108729250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35494.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    102478.09                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    102314500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               137302000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9330000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     54830.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73580.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         8.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7165596.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13323240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3974520165                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            297.246960                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          13186669500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     41693500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      83720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  10817617000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1113298750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      58969500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1255805750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1977897                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      953840                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            21                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10150405                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            64                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26742209                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     7194800                       # Number of instructions committed
system.cpu.committedOps                      12916086                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              12586153                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 538280                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       95366                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1164332                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     12586153                       # number of integer instructions
system.cpu.num_fp_insts                        538280                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            24773360                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10090174                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               370873                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              458138                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              6901007                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4020378                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2931721                       # number of memory refs
system.cpu.num_load_insts                     1977887                       # Number of load instructions
system.cpu.num_store_insts                     953834                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   26742209                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           1422681                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 11277      0.09%      0.09% # Class of executed instruction
system.cpu.op_class::IntAlu                   9639893     74.63%     74.72% # Class of executed instruction
system.cpu.op_class::IntMult                    19245      0.15%     74.87% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatAdd                  210704      1.63%     76.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     76.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                    15882      0.12%     76.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2296      0.02%     76.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                   10125      0.08%     76.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     76.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               31392      0.24%     76.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                7747      0.06%     77.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                5533      0.04%     77.07% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              29592      0.23%     77.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.30% # Class of executed instruction
system.cpu.op_class::MemRead                  1844058     14.28%     91.58% # Class of executed instruction
system.cpu.op_class::MemWrite                  875981      6.78%     98.36% # Class of executed instruction
system.cpu.op_class::FloatMemRead              133829      1.04%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              77853      0.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   12916086                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.100291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2931737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            532.655705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.100291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11732452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11732452                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1973777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1973777                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       952456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         952456                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2926233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2926233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2926233                       # number of overall hits
system.cpu.dcache.overall_hits::total         2926233                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4120                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1384                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         5504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5504                       # number of overall misses
system.cpu.dcache.overall_misses::total          5504                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    140698000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    140698000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82343500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82343500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    223041500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    223041500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    223041500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    223041500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1977897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1977897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       953840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       953840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2931737                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2931737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2931737                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2931737                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002083                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001877                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        34150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        34150                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59496.748555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59496.748555                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40523.528343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40523.528343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40523.528343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40523.528343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4671                       # number of writebacks
system.cpu.dcache.writebacks::total              4671                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4120                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1384                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5504                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    136578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    136578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     80959500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     80959500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    217537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217537500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217537500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001877                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        33150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        33150                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58496.748555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58496.748555                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39523.528343                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39523.528343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39523.528343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39523.528343                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4992                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.968142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10150405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11734.572254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.968142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.904235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40602485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40602485                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     10149540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10149540                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     10149540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10149540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10149540                       # number of overall hits
system.cpu.icache.overall_hits::total        10149540                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           865                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::total           865                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72301500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72301500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     72301500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72301500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72301500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72301500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10150405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10150405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     10150405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10150405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10150405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10150405                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83585.549133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83585.549133                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83585.549133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83585.549133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83585.549133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83585.549133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          374                       # number of writebacks
system.cpu.icache.writebacks::total               374                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71436500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71436500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71436500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71436500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71436500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71436500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82585.549133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82585.549133                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82585.549133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82585.549133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82585.549133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82585.549133                       # average overall mshr miss latency
system.cpu.icache.replacements                    374                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1600.537861                       # Cycle average of tags in use
system.l2.tags.total_refs                       11734                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1866                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.288317                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       613.534960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       987.002901                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.030121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056946                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     95738                       # Number of tag accesses
system.l2.tags.data_accesses                    95738                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         4671                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4671                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              374                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   589                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 60                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          3854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3854                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4443                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4503                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  60                       # number of overall hits
system.l2.overall_hits::.cpu.data                4443                       # number of overall hits
system.l2.overall_hits::total                    4503                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 795                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             266                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1061                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1866                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              1061                       # number of overall misses
system.l2.overall_misses::total                  1866                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     72697500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      72697500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69501000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69501000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     89928500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     89928500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69501000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    162626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232127000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69501000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    162626000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232127000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         4671                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4671                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          374                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         4120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6369                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6369                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.574422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574422                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930636                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.064563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064563                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.930636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.192769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.192769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292982                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91443.396226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91443.396226                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86336.645963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86336.645963                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 338077.067669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 338077.067669                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86336.645963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 153276.154571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124398.177921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86336.645963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 153276.154571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124398.177921                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            795                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          266                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1866                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     64747500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     64747500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61451000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61451000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     87268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     87268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     61451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    152016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    213467000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    152016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    213467000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.574422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.064563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064563                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.192769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.192769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292982                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81443.396226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81443.396226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76336.645963                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76336.645963                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 328077.067669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 328077.067669                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76336.645963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 143276.154571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114398.177921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76336.645963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 143276.154571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114398.177921                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          1866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1071                       # Transaction distribution
system.membus.trans_dist::ReadExReq               795                       # Transaction distribution
system.membus.trans_dist::ReadExResp              795                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1866                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1880000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9908000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        11735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         5366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13371104500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1384                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        79296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       651200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 730496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6369                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6368     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6369                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10912500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1297500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8256000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
