****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:45:28 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_idcode_reg_reg_10_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_9_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0120     -0.0120

  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0071      0.9300    0.0000     -0.0120 r    (30.27,19.73)     s, n
  i_img2_jtag_tap_idcode_reg_reg_10_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0041      0.9120    0.0269      0.0149 f    (30.02,19.73)     s, n
  i_img2_jtag_tap_idcode_reg[10] (net)                               1      0.0007
  copt_h_inst_1222/I (BUFFSKND4BWP16P90CPD)                                             0.0041      0.9300    0.0000      0.0149 f    (29.70,20.30)
  copt_h_inst_1222/Z (BUFFSKND4BWP16P90CPD)                                             0.0041      0.9120    0.0115      0.0264 f    (29.92,20.30)
  copt_net_152 (net)                                                 1      0.0008
  U408/A1 (INR2D1BWP16P90CPD)                                                           0.0041      0.9300    0.0000      0.0264 f    (27.89,20.85)
  U408/ZN (INR2D1BWP16P90CPD)                                                           0.0057      0.9120    0.0092      0.0357 f    (27.75,20.88)
  n269 (net)                                                         1      0.0008
  i_img2_jtag_tap_idcode_reg_reg_9_/D (DFCNQD1BWP16P90CPDILVT)                          0.0057      0.9300    0.0000      0.0357 f    (29.05,20.85)     s, n
  data arrival time                                                                                                       0.0357

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0028     -0.0028
  clock reconvergence pessimism                                                                              -0.0091     -0.0120
  i_img2_jtag_tap_idcode_reg_reg_9_/CP (DFCNQD1BWP16P90CPDILVT)                         0.0072      1.0700    0.0000     -0.0120 r    (30.72,20.88)     s, n
  clock uncertainty                                                                                           0.0430      0.0310
  library hold time                                                                                 1.0000    0.0048      0.0358
  data required time                                                                                                      0.0358
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.0358
  data arrival time                                                                                                      -0.0357
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                       -0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  input external delay                                                                                        0.5000      0.5000

  tdi (in)                                                                              0.0038      0.9120    0.0006      0.5006 f    (61.75,13.65)
  tdi (net)                                                          1      0.0009
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                        0.0038      0.9300    0.0000      0.5006 f    (58.98,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                        0.0258      0.9120    0.0177      0.5183 f    (58.83,12.82)     s
  ZBUF_26_0 (net)                                                    3      0.0055
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDULVT)                                          0.0259      0.9300    0.0001      0.5184 f    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDULVT)                                          0.0182      0.9120    0.0173      0.5357 f    (59.90,13.39)
  dbg_dat_si[0] (net)                                                1      0.1003
  dbg_dat_si[0] (out)                                                                   0.0187      0.9300    0.0018      0.5374 f    (61.75,12.45)
  data arrival time                                                                                                       0.5374

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  clock reconvergence pessimism                                                                              -0.0000      0.0000
  clock uncertainty                                                                                           0.0430      0.0430
  output external delay                                                                                      -0.5000     -0.4570
  data required time                                                                                                     -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.4570
  data arrival time                                                                                                      -0.5374
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.9944



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                  0.0038      0.9120    0.0007      0.5007 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                              1      0.0010
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                        0.0038      0.9300    0.0000      0.5007 f    (58.84,15.73)     s, n
  data arrival time                                                                                                         0.5007

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0057     -0.0057
  clock reconvergence pessimism                                                                                -0.0000     -0.0057
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                       0.0154      1.0700    0.0000     -0.0057 r    (60.51,15.70)     s, n
  clock uncertainty                                                                                             0.0430      0.0373
  library hold time                                                                                   1.0000    0.0099      0.0472
  data required time                                                                                                        0.0471
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0471
  data arrival time                                                                                                        -0.5007
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.4536



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0131     -0.0131

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)                               0.0174      0.9300    0.0000     -0.0131 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                                0.0208      0.9120    0.0438      0.0307 r    (56.12,18.00)     s, n
  n409 (net)                                                           2      0.0048
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                   0.0208      0.9300    0.0001      0.0308 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                   0.0195      0.9120    0.0163      0.0472 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                             1      0.1005
  dbg_avail_force[0] (out)                                                                0.0205      0.9300    0.0025      0.0497 r    (61.75,17.73)
  data arrival time                                                                                                         0.0497

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0430      0.0430
  output external delay                                                                                        -0.5000     -0.4570
  data required time                                                                                                       -0.4570
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4570
  data arrival time                                                                                                        -0.0497
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.5067



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_9_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_8_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0140     -0.0140

  i_img2_jtag_tap_idcode_reg_reg_9_/CP (DFCNQD1BWP16P90CPDILVT)                           0.0134      0.9300    0.0000     -0.0140 r    (30.72,20.88)     s, n
  i_img2_jtag_tap_idcode_reg_reg_9_/Q (DFCNQD1BWP16P90CPDILVT)                            0.0095      0.9420    0.0554      0.0414 f    (30.47,20.88)     s, n
  i_img2_jtag_tap_idcode_reg[9] (net)                                  1      0.0016
  copt_h_inst_1274/I (BUFFSKND4BWP16P90CPD)                                               0.0095      0.9300    0.0002      0.0416 f    (24.93,23.18)
  copt_h_inst_1274/Z (BUFFSKND4BWP16P90CPD)                                               0.0080      0.9420    0.0234      0.0650 f    (25.15,23.18)
  copt_net_204 (net)                                                   1      0.0007
  U409/A1 (OR2D1BWP16P90CPD)                                                              0.0080      0.9300    0.0000      0.0650 f    (24.82,22.66)
  U409/Z (OR2D1BWP16P90CPD)                                                               0.0116      0.9420    0.0225      0.0875 f    (25.07,22.61)
  n268 (net)                                                           1      0.0008
  i_img2_jtag_tap_idcode_reg_reg_8_/D (DFSNQD1BWP16P90CPD)                                0.0116      0.9300    0.0001      0.0876 f    (23.29,22.00)     s, n
  data arrival time                                                                                                         0.0876

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0059     -0.0059
  clock reconvergence pessimism                                                                                -0.0075     -0.0134
  i_img2_jtag_tap_idcode_reg_reg_8_/CP (DFSNQD1BWP16P90CPD)                               0.0134      1.0700    0.0000     -0.0134 r    (25.05,22.03)     s, n
  clock uncertainty                                                                                             0.0530      0.0396
  library hold time                                                                                   1.0000    0.0222      0.0618
  data required time                                                                                                        0.0618
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0618
  data arrival time                                                                                                        -0.0876
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.0258



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  tdi (in)                                                                                0.0076      0.9420    0.0013      0.5013 r    (61.75,13.65)
  tdi (net)                                                            1      0.0010
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                          0.0076      0.9300    0.0000      0.5013 r    (58.98,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                          0.0460      0.9420    0.0337      0.5350 r    (58.83,12.82)     s
  ZBUF_26_0 (net)                                                      3      0.0054
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDULVT)                                            0.0460      0.9300    0.0003      0.5353 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDULVT)                                            0.0286      0.9420    0.0254      0.5607 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                  1      0.1003
  dbg_dat_si[0] (out)                                                                     0.0394      0.9300    0.0097      0.5704 r    (61.75,12.45)
  data arrival time                                                                                                         0.5704

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0530      0.0530
  output external delay                                                                                        -0.5000     -0.4470
  data required time                                                                                                       -0.4470
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4470
  data arrival time                                                                                                        -0.5704
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               1.0174



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0076      0.9420    0.0013      0.5013 r    (61.75,11.49)
  trstn (net)                                                            1      0.0010
  ropt_mt_inst_1316/I (BUFFSKND4BWP16P90CPDULVT)                                            0.0076      0.9300    0.0000      0.5013 r    (59.85,10.51)
  ropt_mt_inst_1316/Z (BUFFSKND4BWP16P90CPDULVT)                                            0.0388      0.9420    0.0210      0.5223 r    (60.07,10.51)
  ropt_net_246 (net)                                                    24      0.0333
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0564      0.9300    0.0064      0.5287 r    (59.68,15.75)     s, n
  data arrival time                                                                                                           0.5287

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0143     -0.0143
  clock reconvergence pessimism                                                                                  -0.0000     -0.0143
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0243      1.0700    0.0000     -0.0143 r    (60.51,15.70)     s, n
  clock uncertainty                                                                                               0.0530      0.0387
  library hold time                                                                                     1.0000    0.0572      0.0959
  data required time                                                                                                          0.0959
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0959
  data arrival time                                                                                                          -0.5287
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4328



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0170     -0.0170

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)                                 0.0281      0.9300    0.0000     -0.0170 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                                  0.0387      0.9420    0.0964      0.0794 r    (56.12,18.00)     s, n
  n409 (net)                                                             2      0.0048
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                     0.0387      0.9300    0.0004      0.0798 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                     0.0283      0.9420    0.0238      0.1036 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0407      0.9300    0.0104      0.1140 r    (61.75,17.73)
  data arrival time                                                                                                           0.1140

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.1140
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5610



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_9_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_8_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0100     -0.0100

  i_img2_jtag_tap_idcode_reg_reg_9_/CP (DFCNQD1BWP16P90CPDILVT)                             0.0096      0.9300    0.0000     -0.0100 r    (30.72,20.88)     s, n
  i_img2_jtag_tap_idcode_reg_reg_9_/Q (DFCNQD1BWP16P90CPDILVT)                              0.0075      0.9270    0.0391      0.0290 f    (30.47,20.88)     s, n
  i_img2_jtag_tap_idcode_reg[9] (net)                                    1      0.0016
  copt_h_inst_1274/I (BUFFSKND4BWP16P90CPD)                                                 0.0075      0.9300    0.0001      0.0292 f    (24.93,23.18)
  copt_h_inst_1274/Z (BUFFSKND4BWP16P90CPD)                                                 0.0056      0.9270    0.0159      0.0451 f    (25.15,23.18)
  copt_net_204 (net)                                                     1      0.0007
  U409/A1 (OR2D1BWP16P90CPD)                                                                0.0056      0.9300    0.0000      0.0451 f    (24.82,22.66)
  U409/Z (OR2D1BWP16P90CPD)                                                                 0.0076      0.9270    0.0145      0.0596 f    (25.07,22.61)
  n268 (net)                                                             1      0.0008
  i_img2_jtag_tap_idcode_reg_reg_8_/D (DFSNQD1BWP16P90CPD)                                  0.0076      0.9300    0.0000      0.0596 f    (23.29,22.00)     s, n
  data arrival time                                                                                                           0.0596

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0026     -0.0026
  clock reconvergence pessimism                                                                                  -0.0071     -0.0097
  i_img2_jtag_tap_idcode_reg_reg_8_/CP (DFSNQD1BWP16P90CPD)                                 0.0097      1.0700    0.0000     -0.0097 r    (25.05,22.03)     s, n
  clock uncertainty                                                                                               0.0480      0.0383
  library hold time                                                                                     1.0000    0.0131      0.0514
  data required time                                                                                                          0.0514
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0514
  data arrival time                                                                                                          -0.0596
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0082



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0054      0.9270    0.0009      0.5009 r    (61.75,13.65)
  tdi (net)                                                              1      0.0009
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                            0.0053      0.9300    0.0000      0.5009 r    (58.98,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                            0.0334      0.9270    0.0230      0.5239 r    (58.83,12.82)     s
  ZBUF_26_0 (net)                                                        3      0.0055
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDULVT)                                              0.0334      0.9300    0.0002      0.5241 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDULVT)                                              0.0243      0.9270    0.0210      0.5451 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                    1      0.1003
  dbg_dat_si[0] (out)                                                                       0.0281      0.9300    0.0051      0.5502 r    (61.75,12.45)
  data arrival time                                                                                                           0.5502

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5502
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0021



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                    0.0052      0.9270    0.0010      0.5010 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                                1      0.0010
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                          0.0052      0.9300    0.0000      0.5010 f    (58.84,15.73)     s, n
  data arrival time                                                                                                           0.5010

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0080     -0.0080
  clock reconvergence pessimism                                                                                  -0.0000     -0.0080
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0195      1.0700    0.0000     -0.0080 r    (60.51,15.70)     s, n
  clock uncertainty                                                                                               0.0480      0.0400
  library hold time                                                                                     1.0000    0.0163      0.0563
  data required time                                                                                                          0.0563
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0563
  data arrival time                                                                                                          -0.5010
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4447



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0117     -0.0117

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)                                 0.0222      0.9300    0.0000     -0.0117 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                                  0.0274      0.9270    0.0630      0.0513 r    (56.12,18.00)     s, n
  n409 (net)                                                             2      0.0048
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                     0.0274      0.9300    0.0002      0.0516 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                     0.0243      0.9270    0.0196      0.0712 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0293      0.9300    0.0059      0.0771 r    (61.75,17.73)
  data arrival time                                                                                                           0.0771

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0771
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5291


1
