# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab7.srcs/sources_1/ip/dual_port_ram/sim/dual_port_ram.v" \
"../../../../lab7.srcs/sources_1/ip/single_port_rom/sim/single_port_rom.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
