Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/runs/physical_design/35-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4489
Number of terminals:      128
Number of snets:          2
Number of nets:           1264

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 347.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 64565.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 13763.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 665.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 697.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1290 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 341 unique inst patterns.
[INFO DRT-0084]   Complete 1211 groups.
#scanned instances     = 4489
#unique  instances     = 347
#stdCellGenAp          = 10701
#stdCellValidPlanarAp  = 341
#stdCellValidViaAp     = 7689
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4465
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:04, memory = 133.66 (MB), peak = 133.66 (MB)

Number of guides:     16290

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5091.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4626.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2650.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 332.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 79.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7820 vertical wires in 1 frboxes and 4958 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 754 vertical wires in 1 frboxes and 1794 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.70 (MB), peak = 166.22 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.92 (MB), peak = 166.22 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 192.25 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 231.34 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 274.03 (MB).
    Completing 40% with 274 violations.
    elapsed time = 00:00:01, memory = 298.61 (MB).
    Completing 50% with 274 violations.
    elapsed time = 00:00:02, memory = 336.81 (MB).
    Completing 60% with 516 violations.
    elapsed time = 00:00:02, memory = 333.17 (MB).
    Completing 70% with 516 violations.
    elapsed time = 00:00:02, memory = 337.72 (MB).
    Completing 80% with 516 violations.
    elapsed time = 00:00:04, memory = 354.75 (MB).
    Completing 90% with 770 violations.
    elapsed time = 00:00:04, memory = 395.34 (MB).
    Completing 100% with 974 violations.
    elapsed time = 00:00:06, memory = 398.12 (MB).
[INFO DRT-0199]   Number of violations = 1457.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      3      0      0      0      0
Metal Spacing        6      0    129     40     22      0
Recheck              3      0    303    153     22      2
Short                0      0    702     72      0      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:06, memory = 411.95 (MB), peak = 644.61 (MB)
Total wire length = 101109 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45468 um.
Total wire length on LAYER met2 = 43049 um.
Total wire length on LAYER met3 = 9183 um.
Total wire length on LAYER met4 = 3407 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15140.
Up-via summary (total 15140):.

------------------------
 FR_MASTERSLICE        0
            li1     6311
           met1     8108
           met2      570
           met3      151
           met4        0
------------------------
                   15140


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1457 violations.
    elapsed time = 00:00:00, memory = 425.62 (MB).
    Completing 20% with 1457 violations.
    elapsed time = 00:00:00, memory = 438.64 (MB).
    Completing 30% with 1457 violations.
    elapsed time = 00:00:01, memory = 446.84 (MB).
    Completing 40% with 1170 violations.
    elapsed time = 00:00:01, memory = 446.95 (MB).
    Completing 50% with 1170 violations.
    elapsed time = 00:00:01, memory = 449.00 (MB).
    Completing 60% with 1051 violations.
    elapsed time = 00:00:02, memory = 449.91 (MB).
    Completing 70% with 1051 violations.
    elapsed time = 00:00:02, memory = 452.14 (MB).
    Completing 80% with 1051 violations.
    elapsed time = 00:00:04, memory = 453.31 (MB).
    Completing 90% with 877 violations.
    elapsed time = 00:00:04, memory = 461.22 (MB).
    Completing 100% with 674 violations.
    elapsed time = 00:00:05, memory = 462.25 (MB).
[INFO DRT-0199]   Number of violations = 681.
Viol/Layer        met1   met2   met3
Metal Spacing       73     34     15
Recheck              4      3      0
Short              524     28      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:05, memory = 476.11 (MB), peak = 707.52 (MB)
Total wire length = 100351 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45275 um.
Total wire length on LAYER met2 = 42604 um.
Total wire length on LAYER met3 = 9097 um.
Total wire length on LAYER met4 = 3374 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14945.
Up-via summary (total 14945):.

------------------------
 FR_MASTERSLICE        0
            li1     6307
           met1     7895
           met2      601
           met3      142
           met4        0
------------------------
                   14945


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 681 violations.
    elapsed time = 00:00:00, memory = 476.11 (MB).
    Completing 20% with 681 violations.
    elapsed time = 00:00:00, memory = 476.25 (MB).
    Completing 30% with 681 violations.
    elapsed time = 00:00:01, memory = 478.06 (MB).
    Completing 40% with 585 violations.
    elapsed time = 00:00:01, memory = 478.06 (MB).
    Completing 50% with 585 violations.
    elapsed time = 00:00:01, memory = 492.89 (MB).
    Completing 60% with 533 violations.
    elapsed time = 00:00:02, memory = 492.89 (MB).
    Completing 70% with 533 violations.
    elapsed time = 00:00:02, memory = 492.89 (MB).
    Completing 80% with 533 violations.
    elapsed time = 00:00:04, memory = 493.20 (MB).
    Completing 90% with 504 violations.
    elapsed time = 00:00:04, memory = 493.39 (MB).
    Completing 100% with 521 violations.
    elapsed time = 00:00:05, memory = 493.39 (MB).
[INFO DRT-0199]   Number of violations = 521.
Viol/Layer        met1   met2   met3
Metal Spacing       61     31     12
Min Hole             1      0      0
Short              381     35      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:05, memory = 499.39 (MB), peak = 728.62 (MB)
Total wire length = 99881 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45217 um.
Total wire length on LAYER met2 = 42454 um.
Total wire length on LAYER met3 = 8890 um.
Total wire length on LAYER met4 = 3318 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14797.
Up-via summary (total 14797):.

------------------------
 FR_MASTERSLICE        0
            li1     6307
           met1     7793
           met2      554
           met3      143
           met4        0
------------------------
                   14797


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 521 violations.
    elapsed time = 00:00:00, memory = 499.39 (MB).
    Completing 20% with 521 violations.
    elapsed time = 00:00:00, memory = 499.39 (MB).
    Completing 30% with 521 violations.
    elapsed time = 00:00:00, memory = 508.64 (MB).
    Completing 40% with 401 violations.
    elapsed time = 00:00:00, memory = 508.64 (MB).
    Completing 50% with 401 violations.
    elapsed time = 00:00:01, memory = 508.81 (MB).
    Completing 60% with 296 violations.
    elapsed time = 00:00:02, memory = 508.88 (MB).
    Completing 70% with 296 violations.
    elapsed time = 00:00:02, memory = 508.88 (MB).
    Completing 80% with 296 violations.
    elapsed time = 00:00:03, memory = 508.94 (MB).
    Completing 90% with 175 violations.
    elapsed time = 00:00:03, memory = 508.88 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:04, memory = 508.88 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1    via   met2
Metal Spacing       10      0     11
Recheck              1      0      2
Short               13      1      8
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 509.70 (MB), peak = 740.16 (MB)
Total wire length = 99767 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43088 um.
Total wire length on LAYER met2 = 42380 um.
Total wire length on LAYER met3 = 10904 um.
Total wire length on LAYER met4 = 3393 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15179.
Up-via summary (total 15179):.

------------------------
 FR_MASTERSLICE        0
            li1     6307
           met1     7891
           met2      835
           met3      146
           met4        0
------------------------
                   15179


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 509.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 509.70 (MB), peak = 740.16 (MB)
Total wire length = 99760 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43001 um.
Total wire length on LAYER met2 = 42339 um.
Total wire length on LAYER met3 = 10993 um.
Total wire length on LAYER met4 = 3427 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15171.
Up-via summary (total 15171):.

------------------------
 FR_MASTERSLICE        0
            li1     6307
           met1     7873
           met2      845
           met3      146
           met4        0
------------------------
                   15171


[INFO DRT-0198] Complete detail routing.
Total wire length = 99760 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43001 um.
Total wire length on LAYER met2 = 42339 um.
Total wire length on LAYER met3 = 10993 um.
Total wire length on LAYER met4 = 3427 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15171.
Up-via summary (total 15171):.

------------------------
 FR_MASTERSLICE        0
            li1     6307
           met1     7873
           met2      845
           met3      146
           met4        0
------------------------
                   15171


[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:23, memory = 509.70 (MB), peak = 740.16 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/runs/physical_design/37-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/runs/physical_design/37-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/runs/physical_design/37-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/runs/physical_design/37-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/runs/physical_design/37-openroad-detailedrouting/netlist_1.sdc'…
