Error (10161): Verilog HDL error at soc_system_top.sv(296): object "soc_system_audio_0_external_interface_DACDAT" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system_top.sv Line: 296
Error (10161): Verilog HDL error at soc_system_top.sv(300): object "soc_system_audio_0_external_interface_XCK" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system_top.sv Line: 300
Error (10161): Verilog HDL error at soc_system_top.sv(302): object "soc_system_audio_0_external_interface_SCLK" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system_top.sv Line: 302



Error (12152): Can't elaborate user hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0" File: /homes/user/stud/spring25/as7525/Music/lab9/soc_system/synthesis/soc_system.v Line: 329

Error (10200): Verilog HDL Conditional Statement error at vga_ball.sv(175): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: /homes/user/stud/spring25/as7525/Music/lab10/soc_system/synthesis/submodules/vga_ball.sv Line: 175
Error (10200): Verilog HDL Conditional Statement error at vga_ball.sv(181): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: /homes/user/stud/spring25/as7525/Music/lab10/soc_system/synthesis/submodules/vga_ball.sv Line: 181

Error (10170): Verilog HDL syntax error at vga_ball.sv(13) near text: "input";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 13
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(79): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 79
Error (10149): Verilog HDL Declaration error at vga_ball.sv(83): identifier "audio_start" is already declared in the present scope File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 83
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(169): truncated literal to match 32 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 169
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(171): truncated literal to match 32 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 171
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(263): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 263
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(266): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 266
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(267): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 267
Error (10170): Verilog HDL syntax error at vga_ball.sv(520) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 520
Error (10170): Verilog HDL syntax error at vga_ball.sv(524) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 524
Error (10170): Verilog HDL syntax error at vga_ball.sv(535) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 535
Error (10170): Verilog HDL syntax error at vga_ball.sv(538) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 538
Error (10170): Verilog HDL syntax error at vga_ball.sv(547) near text: "end"; "end" without "begin" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 547
Error (10112): Ignored design unit "vga_ball" at vga_ball.sv(1) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 1
Error (10112): Ignored design unit "vga_counters" at vga_ball.sv(553) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 553






software
_flag.c usbkeyboard.c -lusb-1.0
/tmp/ccSqOzBB.o: In function `play_tone':
dino_souped_up_jump_flag.c:(.text+0x74): undefined reference to `sin'
collect2: error: ld returned 1 exit status



Error (10170): Verilog HDL syntax error at vga_ball.sv(220) near text: "counters";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 220
Error (10170): Verilog HDL syntax error at vga_ball.sv(235) near text: "jump_sound";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 235
Error (10170): Verilog HDL syntax error at vga_ball.sv(243) near text: "dino_rom";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 243
Error (10170): Verilog HDL syntax error at vga_ball.sv(244) near text: "dino_rom1";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 244
Error (10170): Verilog HDL syntax error at vga_ball.sv(245) near text: "dino_rom2";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 245
Error (10170): Verilog HDL syntax error at vga_ball.sv(247) near text: "ptero_up";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 247
Error (10170): Verilog HDL syntax error at vga_ball.sv(248) near text: "ptero_down";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 248
Error (10170): Verilog HDL syntax error at vga_ball.sv(252) near text: "jump_rom";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 252
Error (10170): Verilog HDL syntax error at vga_ball.sv(253) near text: "duck_rom";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 253
Error (10170): Verilog HDL syntax error at vga_ball.sv(254) near text: "godzilla_rom";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 254
Error (10170): Verilog HDL syntax error at vga_ball.sv(255) near text: "s_cac_rom";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 255
Error (10170): Verilog HDL syntax error at vga_ball.sv(256) near text: "powerup_rom";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 256
Error (10170): Verilog HDL syntax error at vga_ball.sv(260) near text: "always_comb";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 260
Error (10170): Verilog HDL syntax error at vga_ball.sv(276) near text: "always_comb";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 276
Error (10170): Verilog HDL syntax error at vga_ball.sv(285) near text: "always_ff";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 285
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(289): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 289
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(292): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 292
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(293): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 293
Error (10170): Verilog HDL syntax error at vga_ball.sv(545) near text: "endmodule";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 545
Error (10170): Verilog HDL syntax error at vga_ball.sv(549) near text: "output";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 549
Error (10170): Verilog HDL syntax error at vga_ball.sv(554) near text: "parameter";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 554
Error (10170): Verilog HDL syntax error at vga_ball.sv(554) near text: ",";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 554
Info (12021): Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/vga_ball.sv
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v


Error (10200): Verilog HDL Conditional Statement error at vga_ball.sv(175): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 175
Error (10200): Verilog HDL Conditional Statement error at vga_ball.sv(181): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: /homes/user/stud/spring25/as7525/Music/lab11/soc_system/synthesis/submodules/vga_ball.sv Line: 181


module soc_system_ROM_dino_jump (
  input  logic        clk,
  input  logic        clken,
  input  logic        reset,
  input  logic        reset_req,
  input  logic [15:0] address,
  output logic [15:0] readdata
);



// soc_system_ROM_dino_jump.sv
module soc_system_ROM_dino_jump #(
  parameter ADDR_WIDTH = 13,           // enough to index up to MAX_JUMP (5000)
  parameter DATA_WIDTH = 16
)(
  input  logic                      clk,
  input  logic [ADDR_WIDTH-1:0]    address,
  output logic [DATA_WIDTH-1:0]    readdata
);

  // declare ROM depth = 2^ADDR_WIDTH (you'll only use up to MAX_JUMP)
  logic [DATA_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH)-1];

  // initialize from external hex file (one sample per line)
  initial begin
    $readmemh("dino_jump.hex", mem);
  end

  // synchronous read
  always_ff @(posedge clk) begin
    readdata <= mem[address];
  end

endmodule




soc_system_ROM_dino_jump #(
  .ADDR_WIDTH(13),
  .DATA_WIDTH(16)
) jump_sound (
  .clk      (clk50),
  .address  (addr_jump),
  .readdata (jump_data)
);




 soc_system_ROM_dino_jump #(.ADDR_WIDTH(13)) jump_sound (
//     .clk     (clk50),
//     .address (addr_jump),
//     .readdata(jump_data)
//   );



module soc_system_ROM_dino_jump #(
  parameter ADDR_WIDTH = 13,      // 2^13 = 8192 words, > MAX_JUMP=5000
  parameter DATA_WIDTH = 16
)(
  input  logic                      clk,
  input  logic [ADDR_WIDTH-1:0]    address,
  output logic [DATA_WIDTH-1:0]    readdata
);

  // Memory array
  logic [DATA_WIDTH-1:0] mem [(1<<ADDR_WIDTH)-1:0];

  // Initialize from hex file (one 16-bit word per line)
  initial begin
    $readmemh("dino_jump.hex", mem);
  end

  // Synchronous read
  always_ff @(posedge clk) begin
    readdata <= mem[address];
  end

endmodule
