/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire [10:0] _23_;
  wire [9:0] _24_;
  wire [5:0] _25_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[70] | in_data[80]) & (in_data[82] | in_data[69]));
  assign celloutsig_0_20z = ~((celloutsig_0_13z | celloutsig_0_9z) & (celloutsig_0_14z | celloutsig_0_9z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[21]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z | celloutsig_0_18z) & (celloutsig_0_17z | celloutsig_0_9z));
  assign celloutsig_0_24z = ~((celloutsig_0_13z | celloutsig_0_3z) & (celloutsig_0_4z | celloutsig_0_1z));
  assign celloutsig_0_27z = ~((celloutsig_0_13z | celloutsig_0_11z) & (_00_ | celloutsig_0_10z));
  assign celloutsig_0_28z = ~((celloutsig_0_12z | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_14z));
  assign celloutsig_0_29z = ~((celloutsig_0_2z | celloutsig_0_13z) & (celloutsig_0_27z | celloutsig_0_17z));
  assign celloutsig_0_30z = ~((celloutsig_0_13z | celloutsig_0_4z) & (celloutsig_0_2z | celloutsig_0_29z));
  assign celloutsig_0_31z = ~((celloutsig_0_8z | celloutsig_0_10z) & (celloutsig_0_7z | celloutsig_0_13z));
  assign celloutsig_0_3z = ~((in_data[62] | celloutsig_0_1z) & (in_data[19] | celloutsig_0_1z));
  assign celloutsig_0_32z = ~((celloutsig_0_2z | celloutsig_0_8z) & (celloutsig_0_16z | celloutsig_0_31z));
  assign celloutsig_0_33z = ~((_01_ | celloutsig_0_13z) & (celloutsig_0_22z | celloutsig_0_30z));
  assign celloutsig_0_35z = ~((celloutsig_0_33z | celloutsig_0_12z) & (celloutsig_0_11z | celloutsig_0_0z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_47z = ~((celloutsig_0_12z | celloutsig_0_13z) & (celloutsig_0_3z | celloutsig_0_32z));
  assign celloutsig_0_58z = ~((celloutsig_0_20z | celloutsig_0_13z) & (celloutsig_0_18z | celloutsig_0_47z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_4z | celloutsig_0_0z));
  assign celloutsig_0_63z = ~((_10_ | celloutsig_0_24z) & (_11_ | _12_));
  assign celloutsig_0_7z = ~((celloutsig_0_6z | in_data[82]) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_80z = ~((celloutsig_0_24z | celloutsig_0_63z) & (celloutsig_0_13z | celloutsig_0_28z));
  assign celloutsig_0_81z = ~((celloutsig_0_16z | celloutsig_0_11z) & (_02_ | celloutsig_0_58z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_4z) & (_16_ | celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[151] | in_data[107]) & (in_data[123] | in_data[109]));
  assign celloutsig_1_1z = ~((in_data[108] | celloutsig_1_0z) & (in_data[96] | in_data[120]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[162]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_1z) & (_15_ | _17_));
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_4z | celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_7z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_1_9z = ~((celloutsig_1_8z | in_data[191]) & (celloutsig_1_8z | in_data[123]));
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_4z) & (in_data[5] | celloutsig_0_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_5z | in_data[160]) & (celloutsig_1_4z | in_data[98]));
  assign celloutsig_1_14z = ~((celloutsig_1_4z | celloutsig_1_7z) & (celloutsig_1_12z | celloutsig_1_5z));
  assign celloutsig_1_18z = ~((celloutsig_1_6z | _20_) & (celloutsig_1_1z | _18_));
  assign celloutsig_1_19z = ~((celloutsig_1_9z | celloutsig_1_14z) & (_21_ | in_data[141]));
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_6z) & (_22_ | celloutsig_0_0z));
  assign celloutsig_0_11z = ~((celloutsig_0_10z | celloutsig_0_9z) & (celloutsig_0_9z | celloutsig_0_10z));
  assign celloutsig_0_1z = ~((in_data[80] | in_data[21]) & (in_data[32] | in_data[16]));
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_11z) & (celloutsig_0_8z | celloutsig_0_2z));
  assign celloutsig_0_13z = ~((in_data[67] | celloutsig_0_10z) & (celloutsig_0_4z | _16_));
  assign celloutsig_0_14z = ~((celloutsig_0_12z | _16_) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_14z | celloutsig_0_10z) & (celloutsig_0_14z | celloutsig_0_4z));
  assign celloutsig_0_16z = ~((celloutsig_0_1z | celloutsig_0_12z) & (celloutsig_0_8z | celloutsig_0_6z));
  assign celloutsig_0_17z = ~((celloutsig_0_10z | _13_) & (celloutsig_0_4z | _22_));
  assign celloutsig_0_18z = ~((celloutsig_0_10z | celloutsig_0_10z) & (celloutsig_0_13z | celloutsig_0_3z));
  assign celloutsig_0_19z = ~((celloutsig_0_17z | celloutsig_0_12z) & (celloutsig_0_15z | celloutsig_0_13z));
  reg [10:0] _74_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _74_ <= 11'h000;
    else _74_ <= { celloutsig_0_2z, celloutsig_0_6z, _13_, _16_, _22_, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_8z };
  assign { _02_, _01_, _08_, _23_[7], _14_, _00_, _04_, _23_[3:0] } = _74_;
  reg [9:0] _75_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _75_ <= 10'h000;
    else _75_ <= { celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_11z };
  assign { _24_[9:8], _03_, _24_[6:5], _07_, _10_, _05_, _24_[1:0] } = _75_;
  reg [5:0] _76_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _76_ <= 6'h00;
    else _76_ <= { _24_[1:0], celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_10z };
  assign { _12_, _06_, _25_[3], _09_, _11_, _25_[0] } = _76_;
  reg [2:0] _77_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _77_ <= 3'h0;
    else _77_ <= in_data[23:21];
  assign { _13_, _16_, _22_ } = _77_;
  reg [5:0] _78_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _78_ <= 6'h00;
    else _78_ <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign { _18_, _20_, _21_, _15_, _19_, _17_ } = _78_;
  assign { _23_[10:8], _23_[6:4] } = { _02_, _01_, _08_, _14_, _00_, _04_ };
  assign { _24_[7], _24_[4:2] } = { _03_, _07_, _10_, _05_ };
  assign { _25_[5:4], _25_[2:1] } = { _12_, _06_, _09_, _11_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
