[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ULN2003ADR production of TEXAS INSTRUMENTS from the text:7C6C5C4C3C2C1CCOM\n7654321\n7B6B5B4B3B2B1B\n101112131415169\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nULN200x, ULQ200x High-Voltage, High-Current Darlington Transistor Arrays\n11Features\n1•500-mA-Rated Collector Current (Single Output)\n•High-Voltage Outputs: 50V\n•Output Clamp Diodes\n•Inputs Compatible With Various Types ofLogic\n•Relay-Driver Applications\n2Applications\n•Relay Drivers\n•Stepper andDCBrushed Motor Drivers\n•Lamp Drivers\n•Display Drivers (LED andGas Discharge)\n•Line Drivers\n•Logic Buffers\n3Description\nThe ULx200xA devices arehigh-voltage, high-current\nDarlington transistor arrays. Each consists ofseven\nNPN Darlington pairs that feature high-voltage\noutputs with common-cathode clamp diodes for\nswitching inductive loads.\nThe collector-current rating ofasingle Darlington pair\nis500mA. The Darlington pairs canbeparalleled for\nhigher current capability. Applications include relay\ndrivers, hammer drivers, lamp drivers, display drivers\n(LED and gas discharge), line drivers, and logic\nbuffers. For 100-V (otherwise interchangeable)\nversions oftheULx2003A devices, seetheSLRS023\ndata sheet fortheSN75468 andSN75469 devices.\nTheULN2002A device isdesigned specifically foruse\nwith 14-V to25-V PMOS devices. Each input ofthis\ndevice has aZener diode and resistor inseries to\ncontrol the input current toasafe limit. The\nULx2003A devices have a2.7-kΩseries base resistor\nforeach Darlington pair foroperation directly with\nTTL or5-VCMOS devices.The ULx2004A devices have a10.5-kΩseries base\nresistor toallow operation directly from CMOS\ndevices that usesupply voltages of6Vto15V.The\nrequired input current ofthe ULx2004A device is\nbelow thatoftheULx2003A devices, andtherequired\nvoltage isless than that required bytheULN2002A\ndevice.\n.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nULx200xD SOIC (16) 9.90 mm×3.91 mm\nULx200xN PDIP (16) 19.30 mm×6.35 mm\nULN200xNS SOP (16) 10.30 mm×5.30 mm\nULN200xPW TSSOP (16) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n.\n.\nSimplified Block Diagram\n2ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics: ULN2002A ....................... 5\n6.6 Electrical Characteristics: ULN2003A and\nULN2004A .................................................................. 5\n6.7 Electrical Characteristics: ULN2003AI ...................... 6\n6.8 Electrical Characteristics: ULN2003AI ..................... 6\n6.9 Electrical Characteristics: ULQ2003A and\nULQ2004A ................................................................. 7\n6.10 Switching Characteristics: ULN2002A, ULN2003A,\nULN2004A .................................................................. 7\n6.11 Switching Characteristics: ULN2003AI .................. 7\n6.12 Switching Characteristics: ULN2003AI .................. 8\n6.13 Switching Characteristics: ULQ2003A, ULQ2004A 8\n6.14 Typical Characteristics ............................................ 87Parameter Measurement Information ................ 10\n8Detailed Description ............................................ 12\n8.1 Overview ................................................................. 12\n8.2 Functional Block Diagrams ..................................... 12\n8.3 Feature Description ................................................. 13\n8.4 Device Functional Modes ........................................ 13\n9Application andImplementation ........................ 14\n9.1 Application Information ............................................ 14\n9.2 Typical Application ................................................. 14\n9.3 System Examples ................................................... 17\n10Power Supply Recommendations ..................... 18\n11Layout ................................................................... 18\n11.1 Layout Guidelines ................................................. 18\n11.2 Layout Example .................................................... 18\n12Device andDocumentation Support ................. 19\n12.1 Documentation Support ........................................ 19\n12.2 Related Links ........................................................ 19\n12.3 Community Resources .......................................... 19\n12.4 Trademarks ........................................................... 19\n12.5 Electrostatic Discharge Caution ............................ 19\n12.6 Glossary ................................................................ 19\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 19\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision O(January 2016) toRevision P Page\n•Changed ULN200xA Minimum Temperature Rating from –20Cto–40CintheAbsolute Maximum Ratings table ............ 4\nChanges from Revision N(June 2015) toRevision O Page\n•Changed PinFunctions table tocorrect typographical error ................................................................................................. 3\nChanges from Revision M(February 2013) toRevision N Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Deleted Ordering Information table. Nospecification changes. ............................................................................................. 1\n•Moved Typical Characteristics intoSpecifications section. ................................................................................................... 8\nChanges from Revision L(April 2012) toRevision M Page\n•Updated temperature rating forULN2003AI intheORDERING INFORMATION table ........................................................ 1\nChanges from Revision K(August 2011) toRevision L Page\n•Removed reference toobsolete ULN2001 device .................................................................................................................. 1\n1B 1 16\n2B 2 15\n3B 3 14\n4B 4 13\n5B 5 12\n6B 6 11\n7B 7 10\nE8 91C\n2C\n3C\n4C\n5C\n6C\n7C\nCOM\n3ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated(1) I=Input, O=Output5PinConfiguration andFunctions\nD,N,NS,andPWPackage\n16-Pin SOIC, PDIP, SO,andTSSOP\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\n1B 1\nI Channel 1through 7Darlington base input2B 2\n3B 3\n4B 4\n5B 5\n6B 6\n7B 7\n1C 16\nO Channel 1through 7Darlington collector output2C 15\n3C 14\n4C 13\n5C 12\n6C 11\n7C 10\nCOM 9 — Common cathode node forflyback diodes (required forinductive loads)\nE 8 — Common emitter shared byallchannels (typically tiedtoground)\n4ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect totheemitter/substrate terminal E,unless otherwise noted.6Specifications\n6.1 Absolute Maximum Ratings\nat25°Cfree-air temperature (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Collector-emitter voltage 50 V\nClamp diode reverse voltage(2)50 V\nVI Input voltage(2)30 V\nPeak collector current, See Figure 4andFigure 5 500 mA\nIOK Output clamp current 500 mA\nTotal emitter-terminal current –2.5 A\nTA Operating free-air temperature rangeULN200xA –40 70\n°CULN200xAI –40 105\nULQ200xA –40 85\nULQ200xAT –40 105\nTJ Operating virtual junction temperature 150 °C\nLead temperature for1.6mm(1/16 inch) from case for10seconds 260 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Collector-emitter voltage (non-V devices) 0 50 V\nTJ Junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)ULx200x\nUNITD\n(SOIC)N\n(PDIP)NS\n(SO)PW\n(TSSOP)\n16PINS 16PINS 16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 73 67 64 108 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 36 54 n/a 33.6 °C/W\nRθJB Junction-to-board thermal resistance n/a n/a n/a 51.9 °C/W\nψJT Junction-to-top characterization parameter n/a n/a n/a 2.1 °C/W\nψJB Junction-to-board characterization parameter n/a n/a n/a 51.4 °C/W\n5ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated6.5 Electrical Characteristics: ULN2002A\nTA=25°C\nPARAMETER TEST FIGURE TEST CONDITIONSULN2002A\nUNIT\nMIN TYP MAX\nVI(on) ON-state input voltage Figure 14 VCE=2V, IC=300mA 13 V\nVOHHigh-level output voltage after\nswitchingFigure 18 VS=50V,IO=300mA VS–20 mV\nVCE(sat)Collector-emitter saturation\nvoltageFigure 12II=250μA, IC=100mA 0.9 1.1\nV II=350μA, IC=200mA 1 1.3\nII=500μA, IC=350mA 1.2 1.6\nVF Clamp forward voltage Figure 15 IF=350mA 1.7 2 V\nICEX Collector cutoff currentFigure 9 VCE=50V, II=0 50\nμA\nFigure 10VCE=50V,\nTA=70°CII=0 100\nVI=6V 500\nII(off) OFF-state input current Figure 10 VCE=50V, IC=500μA 50 65 μA\nII Input current Figure 11 VI=17V 0.82 1.25 mA\nIR Clamp reverse current Figure 14VR=50V TA=70°C 100\nμA\nVR=50V 50\nCi Input capacitance VI=0, f=1MHz 25 pF\n6.6 Electrical Characteristics: ULN2003A andULN2004A\nTA=25°C\nPARAMETERTEST\nFIGURETEST CONDITIONSULN2003A ULN2004A\nUNIT\nMIN TYP MAX MIN TYP MAX\nVI(on)ON-state input\nvoltageFigure 14 VCE=2VIC=125mA 5\nVIC=200mA 2.4 6\nIC=250mA 2.7\nIC=275mA 7\nIC=300mA 3\nIC=350mA 8\nVOHHigh-level output\nvoltage after\nswitchingFigure 18 VS=50V,IO=300mA VS–20 VS–20 mV\nVCE(sat)Collector-emitter\nsaturation voltageFigure 13II=250μA, IC=100mA 0.9 1.1 0.9 1.1\nV II=350μA, IC=200mA 1 1.3 1 1.3\nII=500μA, IC=350mA 1.2 1.6 1.2 1.6\nICEXCollector cutoff\ncurrentFigure 9 VCE=50V, II=0 50 50\nμA\nFigure 10VCE=50V,\nTA=70°CII=0 100 100\nVI=6V 500\nVFClamp forward\nvoltageFigure 16IF=350mA1.7 2 1.7 2 V\nII(off)Off-state input\ncurrentFigure 11VCE=50V,\nTA=70°C,IC=500μA 50 65 50 65 μA\nII Input current Figure 12VI=3.85 V 0.93 1.35\nmA VI=5V 0.35 0.5\nVI=12V 1 1.45\nIRClamp reverse\ncurrentFigure 15VR=50V 50 50\nμA\nVR=50V TA=70°C 100 100\nCi Input capacitance VI=0, f=1MHz 15 25 15 25 pF\n6ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated6.7 Electrical Characteristics: ULN2003AI\nTA=25°C\nPARAMETER TEST FIGURETEST\nCONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\nVI(on) ON-state input voltage Figure 14 VCE=2VIC=200mA 2.4\nV IC=250mA 2.7\nIC=300mA 3\nVOHHigh-level output voltage after\nswitchingFigure 18 VS=50V,IO=300mA VS–50 mV\nVCE(sat) Collector-emitter saturation voltage Figure 13II=250μA, IC=100mA 0.9 1.1\nV II=350μA, IC=200mA 1 1.3\nII=500μA, IC=350mA 1.2 1.6\nICEX Collector cutoff current Figure 9 VCE=50V, II=0 50μA\nVF Clamp forward voltage Figure 16 IF=350mA 1.7 2 V\nII(off) OFF-state input current Figure 11 VCE=50V, IC=500μA 50 65 μA\nII Input current Figure 12 VI=3.85 V 0.93 1.35 mA\nIR Clamp reverse current Figure 15 VR=50V 50μA\nCi Input capacitance VI=0, f=1MHz 15 25 pF\n6.8 Electrical Characteristics: ULN2003AI\nTA=–40°Cto105°C\nPARAMETER TEST FIGURE TEST CONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\nVI(on) ON-state input voltage Figure 14 VCE=2VIC=200mA 2.7\nV IC=250mA 2.9\nIC=300mA 3\nVOHHigh-level output voltage after\nswitchingFigure 18 VS=50V,IO=300mA VS–50 mV\nVCE(sat) Collector-emitter saturation voltage Figure 13II=250μA, IC=100mA 0.9 1.2\nV II=350μA, IC=200mA 1 1.4\nII=500μA, IC=350mA 1.2 1.7\nICEX Collector cutoff current Figure 9 VCE=50V, II=0 100μA\nVF Clamp forward voltage Figure 16 IF=350mA 1.7 2.2 V\nII(off) OFF-state input current Figure 11 VCE=50V, IC=500μA 30 65 μA\nII Input current Figure 12 VI=3.85 V 0.93 1.35 mA\nIR Clamp reverse current Figure 15 VR=50V 100μA\nCi Input capacitance VI=0, f=1MHz 15 25 pF\n7ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated6.9 Electrical Characteristics: ULQ2003A andULQ2004A\nover recommended operating conditions (unless otherwise noted)\nPARAMETERTEST\nFIGURETEST CONDITIONSULQ2003A ULQ2004A\nUNIT\nMIN TYP MAX MIN TYP MAX\nVI(on)ON-state input\nvoltageFigure 14 VCE=2VIC=125mA 5\nVIC=200mA 2.7 6\nIC=250mA 2.9\nIC=275mA 7\nIC=300mA 3\nIC=350mA 8\nVOHHigh-level output\nvoltage after\nswitchingFigure 18 VS=50V,IO=300mA VS–50 VS–50 mV\nVCE(sat)Collector-emitter\nsaturation voltageFigure 13II=250μA, IC=100mA 0.9 1.2 0.9 1.1\nV II=350μA, IC=200mA 1 1.4 1 1.3\nII=500μA, IC=350mA 1.2 1.7 1.2 1.6\nICEXCollector cutoff\ncurrentFigure 9 VCE=50V, II=0 100 50\nμA\nFigure 10VCE=50V,\nTA=70°CII=0 100\nVI=6V 500\nVFClamp forward\nvoltageFigure 16 IF=350mA 1.7 2.3 1.7 2 V\nII(off)OFF-state input\ncurrentFigure 11VCE=50V,\nTA=70°C,IC=500μA 65 50 65 μA\nII Input current Figure 12VI=3.85 V 0.93 1.35\nmA VI=5V 0.35 0.5\nVI=12V 11.45\nIRClamp reverse\ncurrentFigure 15VR=50V TA=25°C 100 50\nμA\nVR=50V 100 100\nCi Input capacitance VI=0, f=1MHz 15 25 15 25 pF\n6.10 Switching Characteristics: ULN2002A, ULN2003A, ULN2004A\nTA=25°C\nPARAMETER TEST CONDITIONSULN2002A, ULN2003A,\nULN2004A UNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- tohigh-level output See Figure 17 0.25 1μs\ntPHL Propagation delay time, high- tolow-level output See Figure 17 0.25 1μs\n6.11 Switching Characteristics: ULN2003AI\nTA=25°C\nPARAMETER TEST CONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- tohigh-level output See Figure 17 0.25 1μs\ntPHL Propagation delay time, high- tolow-level output See Figure 17 0.25 1μs\n2\n1.5\n1\n0.5\n700 600 500 400 300 200 1000\n8002.5\nIC(tot) - Total Collector Current - mA0 VCE(sat) - Collector-Emitter Saturation Voltage - VVCE(sat)II= 250 µA\nII= 350 µA\nII= 500 µATA= 25°C\n0\nIC- Collector Current - mA2.5\n8000\n100 200 300 400 500 600 7000.511.52\nII= 350 µA\nII= 500 µA\nVCE(sat) - Collector-Emitter Saturation Voltage - VVCE(sat)TA= 25°C\nII= 250 µA\n8ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated6.12 Switching Characteristics: ULN2003AI\nTA=–40°Cto105°C\nPARAMETER TEST CONDITIONSULN2003AI\nUNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- tohigh-level output See Figure 17 1 10μs\ntPHL Propagation delay time, high- tolow-level output See Figure 17 1 10μs\n6.13 Switching Characteristics: ULQ2003A, ULQ2004A\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONSULQ2003A, ULQ2004A\nUNIT\nMIN TYP MAX\ntPLH Propagation delay time, low- tohigh-level output See Figure 17 1 10μs\ntPHL Propagation delay time, high- tolow-level output See Figure 17 1 10μs\n6.14 Typical Characteristics\nFigure 1.Collector-Emitter Saturation Voltage\nvsCollector Current (One Darlington)Figure 2.Collector-Emitter Saturation Voltage\nvsTotal Collector Current (Two Darlingtons inParallel)\n0.91.11.31.51.71.92.1\n100 200 300 400 500\nOutput Current – mAMaximum VCE(sat)Voltage  – VTJ= -40°C to 105°C\nMaximum\nTypical\n100150200250300350400450500\n250 350 450 550 650\nInput Current – µAOutput Current – mAVCE= 2 V\nTJ= -40°C to 105°C\nMinimum\nConducting SimultaneouslyN = Number of Outputs500\n400\n300\n200\n100\n90 80 70 60 50 40 30 20 100\n100600\nDuty Cycle - %0N = 7\nTA= 85°CN = 5N = 3N = 2\nN = 6N = 1\nIC - Maximum Collector Current - mACIN = 4\n0200400600800100012001400160018002000\n2 2.5 3 3.5 4 4.5 5\nInput Voltage – VInput Current – µATJ= -40°C to 105°C\nMaximum\nTypical\n0\nDuty Cycle - %600\n1000\n10 20 30 40 50 60 70 80 90100200300400500\nTA= 70°C\nN = Number of Outputs\nConducting SimultaneouslyN = 6\nN = 7\nN = 5N = 3\nN = 2N = 1\nIC - Maximum Collector Current - mACIN = 4\n0\nII- Input Current - µA500\n2000\n25 50 75 100 125 150 17550100150200250300350400450\nVS= 10 V\nVS= 8 V\nIC - Collector Current - mACIRL= 10 Ω\nTA= 25°C\n9ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 3.Collector Current vsInput Current Figure 4.DPackage Maximum Collector Current\nvsDuty Cycle\nFigure 5.NPackage Maximum Collector Current\nvsDuty CycleFigure 6.Maximum andTypical Input Current\nvsInput Voltage\nFigure 7.Maximum andTypical Saturated VCE\nvsOutput CurrentFigure 8.Minimum Output Current vsInput Current\nVR\nOpenIR\nIFVF\nOpen\nOpen\nVCE IC IIhFE=IC\nII\nOpen\nVCE ICVI(on)\nOpen VCE\nICII(off)\nOpen\nOpenII(on)\nVI\nOpenVCE\nOpenICEX\nOpenVCE\nVIICEX\n10ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 9.ICEXTest Circuit Figure 10.ICEXTest Circuit\nFigure 11.II(off)Test Circuit Figure 12.IITest Circuit\nIIisfixed formeasuring VCE(sat) ,variable formeasuring hFE.\nFigure 13.hFE,VCE(sat) Test Circuit Figure 14.VI(on)Test Circuit\nFigure 15.IRTest Circuit Figure 16.VFTest Circuit\n90% 90%\n1.5 V 1.5 V\n10% 10%\n40µs≤10 ns ≤5 ns\nVIH\n(see Note C)\n0 V\nVOH\nVOLInput\nOutput\nVOLTAGE WAVEFORMS200 /c87\n11ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 17.Propagation Delay-Time Waveforms\nFortesting theULN2003A device, ULN2003AI device, and\nULQ2003A devices, VIH=3V;fortheULN2002A device, VIH=13\nV;fortheULN2004A andtheULQ2004A devices, VIH=8V.\nFigure 18.Latch-Up Test Circuit andVoltage Waveforms\nCOM\nOutput C\nEInput BRB\n2.7 N\x9f\n7.2 N\x9f\x033 N\x9f\x03\nCOM\nOutput C\nEInput BRB\n10.5 N\x9f\n7.2 N\x9f\x033 N\x9f\x03\nCOM\nOutput C\nEInput B10.5 N\x9f\x03\n7.2 N\x9f\x033 N\x9f\x037 V\n12ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThis standard device has proven ubiquity and versatility across awide range ofapplications. This isdue to\nintegration of7Darlington transistors ofthedevice that arecapable ofsinking upto500 mAand wide GPIO\nrange capability.\nThe ULN2003A device comprises seven high-voltage, high-current NPN Darlington transistor pairs. Allunits\nfeature acommon emitter and open collector outputs. Tomaximize their effectiveness, these units contain\nsuppression diodes forinductive loads. The ULN2003A device hasaseries base resistor toeach Darlington pair,\nthus allowing operation directly with TTL orCMOS operating atsupply voltages of5Vor3.3V.The ULN2003A\ndevice offers solutions toagreat many interface needs, including solenoids, relays, lamps, small motors, and\nLEDs. Applications requiring sink currents beyond thecapability ofasingle output may beaccommodated by\nparalleling theoutputs.\nThis device canoperate over awide temperature range (–40°Cto105°C).\n8.2 Functional Block Diagrams\nAllresistor values shown arenominal. The collector-emitter diode isaparasitic structure andshould notbeused\ntoconduct current. Ifthecollectors gobelow GND, anexternal Schottky diode should beadded toclamp\nnegative undershoots.\nFigure 19.ULN2002A Block Diagram\nFigure 20.ULN2003A, ULQ2003A andULN2003AI\nBlock DiagramFigure 21.ULN2004A andLQ2004A Block Diagram\n13ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated8.3 Feature Description\nEach channel oftheULN2003A device consists ofDarlington connected NPN transistors. This connection\ncreates theeffect ofasingle transistor with avery high-current gain (β2).This canbeashigh as10,000 A/Aat\ncertain currents. The very highβallows forhigh-output current drive with avery lowinput current, essentially\nequating tooperation with lowGPIO voltages.\nThe GPIO voltage isconverted tobase current through the2.7-kΩresistor connected between theinput and\nbase ofthepredriver Darlington NPN. The 7.2-kΩand3-kΩresistors connected between thebase andemitter of\neach respective NPN actaspulldowns andsuppress theamount ofleakage thatmay occur from theinput.\nThe diodes connected between theoutput and COM pinisused tosuppress thekick-back voltage from an\ninductive load that isexcited when theNPN drivers areturned off(stop sinking) and thestored energy inthe\ncoils causes areverse current toflow intothecoilsupply through thekick-back diode.\nInnormal operation thediodes onbase andcollector pins toemitter willbereversed biased. Ifthese diodes are\nforward biased, internal parasitic NPN transistors willdraw (anearly equal) current from other (nearby) device\npins.\n8.4 Device Functional Modes\n8.4.1 Inductive Load Drive\nWhen theCOM pinistied tothecoilsupply voltage, ULN2003A device isable todrive inductive loads and\nsuppress thekick-back voltage through theinternal free-wheeling diodes.\n8.4.2 Resistive Load Drive\nWhen driving aresistive load, apullup resistor isneeded inorder forULN2003A device tosink current and for\nthere tobealogic high level. TheCOM pincanbeleftfloating forthese applications.\nIN1\nIN2ULN2003A\nIN3\nIN4OUT1\nOUT2\nOUT3\nOUT4\nIN5\nIN6\nIN7\nGNDOUT5\nOUT6\nOUT7\nCOM3.3-V Logic\n3.3-V Logic\n3.3-V Logic\nVSUPVSUP\n14ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nTypically, theULN2003A device drives ahigh-voltage orhigh-current (orboth) peripheral from anMCU orlogic\ndevice that cannot tolerate these conditions. This design isacommon application ofULN2003A device, driving\ninductive loads. This includes motors, solenoids andrelays. Figure 22shows amodel foreach load type.\n9.2 Typical Application\nFigure 22.ULN2003A Device asInductive Load Driver\n9.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 1astheinput parameters.\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nGPIO voltage 3.3Vor5V\nCoilsupply voltage 12Vto48V\nNumber ofchannels 7\nOutput current (RCOIL) 20mAto300mAperchannel\nDuty cycle 100%\n\x0b \x0c\x0b \x0c\x0b \x0c AJMAX\nMAX\nJAT T \nPD\x10\n T\nN\nD OLi Li\ni 1P V I\n/c61/c61 /c180/c229\n15ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\nWhen using ULN2003A device inacoildriving application, determine thefollowing:\n•Input voltage range\n•Temperature range\n•Output anddrive current\n•Power dissipation\n9.2.2.1 Drive Current\nThe coilvoltage (VSUP),coilresistance (RCOIL),and low-level output voltage (VCE(SAT) orVOL)determine thecoil\ncurrent.\nICOIL=(VSUP–VCE(SAT) )/RCOIL (1)\n9.2.2.2 Low-Level Output Voltage\nThe low-level output voltage (VOL)isthesame asVCE(SAT) and can bedetermined by,Figure 1,Figure 2,or\nFigure 7.\n9.2.2.3 Power Dissipation and Temperature\nThe number ofcoils driven isdependent onthecoilcurrent and on-chip power dissipation. The number ofcoils\ndriven canbedetermined byFigure 4orFigure 5.\nForamore accurate determination ofnumber ofcoils possible, usethebelow equation tocalculate ULN2003A\ndevice on-chip power dissipation PD:\nwhere\n•Nisthenumber ofchannels active together\n•VOLiistheOUTipinvoltage fortheload current ILi.This isthesame asVCE(SAT) (2)\nToensure reliability ofULN2003A device and thesystem, theon-chip power dissipation must belower that or\nequal tothemaximum allowable power dissipation (PD (MAX))dictated bybelow equation Equation 3.\nwhere\n•TJ(max) isthetarget maximum junction temperature\n•TAistheoperating ambient temperature\n•RθJAisthepackage junction toambient thermal resistance (3)\nLimit thediejunction temperature oftheULN2003A device toless than 125°C.The ICjunction temperature is\ndirectly proportional totheon-chip power dissipation.\nTime (s)Output voltage - V\n-0.004 00.004 0.008 0.012 0.016012345678910111213\nD001\nTime (s)Output voltage - V\n-0.004 00.004 0.008 0.012 0.01602468101214\nD001\n16ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated9.2.3 Application Curves\nThe characterization data shown inFigure 23andFigure 24were generated using theULN2003A device driving\nanOMRON G5NB relay andunder thefollowing conditions: VIN=5V,VSUP=12V,andRCOIL=2.8kΩ.\nFigure 23.Output Response With Activation ofCoil\n(Turnon)Figure 24.Output Response With De-activation ofCoil\n(Turnoff)\nVCC V\nRPULQ2003A\n1\n2\n3\n4\n5\n6\n910111213141516\n8\nTTL\nOutput7\nVDD VULN2004A\nULQ2004A\n1\n2\n3\n4\n5\n6\n910111213141516\n8\nCMOS\nOutput7\n1\n2\n3\n4\n5\n6\n7\n910111213141516\n8ULN2002A\nP-MOS\nOutputVSS V\nULQ2003A\nLam\nTestTTL\nOutputVCC V\n1\n2\n3\n4\n5\n6\n910111213141516\n87\n17ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated9.3 System Examples\nFigure 25.P-MOS toLoad Figure 26.TTLtoLoad\nFigure 27.Buffer forHigher Current Loads Figure 28.UseofPullup Resistors toIncrease\nDrive Current\n 1 \n 2 \n 3 \n 4 \n8 \nVCOM \n7  \n6  \n5  \n 16\n \n  \n  \nE    \n  \n  \n9   15\n14\n13\n12\n11\n101B\n2B\n3B\n4B\n7B6B5B1C\n2C\n3C\n4C\n7C6C5C\nGND\n18ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nSLRS027P –DECEMBER 1976 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated10Power Supply Recommendations\nThis device does notneed apower supply. However, theCOM pinistypically tiedtothesystem power supply.\nWhen thisisthecase, itisvery important toensure thattheoutput voltage does notheavily exceed theCOM pin\nvoltage. This discrepancy heavily forward biases thefly-back diodes and causes alarge current toflow into\nCOM, potentially damaging theon-chip metal orover-heating thedevice.\n11Layout\n11.1 Layout Guidelines\nThin traces canbeused ontheinput duetothelow-current logic thatistypically used todrive ULN2003A device.\nTake care toseparate theinput channels asmuch aspossible, astoeliminate crosstalk. TIrecommends thick\ntraces fortheoutput todrive whatever high currents that may beneeded. Wire thickness canbedetermined by\nthecurrent density ofthetrace material anddesired drive current.\nBecause allofthechannels currents return toacommon emitter, itisbest tosize that trace width tobevery\nwide. Some applications require upto2.5A.\n11.2 Layout Example\nFigure 29.Package Layout\n19ULN2002A ,ULN2003A ,ULN2003AI\nULQ2003A ,ULN2004A ,ULQ2004A\nwww.ti.com SLRS027P –DECEMBER 1976 –REVISED AUGUST 2019\nProduct Folder Links: ULN2002A ULN2003A ULN2003AI ULQ2003A ULN2004A ULQ2004ASubmit Documentation Feedback Copyright ©1976 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\nSN7546x Darlington Transistor Arrays ,SLRS023\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nULN2002A Click here Click here Click here Click here Click here\nULN2003A Click here Click here Click here Click here Click here\nULN2003AI Click here Click here Click here Click here Click here\nULN2004A Click here Click here Click here Click here Click here\nULQ2003A Click here Click here Click here Click here Click here\nULQ2004A Click here Click here Click here Click here Click here\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser based versions ofthisdata sheet, refer tothelefthand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Mar-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nULN2002AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2002AN\nULN2002ANE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2002AN\nULN2003AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ADE4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ADR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ADRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ADRG3 ACTIVE SOIC D162500RoHS & Green SN Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003AID ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIDE4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIDG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIDR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIDRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIDRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIN ACTIVE PDIP N1625RoHS & Green NIPDAU | SN N / A for Pkg Type -40 to 105 ULN2003AIN\nULN2003AINE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 105 ULN2003AIN\nULN2003AINSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 ULN2003AI\nULN2003AIPW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 UN2003AI\nULN2003AIPWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 105 UN2003AI\nULN2003AIPWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 UN2003AI\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Mar-2022\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nULN2003AN ACTIVE PDIP N1625RoHS & Green NIPDAU | SN N / A for Pkg Type -40 to 70 ULN2003AN\nULN2003ANE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 70 ULN2003AN\nULN2003ANS ACTIVE SO NS1650RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ANSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ANSRE4 ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003ANSRG4 ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 ULN2003A\nULN2003APW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 UN2003A\nULN2003APWG4 ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 UN2003A\nULN2003APWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 70 UN2003A\nULN2003APWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 70 UN2003A\nULN2004AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004A\nULN2004ADE4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004A\nULN2004ADG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004A\nULN2004ADR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -20 to 70 ULN2004A\nULN2004ADRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004A\nULN2004ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004A\nULN2004AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2004AN\nULN2004ANE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -20 to 70 ULN2004AN\nULN2004ANSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -20 to 70 ULN2004A\nULQ2003AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2003A\nULQ2003ADG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2003A\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Mar-2022\nAddendum-Page 3Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nULQ2003ADR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2003A\nULQ2003ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2003A\nULQ2003AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 ULQ2003A\nULQ2004AD ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2004A\nULQ2004ADG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2004A\nULQ2004ADR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULQ2004A\nULQ2004ADRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM ULQ2004A\nULQ2004AN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 ULQ2004AN\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Mar-2022\nAddendum-Page 4(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ULQ2003A, ULQ2004A :\n•Automotive : ULQ2003A-Q1 , ULQ2004A-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nULN2003ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003ADR SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nULN2003ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003ADRG3 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nULN2003ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003AIDR SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nULN2003AIDR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003AIDRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2003AINSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nULN2003AIPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003AIPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003AIPWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003ANSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nULN2003APWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2003APWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nULN2003APWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nULN2004ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ADR SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nULN2004ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULN2004ANSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nULQ2003ADR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nULQ2003ADRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nULN2003ADR SOIC D 162500 340.5 336.1 32.0\nULN2003ADR SOIC D 162500 364.0 364.0 27.0\nULN2003ADR SOIC D 162500 356.0 356.0 35.0\nULN2003ADRG3 SOIC D 162500 364.0 364.0 27.0\nULN2003ADRG4 SOIC D 162500 367.0 367.0 38.0\nULN2003ADRG4 SOIC D 162500 340.5 336.1 32.0\nULN2003AIDR SOIC D 162500 364.0 364.0 27.0\nULN2003AIDR SOIC D 162500 340.5 336.1 32.0\nULN2003AIDRG4 SOIC D 162500 340.5 336.1 32.0\nULN2003AINSR SO NS 162000 356.0 356.0 35.0\nULN2003AIPWR TSSOP PW 162000 356.0 356.0 35.0\nULN2003AIPWR TSSOP PW 162000 364.0 364.0 27.0\nULN2003AIPWRG4 TSSOP PW 162000 356.0 356.0 35.0\nULN2003ANSR SO NS 162000 356.0 356.0 35.0\nULN2003APWR TSSOP PW 162000 364.0 364.0 27.0\nULN2003APWR TSSOP PW 162000 356.0 356.0 35.0\nULN2003APWRG4 TSSOP PW 162000 356.0 356.0 35.0\nULN2004ADR SOIC D 162500 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nULN2004ADR SOIC D 162500 340.5 336.1 32.0\nULN2004ADR SOIC D 162500 364.0 364.0 27.0\nULN2004ADRG4 SOIC D 162500 340.5 336.1 32.0\nULN2004ADRG4 SOIC D 162500 356.0 356.0 35.0\nULN2004ANSR SO NS 162000 356.0 356.0 35.0\nULQ2003ADR SOIC D 162500 340.5 336.1 32.0\nULQ2003ADRG4 SOIC D 162500 356.0 356.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nULN2002AN N PDIP 16 25 506 13.97 11230 4.32\nULN2002ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003AD D SOIC 16 40 507 8 3940 4.32\nULN2003AD D SOIC 16 40 506.6 8 3940 4.32\nULN2003ADE4 D SOIC 16 40 506.6 8 3940 4.32\nULN2003ADE4 D SOIC 16 40 507 8 3940 4.32\nULN2003AID D SOIC 16 40 507 8 3940 4.32\nULN2003AIDE4 D SOIC 16 40 507 8 3940 4.32\nULN2003AIDG4 D SOIC 16 40 507 8 3940 4.32\nULN2003AIN N PDIP 16 25 506.1 9 600 5.4\nULN2003AIN N PDIP 16 25 506 13.97 11230 4.32\nULN2003AIN N PDIP 16 25 506 13.97 11230 4.32\nULN2003AINE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003AINE4 N PDIP 16 25 506.1 9 600 5.4\nULN2003AINE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003AIPW PW TSSOP 16 90 530 10.2 3600 3.5\nULN2003AN N PDIP 16 25 506.1 9 600 5.4\nULN2003AN N PDIP 16 25 506 13.97 11230 4.32\nULN2003AN N PDIP 16 25 506 13.97 11230 4.32\nULN2003ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2003ANS NS SOP 16 50 530 10.5 4000 4.1\nULN2003APW PW TSSOP 16 90 530 10.2 3600 3.5\nULN2003APWG4 PW TSSOP 16 90 530 10.2 3600 3.5\nULN2004AD D SOIC 16 40 507 8 3940 4.32\nULN2004AD D SOIC 16 40 506.6 8 3940 4.32\nULN2004ADE4 D SOIC 16 40 506.6 8 3940 4.32\nULN2004ADE4 D SOIC 16 40 507 8 3940 4.32\nULN2004ADG4 D SOIC 16 40 506.6 8 3940 4.32\nULN2004ADG4 D SOIC 16 40 507 8 3940 4.32\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nULN2004AN N PDIP 16 25 506 13.97 11230 4.32\nULN2004AN N PDIP 16 25 506 13.97 11230 4.32\nULN2004ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULN2004ANE4 N PDIP 16 25 506 13.97 11230 4.32\nULQ2003AD D SOIC 16 40 506.6 8 3940 4.32\nULQ2003AD D SOIC 16 40 507 8 3940 4.32\nULQ2003ADG4 D SOIC 16 40 506.6 8 3940 4.32\nULQ2003ADG4 D SOIC 16 40 507 8 3940 4.32\nULQ2003AN N PDIP 16 25 506 13.97 11230 4.32\nULQ2003AN N PDIP 16 25 506 13.97 11230 4.32\nULQ2004AD D SOIC 16 40 507 8 3940 4.32\nULQ2004ADG4 D SOIC 16 40 507 8 3940 4.32\nULQ2004AN N PDIP 16 25 506 13.97 11230 4.32\nPack Materials-Page 6\nwww.ti.comPACKAGE OUTLINE\nC\n8.2\n7.4 TYP\n14X 1.27\n16X 0.510.352X\n8.89\n0.15 TYP\n0- 100.30.12.00 MAX\n(1.25)0.25\nGAGE PLANE\n1.050.55A\n10.410.0\nNOTE 3\nB5.45.2\nNOTE 4\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.  116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND 14X (1.27)\n(R0.05) TYP\n(7)16X (1.85)\n16X (0.6)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:7XSYMM\n1\n8 916SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n(7)(R0.05) TYP16X (1.85)\n16X (0.6)\n14X (1.27)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:7XSYMM\nSYMM1\n8 916\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ULN2003ADR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Collector-emitter voltage (VCC): 50V
  - Clamp diode reverse voltage: 50V
  - Input voltage: 30V

- **Current Ratings:**
  - Rated collector current (single output): 500mA
  - Total emitter-terminal current: -2.5A

- **Power Consumption:**
  - Power dissipation is dependent on the number of channels active and the load current.

- **Operating Temperature Range:**
  - ULN2003A: -40°C to 70°C
  - ULN2003AI: -40°C to 105°C

- **Package Type:**
  - Available in SOIC (16 pins), PDIP (16 pins), and TSSOP (16 pins).

- **Special Features or Notes:**
  - High-voltage, high-current Darlington transistor array.
  - Each device consists of seven NPN Darlington pairs.
  - Common-cathode clamp diodes for inductive load switching.
  - Inputs compatible with TTL and CMOS logic levels.
  - Series base resistors for direct operation with TTL or CMOS devices.

- **Moisture Sensitive Level (MSL) JEDEC J-STD-020E:**
  - Level 1 (260°C, unlimited time).

**Description:**
The ULN2003ADR is a high-voltage, high-current Darlington transistor array designed for driving inductive loads such as relays, motors, and lamps. It consists of seven NPN Darlington pairs, allowing for high current gain and the ability to sink significant current while maintaining low input current requirements. The device features built-in clamp diodes to protect against voltage spikes from inductive loads.

**Typical Applications:**
- **Relay Drivers:** Used to control relays in various applications, providing isolation and control from low-voltage logic circuits.
- **Stepper and DC Brushed Motor Drivers:** Suitable for driving motors in robotics and automation systems.
- **Lamp Drivers:** Can be used to control lighting systems, including incandescent and LED lamps.
- **Display Drivers:** Effective for driving LED displays and gas discharge displays.
- **Line Drivers and Logic Buffers:** Can be used to buffer signals in digital circuits, providing higher current drive capability.

This component is widely used in applications requiring reliable switching of high-current loads while interfacing with low-voltage control signals.