// Seed: 1526027258
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input uwire id_6#(.id_18(id_4 * !id_12 - id_8)),
    output supply1 id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    output wire id_11,
    input wor id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri id_15,
    input wor id_16
);
  assign id_11 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    input tri0 id_6,
    output supply1 id_7
);
  assign id_7 = 1 ? 1 : 1 < 1 ? 1 == ~id_2 : 1'd0 + 1 ? id_2 : id_4++;
  or (id_7, id_6, id_1, id_2);
  module_0(
      id_2,
      id_5,
      id_4,
      id_0,
      id_6,
      id_6,
      id_5,
      id_4,
      id_3,
      id_3,
      id_4,
      id_7,
      id_5,
      id_7,
      id_4,
      id_2,
      id_0
  );
endmodule
