

================================================================
== Vivado HLS Report for 'shuffle_24_r_p'
================================================================
* Date:           Thu Dec 13 17:50:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  32929|  32929|  32929|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  32928|       686|          -|          -|    48|    no    |
        | + Loop 1.1      |    684|    684|        38|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     36|         2|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     403|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      99|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     502|    238|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_19_fu_118_p2      |     +    |      0|  23|  11|           1|           6|
    |h_19_fu_200_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_252_fu_158_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_255_fu_188_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_256_fu_214_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_257_fu_239_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_258_fu_245_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_259_fu_270_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_260_fu_296_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_261_fu_306_p2    |     +    |      0|  50|  20|          15|          15|
    |w_19_fu_282_p2       |     +    |      0|  20|  10|           5|           1|
    |exitcond1_fu_194_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond2_fu_112_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_276_p2   |   icmp   |      0|   0|   2|           5|           5|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 403| 178|         127|         124|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |co_reg_75  |   9|          2|    6|         12|
    |h_reg_86   |   9|          2|    5|         10|
    |w_reg_97   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   17|         38|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   5|   0|    5|          0|
    |co_19_reg_322    |   6|   0|    6|          0|
    |co_reg_75        |   6|   0|    6|          0|
    |h_19_reg_340     |   5|   0|    5|          0|
    |h_reg_86         |   5|   0|    5|          0|
    |tmp_100_reg_315  |   1|   0|    1|          0|
    |tmp_252_reg_327  |   9|   0|   10|          1|
    |tmp_255_reg_332  |  10|   0|   11|          1|
    |tmp_257_reg_345  |  13|   0|   14|          1|
    |tmp_259_reg_350  |  14|   0|   15|          1|
    |tmp_261_reg_368  |  15|   0|   15|          0|
    |w_19_reg_358     |   5|   0|    5|          0|
    |w_reg_97         |   5|   0|    5|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  99|   0|  103|          4|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | shuffle_24_r_p | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | shuffle_24_r_p | return value |
|ap_start           |  in |    1| ap_ctrl_hs | shuffle_24_r_p | return value |
|ap_done            | out |    1| ap_ctrl_hs | shuffle_24_r_p | return value |
|ap_idle            | out |    1| ap_ctrl_hs | shuffle_24_r_p | return value |
|ap_ready           | out |    1| ap_ctrl_hs | shuffle_24_r_p | return value |
|right_r_address0   | out |   13|  ap_memory |     right_r    |     array    |
|right_r_ce0        | out |    1|  ap_memory |     right_r    |     array    |
|right_r_q0         |  in |   32|  ap_memory |     right_r    |     array    |
|output_r_address0  | out |   14|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (3)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:275
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (5)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_19, %.loopexit.loopexit ]

ST_2: tmp_100 (6)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.loopexit:1  %tmp_100 = trunc i6 %co to i1

ST_2: exitcond2 (7)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:275
.loopexit:2  %exitcond2 = icmp eq i6 %co, -16

ST_2: empty (8)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_19 (9)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:275
.loopexit:4  %co_19 = add i6 1, %co

ST_2: StgValue_12 (10)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.loopexit:5  br i1 %exitcond2, label %3, label %.preheader3.preheader

ST_2: tmp (12)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:0  %tmp = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_s (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp, i4 0)

ST_2: p_shl2_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:2  %p_shl2_cast = zext i9 %tmp_s to i10

ST_2: tmp_251 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:3  %tmp_251 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader3.preheader:4  %p_shl3_cast = zext i6 %tmp_251 to i10

ST_2: tmp_252 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader3.preheader:5  %tmp_252 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_253 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:6  %tmp_253 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:7  %p_shl_cast = zext i10 %tmp_253 to i11

ST_2: tmp_254 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:275
.preheader3.preheader:8  %tmp_254 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader3.preheader:9  %p_shl1_cast = zext i7 %tmp_254 to i11

ST_2: tmp_255 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader3.preheader:10  %tmp_255 = add i11 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_24 (23)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:276
.preheader3.preheader:11  br label %.preheader3

ST_2: StgValue_25 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:283
:0  ret void


 <State 3>: 4.68ns
ST_3: h (25)  [1/1] 0.00ns
.preheader3:0  %h = phi i5 [ 0, %.preheader3.preheader ], [ %h_19, %.preheader3.loopexit ]

ST_3: exitcond1 (26)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:276
.preheader3:1  %exitcond1 = icmp eq i5 %h, -14

ST_3: empty_69 (27)  [1/1] 0.00ns
.preheader3:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_19 (28)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:276
.preheader3:3  %h_19 = add i5 %h, 1

ST_3: StgValue_30 (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:276
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:0  %tmp_cast9 = zext i5 %h to i11

ST_3: tmp_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:1  %tmp_cast = zext i5 %h to i10

ST_3: tmp_256 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:2  %tmp_256 = add i10 %tmp_cast, %tmp_252

ST_3: p_shl6_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:3  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_256, i4 0)

ST_3: tmp_101 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:4  %tmp_101 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_256, i1 false)

ST_3: p_shl7_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:5  %p_shl7_cast = zext i11 %tmp_101 to i14

ST_3: tmp_257 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:6  %tmp_257 = add i14 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_258 (38)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:7  %tmp_258 = add i11 %tmp_cast9, %tmp_255

ST_3: p_shl4_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:8  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_258, i4 0)

ST_3: tmp_102 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:9  %tmp_102 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_258, i1 false)

ST_3: p_shl5_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:10  %p_shl5_cast = zext i12 %tmp_102 to i15

ST_3: tmp_259 (42)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:279
.preheader.preheader:11  %tmp_259 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_43 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:277
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_44 (69)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (45)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_19, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: exitcond (46)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:277
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_70 (47)  [1/1] 0.00ns
.preheader:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_19 (48)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:277
.preheader:3  %w_19 = add i5 %w, 1

ST_4: StgValue_49 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:277
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: StgValue_50 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:0  br i1 %tmp_100, label %2, label %._crit_edge

ST_4: tmp_79_cast8 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:0  %tmp_79_cast8 = zext i5 %w to i15

ST_4: tmp_79_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:1  %tmp_79_cast = zext i5 %w to i14

ST_4: tmp_260 (55)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:279
:2  %tmp_260 = add i14 %tmp_257, %tmp_79_cast

ST_4: tmp_371_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:3  %tmp_371_cast = zext i14 %tmp_260 to i64

ST_4: right_addr (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:4  %right_addr = getelementptr [7776 x float]* %right_r, i64 0, i64 %tmp_371_cast

ST_4: tmp_261 (58)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:279
:5  %tmp_261 = add i15 %tmp_259, %tmp_79_cast8

ST_4: right_load (61)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:279
:8  %right_load = load float* %right_addr, align 4

ST_4: StgValue_58 (67)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 6.51ns
ST_5: tmp_372_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:6  %tmp_372_cast = zext i15 %tmp_261 to i64

ST_5: output_addr (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:7  %output_addr = getelementptr [15552 x float]* %output_r, i64 0, i64 %tmp_372_cast

ST_5: right_load (61)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:279
:8  %right_load = load float* %right_addr, align 4

ST_5: StgValue_62 (62)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:279
:9  store float %right_load, float* %output_addr, align 4

ST_5: StgValue_63 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:279
:10  br label %._crit_edge

ST_5: StgValue_64 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:277
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ right_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6   (br               ) [ 011111]
co           (phi              ) [ 001000]
tmp_100      (trunc            ) [ 000111]
exitcond2    (icmp             ) [ 001111]
empty        (speclooptripcount) [ 000000]
co_19        (add              ) [ 011111]
StgValue_12  (br               ) [ 000000]
tmp          (partselect       ) [ 000000]
tmp_s        (bitconcatenate   ) [ 000000]
p_shl2_cast  (zext             ) [ 000000]
tmp_251      (bitconcatenate   ) [ 000000]
p_shl3_cast  (zext             ) [ 000000]
tmp_252      (add              ) [ 000111]
tmp_253      (bitconcatenate   ) [ 000000]
p_shl_cast   (zext             ) [ 000000]
tmp_254      (bitconcatenate   ) [ 000000]
p_shl1_cast  (zext             ) [ 000000]
tmp_255      (add              ) [ 000111]
StgValue_24  (br               ) [ 001111]
StgValue_25  (ret              ) [ 000000]
h            (phi              ) [ 000100]
exitcond1    (icmp             ) [ 001111]
empty_69     (speclooptripcount) [ 000000]
h_19         (add              ) [ 001111]
StgValue_30  (br               ) [ 000000]
tmp_cast9    (zext             ) [ 000000]
tmp_cast     (zext             ) [ 000000]
tmp_256      (add              ) [ 000000]
p_shl6_cast  (bitconcatenate   ) [ 000000]
tmp_101      (bitconcatenate   ) [ 000000]
p_shl7_cast  (zext             ) [ 000000]
tmp_257      (add              ) [ 000011]
tmp_258      (add              ) [ 000000]
p_shl4_cast  (bitconcatenate   ) [ 000000]
tmp_102      (bitconcatenate   ) [ 000000]
p_shl5_cast  (zext             ) [ 000000]
tmp_259      (add              ) [ 000011]
StgValue_43  (br               ) [ 001111]
StgValue_44  (br               ) [ 011111]
w            (phi              ) [ 000010]
exitcond     (icmp             ) [ 001111]
empty_70     (speclooptripcount) [ 000000]
w_19         (add              ) [ 001111]
StgValue_49  (br               ) [ 000000]
StgValue_50  (br               ) [ 000000]
tmp_79_cast8 (zext             ) [ 000000]
tmp_79_cast  (zext             ) [ 000000]
tmp_260      (add              ) [ 000000]
tmp_371_cast (zext             ) [ 000000]
right_addr   (getelementptr    ) [ 000001]
tmp_261      (add              ) [ 000001]
StgValue_58  (br               ) [ 001111]
tmp_372_cast (zext             ) [ 000000]
output_addr  (getelementptr    ) [ 000000]
right_load   (load             ) [ 000000]
StgValue_62  (store            ) [ 000000]
StgValue_63  (br               ) [ 000000]
StgValue_64  (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="right_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="right_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="14" slack="0"/>
<pin id="54" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_addr/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="13" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_load/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="output_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="15" slack="0"/>
<pin id="66" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_62_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="14" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/5 "/>
</bind>
</comp>

<comp id="75" class="1005" name="co_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="1"/>
<pin id="77" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="co_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="h_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="1"/>
<pin id="88" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="h_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="w_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="w_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_100_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="co_19_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_19/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_shl2_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_251_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_251/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl3_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_252_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_252/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_253_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_253/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_shl_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_254_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_254/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl1_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_255_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_255/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="h_19_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_19/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_cast9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_256_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="1"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_256/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl6_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_101_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_101/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl7_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_257_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="0"/>
<pin id="242" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_257/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_258_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="1"/>
<pin id="248" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_258/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_shl4_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_102_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl5_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_259_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_259/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="w_19_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_19/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_79_cast8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast8/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_79_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_260_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="1"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_260/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_371_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_371_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_261_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="1"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_261/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_372_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_372_cast/5 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_100_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="322" class="1005" name="co_19_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_19 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_252_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="1"/>
<pin id="329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_252 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_255_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="1"/>
<pin id="334" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255 "/>
</bind>
</comp>

<comp id="340" class="1005" name="h_19_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_19 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_257_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="1"/>
<pin id="347" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_257 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_259_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="15" slack="1"/>
<pin id="352" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_259 "/>
</bind>
</comp>

<comp id="358" class="1005" name="w_19_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_19 "/>
</bind>
</comp>

<comp id="363" class="1005" name="right_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="1"/>
<pin id="365" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="right_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_261_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="1"/>
<pin id="370" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_261 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="48" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="48" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="57" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="79" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="79" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="79" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="79" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="124" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="124" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="142" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="79" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="79" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="172" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="90" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="90" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="90" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="90" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="214" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="219" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="206" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="245" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="250" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="101" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="101" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="101" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="101" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="310"><net_src comp="288" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="318"><net_src comp="108" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="118" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="330"><net_src comp="158" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="335"><net_src comp="188" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="343"><net_src comp="200" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="348"><net_src comp="239" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="353"><net_src comp="270" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="361"><net_src comp="282" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="366"><net_src comp="50" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="371"><net_src comp="306" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="311" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: right_r | {}
	Port: output_r | {5 }
 - Input state : 
	Port: shuffle_24_r_p : right_r | {4 5 }
	Port: shuffle_24_r_p : output_r | {}
  - Chain level:
	State 1
	State 2
		tmp_100 : 1
		exitcond2 : 1
		co_19 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_s : 2
		p_shl2_cast : 3
		tmp_251 : 2
		p_shl3_cast : 3
		tmp_252 : 4
		tmp_253 : 1
		p_shl_cast : 2
		tmp_254 : 1
		p_shl1_cast : 2
		tmp_255 : 3
	State 3
		exitcond1 : 1
		h_19 : 1
		StgValue_30 : 2
		tmp_cast9 : 1
		tmp_cast : 1
		tmp_256 : 2
		p_shl6_cast : 3
		tmp_101 : 3
		p_shl7_cast : 4
		tmp_257 : 5
		tmp_258 : 2
		p_shl4_cast : 3
		tmp_102 : 3
		p_shl5_cast : 4
		tmp_259 : 5
	State 4
		exitcond : 1
		w_19 : 1
		StgValue_49 : 2
		tmp_79_cast8 : 1
		tmp_79_cast : 1
		tmp_260 : 2
		tmp_371_cast : 3
		right_addr : 4
		tmp_261 : 2
		right_load : 5
	State 5
		output_addr : 1
		StgValue_62 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     co_19_fu_118    |    23   |    11   |
|          |    tmp_252_fu_158   |    32   |    14   |
|          |    tmp_255_fu_188   |    35   |    15   |
|          |     h_19_fu_200     |    20   |    10   |
|          |    tmp_256_fu_214   |    35   |    15   |
|    add   |    tmp_257_fu_239   |    47   |    19   |
|          |    tmp_258_fu_245   |    38   |    16   |
|          |    tmp_259_fu_270   |    50   |    20   |
|          |     w_19_fu_282     |    20   |    10   |
|          |    tmp_260_fu_296   |    47   |    19   |
|          |    tmp_261_fu_306   |    50   |    20   |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_112  |    0    |    3    |
|   icmp   |   exitcond1_fu_194  |    0    |    2    |
|          |   exitcond_fu_276   |    0    |    2    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_100_fu_108   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_124     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_134    |    0    |    0    |
|          |    tmp_251_fu_146   |    0    |    0    |
|          |    tmp_253_fu_164   |    0    |    0    |
|bitconcatenate|    tmp_254_fu_176   |    0    |    0    |
|          |  p_shl6_cast_fu_219 |    0    |    0    |
|          |    tmp_101_fu_227   |    0    |    0    |
|          |  p_shl4_cast_fu_250 |    0    |    0    |
|          |    tmp_102_fu_258   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_shl2_cast_fu_142 |    0    |    0    |
|          |  p_shl3_cast_fu_154 |    0    |    0    |
|          |  p_shl_cast_fu_172  |    0    |    0    |
|          |  p_shl1_cast_fu_184 |    0    |    0    |
|          |   tmp_cast9_fu_206  |    0    |    0    |
|   zext   |   tmp_cast_fu_210   |    0    |    0    |
|          |  p_shl7_cast_fu_235 |    0    |    0    |
|          |  p_shl5_cast_fu_266 |    0    |    0    |
|          | tmp_79_cast8_fu_288 |    0    |    0    |
|          |  tmp_79_cast_fu_292 |    0    |    0    |
|          | tmp_371_cast_fu_301 |    0    |    0    |
|          | tmp_372_cast_fu_311 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   397   |   176   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   co_19_reg_322  |    6   |
|     co_reg_75    |    6   |
|   h_19_reg_340   |    5   |
|     h_reg_86     |    5   |
|right_addr_reg_363|   13   |
|  tmp_100_reg_315 |    1   |
|  tmp_252_reg_327 |   10   |
|  tmp_255_reg_332 |   11   |
|  tmp_257_reg_345 |   14   |
|  tmp_259_reg_350 |   15   |
|  tmp_261_reg_368 |   15   |
|   w_19_reg_358   |    5   |
|     w_reg_97     |    5   |
+------------------+--------+
|       Total      |   111  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   397  |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   508  |   185  |
+-----------+--------+--------+--------+
