git clone --depth 1 --no-tags https://github.com/maxregg01/Circuits-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/434696280
git clone --depth 1 --no-tags https://github.com/maruAYA/TX_FPGA_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/436449717
git clone --depth 1 --no-tags https://github.com/deepbooks/make-verilog-tb-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/435170935
git clone --depth 1 --no-tags https://github.com/linkingmon/ICC_practice.git f:/verilog_sva_gh_scraper/data/full_repos/435452163
git clone --depth 1 --no-tags https://github.com/usd-cs/comp3-fa21-p5.git f:/verilog_sva_gh_scraper/data/full_repos/435606360
git clone --depth 1 --no-tags https://github.com/ECSAlab/Enocoro-128v2.git f:/verilog_sva_gh_scraper/data/full_repos/435623149
git clone --depth 1 --no-tags https://github.com/Ozratzon/UART-Project-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/435473831
git clone --depth 1 --no-tags https://github.com/KashifInayat/HA_FSA_ML_IEEE_TVLSI.git f:/verilog_sva_gh_scraper/data/full_repos/435783717
git clone --depth 1 --no-tags https://github.com/kenwoof4/Pipelined_processor.git f:/verilog_sva_gh_scraper/data/full_repos/435348154
git clone --depth 1 --no-tags https://github.com/xuleeyoung/VE370_memory.git f:/verilog_sva_gh_scraper/data/full_repos/436080116
git clone --depth 1 --no-tags https://github.com/Fangt-ing/Study_reports.git f:/verilog_sva_gh_scraper/data/full_repos/432866319
git clone --depth 1 --no-tags https://github.com/adithyasunil26/TAP-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/432903415
git clone --depth 1 --no-tags https://github.com/AposKonti/Simple-DES-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/433516858
git clone --depth 1 --no-tags https://github.com/Furqan-Lamp/Risc-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/433423916
git clone --depth 1 --no-tags https://github.com/hjnauman/low-power-array-multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/433621701
git clone --depth 1 --no-tags https://github.com/ducphuongbk01/CPU-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/433641266
git clone --depth 1 --no-tags https://github.com/okantorun/CSE-331.git f:/verilog_sva_gh_scraper/data/full_repos/433740353
git clone --depth 1 --no-tags https://github.com/jquinonezb/Sistema_Mem_Quinonez_Jose.git f:/verilog_sva_gh_scraper/data/full_repos/433658943
git clone --depth 1 --no-tags https://github.com/SVVladislav/sarych-prmd4x-cpld.git f:/verilog_sva_gh_scraper/data/full_repos/432716929
git clone --depth 1 --no-tags https://github.com/urish/uri2asic.git f:/verilog_sva_gh_scraper/data/full_repos/433005768
git clone --depth 1 --no-tags https://github.com/MarinosGkizas/Special-Topics-in-Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/432795309
git clone --depth 1 --no-tags https://github.com/C8620/MU0-Design.git f:/verilog_sva_gh_scraper/data/full_repos/441739339
git clone --depth 1 --no-tags https://github.com/zhangseammm/ConvolutionDecode.git f:/verilog_sva_gh_scraper/data/full_repos/438502401
git clone --depth 1 --no-tags https://github.com/zelose19/PHYS-332-Digital-Circuits-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/434703080
git clone --depth 1 --no-tags https://github.com/justincavalli/Software-Multiplexed-Display.git f:/verilog_sva_gh_scraper/data/full_repos/434718419
git clone --depth 1 --no-tags https://github.com/MukthipradaGM/DDCO.git f:/verilog_sva_gh_scraper/data/full_repos/435769398
git clone --depth 1 --no-tags https://github.com/leonardods2007/SDC.git f:/verilog_sva_gh_scraper/data/full_repos/439441878
git clone --depth 1 --no-tags https://github.com/HappyNimbus/ShimpGame.git f:/verilog_sva_gh_scraper/data/full_repos/440003932
git clone --depth 1 --no-tags https://github.com/Ibru1729/AES_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/440139665
git clone --depth 1 --no-tags https://github.com/0xjmux/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/439427454
git clone --depth 1 --no-tags https://github.com/duyang92/STMS.git f:/verilog_sva_gh_scraper/data/full_repos/440519927
git clone --depth 1 --no-tags https://github.com/LakyG/RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/441264058
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Digital_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/437828163
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Digital_Lock.git f:/verilog_sva_gh_scraper/data/full_repos/437848990
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/437850787
git clone --depth 1 --no-tags https://github.com/apond308/VPR-Benchmarking.git f:/verilog_sva_gh_scraper/data/full_repos/438318616
git clone --depth 1 --no-tags https://github.com/Aray-S/FPGA_course.git f:/verilog_sva_gh_scraper/data/full_repos/433336136
git clone --depth 1 --no-tags https://github.com/lemmeristan/serial_flash_quad_output_cached_hexdump_serial.git f:/verilog_sva_gh_scraper/data/full_repos/432755722
git clone --depth 1 --no-tags https://github.com/briankwu2/CE4304-MultiCycleComputer-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/442279092
git clone --depth 1 --no-tags https://github.com/haha12138138/RHBD_faultInjection.git f:/verilog_sva_gh_scraper/data/full_repos/442346472
git clone --depth 1 --no-tags https://github.com/asimahsan1990/riscv_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/433423868
git clone --depth 1 --no-tags https://github.com/huaixil/ILA_composition.git f:/verilog_sva_gh_scraper/data/full_repos/437632408
git clone --depth 1 --no-tags https://github.com/OVGN/Generic.git f:/verilog_sva_gh_scraper/data/full_repos/437654144
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/437681842
git clone --depth 1 --no-tags https://github.com/K10SHI/CPE_113_Finals_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/437157729
git clone --depth 1 --no-tags https://github.com/EmbeddedDojo/ULX3S_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/441747650
git clone --depth 1 --no-tags https://github.com/AnvithPabba/CompOrg-IITM.git f:/verilog_sva_gh_scraper/data/full_repos/442997741
git clone --depth 1 --no-tags https://github.com/gin31259461/FPGA_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/443120195
git clone --depth 1 --no-tags https://github.com/fanzhixiang/CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/436652636
git clone --depth 1 --no-tags https://github.com/J-CharanSai/Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/434138426
git clone --depth 1 --no-tags https://github.com/DevilSmith/RISCV-SingleCycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/433367655
git clone --depth 1 --no-tags https://github.com/pbeltram/hdl-analog.git f:/verilog_sva_gh_scraper/data/full_repos/435243972
git clone --depth 1 --no-tags https://github.com/josefabio1127/Contador_Pulsos.git f:/verilog_sva_gh_scraper/data/full_repos/439970050
git clone --depth 1 --no-tags https://github.com/XYxiyang/dynamicPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/439508485
git clone --depth 1 --no-tags https://github.com/AbhnerAdriel/Microwave_Project.git f:/verilog_sva_gh_scraper/data/full_repos/439722146
git clone --depth 1 --no-tags https://github.com/Horachan22/Logic-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/439680410
git clone --depth 1 --no-tags https://github.com/Samaksh36/RISC-V-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/439127872
git clone --depth 1 --no-tags https://github.com/SankHyan24/greedy-snake.git f:/verilog_sva_gh_scraper/data/full_repos/440481128
git clone --depth 1 --no-tags https://github.com/weslley-batista/CPU_Project.git f:/verilog_sva_gh_scraper/data/full_repos/441524800
git clone --depth 1 --no-tags https://github.com/2267413596/CO_2021_Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/440428174
git clone --depth 1 --no-tags https://github.com/c-w-m/ece5745-tut8-sram.git f:/verilog_sva_gh_scraper/data/full_repos/442557804
git clone --depth 1 --no-tags https://github.com/Sean-Bradley/Seven-Segment-Display-Example.git f:/verilog_sva_gh_scraper/data/full_repos/443197294
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_ram_r_w_2c.git f:/verilog_sva_gh_scraper/data/full_repos/443443277
git clone --depth 1 --no-tags https://github.com/hanle1220/SoC_SPI_IP_Module.git f:/verilog_sva_gh_scraper/data/full_repos/443262835
git clone --depth 1 --no-tags https://github.com/LavanyaKarthikeyan/SystolicArrayAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/443438379
git clone --depth 1 --no-tags https://github.com/Archit286/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/439288470
git clone --depth 1 --no-tags https://github.com/Tachikoma42/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/440251615
git clone --depth 1 --no-tags https://github.com/harshmishraiiit/Harsh_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/438551348
git clone --depth 1 --no-tags https://github.com/luyaohan1001/5-stage-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/434692513
git clone --depth 1 --no-tags https://github.com/Khal1dA/pr4done.git f:/verilog_sva_gh_scraper/data/full_repos/436372634
git clone --depth 1 --no-tags https://github.com/shirokooma/CECS361-Final-GameOfLife.git f:/verilog_sva_gh_scraper/data/full_repos/436046248
git clone --depth 1 --no-tags https://github.com/kinlead/Haasoscope.git f:/verilog_sva_gh_scraper/data/full_repos/436884973
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo08-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/433669300
git clone --depth 1 --no-tags https://github.com/hjnauman/narrow-width-array-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/433624543
git clone --depth 1 --no-tags https://github.com/wokwi/verispell.git f:/verilog_sva_gh_scraper/data/full_repos/433970655
git clone --depth 1 --no-tags https://github.com/Floppies/tpfinal-arqcomp.git f:/verilog_sva_gh_scraper/data/full_repos/433998505
git clone --depth 1 --no-tags https://github.com/ReuelReuben/Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/433682937
git clone --depth 1 --no-tags https://github.com/Manaswini1832/blink-led-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/433749590
git clone --depth 1 --no-tags https://github.com/suvashsumon/Digital-System_Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/433873224
git clone --depth 1 --no-tags https://github.com/xietao02/Sorting_Module.git f:/verilog_sva_gh_scraper/data/full_repos/433900635
git clone --depth 1 --no-tags https://github.com/Susmith-das/final_yr-project.git f:/verilog_sva_gh_scraper/data/full_repos/434598542
git clone --depth 1 --no-tags https://github.com/Dheerajmane8803/thesis.git f:/verilog_sva_gh_scraper/data/full_repos/437130131
git clone --depth 1 --no-tags https://github.com/nihargowdakm/16bit-ALU-design.git f:/verilog_sva_gh_scraper/data/full_repos/435169658
git clone --depth 1 --no-tags https://github.com/subha-ratno/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/435183230
git clone --depth 1 --no-tags https://github.com/disuarezr/lab02-2021-2-grupo09-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/432779040
git clone --depth 1 --no-tags https://github.com/eduardoYan/Maquina_de_Estados_Refrigerant.git f:/verilog_sva_gh_scraper/data/full_repos/433064842
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/Sistema_Mem_Montes_Hugo.git f:/verilog_sva_gh_scraper/data/full_repos/433476166
git clone --depth 1 --no-tags https://github.com/ArthurLacet/Projeto-1-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/442340603
git clone --depth 1 --no-tags https://github.com/Aishwaryavpkadam/Configurable-Logic-and-Processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/442130870
git clone --depth 1 --no-tags https://github.com/asker-qiao/difftest-notes.git f:/verilog_sva_gh_scraper/data/full_repos/441190713
git clone --depth 1 --no-tags https://github.com/SanskarJhajharia25/CompArch-.git f:/verilog_sva_gh_scraper/data/full_repos/442204784
git clone --depth 1 --no-tags https://github.com/htfab/ks-guitar.git f:/verilog_sva_gh_scraper/data/full_repos/442927718
git clone --depth 1 --no-tags https://github.com/apurbaanik/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/443093322
git clone --depth 1 --no-tags https://github.com/void7920/FIFO_COMP.git f:/verilog_sva_gh_scraper/data/full_repos/443085374
git clone --depth 1 --no-tags https://github.com/GrayBeeYak/arp_response.git f:/verilog_sva_gh_scraper/data/full_repos/442050547
git clone --depth 1 --no-tags https://github.com/Devheun/COSE222_Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/442037942
git clone --depth 1 --no-tags https://github.com/umeshnani05/Cache-Compression.git f:/verilog_sva_gh_scraper/data/full_repos/435228891
git clone --depth 1 --no-tags https://github.com/JimmyWu-812/mode-finder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/435365949
git clone --depth 1 --no-tags https://github.com/Vikhyath-Shankargari/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/434900378
git clone --depth 1 --no-tags https://github.com/timwa0669/fpga_clock.git f:/verilog_sva_gh_scraper/data/full_repos/434187796
