{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455481182473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455481182488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 18:19:42 2016 " "Processing started: Sun Feb 14 18:19:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455481182488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455481182488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3DES_Project -c 3DES_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3DES_Project -c 3DES_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455481182488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455481183098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdes_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdes_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDES_Project-TDES_Project_behav " "Found design unit 1: TDES_Project-TDES_Project_behav" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183816 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDES_Project " "Found entity 1: TDES_Project" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/un_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/un_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_des-un_des_behav " "Found design unit 1: un_des-un_des_behav" {  } { { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183848 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_des " "Found entity 1: un_des" {  } { { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/ip_finale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/ip_finale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialPermutationFinale-initialPermutationFinale_behav " "Found design unit 1: initialPermutationFinale-initialPermutationFinale_behav" {  } { { "3DES VHDL/3des/des/ip_finale.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip_finale.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183863 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialPermutationFinale " "Found entity 1: initialPermutationFinale" {  } { { "3DES VHDL/3des/des/ip_finale.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip_finale.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialPermutation-initialPermutation_behav " "Found design unit 1: initialPermutation-initialPermutation_behav" {  } { { "3DES VHDL/3des/des/ip.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183879 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialPermutation " "Found entity 1: initialPermutation" {  } { { "3DES VHDL/3des/des/ip.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 des-des_behav " "Found design unit 1: des-des_behav" {  } { { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183910 ""} { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/t_un_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/t_un_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_un_des-t_un_des_behav " "Found design unit 1: t_un_des-t_un_des_behav" {  } { { "3DES VHDL/3des/t_un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183941 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_un_des " "Found entity 1: t_un_des" {  } { { "3DES VHDL/3des/t_un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/t_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/t_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_des-t_des_behav " "Found design unit 1: t_des-t_des_behav" {  } { { "3DES VHDL/3des/t_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183957 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_des " "Found entity 1: t_des" {  } { { "3DES VHDL/3des/t_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/feistel/p_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/p_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_box-p_box_behav " "Found design unit 1: p_box-p_box_behav" {  } { { "3DES VHDL/feistel/p_box.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/p_box.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183973 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_box " "Found entity 1: p_box" {  } { { "3DES VHDL/feistel/p_box.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/p_box.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481183973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481183973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/feistel/f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f-f_behav " "Found design unit 1: f-f_behav" {  } { { "3DES VHDL/feistel/f.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184004 ""} { "Info" "ISGN_ENTITY_NAME" "1 f " "Found entity 1: f" {  } { { "3DES VHDL/feistel/f.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/feistel/e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expansion-expansion_behav " "Found design unit 1: expansion-expansion_behav" {  } { { "3DES VHDL/feistel/e.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/e.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184019 ""} { "Info" "ISGN_ENTITY_NAME" "1 expansion " "Found entity 1: expansion" {  } { { "3DES VHDL/feistel/e.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/e.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/keys/processkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/keys/processkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processKey-processKey_behav " "Found design unit 1: processKey-processKey_behav" {  } { { "3DES VHDL/keys/processKey.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184035 ""} { "Info" "ISGN_ENTITY_NAME" "1 processKey " "Found entity 1: processKey" {  } { { "3DES VHDL/keys/processKey.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/keys/pc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/keys/pc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 permutedChoice2-permutedChoice2_behav " "Found design unit 1: permutedChoice2-permutedChoice2_behav" {  } { { "3DES VHDL/keys/pc2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184066 ""} { "Info" "ISGN_ENTITY_NAME" "1 permutedChoice2 " "Found entity 1: permutedChoice2" {  } { { "3DES VHDL/keys/pc2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/keys/pc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/keys/pc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 permutedChoice1-permutedChoice1_behav " "Found design unit 1: permutedChoice1-permutedChoice1_behav" {  } { { "3DES VHDL/keys/pc1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184082 ""} { "Info" "ISGN_ENTITY_NAME" "1 permutedChoice1 " "Found entity 1: permutedChoice1" {  } { { "3DES VHDL/keys/pc1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/ram/ramtexto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/ram/ramtexto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramTexto-ramTexto_arch " "Found design unit 1: ramTexto-ramTexto_arch" {  } { { "3DES VHDL/ram/ramTexto.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/ram/ramTexto.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramTexto " "Found entity 1: ramTexto" {  } { { "3DES VHDL/ram/ramTexto.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/ram/ramTexto.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-sbox8_behav " "Found design unit 1: sbox8-sbox8_behav" {  } { { "3DES VHDL/sbox/sbox8.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184113 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "3DES VHDL/sbox/sbox8.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox7-sbox7_behav " "Found design unit 1: sbox7-sbox7_behav" {  } { { "3DES VHDL/sbox/sbox7.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184144 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox7 " "Found entity 1: sbox7" {  } { { "3DES VHDL/sbox/sbox7.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox6-sbox6_behav " "Found design unit 1: sbox6-sbox6_behav" {  } { { "3DES VHDL/sbox/sbox6.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184160 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox6 " "Found entity 1: sbox6" {  } { { "3DES VHDL/sbox/sbox6.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox6.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox5-sbox5_behav " "Found design unit 1: sbox5-sbox5_behav" {  } { { "3DES VHDL/sbox/sbox5.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184176 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox5 " "Found entity 1: sbox5" {  } { { "3DES VHDL/sbox/sbox5.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox5.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox4-sbox4_behav " "Found design unit 1: sbox4-sbox4_behav" {  } { { "3DES VHDL/sbox/sbox4.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184191 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox4 " "Found entity 1: sbox4" {  } { { "3DES VHDL/sbox/sbox4.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox3-sbox3_behav " "Found design unit 1: sbox3-sbox3_behav" {  } { { "3DES VHDL/sbox/sbox3.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184223 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox3 " "Found entity 1: sbox3" {  } { { "3DES VHDL/sbox/sbox3.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox2-sbox2_behav " "Found design unit 1: sbox2-sbox2_behav" {  } { { "3DES VHDL/sbox/sbox2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184238 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox2 " "Found entity 1: sbox2" {  } { { "3DES VHDL/sbox/sbox2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox1-sbox1_behav " "Found design unit 1: sbox1-sbox1_behav" {  } { { "3DES VHDL/sbox/sbox1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184269 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox1 " "Found entity 1: sbox1" {  } { { "3DES VHDL/sbox/sbox1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-sbox_behav " "Found design unit 1: sbox-sbox_behav" {  } { { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184285 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display/7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display/7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador7seg-decodificador " "Found design unit 1: decodificador7seg-decodificador" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184301 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador7seg " "Found entity 1: decodificador7seg" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/clock/newclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/clock/newclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newClock-newClock_behav " "Found design unit 1: newClock-newClock_behav" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184316 ""} { "Info" "ISGN_ENTITY_NAME" "1 newClock " "Found entity 1: newClock" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx tx/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/rx tx/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-tx_behiv " "Found design unit 1: tx-tx_behiv" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184348 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx tx/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/rx tx/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-rx_behiv " "Found design unit 1: rx-rx_behiv" {  } { { "UART/RX TX/rx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184363 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "UART/RX TX/rx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_behav " "Found design unit 1: uart-uart_behav" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184379 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481184379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481184379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TDES_Project " "Elaborating entity \"TDES_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455481184644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reset_comunicacao TDES_Project.vhd(83) " "Verilog HDL or VHDL warning at TDES_Project.vhd(83): object \"s_reset_comunicacao\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455481184644 "|TDES_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tundes_textOut64 TDES_Project.vhd(131) " "Verilog HDL or VHDL warning at TDES_Project.vhd(131): object \"s_tundes_textOut64\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455481184644 "|TDES_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encripta TDES_Project.vhd(162) " "Verilog HDL or VHDL warning at TDES_Project.vhd(162): object \"encripta\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455481184644 "|TDES_Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao_3 TDES_Project.vhd(223) " "VHDL Process Statement warning at TDES_Project.vhd(223): signal \"botao_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481184660 "|TDES_Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao_2 TDES_Project.vhd(223) " "VHDL Process Statement warning at TDES_Project.vhd(223): signal \"botao_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481184660 "|TDES_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag TDES_Project.vhd(479) " "Verilog HDL or VHDL warning at TDES_Project.vhd(479): object \"flag\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455481184660 "|TDES_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "TDES_Project.vhd" "uart1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newClock uart:uart1\|newClock:c1 " "Elaborating entity \"newClock\" for hierarchy \"uart:uart1\|newClock:c1\"" {  } { { "UART/uart.vhd" "c1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice newClock.vhd(24) " "VHDL Process Statement warning at newClock.vhd(24): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Intervalo newClock.vhd(22) " "VHDL Process Statement warning at newClock.vhd(22): inferring latch(es) for signal or variable \"Intervalo\", which holds its previous value in one or more paths through the process" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IntervaloHalf newClock.vhd(22) " "VHDL Process Statement warning at newClock.vhd(22): inferring latch(es) for signal or variable \"IntervaloHalf\", which holds its previous value in one or more paths through the process" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[0\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[0\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[1\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[1\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[2\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[2\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[3\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[3\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[4\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[4\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[5\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[5\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[6\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[6\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[7\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[7\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[8\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[8\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[9\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[9\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[10\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[10\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[11\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[11\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[12\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[12\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[13\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[13\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[14\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[14\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[15\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[15\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[16\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[16\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[17\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[17\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[18\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[18\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[19\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[19\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[20\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[20\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[21\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[21\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[22\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[22\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[23\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[23\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[24\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[24\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[25\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[25\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[26\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[26\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[27\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[27\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[28\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[28\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[29\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[29\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[30\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[30\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[0\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[0\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[1\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[1\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[2\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[2\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[3\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[3\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[4\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[4\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[5\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[5\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[6\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[6\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[7\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[7\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[8\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[8\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[9\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[9\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[10\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[10\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[11\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[11\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[12\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[12\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[13\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[13\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[14\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[14\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[15\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[15\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[16\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[16\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[17\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[17\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[18\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[18\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[19\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[19\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[20\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[20\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[21\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[21\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[22\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[22\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[23\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[23\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[24\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[24\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[25\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[25\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[26\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[26\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[27\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[27\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185410 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[28\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[28\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[29\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[29\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[30\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[30\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:uart1\|tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"uart:uart1\|tx:tx1\"" {  } { { "UART/uart.vhd" "tx1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185426 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_flg tx.vhd(25) " "VHDL Process Statement warning at tx.vhd(25): signal \"tx_flg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start tx.vhd(26) " "VHDL Process Statement warning at tx.vhd(26): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data tx.vhd(37) " "VHDL Process Statement warning at tx.vhd(37): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start tx.vhd(39) " "VHDL Process Statement warning at tx.vhd(39): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_flg tx.vhd(46) " "VHDL Process Statement warning at tx.vhd(46): signal \"tx_flg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datafll tx.vhd(22) " "VHDL Process Statement warning at tx.vhd(22): inferring latch(es) for signal or variable \"datafll\", which holds its previous value in one or more paths through the process" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[0\] tx.vhd(22) " "Inferred latch for \"datafll\[0\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[1\] tx.vhd(22) " "Inferred latch for \"datafll\[1\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[2\] tx.vhd(22) " "Inferred latch for \"datafll\[2\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185426 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[3\] tx.vhd(22) " "Inferred latch for \"datafll\[3\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[4\] tx.vhd(22) " "Inferred latch for \"datafll\[4\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[5\] tx.vhd(22) " "Inferred latch for \"datafll\[5\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[6\] tx.vhd(22) " "Inferred latch for \"datafll\[6\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[7\] tx.vhd(22) " "Inferred latch for \"datafll\[7\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[8\] tx.vhd(22) " "Inferred latch for \"datafll\[8\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[9\] tx.vhd(22) " "Inferred latch for \"datafll\[9\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455481185441 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:uart1\|rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"uart:uart1\|rx:rx1\"" {  } { { "UART/uart.vhd" "rx1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador7seg decodificador7seg:d1 " "Elaborating entity \"decodificador7seg\" for hierarchy \"decodificador7seg:d1\"" {  } { { "TDES_Project.vhd" "d1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185457 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset 7seg.vhd(31) " "VHDL Process Statement warning at 7seg.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185457 "|TDES_Project|decodificador7seg:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_des t_des:crito1 " "Elaborating entity \"t_des\" for hierarchy \"t_des:crito1\"" {  } { { "TDES_Project.vhd" "crito1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des t_des:crito1\|des:mapDes " "Elaborating entity \"des\" for hierarchy \"t_des:crito1\|des:mapDes\"" {  } { { "3DES VHDL/3des/t_des.vhd" "mapDes" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185488 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chavesJaCalculadas des.vhd(213) " "VHDL Process Statement warning at des.vhd(213): signal \"chavesJaCalculadas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481185519 "|TDES_Project|t_des:crito1|des:mapDes"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1455481185519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialPermutation t_des:crito1\|des:mapDes\|initialPermutation:mapIp " "Elaborating entity \"initialPermutation\" for hierarchy \"t_des:crito1\|des:mapDes\|initialPermutation:mapIp\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapIp" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialPermutationFinale t_des:crito1\|des:mapDes\|initialPermutationFinale:mapIpFinale " "Elaborating entity \"initialPermutationFinale\" for hierarchy \"t_des:crito1\|des:mapDes\|initialPermutationFinale:mapIpFinale\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapIpFinale" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f t_des:crito1\|des:mapDes\|f:mapF " "Elaborating entity \"f\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapF" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansion t_des:crito1\|des:mapDes\|f:mapF\|expansion:mapE " "Elaborating entity \"expansion\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|expansion:mapE\"" {  } { { "3DES VHDL/feistel/f.vhd" "mapE" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox " "Elaborating entity \"sbox\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\"" {  } { { "3DES VHDL/feistel/f.vhd" "mapSbox" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_bus48 sbox.vhd(134) " "Verilog HDL or VHDL warning at sbox.vhd(134): object \"sig_bus48\" assigned a value but never read" {  } { { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455481185613 "|TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox1:mapSbox1 " "Elaborating entity \"sbox1\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox1:mapSbox1\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox2:mapSbox2 " "Elaborating entity \"sbox2\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox2:mapSbox2\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox2" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox3 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox3:mapSbox3 " "Elaborating entity \"sbox3\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox3:mapSbox3\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox3" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox4 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox4:mapSbox4 " "Elaborating entity \"sbox4\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox4:mapSbox4\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox4" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox5 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox5:mapSbox5 " "Elaborating entity \"sbox5\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox5:mapSbox5\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox5" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox6 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox6:mapSbox6 " "Elaborating entity \"sbox6\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox6:mapSbox6\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox6" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox7 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox7:mapSbox7 " "Elaborating entity \"sbox7\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox7:mapSbox7\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox7" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox8:mapSbox8 " "Elaborating entity \"sbox8\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox8:mapSbox8\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox8" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_box t_des:crito1\|des:mapDes\|f:mapF\|p_box:mapP_box " "Elaborating entity \"p_box\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|p_box:mapP_box\"" {  } { { "3DES VHDL/feistel/f.vhd" "mapP_box" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processKey t_des:crito1\|des:mapDes\|processKey:mapK " "Elaborating entity \"processKey\" for hierarchy \"t_des:crito1\|des:mapDes\|processKey:mapK\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapK" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "permutedChoice1 t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice1:mapPc1 " "Elaborating entity \"permutedChoice1\" for hierarchy \"t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice1:mapPc1\"" {  } { { "3DES VHDL/keys/processKey.vhd" "mapPc1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "permutedChoice2 t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice2:mapPc2_k0 " "Elaborating entity \"permutedChoice2\" for hierarchy \"t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice2:mapPc2_k0\"" {  } { { "3DES VHDL/keys/processKey.vhd" "mapPc2_k0" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481185848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_un_des t_un_des:decrito1 " "Elaborating entity \"t_un_des\" for hierarchy \"t_un_des:decrito1\"" {  } { { "TDES_Project.vhd" "decrito1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481186004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_des t_un_des:decrito1\|un_des:mapUN_Des " "Elaborating entity \"un_des\" for hierarchy \"t_un_des:decrito1\|un_des:mapUN_Des\"" {  } { { "3DES VHDL/3des/t_un_des.vhd" "mapUN_Des" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481186035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chavesJaCalculadas un_des.vhd(213) " "VHDL Process Statement warning at un_des.vhd(213): signal \"chavesJaCalculadas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455481186066 "|TDES_Project|t_un_des:decrito1|un_des:mapUN_Des"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1455481186066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramTexto ramTexto:mapram " "Elaborating entity \"ramTexto\" for hierarchy \"ramTexto:mapram\"" {  } { { "TDES_Project.vhd" "mapram" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481186426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[2\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[2\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455481187629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[5\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[5\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455481187629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[7\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[7\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455481187629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[10\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[10\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455481187629 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ramTexto:mapram\|ram_rtl_0 " "Inferred RAM node \"ramTexto:mapram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1455481191004 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ramTexto:mapram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ramTexto:mapram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif " "Parameter INIT_FILE set to db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455481200191 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1455481200191 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1455481200191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramTexto:mapram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ramTexto:mapram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramTexto:mapram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ramTexto:mapram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455481200332 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455481200332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qcm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qcm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qcm1 " "Found entity 1: altsyncram_qcm1" {  } { { "db/altsyncram_qcm1.tdf" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/db/altsyncram_qcm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455481200473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455481200473 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } } { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 62 -1 0 } } { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 160 -1 0 } } { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 95 -1 0 } } { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 62 -1 0 } } { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 157 -1 0 } } { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 95 -1 0 } } { "3DES VHDL/feistel/f.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 45 -1 0 } } { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 132 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1455481202207 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1455481202207 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|tx_line uart:uart1\|tx:tx1\|tx_line~_emulated uart:uart1\|tx:tx1\|tx_line~1 " "Register \"uart:uart1\|tx:tx1\|tx_line\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|tx_line~_emulated\" and latch \"uart:uart1\|tx:tx1\|tx_line~1\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455481202207 "|TDES_Project|uart:uart1|tx:tx1|tx_line"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[3\] uart:uart1\|tx:tx1\|index\[3\]~_emulated uart:uart1\|tx:tx1\|index\[3\]~1 " "Register \"uart:uart1\|tx:tx1\|index\[3\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[3\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[3\]~1\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455481202207 "|TDES_Project|uart:uart1|tx:tx1|index[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[2\] uart:uart1\|tx:tx1\|index\[2\]~_emulated uart:uart1\|tx:tx1\|index\[2\]~5 " "Register \"uart:uart1\|tx:tx1\|index\[2\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[2\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[2\]~5\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455481202207 "|TDES_Project|uart:uart1|tx:tx1|index[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[1\] uart:uart1\|tx:tx1\|index\[1\]~_emulated uart:uart1\|tx:tx1\|index\[1\]~9 " "Register \"uart:uart1\|tx:tx1\|index\[1\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[1\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[1\]~9\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455481202207 "|TDES_Project|uart:uart1|tx:tx1|index[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[0\] uart:uart1\|tx:tx1\|index\[0\]~_emulated uart:uart1\|tx:tx1\|index\[0\]~13 " "Register \"uart:uart1\|tx:tx1\|index\[0\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[0\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[0\]~13\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455481202207 "|TDES_Project|uart:uart1|tx:tx1|index[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|busy uart:uart1\|tx:tx1\|busy~_emulated uart:uart1\|tx:tx1\|busy~1 " "Register \"uart:uart1\|tx:tx1\|busy\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|busy~_emulated\" and latch \"uart:uart1\|tx:tx1\|busy~1\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455481202207 "|TDES_Project|uart:uart1|tx:tx1|busy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1455481202207 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[6\] High " "Register decodificador7seg:d1\|bufferOut\[6\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[13\] High " "Register decodificador7seg:d1\|bufferOut\[13\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[20\] High " "Register decodificador7seg:d1\|bufferOut\[20\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[27\] High " "Register decodificador7seg:d1\|bufferOut\[27\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[34\] High " "Register decodificador7seg:d1\|bufferOut\[34\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[41\] High " "Register decodificador7seg:d1\|bufferOut\[41\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[48\] High " "Register decodificador7seg:d1\|bufferOut\[48\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[55\] High " "Register decodificador7seg:d1\|bufferOut\[55\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455481205926 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1455481205926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1455481206582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455481215457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455481215457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botao_1 " "No output dependent on input pin \"botao_1\"" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455481216426 "|TDES_Project|botao_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455481216426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6688 " "Implemented 6688 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455481216441 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455481216441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6552 " "Implemented 6552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455481216441 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1455481216441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455481216441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455481216551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 18:20:16 2016 " "Processing ended: Sun Feb 14 18:20:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455481216551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455481216551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455481216551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455481216551 ""}
