{
  "module_name": "e1000_82575.h",
  "hash_id": "e240da9b68c6a95673dbf220354a19e18f709fd8eb74ede46a240fe84adebbe2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/igb/e1000_82575.h",
  "human_readable_source": " \n \n\n#ifndef _E1000_82575_H_\n#define _E1000_82575_H_\n\nvoid igb_shutdown_serdes_link_82575(struct e1000_hw *hw);\nvoid igb_power_up_serdes_link_82575(struct e1000_hw *hw);\nvoid igb_power_down_phy_copper_82575(struct e1000_hw *hw);\nvoid igb_rx_fifo_flush_82575(struct e1000_hw *hw);\ns32 igb_read_i2c_byte(struct e1000_hw *hw, u8 byte_offset, u8 dev_addr,\n\t\t      u8 *data);\ns32 igb_write_i2c_byte(struct e1000_hw *hw, u8 byte_offset, u8 dev_addr,\n\t\t       u8 data);\n\n#define ID_LED_DEFAULT_82575_SERDES ((ID_LED_DEF1_DEF2 << 12) | \\\n\t\t\t\t     (ID_LED_DEF1_DEF2 <<  8) | \\\n\t\t\t\t     (ID_LED_DEF1_DEF2 <<  4) | \\\n\t\t\t\t     (ID_LED_OFF1_ON2))\n\n#define E1000_RAR_ENTRIES_82575        16\n#define E1000_RAR_ENTRIES_82576        24\n#define E1000_RAR_ENTRIES_82580        24\n#define E1000_RAR_ENTRIES_I350         32\n\n#define E1000_SW_SYNCH_MB              0x00000100\n#define E1000_STAT_DEV_RST_SET         0x00100000\n#define E1000_CTRL_DEV_RST             0x20000000\n\n \n#define E1000_SRRCTL_BSIZEPKT_SHIFT                     10  \n#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT                 2   \n#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF                0x02000000\n#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS          0x0A000000\n#define E1000_SRRCTL_DROP_EN                            0x80000000\n#define E1000_SRRCTL_TIMESTAMP                          0x40000000\n\n\n#define E1000_MRQC_ENABLE_RSS_MQ            0x00000002\n#define E1000_MRQC_ENABLE_VMDQ              0x00000003\n#define E1000_MRQC_RSS_FIELD_IPV4_UDP       0x00400000\n#define E1000_MRQC_ENABLE_VMDQ_RSS_MQ       0x00000005\n#define E1000_MRQC_RSS_FIELD_IPV6_UDP       0x00800000\n#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX    0x01000000\n\n#define E1000_EICR_TX_QUEUE ( \\\n\tE1000_EICR_TX_QUEUE0 |    \\\n\tE1000_EICR_TX_QUEUE1 |    \\\n\tE1000_EICR_TX_QUEUE2 |    \\\n\tE1000_EICR_TX_QUEUE3)\n\n#define E1000_EICR_RX_QUEUE ( \\\n\tE1000_EICR_RX_QUEUE0 |    \\\n\tE1000_EICR_RX_QUEUE1 |    \\\n\tE1000_EICR_RX_QUEUE2 |    \\\n\tE1000_EICR_RX_QUEUE3)\n\n \n#define E1000_IMIREXT_SIZE_BP     0x00001000   \n#define E1000_IMIREXT_CTRL_BP     0x00080000   \n\n \nunion e1000_adv_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;              \n\t\t__le64 hdr_addr;              \n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tstruct {\n\t\t\t\t__le16 pkt_info;    \n\t\t\t\t__le16 hdr_info;    \n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;           \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;     \n\t\t\t\t\t__le16 csum;      \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;      \n\t\t\t__le16 length;            \n\t\t\t__le16 vlan;              \n\t\t} upper;\n\t} wb;   \n};\n\n#define E1000_RXDADV_HDRBUFLEN_MASK      0x7FE0\n#define E1000_RXDADV_HDRBUFLEN_SHIFT     5\n#define E1000_RXDADV_STAT_TS             0x10000  \n#define E1000_RXDADV_STAT_TSIP           0x08000  \n\n \nunion e1000_adv_tx_desc {\n\tstruct {\n\t\t__le64 buffer_addr;     \n\t\t__le32 cmd_type_len;\n\t\t__le32 olinfo_status;\n\t} read;\n\tstruct {\n\t\t__le64 rsvd;        \n\t\t__le32 nxtseq_seed;\n\t\t__le32 status;\n\t} wb;\n};\n\n \n#define E1000_ADVTXD_MAC_TSTAMP   0x00080000  \n#define E1000_ADVTXD_DTYP_CTXT    0x00200000  \n#define E1000_ADVTXD_DTYP_DATA    0x00300000  \n#define E1000_ADVTXD_DCMD_EOP     0x01000000  \n#define E1000_ADVTXD_DCMD_IFCS    0x02000000  \n#define E1000_ADVTXD_DCMD_RS      0x08000000  \n#define E1000_ADVTXD_DCMD_DEXT    0x20000000  \n#define E1000_ADVTXD_DCMD_VLE     0x40000000  \n#define E1000_ADVTXD_DCMD_TSE     0x80000000  \n#define E1000_ADVTXD_PAYLEN_SHIFT    14  \n\n \nstruct e1000_adv_tx_context_desc {\n\t__le32 vlan_macip_lens;\n\t__le32 seqnum_seed;\n\t__le32 type_tucmd_mlhl;\n\t__le32 mss_l4len_idx;\n};\n\n#define E1000_ADVTXD_MACLEN_SHIFT    9   \n#define E1000_ADVTXD_TUCMD_L4T_UDP 0x00000000   \n#define E1000_ADVTXD_TUCMD_IPV4    0x00000400   \n#define E1000_ADVTXD_TUCMD_L4T_TCP 0x00000800   \n#define E1000_ADVTXD_TUCMD_L4T_SCTP 0x00001000  \n \n#define E1000_ADVTXD_L4LEN_SHIFT     8   \n#define E1000_ADVTXD_MSS_SHIFT      16   \n \n \n\n \n#define E1000_TXDCTL_QUEUE_ENABLE  0x02000000  \n \n\n \n#define E1000_RXDCTL_QUEUE_ENABLE  0x02000000  \n\n \n#define E1000_DCA_CTRL_DCA_MODE_DISABLE 0x01  \n#define E1000_DCA_CTRL_DCA_MODE_CB2     0x02  \n\n#define E1000_DCA_RXCTRL_CPUID_MASK 0x0000001F  \n#define E1000_DCA_RXCTRL_DESC_DCA_EN BIT(5)  \n#define E1000_DCA_RXCTRL_HEAD_DCA_EN BIT(6)  \n#define E1000_DCA_RXCTRL_DATA_DCA_EN BIT(7)  \n#define E1000_DCA_RXCTRL_DESC_RRO_EN BIT(9)  \n\n#define E1000_DCA_TXCTRL_CPUID_MASK 0x0000001F  \n#define E1000_DCA_TXCTRL_DESC_DCA_EN BIT(5)  \n#define E1000_DCA_TXCTRL_DESC_RRO_EN BIT(9)  \n#define E1000_DCA_TXCTRL_TX_WB_RO_EN BIT(11)  \n#define E1000_DCA_TXCTRL_DATA_RRO_EN BIT(13)  \n\n \n#define E1000_DCA_TXCTRL_CPUID_MASK_82576 0xFF000000  \n#define E1000_DCA_RXCTRL_CPUID_MASK_82576 0xFF000000  \n#define E1000_DCA_TXCTRL_CPUID_SHIFT 24  \n#define E1000_DCA_RXCTRL_CPUID_SHIFT 24  \n\n \n#define E1000_ETQF_FILTER_ENABLE   BIT(26)\n#define E1000_ETQF_1588            BIT(30)\n#define E1000_ETQF_IMM_INT         BIT(29)\n#define E1000_ETQF_QUEUE_ENABLE    BIT(31)\n#define E1000_ETQF_QUEUE_SHIFT     16\n#define E1000_ETQF_QUEUE_MASK      0x00070000\n#define E1000_ETQF_ETYPE_MASK      0x0000FFFF\n\n \n#define E1000_FTQF_VF_BP               0x00008000\n#define E1000_FTQF_1588_TIME_STAMP     0x08000000\n#define E1000_FTQF_MASK                0xF0000000\n#define E1000_FTQF_MASK_PROTO_BP       0x10000000\n#define E1000_FTQF_MASK_SOURCE_PORT_BP 0x80000000\n\n#define E1000_NVM_APME_82575          0x0400\n#define MAX_NUM_VFS                   8\n\n#define E1000_DTXSWC_MAC_SPOOF_MASK   0x000000FF  \n#define E1000_DTXSWC_VLAN_SPOOF_MASK  0x0000FF00  \n#define E1000_DTXSWC_LLE_MASK         0x00FF0000  \n#define E1000_DTXSWC_VLAN_SPOOF_SHIFT 8\n#define E1000_DTXSWC_VMDQ_LOOPBACK_EN BIT(31)   \n\n \n#define E1000_VT_CTL_DEFAULT_POOL_SHIFT 7\n#define E1000_VT_CTL_DEFAULT_POOL_MASK  (0x7 << E1000_VT_CTL_DEFAULT_POOL_SHIFT)\n\n \n#define E1000_VT_CTL_IGNORE_MAC         BIT(28)\n#define E1000_VT_CTL_DISABLE_DEF_POOL   BIT(29)\n#define E1000_VT_CTL_VM_REPL_EN         BIT(30)\n\n \n#define E1000_VMOLR_RLPML_MASK 0x00003FFF  \n#define E1000_VMOLR_LPE        0x00010000  \n#define E1000_VMOLR_RSSE       0x00020000  \n#define E1000_VMOLR_AUPE       0x01000000  \n#define E1000_VMOLR_ROMPE      0x02000000  \n#define E1000_VMOLR_ROPE       0x04000000  \n#define E1000_VMOLR_BAM        0x08000000  \n#define E1000_VMOLR_MPME       0x10000000  \n#define E1000_VMOLR_STRVLAN    0x40000000  \n#define E1000_VMOLR_STRCRC     0x80000000  \n\n#define E1000_DVMOLR_HIDEVLAN  0x20000000  \n#define E1000_DVMOLR_STRVLAN   0x40000000  \n#define E1000_DVMOLR_STRCRC    0x80000000  \n\n#define E1000_VLVF_ARRAY_SIZE     32\n#define E1000_VLVF_VLANID_MASK    0x00000FFF\n#define E1000_VLVF_POOLSEL_SHIFT  12\n#define E1000_VLVF_POOLSEL_MASK   (0xFF << E1000_VLVF_POOLSEL_SHIFT)\n#define E1000_VLVF_LVLAN          0x00100000\n#define E1000_VLVF_VLANID_ENABLE  0x80000000\n\n#define E1000_VMVIR_VLANA_DEFAULT      0x40000000  \n#define E1000_VMVIR_VLANA_NEVER        0x80000000  \n\n#define E1000_IOVCTL 0x05BBC\n#define E1000_IOVCTL_REUSE_VFQ 0x00000001\n\n#define E1000_RPLOLR_STRVLAN   0x40000000\n#define E1000_RPLOLR_STRCRC    0x80000000\n\n#define E1000_DTXCTL_8023LL     0x0004\n#define E1000_DTXCTL_VLAN_ADDED 0x0008\n#define E1000_DTXCTL_OOS_ENABLE 0x0010\n#define E1000_DTXCTL_MDP_EN     0x0020\n#define E1000_DTXCTL_SPOOF_INT  0x0040\n\n#define E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT\tBIT(14)\n\n#define ALL_QUEUES   0xFFFF\n\n \n#define E1000_RXPBS_SIZE_MASK_82576  0x0000007F\nvoid igb_vmdq_set_anti_spoofing_pf(struct e1000_hw *, bool, int);\nvoid igb_vmdq_set_loopback_pf(struct e1000_hw *, bool);\nvoid igb_vmdq_set_replication_pf(struct e1000_hw *, bool);\nu16 igb_rxpbs_adjust_82580(u32 data);\ns32 igb_read_emi_reg(struct e1000_hw *, u16 addr, u16 *data);\ns32 igb_set_eee_i350(struct e1000_hw *, bool adv1G, bool adv100M);\ns32 igb_set_eee_i354(struct e1000_hw *, bool adv1G, bool adv100M);\ns32 igb_get_eee_status_i354(struct e1000_hw *hw, bool *status);\n\n#define E1000_I2C_THERMAL_SENSOR_ADDR\t0xF8\n#define E1000_EMC_INTERNAL_DATA\t\t0x00\n#define E1000_EMC_INTERNAL_THERM_LIMIT\t0x20\n#define E1000_EMC_DIODE1_DATA\t\t0x01\n#define E1000_EMC_DIODE1_THERM_LIMIT\t0x19\n#define E1000_EMC_DIODE2_DATA\t\t0x23\n#define E1000_EMC_DIODE2_THERM_LIMIT\t0x1A\n#define E1000_EMC_DIODE3_DATA\t\t0x2A\n#define E1000_EMC_DIODE3_THERM_LIMIT\t0x30\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}