# Arithmatic-and-logical-unit-with-application-using-verilog
* Simulated 8 bit ALU with Complex number addition and multiplication for DSP specific applications.
* Performed matrix multiplication to find DFT of 4 point signal using ALU.
* Implemented ’Synchronous Structure’ with 2-Stage PIPE-LINING .
* Designed control unit, memory unit and data flow for system.
