// Seed: 3162204522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire _id_2;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_8
  );
  output wire id_1;
  wire id_13;
  or primCall (id_11, id_8, id_4, id_12, id_5, id_3, id_9, id_7);
  logic id_14;
  ;
  wire id_15[1  ==  -1 : id_2];
endmodule
