#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb  6 13:12:50 2022
# Process ID: 33360
# Current directory: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37356 C:\Users\Bakuboys101\Desktop\Jr_Year_Spring\ECE_1195\Lab_2\Lab_2.xpr
# Log file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/vivado.log
# Journal file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source ShifterUnit_tb.tcl
close_sim
launch_simulation
source ShifterUnit_tb.tcl
close_sim
launch_simulation
source ShifterUnit_tb.tcl
close_sim
launch_simulation
source ShifterUnit_tb.tcl
close_sim
launch_simulation
source ShifterUnit_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source ShifterUnit_tb.tcl
close_sim
launch_simulation
source ShifterUnit_tb.tcl
close [ open C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ComparatorUnit.vhd w ]
add_files C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ComparatorUnit.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ComparatorUnit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/new/ComparatorUnit_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/new/ComparatorUnit_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ComparatorUnit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source ComparatorUnit_tb.tcl
close_sim
launch_simulation
source ComparatorUnit_tb.tcl
close_sim
launch_simulation
source ComparatorUnit_tb.tcl
close_sim
launch_simulation
source ComparatorUnit_tb.tcl
close_sim
launch_simulation
source ComparatorUnit_tb.tcl
close [ open C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd w ]
add_files C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/new/ALU_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/new/ALU_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ALU_tb.tcl
run all
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
run 100 s
run 1 s
run 1 s
run 1000 ns
run 2500 ns
run 2500 us
close_sim
launch_simulation
source ALU_tb.tcl
run 2500 us
close_sim
launch_simulation
source ALU_tb.tcl
run 2500 us
close_sim
launch_simulation
source ALU_tb.tcl
run 2500 us
ipx::package_project -root_dir c:/users/bakuboys101/desktop/jr_year_spring/ece_1195/lab_2/lab_2.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/bakuboys101/desktop/jr_year_spring/ece_1195/lab_2/lab_2.srcs c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Arith_Unit} [current_project]
update_ip_catalog
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/bakuboys101/desktop/jr_year_spring/ece_1195/lab_2/lab_2.srcs
create_bd_design "Lab_2"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ALU:1.0 ALU_0
endgroup
set_property location {1 117 -333} [get_bd_cells ALU_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property  ip_repo_paths  {c:/users/bakuboys101/desktop/jr_year_spring/ece_1195/lab_2/lab_2.srcs c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Arith_Unit C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv SHREC:SHREC:axi_regmap:1.0 axi_regmap_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_regmap_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_regmap_0/S_AXI]
set_property location {1 230 -557} [get_bd_cells processing_system7_0]
set_property location {1.5 568 -657} [get_bd_cells axi_regmap_0]
set_property location {1 284 -817} [get_bd_cells rst_ps7_0_100M]
set_property location {3 902 -667} [get_bd_cells axi_regmap_0]
set_property location {1.5 544 -883} [get_bd_cells ps7_0_axi_periph]
set_property location {3 950 -767} [get_bd_cells axi_regmap_0]
startgroup
set_property -dict [list CONFIG.WIDTH2 {4} CONFIG.WIDTH3 {5} CONFIG.WIDTH4 {1} CONFIG.WIDTH5 {1} CONFIG.NUM_REGS {6}] [get_bd_cells axi_regmap_0]
endgroup
set_property location {3 958 -820} [get_bd_cells axi_regmap_0]
connect_bd_net [get_bd_pins axi_regmap_0/REG0_IN] [get_bd_pins ALU_0/A]
connect_bd_net [get_bd_pins axi_regmap_0/REG1_IN] [get_bd_pins ALU_0/B]
connect_bd_net [get_bd_pins axi_regmap_0/REG2_IN] [get_bd_pins ALU_0/ALUOp]
connect_bd_net [get_bd_pins axi_regmap_0/REG3_IN] [get_bd_pins ALU_0/SHAMT]
undo
undo
undo
undo
connect_bd_net [get_bd_pins ALU_0/A] [get_bd_pins axi_regmap_0/REG0_OUT]
connect_bd_net [get_bd_pins ALU_0/B] [get_bd_pins axi_regmap_0/REG1_OUT]
connect_bd_net [get_bd_pins ALU_0/ALUOp] [get_bd_pins axi_regmap_0/REG2_OUT]
connect_bd_net [get_bd_pins ALU_0/SHAMT] [get_bd_pins axi_regmap_0/REG3_OUT]
connect_bd_net [get_bd_pins ALU_0/R] [get_bd_pins axi_regmap_0/REG0_IN]
connect_bd_net [get_bd_pins ALU_0/Zero] [get_bd_pins axi_regmap_0/REG4_IN]
connect_bd_net [get_bd_pins ALU_0/Overflow] [get_bd_pins axi_regmap_0/REG5_IN]
set_property offset 0x70000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_regmap_0_reg0}]
save_bd_design
make_wrapper -files [get_files C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/bd/Lab_2/Lab_2.bd] -top
add_files -norecurse C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/bd/Lab_2/hdl/Lab_2_wrapper.vhd
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/bd/Lab_2/Lab_2.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_sim
current_sim simulation_12
close_sim
close_sim
