# AES_128bit_Encryption_Decryption_In_Verilog
AES-128 Encryption &amp; Decryption in Verilog HDL. Implements full 128-bit AES with key expansion, S-box, encryption, and decryption modules. Testbench included for functional verification. Synthesizable design suitable for FPGA/ASIC. Ideal for learning AES hardware implementation or integrating into secure hardware projects.
