<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_gemver</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2127341</Best-caseLatency>
            <Average-caseLatency>2127341</Average-caseLatency>
            <Worst-caseLatency>2127341</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.509 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.509 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.509 ms</Worst-caseRealTimeLatency>
            <Interval-min>2127342</Interval-min>
            <Interval-max>2127342</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL7>
                <Slack>2.92</Slack>
                <TripCount>25</TripCount>
                <Latency>970025</Latency>
                <AbsoluteTimeLatency>3880100</AbsoluteTimeLatency>
                <IterationLatency>38801</IterationLatency>
                <InstanceList/>
                <merlinL6>
                    <Slack>2.92</Slack>
                    <TripCount>16</TripCount>
                    <Latency>38656</Latency>
                    <AbsoluteTimeLatency>154624</AbsoluteTimeLatency>
                    <IterationLatency>2416</IterationLatency>
                    <InstanceList/>
                </merlinL6>
            </merlinL7>
            <merlinL2>
                <Slack>2.92</Slack>
                <TripCount>400</TripCount>
                <Latency>1126800</Latency>
                <AbsoluteTimeLatency>4507200</AbsoluteTimeLatency>
                <IterationLatency>2817</IterationLatency>
                <InstanceList/>
            </merlinL2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1435~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:215</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL7>
                    <Name>merlinL7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:187</SourceLocation>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:200</SourceLocation>
                    </merlinL6>
                </merlinL7>
                <merlinL2>
                    <Name>merlinL2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:260</SourceLocation>
                </merlinL2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>590</BRAM_18K>
            <DSP>163</DSP>
            <FF>72056</FF>
            <LUT>56667</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_A_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_3_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_x_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_4_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_5_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_gemver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L2_fu_2372</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2372</ID>
                    <BindInstances>i_18_fu_405_p2 mac_muladd_14s_5ns_14ns_14_4_1_U1 mac_muladd_14s_5ns_14ns_14_4_1_U1 index3_4_fu_423_p2 index2_22_fu_429_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L21_fu_2395</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2395</ID>
                    <BindInstances>i_16_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L22_fu_2418</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2418</ID>
                    <BindInstances>index2_21_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L23_fu_2441</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2441</ID>
                    <BindInstances>i_14_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L24_fu_2464</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2464</ID>
                    <BindInstances>index2_18_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L25_fu_2487</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2487</ID>
                    <BindInstances>i_12_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL10_merlinL9_fu_2510</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL10_merlinL9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2510</ID>
                    <BindInstances>add_ln156_1_fu_1636_p2 add_ln156_fu_1648_p2 mac_muladd_9ns_5ns_5ns_14_4_1_U159 mac_muladd_9ns_5ns_5ns_14_4_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U141 fadd_32ns_32ns_32_7_full_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U126 fmul_32ns_32ns_32_4_max_dsp_1_U127 fmul_32ns_32ns_32_4_max_dsp_1_U128 fmul_32ns_32ns_32_4_max_dsp_1_U129 fmul_32ns_32ns_32_4_max_dsp_1_U130 fmul_32ns_32ns_32_4_max_dsp_1_U131 fmul_32ns_32ns_32_4_max_dsp_1_U132 fmul_32ns_32ns_32_4_max_dsp_1_U133 fmul_32ns_32ns_32_4_max_dsp_1_U134 fmul_32ns_32ns_32_4_max_dsp_1_U135 fmul_32ns_32ns_32_4_max_dsp_1_U136 fmul_32ns_32ns_32_4_max_dsp_1_U137 fmul_32ns_32ns_32_4_max_dsp_1_U138 fmul_32ns_32ns_32_4_max_dsp_1_U139 fmul_32ns_32ns_32_4_max_dsp_1_U140 fmul_32ns_32ns_32_4_max_dsp_1_U142 fmul_32ns_32ns_32_4_max_dsp_1_U143 fmul_32ns_32ns_32_4_max_dsp_1_U144 fmul_32ns_32ns_32_4_max_dsp_1_U145 fmul_32ns_32ns_32_4_max_dsp_1_U146 fmul_32ns_32ns_32_4_max_dsp_1_U147 fmul_32ns_32ns_32_4_max_dsp_1_U148 fmul_32ns_32ns_32_4_max_dsp_1_U149 fmul_32ns_32ns_32_4_max_dsp_1_U150 fmul_32ns_32ns_32_4_max_dsp_1_U151 fmul_32ns_32ns_32_4_max_dsp_1_U152 fmul_32ns_32ns_32_4_max_dsp_1_U153 fmul_32ns_32ns_32_4_max_dsp_1_U154 fmul_32ns_32ns_32_4_max_dsp_1_U155 fmul_32ns_32ns_32_4_max_dsp_1_U156 fadd_32ns_32ns_32_7_full_dsp_1_U110 fadd_32ns_32ns_32_7_full_dsp_1_U111 fadd_32ns_32ns_32_7_full_dsp_1_U112 fadd_32ns_32ns_32_7_full_dsp_1_U113 fadd_32ns_32ns_32_7_full_dsp_1_U114 fadd_32ns_32ns_32_7_full_dsp_1_U115 fadd_32ns_32ns_32_7_full_dsp_1_U116 fadd_32ns_32ns_32_7_full_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U120 fadd_32ns_32ns_32_7_full_dsp_1_U121 fadd_32ns_32ns_32_7_full_dsp_1_U122 fadd_32ns_32ns_32_7_full_dsp_1_U123 fadd_32ns_32ns_32_7_full_dsp_1_U124 add_ln158_fu_1730_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL5_fu_2594</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2594</ID>
                    <BindInstances>add_ln206_fu_710_p2 add_ln211_1_fu_866_p2 add_ln211_fu_654_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L26_fu_2635</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2635</ID>
                    <BindInstances>index2_15_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L27_fu_2658</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2658</ID>
                    <BindInstances>index2_12_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L28_fu_2681</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2681</ID>
                    <BindInstances>i_9_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL4_fu_2704</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2704</ID>
                    <BindInstances>add_ln228_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L3_fu_2740</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2740</ID>
                    <BindInstances>index2_6_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L29_fu_2763</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2763</ID>
                    <BindInstances>index2_9_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL1_fu_2786</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2786</ID>
                    <BindInstances>add_ln262_fu_663_p2 add_ln281_fu_693_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L310_fu_2826</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L310</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2826</ID>
                    <BindInstances>i_5_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L311_fu_2849</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L311</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2849</ID>
                    <BindInstances>mac_muladd_14s_5ns_14ns_14_4_1_U497 mac_muladd_14s_5ns_14ns_14_4_1_U497 i_3_fu_368_p2 index3_2_fu_380_p2 index2_2_fu_386_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U518 z_8_0_buf_16_U z_8_0_buf_17_U z_8_0_buf_18_U z_8_0_buf_19_U z_8_0_buf_20_U z_8_0_buf_21_U z_8_0_buf_22_U z_8_0_buf_23_U z_8_0_buf_24_U z_8_0_buf_25_U z_8_0_buf_26_U z_8_0_buf_27_U z_8_0_buf_28_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 v2_10_0_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U534 v2_10_0_buf_17_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U523 v2_10_0_buf_25_U fmul_32ns_32ns_32_4_max_dsp_1_U534 v2_10_0_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U528 u2_10_0_buf_19_U fmul_32ns_32ns_32_4_max_dsp_1_U534 u2_10_0_buf_21_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U531 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U532 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U533 u2_10_0_buf_29_U fmul_32ns_32ns_32_4_max_dsp_1_U534 v1_10_0_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 v1_10_0_buf_18_U fmul_32ns_32ns_32_4_max_dsp_1_U534 v1_10_0_buf_20_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 v1_10_0_buf_23_U fmul_32ns_32ns_32_4_max_dsp_1_U534 v1_10_0_buf_25_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 v1_10_0_buf_28_U fmul_32ns_32ns_32_4_max_dsp_1_U534 v1_10_0_buf_30_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 u1_10_0_buf_17_U fmul_32ns_32ns_32_4_max_dsp_1_U534 u1_10_0_buf_19_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 u1_10_0_buf_22_U fmul_32ns_32ns_32_4_max_dsp_1_U534 u1_10_0_buf_24_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 u1_10_0_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U534 u1_10_0_buf_29_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 y_11_0_buf_16_U fmul_32ns_32ns_32_4_max_dsp_1_U534 y_11_0_buf_18_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 y_11_0_buf_21_U fmul_32ns_32ns_32_4_max_dsp_1_U534 y_11_0_buf_23_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 y_11_0_buf_26_U y_11_0_buf_27_U y_11_0_buf_28_U y_11_0_buf_29_U y_11_0_buf_30_U x_12_0_buf_U x_12_0_buf_16_U x_12_0_buf_17_U x_12_0_buf_18_U x_12_0_buf_19_U x_12_0_buf_20_U x_12_0_buf_21_U x_12_0_buf_22_U x_12_0_buf_23_U x_12_0_buf_24_U x_12_0_buf_25_U x_12_0_buf_26_U x_12_0_buf_27_U x_12_0_buf_28_U x_12_0_buf_29_U x_12_0_buf_30_U w_buf_U w_buf_16_U w_buf_17_U w_buf_18_U w_buf_19_U w_buf_20_U w_buf_21_U w_buf_22_U w_buf_23_U w_buf_24_U w_buf_25_U w_buf_26_U w_buf_27_U w_buf_28_U w_buf_29_U w_buf_30_U x_buf_0_U x_buf_0_16_U x_buf_0_17_U x_buf_0_18_U fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U518 x_buf_0_21_U x_buf_0_22_U x_buf_0_23_U x_buf_0_24_U x_buf_0_25_U x_buf_0_26_U x_buf_0_27_U x_buf_0_28_U x_buf_0_29_U x_buf_0_30_U A_buf_U A_buf_16_U A_buf_17_U A_buf_18_U A_buf_19_U A_buf_20_U A_buf_21_U A_buf_22_U A_buf_23_U A_buf_24_U A_buf_25_U A_buf_26_U A_buf_27_U A_buf_28_U A_buf_29_U A_buf_30_U add_ln187_fu_3006_p2 add_ln56_fu_3024_p2 add_ln200_fu_3294_p2 add_ln260_1_fu_3522_p2 add_ln260_fu_3534_p2 control_s_axi_U merlin_gmem_kernel_gemver_512_0_m_axi_U merlin_gmem_kernel_gemver_512_1_m_axi_U merlin_gmem_kernel_gemver_512_2_m_axi_U merlin_gmem_kernel_gemver_512_3_m_axi_U merlin_gmem_kernel_gemver_512_4_m_axi_U merlin_gmem_kernel_gemver_512_5_m_axi_U merlin_gmem_kernel_gemver_512_A_m_axi_U merlin_gmem_kernel_gemver_512_w_m_axi_U merlin_gmem_kernel_gemver_512_x_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_gemver_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10004</Best-caseLatency>
                    <Average-caseLatency>10004</Average-caseLatency>
                    <Worst-caseLatency>10004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.016 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.016 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.016 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10000</TripCount>
                        <Latency>10002</Latency>
                        <AbsoluteTimeLatency>40.008 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:142</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>590</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_405_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_5ns_14ns_14_4_1_U1" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_5ns_14ns_14_4_1_U1" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1720" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_4_fu_423_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_22_fu_429_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L21</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:144</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L22</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1343~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:147</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_21_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L23</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:150</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:150</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L24</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1343~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:153</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_18_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL10_merlinL9</Name>
            <Loops>
                <merlinL10_merlinL9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10021</Best-caseLatency>
                    <Average-caseLatency>10021</Average-caseLatency>
                    <Worst-caseLatency>10021</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10021</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL10_merlinL9>
                        <Name>merlinL10_merlinL9</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10000</TripCount>
                        <Latency>10019</Latency>
                        <AbsoluteTimeLatency>40.076 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL10_merlinL9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:109</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL10_merlinL9>
                            <Name>merlinL10_merlinL9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:156</SourceLocation>
                        </merlinL10_merlinL9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>126</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>14770</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6526</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_1636_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_1648_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_5ns_5ns_14_4_1_U159" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_5ns_5ns_14_4_1_U159" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U141" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U109" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U126" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U127" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U128" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U129" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U130" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U131" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U132" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U133" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U137" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U138" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U142" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U143" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U144" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U145" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U146" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U147" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U148" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U149" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U150" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U151" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U152" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U153" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U154" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U155" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U156" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U110" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U111" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U112" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U113" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U114" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U115" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U118" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U119" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U120" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U121" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U122" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U123" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U124" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_1730_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L25</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:184</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL5</Name>
            <Loops>
                <merlinL5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2412</Best-caseLatency>
                    <Average-caseLatency>2412</Average-caseLatency>
                    <Worst-caseLatency>2412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.648 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.648 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.648 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>2410</Latency>
                        <AbsoluteTimeLatency>9.640 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:109</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:206</SourceLocation>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>219</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>370</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_710_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_1_fu_866_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:211" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln211_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_654_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:211" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln211"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L26</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1343~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:223</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:223</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_15_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L27</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1343~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:225</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:225</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_12_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL4</Name>
            <Loops>
                <merlinL4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4>
                        <Name>merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.132 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:108</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4>
                            <Name>merlinL4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:228</SourceLocation>
                        </merlinL4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2664</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>574</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_652_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:228" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln228"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1472~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:253</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:253</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>522</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_6_fu_330_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L28</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:255</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:255</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L29</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1343~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:257</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:257</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_9_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2811</Best-caseLatency>
                    <Average-caseLatency>2811</Average-caseLatency>
                    <Worst-caseLatency>2811</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.244 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.244 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.244 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2811</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>2809</Latency>
                        <AbsoluteTimeLatency>11.236 us</AbsoluteTimeLatency>
                        <PipelineII>112</PipelineII>
                        <PipelineDepth>122</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:109</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:262</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1625</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>986</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_663_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_693_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L310</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3637~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>522</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_330_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L311</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10006</Best-caseLatency>
                    <Average-caseLatency>10006</Average-caseLatency>
                    <Worst-caseLatency>10006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.024 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.024 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.024 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10000</TripCount>
                        <Latency>10004</Latency>
                        <AbsoluteTimeLatency>40.016 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1785~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:288</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:288</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>759</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>480</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_5ns_14ns_14_4_1_U497" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1858" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_5ns_14ns_14_4_1_U497" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1858" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_368_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index3_2_fu_380_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_2_fu_386_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver</Name>
            <Loops>
                <merlinL7>
                    <merlinL6/>
                </merlinL7>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2127341</Best-caseLatency>
                    <Average-caseLatency>2127341</Average-caseLatency>
                    <Worst-caseLatency>2127341</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.509 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.509 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.509 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2127342</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL7>
                        <Name>merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>970025</Latency>
                        <AbsoluteTimeLatency>3.880 ms</AbsoluteTimeLatency>
                        <IterationLatency>38801</IterationLatency>
                        <PipelineDepth>38801</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <Latency>38656</Latency>
                            <AbsoluteTimeLatency>0.155 ms</AbsoluteTimeLatency>
                            <IterationLatency>2416</IterationLatency>
                            <PipelineDepth>2416</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_kernel_gemver_Pipeline_merlinL5_fu_2594</Instance>
                            </InstanceList>
                        </merlinL6>
                    </merlinL7>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>1126800</Latency>
                        <AbsoluteTimeLatency>4.507 ms</AbsoluteTimeLatency>
                        <IterationLatency>2817</IterationLatency>
                        <PipelineDepth>2817</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_gemver_Pipeline_merlinL1_fu_2786</Instance>
                        </InstanceList>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1435~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:215</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL7>
                            <Name>merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:187</SourceLocation>
                            <merlinL6>
                                <Name>merlinL6</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:200</SourceLocation>
                            </merlinL6>
                        </merlinL7>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:260</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>590</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>163</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>72056</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>56667</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U521" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U522" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U523" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U526" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:114" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U527" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U528" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U531" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U532" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U533" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:117" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:120" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:123" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:126" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:129" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:132" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:135" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESIZE="32 10000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_3006_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_3024_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_3294_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_1_fu_3522_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln260_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_3534_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_4" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_4_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_5" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_5_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_w" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_w_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_x" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_x_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_gemver"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="2" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_A" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u1" index="3" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="4" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u2" index="5" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="6" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w" index="7" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_w" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="w_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="w_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="8" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_x" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="9" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_4" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="z" index="10" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_5" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="z_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="z_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x24" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x2c" name="u1_1" access="W" description="Data signal of u1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u1" access="W" description="Bit 31 to 0 of u1"/>
                    </fields>
                </register>
                <register offset="0x30" name="u1_2" access="W" description="Data signal of u1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u1" access="W" description="Bit 63 to 32 of u1"/>
                    </fields>
                </register>
                <register offset="0x38" name="v1_1" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 31 to 0 of v1"/>
                    </fields>
                </register>
                <register offset="0x3c" name="v1_2" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 63 to 32 of v1"/>
                    </fields>
                </register>
                <register offset="0x44" name="u2_1" access="W" description="Data signal of u2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u2" access="W" description="Bit 31 to 0 of u2"/>
                    </fields>
                </register>
                <register offset="0x48" name="u2_2" access="W" description="Data signal of u2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u2" access="W" description="Bit 63 to 32 of u2"/>
                    </fields>
                </register>
                <register offset="0x50" name="v2_1" access="W" description="Data signal of v2" range="32">
                    <fields>
                        <field offset="0" width="32" name="v2" access="W" description="Bit 31 to 0 of v2"/>
                    </fields>
                </register>
                <register offset="0x54" name="v2_2" access="W" description="Data signal of v2" range="32">
                    <fields>
                        <field offset="0" width="32" name="v2" access="W" description="Bit 63 to 32 of v2"/>
                    </fields>
                </register>
                <register offset="0x5c" name="w_1" access="W" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" description="Bit 31 to 0 of w"/>
                    </fields>
                </register>
                <register offset="0x60" name="w_2" access="W" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" description="Bit 63 to 32 of w"/>
                    </fields>
                </register>
                <register offset="0x68" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x6c" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x74" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x78" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x80" name="z_1" access="W" description="Data signal of z" range="32">
                    <fields>
                        <field offset="0" width="32" name="z" access="W" description="Bit 31 to 0 of z"/>
                    </fields>
                </register>
                <register offset="0x84" name="z_2" access="W" description="Data signal of z" range="32">
                    <fields>
                        <field offset="0" width="32" name="z" access="W" description="Bit 63 to 32 of z"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="u1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="v1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="u2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="v2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92" argName="w"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="116" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_gemver_512_A:m_axi_merlin_gmem_kernel_gemver_512_0:m_axi_merlin_gmem_kernel_gemver_512_2:m_axi_merlin_gmem_kernel_gemver_512_1:m_axi_merlin_gmem_kernel_gemver_512_3:m_axi_merlin_gmem_kernel_gemver_512_w:m_axi_merlin_gmem_kernel_gemver_512_x:m_axi_merlin_gmem_kernel_gemver_512_4:m_axi_merlin_gmem_kernel_gemver_512_5</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_A_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="u1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="u1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="u2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="u2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_3_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_w" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_w_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_W_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="w"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_x" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_x_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_X_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_x_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_4_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_5_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="z"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="z"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_4">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_5">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">A_1, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x24, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">u1_1, 0x2c, 32, W, Data signal of u1, </column>
                    <column name="s_axi_control">u1_2, 0x30, 32, W, Data signal of u1, </column>
                    <column name="s_axi_control">v1_1, 0x38, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">v1_2, 0x3c, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">u2_1, 0x44, 32, W, Data signal of u2, </column>
                    <column name="s_axi_control">u2_2, 0x48, 32, W, Data signal of u2, </column>
                    <column name="s_axi_control">v2_1, 0x50, 32, W, Data signal of v2, </column>
                    <column name="s_axi_control">v2_2, 0x54, 32, W, Data signal of v2, </column>
                    <column name="s_axi_control">w_1, 0x5c, 32, W, Data signal of w, </column>
                    <column name="s_axi_control">w_2, 0x60, 32, W, Data signal of w, </column>
                    <column name="s_axi_control">x_1, 0x68, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x6c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">y_1, 0x74, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x78, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">z_1, 0x80, 32, W, Data signal of z, </column>
                    <column name="s_axi_control">z_2, 0x84, 32, W, Data signal of z, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="A">inout, merlin_uint_512*</column>
                    <column name="u1">in, merlin_uint_512*</column>
                    <column name="v1">in, merlin_uint_512*</column>
                    <column name="u2">in, merlin_uint_512*</column>
                    <column name="v2">in, merlin_uint_512*</column>
                    <column name="w">inout, merlin_uint_512*</column>
                    <column name="x">inout, merlin_uint_512*</column>
                    <column name="y">in, merlin_uint_512*</column>
                    <column name="z">in, merlin_uint_512*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_gemver_512_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x20 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x24 range=32</column>
                    <column name="u1">m_axi_merlin_gmem_kernel_gemver_512_0, interface, , </column>
                    <column name="u1">s_axi_control, register, offset, name=u1_1 offset=0x2c range=32</column>
                    <column name="u1">s_axi_control, register, offset, name=u1_2 offset=0x30 range=32</column>
                    <column name="v1">m_axi_merlin_gmem_kernel_gemver_512_2, interface, , </column>
                    <column name="v1">s_axi_control, register, offset, name=v1_1 offset=0x38 range=32</column>
                    <column name="v1">s_axi_control, register, offset, name=v1_2 offset=0x3c range=32</column>
                    <column name="u2">m_axi_merlin_gmem_kernel_gemver_512_1, interface, , </column>
                    <column name="u2">s_axi_control, register, offset, name=u2_1 offset=0x44 range=32</column>
                    <column name="u2">s_axi_control, register, offset, name=u2_2 offset=0x48 range=32</column>
                    <column name="v2">m_axi_merlin_gmem_kernel_gemver_512_3, interface, , </column>
                    <column name="v2">s_axi_control, register, offset, name=v2_1 offset=0x50 range=32</column>
                    <column name="v2">s_axi_control, register, offset, name=v2_2 offset=0x54 range=32</column>
                    <column name="w">m_axi_merlin_gmem_kernel_gemver_512_w, interface, , </column>
                    <column name="w">s_axi_control, register, offset, name=w_1 offset=0x5c range=32</column>
                    <column name="w">s_axi_control, register, offset, name=w_2 offset=0x60 range=32</column>
                    <column name="x">m_axi_merlin_gmem_kernel_gemver_512_x, interface, , </column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x68 range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x6c range=32</column>
                    <column name="y">m_axi_merlin_gmem_kernel_gemver_512_4, interface, , </column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x74 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x78 range=32</column>
                    <column name="z">m_axi_merlin_gmem_kernel_gemver_512_5, interface, , </column>
                    <column name="z">s_axi_control, register, offset, name=z_1 offset=0x80 range=32</column>
                    <column name="z">s_axi_control, register, offset, name=z_2 offset=0x84 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_3">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_4">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_5">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">read, 10000, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">write, 10000, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">write, 25, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">write, 25, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">u1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">u1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">u2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">u2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">v1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">v1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_3">v2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_3">v2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_4">y, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_4">y, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_5">z, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_5">z, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 10000, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 10000, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 25, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 25, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:31" status="valid" parentFunction="kernel_gemver" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=10000 bundle=merlin_gmem_kernel_gemver_512_A"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:33" status="valid" parentFunction="kernel_gemver" variable="u1" isDirective="0" options="m_axi port=u1 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:35" status="valid" parentFunction="kernel_gemver" variable="u2" isDirective="0" options="m_axi port=u2 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:37" status="valid" parentFunction="kernel_gemver" variable="v1" isDirective="0" options="m_axi port=v1 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:39" status="valid" parentFunction="kernel_gemver" variable="v2" isDirective="0" options="m_axi port=v2 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_3"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:41" status="valid" parentFunction="kernel_gemver" variable="w" isDirective="0" options="m_axi port=w offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_w"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:43" status="valid" parentFunction="kernel_gemver" variable="x" isDirective="0" options="m_axi port=x offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_x"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:45" status="valid" parentFunction="kernel_gemver" variable="y" isDirective="0" options="m_axi port=y offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_4"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:47" status="valid" parentFunction="kernel_gemver" variable="z" isDirective="0" options="m_axi port=z offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_5"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:49" status="valid" parentFunction="kernel_gemver" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:51" status="valid" parentFunction="kernel_gemver" variable="alpha" isDirective="0" options="s_axilite port=alpha bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:53" status="valid" parentFunction="kernel_gemver" variable="beta" isDirective="0" options="s_axilite port=beta bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:55" status="valid" parentFunction="kernel_gemver" variable="u1" isDirective="0" options="s_axilite port=u1 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:57" status="valid" parentFunction="kernel_gemver" variable="u2" isDirective="0" options="s_axilite port=u2 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:59" status="valid" parentFunction="kernel_gemver" variable="v1" isDirective="0" options="s_axilite port=v1 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:61" status="valid" parentFunction="kernel_gemver" variable="v2" isDirective="0" options="s_axilite port=v2 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:63" status="valid" parentFunction="kernel_gemver" variable="w" isDirective="0" options="s_axilite port=w bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:65" status="valid" parentFunction="kernel_gemver" variable="x" isDirective="0" options="s_axilite port=x bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:67" status="valid" parentFunction="kernel_gemver" variable="y" isDirective="0" options="s_axilite port=y bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:69" status="valid" parentFunction="kernel_gemver" variable="z" isDirective="0" options="s_axilite port=z bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:71" status="valid" parentFunction="kernel_gemver" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:73" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:75" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:77" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:79" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:81" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:83" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:85" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:87" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:89" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:113" status="valid" parentFunction="kernel_gemver" variable="z_8_0_buf" isDirective="0" options="variable=z_8_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:116" status="valid" parentFunction="kernel_gemver" variable="v2_10_0_buf" isDirective="0" options="variable=v2_10_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:119" status="valid" parentFunction="kernel_gemver" variable="u2_10_0_buf" isDirective="0" options="variable=u2_10_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:122" status="valid" parentFunction="kernel_gemver" variable="v1_10_0_buf" isDirective="0" options="variable=v1_10_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:125" status="valid" parentFunction="kernel_gemver" variable="u1_10_0_buf" isDirective="0" options="variable=u1_10_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:128" status="valid" parentFunction="kernel_gemver" variable="y_11_0_buf" isDirective="0" options="variable=y_11_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:131" status="valid" parentFunction="kernel_gemver" variable="x_12_0_buf" isDirective="0" options="variable=x_12_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:134" status="valid" parentFunction="kernel_gemver" variable="w_buf" isDirective="0" options="variable=w_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:137" status="valid" parentFunction="kernel_gemver" variable="x_buf_0" isDirective="0" options="variable=x_buf_0 complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:141" status="valid" parentFunction="kernel_gemver" variable="A_buf" isDirective="0" options="variable=A_buf complete dim=3"/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_gemver.c:166" status="valid" parentFunction="kernel_gemver" variable="A_buf" isDirective="0" options="variable=A_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:168" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:178" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:193" status="valid" parentFunction="kernel_gemver" variable="x_buf" isDirective="0" options="variable=x_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:195" status="valid" parentFunction="kernel_gemver" variable="x_buf" isDirective="0" options="variable=x_buf complete dim=1"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:210" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_gemver.c:236" status="valid" parentFunction="kernel_gemver" variable="x_buf_0" isDirective="0" options="variable=x_buf_0 array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:238" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:248" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:270" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:280" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:279" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:313" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:325" status="invalid" parentFunction="memcpy_wide_bus_read_char_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:329" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:335" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:357" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:374" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:393" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:406" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:435" status="invalid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:439" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:445" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:463" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:475" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:488" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:522" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:534" status="invalid" parentFunction="memcpy_wide_bus_read_short_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:538" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:544" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:566" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:583" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:602" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:615" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:644" status="invalid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:648" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:654" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:672" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:684" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:698" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:732" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:744" status="invalid" parentFunction="memcpy_wide_bus_read_long_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:748" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:754" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:777" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:794" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:813" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:826" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:855" status="invalid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:859" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:865" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:883" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:895" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:909" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:943" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:955" status="invalid" parentFunction="memcpy_wide_bus_read_int_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:959" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:965" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:988" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1005" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1037" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1066" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1076" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1094" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1106" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1120" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1154" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1166" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1170" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1176" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1199" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1216" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1235" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1248" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1277" status="invalid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1281" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1287" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1305" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1317" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1330" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1365" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1377" status="invalid" parentFunction="memcpy_wide_bus_read_float_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1381" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1387" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1409" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1426" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1444" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1459" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1489" status="invalid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1493" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1499" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1519" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1546" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1581" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1592" status="invalid" parentFunction="memcpy_wide_bus_read_double_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1596" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1602" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1624" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1641" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1659" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1674" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1710" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1716" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1737" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1750" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:346" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:388" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:400" status="invalid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:404" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:410" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:421" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:434" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:449" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:467" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:488" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:502" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:538" status="invalid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:542" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:548" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:556" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:579" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:592" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:607" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:649" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:661" status="invalid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:665" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:671" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:682" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:695" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:710" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:728" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:749" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:763" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:799" status="invalid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:803" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:809" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:817" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:840" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:853" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:868" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:911" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:923" status="invalid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:927" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:933" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:944" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:971" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:989" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1010" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1060" status="invalid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1064" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1078" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1101" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1114" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1129" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1172" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1184" status="invalid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1194" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1205" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1232" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1250" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1271" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1285" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1321" status="invalid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1325" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1362" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1375" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1390" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1433" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1445" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1449" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1455" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1466" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1493" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1511" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1546" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1582" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1586" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1592" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1600" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1624" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1637" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1652" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1694" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1710" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1716" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1727" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1755" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1773" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1793" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1809" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1846" status="invalid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1850" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1856" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1866" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1923" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1965" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1978" status="invalid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1982" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1988" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1999" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2028" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:2046" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2084" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2101" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:2121" status="invalid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:2125" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2131" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2141" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2167" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2182" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_25_16_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

