Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 897636c748274eddb1f2b93b211ac140 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ADC_Data' [E:/fpga/Instrumentation/Instrumentation.srcs/sim_1/new/testbench.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DAC_En' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/new/Instrumentation.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'Phase' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/new/Instrumentation.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/new/Instrumentation.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Trigger_Gate' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/new/Instrumentation.v:60]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 18 for port 'Period' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/new/Instrumentation.v:61]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 21 for port 'Period' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v:66]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'addrb' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/fpga/Instrumentation/Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_5_10_clk_wiz
Compiling module xil_defaultlib.clk_5_10
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Sin_Rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Square_Rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Triangle_Rom
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.Driver_DAC_0
Compiling module xil_defaultlib.Freq_Cal
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Wave_Ram
Compiling module xil_defaultlib.Driver_ADC
Compiling module xil_defaultlib.Driver_ADC_0
Compiling module xil_defaultlib.Instrumentation
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
