ARM MP+PPO955
"Fre DMBdWW Rfe PosRR DpCtrldW PosWR PosRR"
Cycle=Rfe PosRR DpCtrldW PosWR PosRR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRR DMBdWW DpCtrldW
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe PosRR DpCtrldW PosWR PosRR
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1            ;
 MOV R0, #2    | LDR R0, [%y1] ;
 STR R0, [%x0] | LDR R1, [%y1] ;
 DMB           | CMP R1, R1    ;
 MOV R1, #1    | BNE LC00      ;
 STR R1, [%y0] | LC00:         ;
               | MOV R2, #1    ;
               | STR R2, [%x1] ;
               | LDR R3, [%x1] ;
               | LDR R4, [%x1] ;
exists
(x=2 /\ 1:R0=1 /\ 1:R4=1)
