<h1 align="center">Hi, I'm Rajesh Yadav ğŸ‘‹</h1>
<h3 align="center">Electronics Engineering Student | VLSI Design Enthusiast | RTL to GDS-II</h3>

<p align="center">
  <a href="mailto:ry637813591@gmail.com">ğŸ“§ Email</a> â€¢
  <a href="https://linkedin.com">ğŸ’¼ LinkedIn</a> â€¢
  <a href="https://github.com">ğŸ™ GitHub</a>
</p>

---

## ğŸ§  About Me

I'm a **3rd-year B.Tech Electronics Engineering student** at **Rajiv Gandhi Institute of Petroleum Technology (RGIPT)**, passionate about VLSI design, circuit simulation, and embedded systems.

My focus lies in the **RTL-to-GDS-II physical design flow** â€” from logic synthesis and floorplanning all the way through routing, Static Timing Analysis (STA), and physical verification. I enjoy bridging the gap between theoretical circuit design and real-world chip implementation.

- ğŸ”¬ Currently exploring: **SRAM design, MOSFET-level circuits, and VLSI physical design**
- ğŸ› ï¸ Tools I work with: **LTSpice, Cadence/Synopsys flow, Arduino**
- ğŸ“š Strong foundation in: **Digital & Analog Circuits, Solid-State Devices, Control Systems**
- ğŸ¤ Open to: **VLSI internships, research collaborations, and open-source hardware projects**

---

## ğŸ—ï¸ Featured Projects

### ğŸ”² [Design of Static RAM Using MOSFET](https://github.com)
> *March 2025 â€“ April 2025*

Designed and simulated a functional **6T SRAM cell** using nMOS and pMOS transistors.

- Employed bistable latching circuitry for reliable data storage
- Implemented read/write operations with word line and bit line control
- Evaluated 6T/4T/8T architectures for stability vs. power trade-offs
- **Tools:** LTSpice

---

### ğŸ” [Anti-Thief Alarm System](https://github.com)
> *January 2024 â€“ April 2024*

Built a real-time **IoT-based security system** using Arduino and sensors.

- Motion and pressure-based intrusion detection
- Audio-visual alerts via buzzer and LED indicators
- Optional GSM/Wi-Fi module for SMS/call notifications
- **Tools:** Arduino UNO, Force Sensor, Buzzer, GSM Module

---

## ğŸ“ Education

| Degree | Institution | Year | Score |
|---|---|---|---|
| B.Tech â€“ Electronics Engineering | RGIPT, Jais, Amethi | 2023â€“27 | CGPA: 7.50/10 |
| Senior Secondary | RBSE Board | 2022 | 81% |
| Secondary | RBSE Board | 2020 | 78.33% |

---

## ğŸ­ Experience

**NIELIT â€“ VLSI Design Flow Internship** *(June â€“ July, Gorakhpur)*
Hands-on training in the complete **RTL to GDS-II physical design flow**, including:
`Synthesis` â†’ `Floorplanning` â†’ `Placement` â†’ `Routing` â†’ `STA` â†’ `Physical Verification`

---

## ğŸ› ï¸ Technical Skills

```
VLSI / EDA     : RTL Design, Physical Design Flow, LTSpice, SRAM Design
Hardware       : Arduino UNO, MOSFET circuits, Sensor Integration
Programming    : C (and more â€” updating soon!)
Concepts       : Digital Circuits, Analog Systems, Solid-State Devices, Signal & Systems
```

---

## ğŸ† Achievements & Activities

- ğŸ… **Intel IP Awareness** â€“ National Intellectual Property Awareness Program (2024)
- ğŸ“Š **IEEE Data Science Workshop** â€“ RGIPT Student Chapter (2024)
- ğŸ¯ **Head of Logistics** â€“ IEEE RGIPT Hackathon *KodeKurrent* (Nov 2024 â€“ Present)
- ğŸ§‘â€ğŸ« **Teaching Volunteer** â€“ *Gyanarpan* (Nov 2024 â€“ Apr 2025)

---

## ğŸ“ˆ Key Courses

`Digital Circuits & Systems` â€¢ `Analog Circuits & Systems` â€¢ `Solid State Electronics Devices`
`Data Structures & Algorithms` â€¢ `Control Systems` â€¢ `Signal & Systems` â€¢ `Network Analysis`
`Material Engineering & Device Fabrication`

---

<p align="center">
  <i>"Chip by chip, building the future â€” from silicon to system."</i>
</p>
