# 32-bit-Single-cycle-MIPS-Processor
A 32-bit single-cycle processor with MIPS architecture, implemented by Verilog HDL using Quartus II

## Components
Register, main controller, PC, ALU, ALU controller, datapath, multiplexer and memory

## Functions
Implemented functions and instructions including load (LW), store (SW), add, substract (SUB), jump (J), BEQ and OR
