// Seed: 1604832811
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    input uwire id_5,
    output wire id_6
);
  wire id_8;
  id_9(
      .id_0(1'b0), .id_1(1'b0), .id_2(id_8), .id_3(1), .id_4(id_2)
  ); specify
    (id_10 => id_11) = (id_11  : id_3  : 1);
    (id_12 => id_13) = 1;
  endspecify
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wand id_2
);
  assign id_1 = 1;
  wire id_4 = id_4;
  wire id_5;
  wand id_6, id_7, id_8, id_9, id_10;
  module_0(
      id_1, id_0, id_0, id_0, id_1, id_0, id_1
  );
  wire id_11 = id_4;
  id_12(
      id_7, 1'b0 == 1, 1
  );
endmodule
