Protel Design System Design Rule Check
PCB File : C:\Users\Gpc\Documents\GitHub\Proyecto_Final_DOME\PCB\altium\tesis\PCB_tesis\Sistema.PcbDoc
Date     : 23/2/2025
Time     : 19:35:54

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.178mm) (Max=1.016mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.254mm) (Conductor Width=0.178mm) (Air Gap=0.127mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad P3-SOP(100.066mm,100.376mm) on Multi-Layer Actual Hole Size = 2.8mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad P3-SOP(65.891mm,100.376mm) on Multi-Layer Actual Hole Size = 2.8mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad C15-2(86.868mm,64.221mm) on Top Layer And Pad Free-9(87.376mm,65.532mm) on Multi-Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad C28-2(69.555mm,83.82mm) on Top Layer And Pad Free-3(70.739mm,83.058mm) on Multi-Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Pad C35-1(83.439mm,91.313mm) on Top Layer And Via (82.677mm,90.043mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad Free-3(70.739mm,83.058mm) on Multi-Layer And Pad U7-7(72.381mm,83.347mm) on Top Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad Free-3(70.739mm,83.058mm) on Multi-Layer And Pad U7-8(72.381mm,82.847mm) on Top Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Pad Free-9(87.376mm,65.532mm) on Multi-Layer And Pad U7-63(87.181mm,67.047mm) on Top Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad Free-9(87.376mm,65.532mm) on Multi-Layer And Pad U7-64(87.681mm,67.047mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad R17-1(62.23mm,78.801mm) on Top Layer And Via (62.357mm,80.137mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Pad U10-30(58.88mm,75.025mm) on Top Layer And Via (58.547mm,75.946mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad U10-36(49.53mm,79.375mm) on Top Layer And Via (49.53mm,80.899mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U7-129(81.681mm,88.147mm) on Top Layer And Via (81.412mm,89.789mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Pad U7-130(81.181mm,88.147mm) on Top Layer And Via (81.412mm,89.789mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad Y1-1(102.057mm,79.058mm) on Top Layer And Pad Y1-4(102.057mm,77.445mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad Y1-2(99.847mm,79.019mm) on Top Layer And Pad Y1-3(99.847mm,77.406mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Via (74.549mm,74.295mm) from Top Layer to Bottom Layer And Via (75.057mm,75.311mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm] / [Bottom Solder] Mask Sliver [0.233mm]
Rule Violations :15

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (102.21mm,80.874mm) on Top Overlay And Pad C42-1(101.981mm,81.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Arc (38.037mm,69.025mm) on Top Overlay And Pad U10-1(39.18mm,69.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Arc (40.323mm,69.025mm) on Top Overlay And Pad U10-1(39.18mm,69.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C10-1(88.138mm,93.238mm) on Top Layer And Track (87.163mm,90.413mm)(87.163mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C10-1(88.138mm,93.238mm) on Top Layer And Track (87.163mm,94.138mm)(89.113mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C10-1(88.138mm,93.238mm) on Top Layer And Track (88.138mm,92.085mm)(88.138mm,92.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C10-1(88.138mm,93.238mm) on Top Layer And Track (89.113mm,90.413mm)(89.113mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C10-2(88.138mm,91.288mm) on Top Layer And Track (87.163mm,90.413mm)(87.163mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C10-2(88.138mm,91.288mm) on Top Layer And Track (87.163mm,90.413mm)(89.113mm,90.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C10-2(88.138mm,91.288mm) on Top Layer And Track (88.138mm,92.085mm)(88.138mm,92.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C10-2(88.138mm,91.288mm) on Top Layer And Track (89.113mm,90.413mm)(89.113mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(109.052mm,81.788mm) on Top Layer And Text "+" (110.252mm,83.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(109.052mm,81.788mm) on Top Layer And Text "U1" (108.026mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C1-1(109.052mm,81.788mm) on Top Layer And Track (107.899mm,81.788mm)(108.255mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C11-1(76.708mm,94.381mm) on Top Layer And Track (75.733mm,91.556mm)(75.733mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C11-1(76.708mm,94.381mm) on Top Layer And Track (75.733mm,95.281mm)(77.683mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C11-1(76.708mm,94.381mm) on Top Layer And Track (76.708mm,93.228mm)(76.708mm,93.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C11-1(76.708mm,94.381mm) on Top Layer And Track (77.683mm,91.556mm)(77.683mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C11-2(76.708mm,92.431mm) on Top Layer And Track (75.733mm,91.556mm)(75.733mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C11-2(76.708mm,92.431mm) on Top Layer And Track (75.733mm,91.556mm)(77.683mm,91.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C11-2(76.708mm,92.431mm) on Top Layer And Track (76.708mm,93.228mm)(76.708mm,93.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C11-2(76.708mm,92.431mm) on Top Layer And Track (77.683mm,91.556mm)(77.683mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(107.102mm,81.788mm) on Top Layer And Text "10nF" (106.223mm,82.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad C1-2(107.102mm,81.788mm) on Top Layer And Text "C6" (105.461mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C1-2(107.102mm,81.788mm) on Top Layer And Track (107.899mm,81.788mm)(108.255mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C12-1(98.892mm,70.612mm) on Top Layer And Track (96.067mm,69.637mm)(99.792mm,69.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C12-1(98.892mm,70.612mm) on Top Layer And Track (96.067mm,71.587mm)(99.792mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C12-1(98.892mm,70.612mm) on Top Layer And Track (97.739mm,70.612mm)(98.095mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C12-1(98.892mm,70.612mm) on Top Layer And Track (99.792mm,69.637mm)(99.792mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(96.942mm,70.612mm) on Top Layer And Text "10nF" (96.063mm,70.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C12-2(96.942mm,70.612mm) on Top Layer And Track (96.067mm,69.637mm)(96.067mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C12-2(96.942mm,70.612mm) on Top Layer And Track (96.067mm,69.637mm)(99.792mm,69.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C12-2(96.942mm,70.612mm) on Top Layer And Track (96.067mm,71.587mm)(99.792mm,71.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C12-2(96.942mm,70.612mm) on Top Layer And Track (97.739mm,70.612mm)(98.095mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(98.511mm,84.582mm) on Top Layer And Text "SD0805S020S0R5" (97.155mm,85.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C13-1(98.511mm,84.582mm) on Top Layer And Track (95.686mm,83.607mm)(99.411mm,83.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C13-1(98.511mm,84.582mm) on Top Layer And Track (95.686mm,85.557mm)(99.411mm,85.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C13-1(98.511mm,84.582mm) on Top Layer And Track (97.358mm,84.582mm)(97.714mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C13-1(98.511mm,84.582mm) on Top Layer And Track (99.411mm,83.607mm)(99.411mm,85.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(96.561mm,84.582mm) on Top Layer And Text "C19" (95.682mm,83.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(96.561mm,84.582mm) on Top Layer And Text "SD0805S020S0R5" (97.155mm,85.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C13-2(96.561mm,84.582mm) on Top Layer And Track (95.686mm,83.607mm)(95.686mm,85.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C13-2(96.561mm,84.582mm) on Top Layer And Track (95.686mm,83.607mm)(99.411mm,83.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C13-2(96.561mm,84.582mm) on Top Layer And Track (95.686mm,85.557mm)(99.411mm,85.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C13-2(96.561mm,84.582mm) on Top Layer And Track (97.358mm,84.582mm)(97.714mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C14-1(89.154mm,62.271mm) on Top Layer And Track (88.179mm,61.371mm)(88.179mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C14-1(89.154mm,62.271mm) on Top Layer And Track (88.179mm,61.371mm)(90.129mm,61.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C14-1(89.154mm,62.271mm) on Top Layer And Track (89.154mm,63.068mm)(89.154mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C14-1(89.154mm,62.271mm) on Top Layer And Track (90.129mm,61.371mm)(90.129mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C14-2(89.154mm,64.221mm) on Top Layer And Track (88.179mm,61.371mm)(88.179mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C14-2(89.154mm,64.221mm) on Top Layer And Track (88.179mm,65.096mm)(90.129mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C14-2(89.154mm,64.221mm) on Top Layer And Track (89.154mm,63.068mm)(89.154mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C14-2(89.154mm,64.221mm) on Top Layer And Track (90.129mm,61.371mm)(90.129mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C15-1(86.868mm,62.271mm) on Top Layer And Track (85.893mm,61.371mm)(85.893mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C15-1(86.868mm,62.271mm) on Top Layer And Track (85.893mm,61.371mm)(87.843mm,61.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C15-1(86.868mm,62.271mm) on Top Layer And Track (86.868mm,63.068mm)(86.868mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C15-1(86.868mm,62.271mm) on Top Layer And Track (87.843mm,61.371mm)(87.843mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C15-2(86.868mm,64.221mm) on Top Layer And Track (85.893mm,61.371mm)(85.893mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C15-2(86.868mm,64.221mm) on Top Layer And Track (85.893mm,65.096mm)(87.843mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C15-2(86.868mm,64.221mm) on Top Layer And Track (86.868mm,63.068mm)(86.868mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C15-2(86.868mm,64.221mm) on Top Layer And Track (87.843mm,61.371mm)(87.843mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C16-1(85.852mm,91.313mm) on Top Layer And Track (84.877mm,90.413mm)(84.877mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C16-1(85.852mm,91.313mm) on Top Layer And Track (84.877mm,90.413mm)(86.827mm,90.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C16-1(85.852mm,91.313mm) on Top Layer And Track (85.852mm,92.11mm)(85.852mm,92.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C16-1(85.852mm,91.313mm) on Top Layer And Track (86.827mm,90.413mm)(86.827mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C16-2(85.852mm,93.263mm) on Top Layer And Track (84.877mm,90.413mm)(84.877mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C16-2(85.852mm,93.263mm) on Top Layer And Track (84.877mm,94.138mm)(86.827mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C16-2(85.852mm,93.263mm) on Top Layer And Track (85.852mm,92.11mm)(85.852mm,92.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C16-2(85.852mm,93.263mm) on Top Layer And Track (86.827mm,90.413mm)(86.827mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C17-1(78.994mm,92.456mm) on Top Layer And Track (78.019mm,91.556mm)(78.019mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C17-1(78.994mm,92.456mm) on Top Layer And Track (78.019mm,91.556mm)(79.969mm,91.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C17-1(78.994mm,92.456mm) on Top Layer And Track (78.994mm,93.253mm)(78.994mm,93.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C17-1(78.994mm,92.456mm) on Top Layer And Track (79.969mm,91.556mm)(79.969mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C17-2(78.994mm,94.406mm) on Top Layer And Track (78.019mm,91.556mm)(78.019mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C17-2(78.994mm,94.406mm) on Top Layer And Track (78.019mm,95.281mm)(79.969mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C17-2(78.994mm,94.406mm) on Top Layer And Track (78.994mm,93.253mm)(78.994mm,93.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C17-2(78.994mm,94.406mm) on Top Layer And Track (79.969mm,91.556mm)(79.969mm,95.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(96.942mm,72.898mm) on Top Layer And Text "10nF" (96.063mm,72.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(96.942mm,72.898mm) on Top Layer And Text "C12" (96.088mm,72.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C18-1(96.942mm,72.898mm) on Top Layer And Track (96.042mm,71.923mm)(96.042mm,73.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C18-1(96.942mm,72.898mm) on Top Layer And Track (96.042mm,71.923mm)(99.767mm,71.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C18-1(96.942mm,72.898mm) on Top Layer And Track (96.042mm,73.873mm)(99.767mm,73.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C18-1(96.942mm,72.898mm) on Top Layer And Track (97.739mm,72.898mm)(98.095mm,72.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C18-2(98.892mm,72.898mm) on Top Layer And Track (96.042mm,71.923mm)(99.767mm,71.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C18-2(98.892mm,72.898mm) on Top Layer And Track (96.042mm,73.873mm)(99.767mm,73.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C18-2(98.892mm,72.898mm) on Top Layer And Track (97.739mm,72.898mm)(98.095mm,72.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C18-2(98.892mm,72.898mm) on Top Layer And Track (99.767mm,71.923mm)(99.767mm,73.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(96.561mm,82.296mm) on Top Layer And Text "100nF" (95.707mm,82.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C19-1(96.561mm,82.296mm) on Top Layer And Text "R11" (96.063mm,80.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C19-1(96.561mm,82.296mm) on Top Layer And Track (95.661mm,81.321mm)(95.661mm,83.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C19-1(96.561mm,82.296mm) on Top Layer And Track (95.661mm,81.321mm)(99.386mm,81.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C19-1(96.561mm,82.296mm) on Top Layer And Track (95.661mm,83.271mm)(99.386mm,83.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C19-1(96.561mm,82.296mm) on Top Layer And Track (97.358mm,82.296mm)(97.714mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(98.511mm,82.296mm) on Top Layer And Text "100nF" (95.707mm,82.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(98.511mm,82.296mm) on Top Layer And Text "Y1" (98.679mm,81.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C19-2(98.511mm,82.296mm) on Top Layer And Track (95.661mm,81.321mm)(99.386mm,81.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C19-2(98.511mm,82.296mm) on Top Layer And Track (95.661mm,83.271mm)(99.386mm,83.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C19-2(98.511mm,82.296mm) on Top Layer And Track (97.358mm,82.296mm)(97.714mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C19-2(98.511mm,82.296mm) on Top Layer And Track (99.386mm,81.321mm)(99.386mm,83.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C20-1(77.978mm,64.348mm) on Top Layer And Track (77.003mm,61.523mm)(77.003mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C20-1(77.978mm,64.348mm) on Top Layer And Track (77.003mm,65.248mm)(78.953mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C20-1(77.978mm,64.348mm) on Top Layer And Track (77.978mm,63.195mm)(77.978mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C20-1(77.978mm,64.348mm) on Top Layer And Track (78.953mm,61.523mm)(78.953mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C20-2(77.978mm,62.398mm) on Top Layer And Track (77.003mm,61.523mm)(77.003mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C20-2(77.978mm,62.398mm) on Top Layer And Track (77.003mm,61.523mm)(78.953mm,61.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C20-2(77.978mm,62.398mm) on Top Layer And Track (77.978mm,63.195mm)(77.978mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C20-2(77.978mm,62.398mm) on Top Layer And Track (78.953mm,61.523mm)(78.953mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(116.078mm,72.939mm) on Top Layer And Text "+" (117.603mm,71.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C2-1(116.078mm,72.939mm) on Top Layer And Track (116.078mm,73.736mm)(116.078mm,74.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C21-1(84.582mm,64.221mm) on Top Layer And Track (83.607mm,61.396mm)(83.607mm,65.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C21-1(84.582mm,64.221mm) on Top Layer And Track (83.607mm,65.121mm)(85.557mm,65.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C21-1(84.582mm,64.221mm) on Top Layer And Track (84.582mm,63.068mm)(84.582mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C21-1(84.582mm,64.221mm) on Top Layer And Track (85.557mm,61.396mm)(85.557mm,65.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C21-2(84.582mm,62.271mm) on Top Layer And Track (83.607mm,61.396mm)(83.607mm,65.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C21-2(84.582mm,62.271mm) on Top Layer And Track (83.607mm,61.396mm)(85.557mm,61.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C21-2(84.582mm,62.271mm) on Top Layer And Track (84.582mm,63.068mm)(84.582mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C21-2(84.582mm,62.271mm) on Top Layer And Track (85.557mm,61.396mm)(85.557mm,65.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C2-2(116.078mm,74.889mm) on Top Layer And Track (116.078mm,73.736mm)(116.078mm,74.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C22-1(69.555mm,81.534mm) on Top Layer And Track (66.73mm,80.559mm)(70.455mm,80.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C22-1(69.555mm,81.534mm) on Top Layer And Track (66.73mm,82.509mm)(70.455mm,82.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C22-1(69.555mm,81.534mm) on Top Layer And Track (68.402mm,81.534mm)(68.758mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C22-1(69.555mm,81.534mm) on Top Layer And Track (70.455mm,80.559mm)(70.455mm,82.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-2(67.605mm,81.534mm) on Top Layer And Text "1uF" (66.726mm,81.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C22-2(67.605mm,81.534mm) on Top Layer And Track (66.73mm,80.559mm)(66.73mm,82.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C22-2(67.605mm,81.534mm) on Top Layer And Track (66.73mm,80.559mm)(70.455mm,80.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C22-2(67.605mm,81.534mm) on Top Layer And Track (66.73mm,82.509mm)(70.455mm,82.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C22-2(67.605mm,81.534mm) on Top Layer And Track (68.402mm,81.534mm)(68.758mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-1(69.428mm,68.961mm) on Top Layer And Text "100nF" (66.599mm,68.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C23-1(69.428mm,68.961mm) on Top Layer And Track (66.603mm,67.986mm)(70.328mm,67.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C23-1(69.428mm,68.961mm) on Top Layer And Track (66.603mm,69.936mm)(70.328mm,69.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C23-1(69.428mm,68.961mm) on Top Layer And Track (68.275mm,68.961mm)(68.631mm,68.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C23-1(69.428mm,68.961mm) on Top Layer And Track (70.328mm,67.986mm)(70.328mm,69.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-2(67.478mm,68.961mm) on Top Layer And Text "100nF" (66.599mm,68.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C23-2(67.478mm,68.961mm) on Top Layer And Track (66.603mm,67.986mm)(66.603mm,69.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C23-2(67.478mm,68.961mm) on Top Layer And Track (66.603mm,67.986mm)(70.328mm,67.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C23-2(67.478mm,68.961mm) on Top Layer And Track (66.603mm,69.936mm)(70.328mm,69.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C23-2(67.478mm,68.961mm) on Top Layer And Track (68.275mm,68.961mm)(68.631mm,68.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-1(96.942mm,75.057mm) on Top Layer And Text "0R" (96.063mm,75.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-1(96.942mm,75.057mm) on Top Layer And Text "C18" (96.063mm,74.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C24-1(96.942mm,75.057mm) on Top Layer And Track (96.042mm,74.082mm)(96.042mm,76.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C24-1(96.942mm,75.057mm) on Top Layer And Track (96.042mm,74.082mm)(99.767mm,74.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C24-1(96.942mm,75.057mm) on Top Layer And Track (96.042mm,76.032mm)(99.767mm,76.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C24-1(96.942mm,75.057mm) on Top Layer And Track (97.739mm,75.057mm)(98.095mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C24-2(98.892mm,75.057mm) on Top Layer And Track (96.042mm,74.082mm)(99.767mm,74.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C24-2(98.892mm,75.057mm) on Top Layer And Track (96.042mm,76.032mm)(99.767mm,76.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C24-2(98.892mm,75.057mm) on Top Layer And Track (97.739mm,75.057mm)(98.095mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C24-2(98.892mm,75.057mm) on Top Layer And Track (99.767mm,74.082mm)(99.767mm,76.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C25-1(90.678mm,91.313mm) on Top Layer And Track (89.703mm,90.413mm)(89.703mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C25-1(90.678mm,91.313mm) on Top Layer And Track (89.703mm,90.413mm)(91.653mm,90.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C25-1(90.678mm,91.313mm) on Top Layer And Track (90.678mm,92.11mm)(90.678mm,92.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C25-1(90.678mm,91.313mm) on Top Layer And Track (91.653mm,90.413mm)(91.653mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C25-2(90.678mm,93.263mm) on Top Layer And Track (89.703mm,90.413mm)(89.703mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C25-2(90.678mm,93.263mm) on Top Layer And Track (89.703mm,94.138mm)(91.653mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C25-2(90.678mm,93.263mm) on Top Layer And Track (90.678mm,92.11mm)(90.678mm,92.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C25-2(90.678mm,93.263mm) on Top Layer And Track (91.653mm,90.413mm)(91.653mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-1(69.53mm,75.438mm) on Top Layer And Track (66.705mm,74.463mm)(70.43mm,74.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-1(69.53mm,75.438mm) on Top Layer And Track (66.705mm,76.413mm)(70.43mm,76.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C26-1(69.53mm,75.438mm) on Top Layer And Track (68.377mm,75.438mm)(68.733mm,75.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C26-1(69.53mm,75.438mm) on Top Layer And Track (70.43mm,74.463mm)(70.43mm,76.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-2(67.58mm,75.438mm) on Top Layer And Text "C32" (66.726mm,74.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C26-2(67.58mm,75.438mm) on Top Layer And Track (66.705mm,74.463mm)(66.705mm,76.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-2(67.58mm,75.438mm) on Top Layer And Track (66.705mm,74.463mm)(70.43mm,74.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-2(67.58mm,75.438mm) on Top Layer And Track (66.705mm,76.413mm)(70.43mm,76.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C26-2(67.58mm,75.438mm) on Top Layer And Track (68.377mm,75.438mm)(68.733mm,75.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C27-1(75.692mm,64.348mm) on Top Layer And Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C27-1(75.692mm,64.348mm) on Top Layer And Track (74.717mm,61.523mm)(74.717mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C27-1(75.692mm,64.348mm) on Top Layer And Track (74.717mm,65.248mm)(76.667mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C27-1(75.692mm,64.348mm) on Top Layer And Track (75.692mm,63.195mm)(75.692mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C27-1(75.692mm,64.348mm) on Top Layer And Track (76.667mm,61.523mm)(76.667mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C27-2(75.692mm,62.398mm) on Top Layer And Track (74.717mm,61.523mm)(74.717mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C27-2(75.692mm,62.398mm) on Top Layer And Track (74.717mm,61.523mm)(76.667mm,61.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C27-2(75.692mm,62.398mm) on Top Layer And Track (75.692mm,63.195mm)(75.692mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C27-2(75.692mm,62.398mm) on Top Layer And Track (76.667mm,61.523mm)(76.667mm,65.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28-1(67.605mm,83.82mm) on Top Layer And Text "C22" (66.751mm,83.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C28-1(67.605mm,83.82mm) on Top Layer And Track (66.705mm,82.845mm)(66.705mm,84.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C28-1(67.605mm,83.82mm) on Top Layer And Track (66.705mm,82.845mm)(70.43mm,82.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C28-1(67.605mm,83.82mm) on Top Layer And Track (66.705mm,84.795mm)(70.43mm,84.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C28-1(67.605mm,83.82mm) on Top Layer And Track (68.402mm,83.82mm)(68.758mm,83.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C28-2(69.555mm,83.82mm) on Top Layer And Track (66.705mm,82.845mm)(70.43mm,82.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C28-2(69.555mm,83.82mm) on Top Layer And Track (66.705mm,84.795mm)(70.43mm,84.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C28-2(69.555mm,83.82mm) on Top Layer And Track (68.402mm,83.82mm)(68.758mm,83.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C28-2(69.555mm,83.82mm) on Top Layer And Track (70.43mm,82.845mm)(70.43mm,84.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(67.478mm,71.12mm) on Top Layer And Text "1uF" (66.726mm,71.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(67.478mm,71.12mm) on Top Layer And Text "C23" (66.624mm,70.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C29-1(67.478mm,71.12mm) on Top Layer And Track (66.578mm,70.145mm)(66.578mm,72.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-1(67.478mm,71.12mm) on Top Layer And Track (66.578mm,70.145mm)(70.303mm,70.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-1(67.478mm,71.12mm) on Top Layer And Track (66.578mm,72.095mm)(70.303mm,72.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C29-1(67.478mm,71.12mm) on Top Layer And Track (68.275mm,71.12mm)(68.631mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-2(69.428mm,71.12mm) on Top Layer And Track (66.578mm,70.145mm)(70.303mm,70.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-2(69.428mm,71.12mm) on Top Layer And Track (66.578mm,72.095mm)(70.303mm,72.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C29-2(69.428mm,71.12mm) on Top Layer And Track (68.275mm,71.12mm)(68.631mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C29-2(69.428mm,71.12mm) on Top Layer And Track (70.303mm,70.145mm)(70.303mm,72.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C30-1(92.964mm,93.238mm) on Top Layer And Track (91.989mm,90.413mm)(91.989mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C30-1(92.964mm,93.238mm) on Top Layer And Track (91.989mm,94.138mm)(93.939mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C30-1(92.964mm,93.238mm) on Top Layer And Track (92.964mm,92.085mm)(92.964mm,92.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C30-1(92.964mm,93.238mm) on Top Layer And Track (93.939mm,90.413mm)(93.939mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C30-2(92.964mm,91.288mm) on Top Layer And Track (91.989mm,90.413mm)(91.989mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C30-2(92.964mm,91.288mm) on Top Layer And Track (91.989mm,90.413mm)(93.939mm,90.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C30-2(92.964mm,91.288mm) on Top Layer And Track (92.964mm,92.085mm)(92.964mm,92.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C30-2(92.964mm,91.288mm) on Top Layer And Track (93.939mm,90.413mm)(93.939mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(111.42mm,84.963mm) on Top Layer And Text "+" (110.22mm,83.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(111.42mm,84.963mm) on Top Layer And Text "C7" (110.693mm,84.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(111.42mm,84.963mm) on Top Layer And Text "MMSZ5231C-HE3_A-08" (104.826mm,85.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C3-1(111.42mm,84.963mm) on Top Layer And Track (112.217mm,84.963mm)(112.573mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-1(95.25mm,93.238mm) on Top Layer And Track (94.275mm,90.413mm)(94.275mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C31-1(95.25mm,93.238mm) on Top Layer And Track (94.275mm,94.138mm)(96.225mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C31-1(95.25mm,93.238mm) on Top Layer And Track (95.25mm,92.085mm)(95.25mm,92.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-1(95.25mm,93.238mm) on Top Layer And Track (96.225mm,90.413mm)(96.225mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-2(95.25mm,91.288mm) on Top Layer And Track (94.275mm,90.413mm)(94.275mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C31-2(95.25mm,91.288mm) on Top Layer And Track (94.275mm,90.413mm)(96.225mm,90.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C31-2(95.25mm,91.288mm) on Top Layer And Track (95.25mm,92.085mm)(95.25mm,92.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-2(95.25mm,91.288mm) on Top Layer And Track (96.225mm,90.413mm)(96.225mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad C3-2(113.37mm,84.963mm) on Top Layer And Text "MMSZ5231C-HE3_A-08" (104.826mm,85.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C3-2(113.37mm,84.963mm) on Top Layer And Track (112.217mm,84.963mm)(112.573mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-1(67.605mm,73.279mm) on Top Layer And Text "10nF" (66.726mm,73.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-1(67.605mm,73.279mm) on Top Layer And Text "C29" (66.599mm,72.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C32-1(67.605mm,73.279mm) on Top Layer And Track (66.705mm,72.304mm)(66.705mm,74.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C32-1(67.605mm,73.279mm) on Top Layer And Track (66.705mm,72.304mm)(70.43mm,72.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C32-1(67.605mm,73.279mm) on Top Layer And Track (66.705mm,74.254mm)(70.43mm,74.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C32-1(67.605mm,73.279mm) on Top Layer And Track (68.402mm,73.279mm)(68.758mm,73.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C32-2(69.555mm,73.279mm) on Top Layer And Track (66.705mm,72.304mm)(70.43mm,72.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C32-2(69.555mm,73.279mm) on Top Layer And Track (66.705mm,74.254mm)(70.43mm,74.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C32-2(69.555mm,73.279mm) on Top Layer And Track (68.402mm,73.279mm)(68.758mm,73.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C32-2(69.555mm,73.279mm) on Top Layer And Track (70.43mm,72.304mm)(70.43mm,74.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C33-1(73.279mm,62.398mm) on Top Layer And Track (72.304mm,61.498mm)(72.304mm,65.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C33-1(73.279mm,62.398mm) on Top Layer And Track (72.304mm,61.498mm)(74.254mm,61.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C33-1(73.279mm,62.398mm) on Top Layer And Track (73.279mm,63.195mm)(73.279mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C33-1(73.279mm,62.398mm) on Top Layer And Track (74.254mm,61.498mm)(74.254mm,65.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C33-2(73.279mm,64.348mm) on Top Layer And Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C33-2(73.279mm,64.348mm) on Top Layer And Track (72.304mm,61.498mm)(72.304mm,65.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C33-2(73.279mm,64.348mm) on Top Layer And Track (72.304mm,65.223mm)(74.254mm,65.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C33-2(73.279mm,64.348mm) on Top Layer And Track (73.279mm,63.195mm)(73.279mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C33-2(73.279mm,64.348mm) on Top Layer And Track (74.254mm,61.498mm)(74.254mm,65.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C34-1(81.153mm,91.227mm) on Top Layer And Text "+" (82.678mm,90.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C34-1(81.153mm,91.227mm) on Top Layer And Track (81.153mm,92.024mm)(81.153mm,92.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C34-2(81.153mm,93.177mm) on Top Layer And Track (81.153mm,92.024mm)(81.153mm,92.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C35-1(83.439mm,91.313mm) on Top Layer And Track (82.464mm,90.413mm)(82.464mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C35-1(83.439mm,91.313mm) on Top Layer And Track (82.464mm,90.413mm)(84.414mm,90.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C35-1(83.439mm,91.313mm) on Top Layer And Track (83.439mm,92.11mm)(83.439mm,92.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C35-1(83.439mm,91.313mm) on Top Layer And Track (84.414mm,90.413mm)(84.414mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C35-2(83.439mm,93.263mm) on Top Layer And Track (82.464mm,90.413mm)(82.464mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C35-2(83.439mm,93.263mm) on Top Layer And Track (82.464mm,94.138mm)(84.414mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C35-2(83.439mm,93.263mm) on Top Layer And Track (83.439mm,92.11mm)(83.439mm,92.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C35-2(83.439mm,93.263mm) on Top Layer And Track (84.414mm,90.413mm)(84.414mm,94.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C36-1(82.128mm,61.087mm) on Top Layer And Text "+" (83.328mm,62.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad C36-1(82.128mm,61.087mm) on Top Layer And Text "100nF" (79.324mm,61.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C36-1(82.128mm,61.087mm) on Top Layer And Track (80.975mm,61.087mm)(81.331mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-2(80.178mm,61.087mm) on Top Layer And Text "100nF" (79.324mm,61.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-2(80.178mm,61.087mm) on Top Layer And Text "R6" (79.324mm,60.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C36-2(80.178mm,61.087mm) on Top Layer And Track (80.975mm,61.087mm)(81.331mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C37-1(82.128mm,63.881mm) on Top Layer And Track (79.303mm,62.906mm)(83.028mm,62.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C37-1(82.128mm,63.881mm) on Top Layer And Track (79.303mm,64.856mm)(83.028mm,64.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C37-1(82.128mm,63.881mm) on Top Layer And Track (80.975mm,63.881mm)(81.331mm,63.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C37-1(82.128mm,63.881mm) on Top Layer And Track (83.028mm,62.906mm)(83.028mm,64.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-2(80.178mm,63.881mm) on Top Layer And Text "C36" (79.604mm,63.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C37-2(80.178mm,63.881mm) on Top Layer And Track (79.303mm,62.906mm)(79.303mm,64.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C37-2(80.178mm,63.881mm) on Top Layer And Track (79.303mm,62.906mm)(83.028mm,62.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C37-2(80.178mm,63.881mm) on Top Layer And Track (79.303mm,64.856mm)(83.028mm,64.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C37-2(80.178mm,63.881mm) on Top Layer And Track (80.975mm,63.881mm)(81.331mm,63.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C38-1(86.233mm,48.174mm) on Top Layer And Track (85.258mm,47.274mm)(85.258mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C38-1(86.233mm,48.174mm) on Top Layer And Track (85.258mm,47.274mm)(87.208mm,47.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C38-1(86.233mm,48.174mm) on Top Layer And Track (86.233mm,48.971mm)(86.233mm,49.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C38-1(86.233mm,48.174mm) on Top Layer And Track (87.208mm,47.274mm)(87.208mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C38-2(86.233mm,50.124mm) on Top Layer And Text "W25X40CLSNIG" (84.633mm,50.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C38-2(86.233mm,50.124mm) on Top Layer And Track (85.258mm,47.274mm)(85.258mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C38-2(86.233mm,50.124mm) on Top Layer And Track (85.258mm,50.999mm)(87.208mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C38-2(86.233mm,50.124mm) on Top Layer And Track (86.233mm,48.971mm)(86.233mm,49.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C38-2(86.233mm,50.124mm) on Top Layer And Track (87.208mm,47.274mm)(87.208mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C39-1(83.82mm,48.174mm) on Top Layer And Track (82.845mm,47.274mm)(82.845mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C39-1(83.82mm,48.174mm) on Top Layer And Track (82.845mm,47.274mm)(84.795mm,47.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C39-1(83.82mm,48.174mm) on Top Layer And Track (83.82mm,48.971mm)(83.82mm,49.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C39-1(83.82mm,48.174mm) on Top Layer And Track (84.795mm,47.274mm)(84.795mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad C39-2(83.82mm,50.124mm) on Top Layer And Text "W25X40CLSNIG" (84.633mm,50.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C39-2(83.82mm,50.124mm) on Top Layer And Track (82.845mm,47.274mm)(82.845mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C39-2(83.82mm,50.124mm) on Top Layer And Track (82.845mm,50.999mm)(84.795mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C39-2(83.82mm,50.124mm) on Top Layer And Track (83.82mm,48.971mm)(83.82mm,49.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C39-2(83.82mm,50.124mm) on Top Layer And Track (84.795mm,47.274mm)(84.795mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C40-1(91.821mm,62.271mm) on Top Layer And Track (90.846mm,61.371mm)(90.846mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C40-1(91.821mm,62.271mm) on Top Layer And Track (90.846mm,61.371mm)(92.796mm,61.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C40-1(91.821mm,62.271mm) on Top Layer And Track (91.821mm,63.068mm)(91.821mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C40-1(91.821mm,62.271mm) on Top Layer And Track (92.796mm,61.371mm)(92.796mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C40-2(91.821mm,64.221mm) on Top Layer And Track (90.846mm,61.371mm)(90.846mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C40-2(91.821mm,64.221mm) on Top Layer And Track (90.846mm,65.096mm)(92.796mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C40-2(91.821mm,64.221mm) on Top Layer And Track (91.821mm,63.068mm)(91.821mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C40-2(91.821mm,64.221mm) on Top Layer And Track (92.796mm,61.371mm)(92.796mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(113.706mm,69.088mm) on Top Layer And Text "+" (112.506mm,67.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C4-1(113.706mm,69.088mm) on Top Layer And Track (114.503mm,69.088mm)(114.859mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C41-1(93.98mm,62.271mm) on Top Layer And Track (93.005mm,61.371mm)(93.005mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C41-1(93.98mm,62.271mm) on Top Layer And Track (93.005mm,61.371mm)(94.955mm,61.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C41-1(93.98mm,62.271mm) on Top Layer And Track (93.98mm,63.068mm)(93.98mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C41-1(93.98mm,62.271mm) on Top Layer And Track (94.955mm,61.371mm)(94.955mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C41-2(93.98mm,64.221mm) on Top Layer And Track (93.005mm,61.371mm)(93.005mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C41-2(93.98mm,64.221mm) on Top Layer And Track (93.005mm,65.096mm)(94.955mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C41-2(93.98mm,64.221mm) on Top Layer And Track (93.98mm,63.068mm)(93.98mm,63.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C41-2(93.98mm,64.221mm) on Top Layer And Track (94.955mm,61.371mm)(94.955mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C4-2(115.656mm,69.088mm) on Top Layer And Track (114.503mm,69.088mm)(114.859mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C42-1(101.981mm,81.194mm) on Top Layer And Track (101.006mm,80.294mm)(101.006mm,84.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C42-1(101.981mm,81.194mm) on Top Layer And Track (101.006mm,80.294mm)(102.956mm,80.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C42-1(101.981mm,81.194mm) on Top Layer And Track (101.981mm,81.991mm)(101.981mm,82.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C42-1(101.981mm,81.194mm) on Top Layer And Track (102.956mm,80.294mm)(102.956mm,84.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C42-2(101.981mm,83.144mm) on Top Layer And Track (101.006mm,80.294mm)(101.006mm,84.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C42-2(101.981mm,83.144mm) on Top Layer And Track (101.006mm,84.019mm)(102.956mm,84.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C42-2(101.981mm,83.144mm) on Top Layer And Track (101.981mm,81.991mm)(101.981mm,82.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C42-2(101.981mm,83.144mm) on Top Layer And Track (102.956mm,80.294mm)(102.956mm,84.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C43-1(43.688mm,83.525mm) on Top Layer And Track (42.713mm,80.7mm)(42.713mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C43-1(43.688mm,83.525mm) on Top Layer And Track (42.713mm,84.425mm)(44.663mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C43-1(43.688mm,83.525mm) on Top Layer And Track (43.688mm,82.372mm)(43.688mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C43-1(43.688mm,83.525mm) on Top Layer And Track (44.663mm,80.7mm)(44.663mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C43-2(43.688mm,81.575mm) on Top Layer And Track (42.713mm,80.7mm)(42.713mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C43-2(43.688mm,81.575mm) on Top Layer And Track (42.713mm,80.7mm)(44.663mm,80.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C43-2(43.688mm,81.575mm) on Top Layer And Track (43.688mm,82.372mm)(43.688mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C43-2(43.688mm,81.575mm) on Top Layer And Track (44.663mm,80.7mm)(44.663mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C44-1(41.021mm,83.525mm) on Top Layer And Track (40.046mm,80.7mm)(40.046mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C44-1(41.021mm,83.525mm) on Top Layer And Track (40.046mm,84.425mm)(41.996mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C44-1(41.021mm,83.525mm) on Top Layer And Track (41.021mm,82.372mm)(41.021mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C44-1(41.021mm,83.525mm) on Top Layer And Track (41.996mm,80.7mm)(41.996mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C44-2(41.021mm,81.575mm) on Top Layer And Track (40.046mm,80.7mm)(40.046mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C44-2(41.021mm,81.575mm) on Top Layer And Track (40.046mm,80.7mm)(41.996mm,80.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C44-2(41.021mm,81.575mm) on Top Layer And Track (41.021mm,82.372mm)(41.021mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C44-2(41.021mm,81.575mm) on Top Layer And Track (41.996mm,80.7mm)(41.996mm,84.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C45-1(46.482mm,54.651mm) on Top Layer And Track (45.507mm,53.751mm)(45.507mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C45-1(46.482mm,54.651mm) on Top Layer And Track (45.507mm,53.751mm)(47.457mm,53.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C45-1(46.482mm,54.651mm) on Top Layer And Track (46.482mm,55.448mm)(46.482mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C45-1(46.482mm,54.651mm) on Top Layer And Track (47.457mm,53.751mm)(47.457mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C45-2(46.482mm,56.601mm) on Top Layer And Track (45.507mm,53.751mm)(45.507mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C45-2(46.482mm,56.601mm) on Top Layer And Track (45.507mm,57.476mm)(47.457mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C45-2(46.482mm,56.601mm) on Top Layer And Track (46.482mm,55.448mm)(46.482mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C45-2(46.482mm,56.601mm) on Top Layer And Track (47.457mm,53.751mm)(47.457mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(107.102mm,84.328mm) on Top Layer And Text "C1" (106.528mm,83.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C5-1(107.102mm,84.328mm) on Top Layer And Track (106.202mm,83.353mm)(106.202mm,85.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C5-1(107.102mm,84.328mm) on Top Layer And Track (106.202mm,83.353mm)(109.927mm,83.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C5-1(107.102mm,84.328mm) on Top Layer And Track (106.202mm,85.303mm)(109.927mm,85.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C5-1(107.102mm,84.328mm) on Top Layer And Track (107.899mm,84.328mm)(108.255mm,84.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C5-2(109.052mm,84.328mm) on Top Layer And Track (106.202mm,83.353mm)(109.927mm,83.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C5-2(109.052mm,84.328mm) on Top Layer And Track (106.202mm,85.303mm)(109.927mm,85.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C5-2(109.052mm,84.328mm) on Top Layer And Track (107.899mm,84.328mm)(108.255mm,84.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C5-2(109.052mm,84.328mm) on Top Layer And Track (109.927mm,83.353mm)(109.927mm,85.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C6-1(106.426mm,77.257mm) on Top Layer And Text "12MHz" (106.426mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C6-1(106.426mm,77.257mm) on Top Layer And Track (105.451mm,76.357mm)(105.451mm,80.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C6-1(106.426mm,77.257mm) on Top Layer And Track (105.451mm,76.357mm)(107.401mm,76.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C6-1(106.426mm,77.257mm) on Top Layer And Track (106.426mm,78.054mm)(106.426mm,78.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C6-1(106.426mm,77.257mm) on Top Layer And Track (107.401mm,76.357mm)(107.401mm,80.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-2(106.426mm,79.207mm) on Top Layer And Text "10uF_T" (106.528mm,79.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C6-2(106.426mm,79.207mm) on Top Layer And Text "12MHz" (106.426mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C6-2(106.426mm,79.207mm) on Top Layer And Track (105.451mm,76.357mm)(105.451mm,80.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C6-2(106.426mm,79.207mm) on Top Layer And Track (105.451mm,80.082mm)(107.401mm,80.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C6-2(106.426mm,79.207mm) on Top Layer And Track (106.426mm,78.054mm)(106.426mm,78.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C6-2(106.426mm,79.207mm) on Top Layer And Track (107.401mm,76.357mm)(107.401mm,80.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(113.497mm,82.423mm) on Top Layer And Text "10uF_T" (110.109mm,82.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-1(113.497mm,82.423mm) on Top Layer And Track (110.672mm,81.448mm)(114.397mm,81.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-1(113.497mm,82.423mm) on Top Layer And Track (110.672mm,83.398mm)(114.397mm,83.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C7-1(113.497mm,82.423mm) on Top Layer And Track (112.344mm,82.423mm)(112.7mm,82.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C7-1(113.497mm,82.423mm) on Top Layer And Track (114.397mm,81.448mm)(114.397mm,83.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(111.547mm,82.423mm) on Top Layer And Text "10uF_T" (110.109mm,82.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C7-2(111.547mm,82.423mm) on Top Layer And Track (110.672mm,81.448mm)(110.672mm,83.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-2(111.547mm,82.423mm) on Top Layer And Track (110.672mm,81.448mm)(114.397mm,81.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-2(111.547mm,82.423mm) on Top Layer And Track (110.672mm,83.398mm)(114.397mm,83.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C7-2(111.547mm,82.423mm) on Top Layer And Track (112.344mm,82.423mm)(112.7mm,82.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-1(61.722mm,87.887mm) on Top Layer And Track (61.722mm,86.131mm)(61.722mm,86.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-2(61.722mm,85.087mm) on Top Layer And Track (61.722mm,86.131mm)(61.722mm,86.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(104.902mm,102.743mm) on Top Layer And Text "R4" (104.064mm,102.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad C9-1(104.902mm,102.743mm) on Top Layer And Track (104.002mm,101.768mm)(104.002mm,103.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C9-1(104.902mm,102.743mm) on Top Layer And Track (104.002mm,101.768mm)(107.727mm,101.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C9-1(104.902mm,102.743mm) on Top Layer And Track (104.002mm,103.718mm)(107.727mm,103.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C9-1(104.902mm,102.743mm) on Top Layer And Track (105.699mm,102.743mm)(106.055mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C9-2(106.852mm,102.743mm) on Top Layer And Track (104.002mm,101.768mm)(107.727mm,101.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C9-2(106.852mm,102.743mm) on Top Layer And Track (104.002mm,103.718mm)(107.727mm,103.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C9-2(106.852mm,102.743mm) on Top Layer And Track (105.699mm,102.743mm)(106.055mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C9-2(106.852mm,102.743mm) on Top Layer And Track (107.727mm,101.768mm)(107.727mm,103.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(109.015mm,88.392mm) on Top Layer And Text "0" (109.55mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (48.48mm,91.602mm)(48.855mm,91.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (48.48mm,92.827mm)(48.83mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (48.83mm,93.177mm)(52.33mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (48.855mm,91.227mm)(52.33mm,91.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (50.23mm,92.202mm)(50.374mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (50.33mm,92.027mm)(50.33mm,92.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (50.38mm,92.202mm)(50.38mm,92.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (50.38mm,92.202mm)(50.555mm,92.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D2-1(49.505mm,92.202mm) on Top Layer And Track (50.38mm,92.227mm)(50.555mm,92.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(51.455mm,92.202mm) on Top Layer And Track (48.83mm,93.177mm)(52.33mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(51.455mm,92.202mm) on Top Layer And Track (48.855mm,91.227mm)(52.33mm,91.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad D2-2(51.455mm,92.202mm) on Top Layer And Track (50.58mm,92.202mm)(50.724mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad D2-2(51.455mm,92.202mm) on Top Layer And Track (52.33mm,91.227mm)(52.33mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (61.255mm,62.231mm)(61.255mm,65.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (61.255mm,62.231mm)(61.605mm,61.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (62.03mm,63.731mm)(62.405mm,63.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (62.03mm,63.956mm)(62.205mm,63.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (62.205mm,63.781mm)(62.23mm,63.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (62.23mm,63.631mm)(62.23mm,63.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (62.23mm,63.781mm)(62.405mm,63.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (62.83mm,61.881mm)(63.205mm,62.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D4-1(62.23mm,62.906mm) on Top Layer And Track (63.205mm,62.256mm)(63.205mm,65.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-2(62.23mm,64.856mm) on Top Layer And Text "Bead" (61.062mm,65.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D4-2(62.23mm,64.856mm) on Top Layer And Track (61.255mm,62.231mm)(61.255mm,65.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad D4-2(62.23mm,64.856mm) on Top Layer And Track (61.255mm,65.731mm)(63.205mm,65.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad D4-2(62.23mm,64.856mm) on Top Layer And Track (62.23mm,63.981mm)(62.23mm,64.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D4-2(62.23mm,64.856mm) on Top Layer And Track (63.205mm,62.256mm)(63.205mm,65.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad F1-1(113.152mm,88.392mm) on Top Layer And Track (112.126mm,88.392mm)(112.278mm,88.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad F1-2(111.252mm,88.392mm) on Top Layer And Track (112.126mm,88.392mm)(112.278mm,88.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-3(70.739mm,83.058mm) on Multi-Layer And Track (66.705mm,82.845mm)(70.43mm,82.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Free-3(70.739mm,83.058mm) on Multi-Layer And Track (66.73mm,82.509mm)(70.455mm,82.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-3(70.739mm,83.058mm) on Multi-Layer And Track (70.43mm,82.845mm)(70.43mm,84.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Free-3(70.739mm,83.058mm) on Multi-Layer And Track (70.455mm,80.559mm)(70.455mm,82.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-6(38.735mm,77.851mm) on Multi-Layer And Track (38.68mm,75.325mm)(38.68mm,79.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-9(87.376mm,65.532mm) on Multi-Layer And Text "C15" (85.903mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-9(87.376mm,65.532mm) on Multi-Layer And Track (85.893mm,65.096mm)(87.843mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Free-9(87.376mm,65.532mm) on Multi-Layer And Track (87.843mm,61.371mm)(87.843mm,65.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad L1-1(63.586mm,67.056mm) on Top Layer And Track (62.433mm,67.056mm)(62.789mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(61.636mm,67.056mm) on Top Layer And Text "D4" (61.265mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad L1-2(61.636mm,67.056mm) on Top Layer And Track (62.433mm,67.056mm)(62.789mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-1(45.085mm,105.156mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-10(42.545mm,94.996mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-11(45.085mm,92.456mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-12(42.545mm,92.456mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-13(45.085mm,89.916mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-14(42.545mm,89.916mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-15(45.085mm,87.376mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-16(42.545mm,87.376mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-2(42.545mm,105.156mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-3(45.085mm,102.616mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-4(42.545mm,102.616mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-5(45.085mm,100.076mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-6(42.545mm,100.076mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-7(45.085mm,97.536mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-8(42.545mm,97.536mm) on Multi-Layer And Track (41.275mm,86.106mm)(41.275mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P1-9(45.085mm,94.996mm) on Multi-Layer And Track (46.355mm,86.106mm)(46.355mm,106.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad P2-1(67.183mm,64.77mm) on Multi-Layer And Track (64.643mm,66.04mm)(70.282mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad P3-SOP(100.066mm,100.376mm) on Multi-Layer And Track (102.416mm,97.326mm)(102.416mm,105.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(74.742mm,58.42mm) on Top Layer And Text "R12" (73.838mm,57.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R10-1(74.742mm,58.42mm) on Top Layer And Track (73.842mm,57.445mm)(73.842mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R10-1(74.742mm,58.42mm) on Top Layer And Track (73.842mm,57.445mm)(77.567mm,57.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R10-1(74.742mm,58.42mm) on Top Layer And Track (73.842mm,59.395mm)(77.567mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R10-1(74.742mm,58.42mm) on Top Layer And Track (75.616mm,58.42mm)(75.768mm,58.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R10-2(76.642mm,58.42mm) on Top Layer And Track (73.842mm,57.445mm)(77.567mm,57.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R10-2(76.642mm,58.42mm) on Top Layer And Track (73.842mm,59.395mm)(77.567mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R10-2(76.642mm,58.42mm) on Top Layer And Track (75.616mm,58.42mm)(75.768mm,58.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R10-2(76.642mm,58.42mm) on Top Layer And Track (77.567mm,57.445mm)(77.567mm,59.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(59.309mm,89.093mm) on Top Layer And Text "R3" (58.344mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R1-1(59.309mm,89.093mm) on Top Layer And Track (58.334mm,88.193mm)(58.334mm,91.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R1-1(59.309mm,89.093mm) on Top Layer And Track (58.334mm,88.193mm)(60.284mm,88.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R1-1(59.309mm,89.093mm) on Top Layer And Track (59.309mm,89.967mm)(59.309mm,90.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R1-1(59.309mm,89.093mm) on Top Layer And Track (60.284mm,88.193mm)(60.284mm,91.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(97.028mm,79.309mm) on Top Layer And Text "10nF" (95.682mm,80.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R11-1(97.028mm,79.309mm) on Top Layer And Track (96.053mm,76.484mm)(96.053mm,80.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R11-1(97.028mm,79.309mm) on Top Layer And Track (96.053mm,80.209mm)(98.003mm,80.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R11-1(97.028mm,79.309mm) on Top Layer And Track (97.028mm,78.283mm)(97.028mm,78.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R11-1(97.028mm,79.309mm) on Top Layer And Track (98.003mm,76.484mm)(98.003mm,80.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(97.028mm,77.409mm) on Top Layer And Text "C24" (96.063mm,76.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R11-2(97.028mm,77.409mm) on Top Layer And Track (96.053mm,76.484mm)(96.053mm,80.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R11-2(97.028mm,77.409mm) on Top Layer And Track (96.053mm,76.484mm)(98.003mm,76.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R11-2(97.028mm,77.409mm) on Top Layer And Track (97.028mm,78.283mm)(97.028mm,78.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R11-2(97.028mm,77.409mm) on Top Layer And Track (98.003mm,76.484mm)(98.003mm,80.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R1-2(59.309mm,90.993mm) on Top Layer And Track (58.334mm,88.193mm)(58.334mm,91.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R1-2(59.309mm,90.993mm) on Top Layer And Track (58.334mm,91.918mm)(60.284mm,91.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R1-2(59.309mm,90.993mm) on Top Layer And Track (59.309mm,89.967mm)(59.309mm,90.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R1-2(59.309mm,90.993mm) on Top Layer And Track (60.284mm,88.193mm)(60.284mm,91.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-1(76.642mm,56.007mm) on Top Layer And Track (73.817mm,55.032mm)(77.542mm,55.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-1(76.642mm,56.007mm) on Top Layer And Track (73.817mm,56.982mm)(77.542mm,56.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R12-1(76.642mm,56.007mm) on Top Layer And Track (75.616mm,56.007mm)(75.768mm,56.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R12-1(76.642mm,56.007mm) on Top Layer And Track (77.542mm,55.032mm)(77.542mm,56.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R12-2(74.742mm,56.007mm) on Top Layer And Track (73.817mm,55.032mm)(73.817mm,56.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-2(74.742mm,56.007mm) on Top Layer And Track (73.817mm,55.032mm)(77.542mm,55.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-2(74.742mm,56.007mm) on Top Layer And Track (73.817mm,56.982mm)(77.542mm,56.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R12-2(74.742mm,56.007mm) on Top Layer And Track (75.616mm,56.007mm)(75.768mm,56.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(61.788mm,74.168mm) on Top Layer And Text "4k7" (61.265mm,74.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R13-1(61.788mm,74.168mm) on Top Layer And Track (60.888mm,73.193mm)(60.888mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R13-1(61.788mm,74.168mm) on Top Layer And Track (60.888mm,73.193mm)(64.613mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R13-1(61.788mm,74.168mm) on Top Layer And Track (60.888mm,75.143mm)(64.613mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R13-1(61.788mm,74.168mm) on Top Layer And Track (62.662mm,74.168mm)(62.814mm,74.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R13-2(63.688mm,74.168mm) on Top Layer And Text "4k7" (64.313mm,74.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R13-2(63.688mm,74.168mm) on Top Layer And Track (60.888mm,73.193mm)(64.613mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R13-2(63.688mm,74.168mm) on Top Layer And Track (60.888mm,75.143mm)(64.613mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R13-2(63.688mm,74.168mm) on Top Layer And Track (62.662mm,74.168mm)(62.814mm,74.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R13-2(63.688mm,74.168mm) on Top Layer And Track (64.613mm,73.193mm)(64.613mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R14-1(44.069mm,56.576mm) on Top Layer And Track (43.094mm,53.751mm)(43.094mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R14-1(44.069mm,56.576mm) on Top Layer And Track (43.094mm,57.476mm)(45.044mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R14-1(44.069mm,56.576mm) on Top Layer And Track (44.069mm,55.55mm)(44.069mm,55.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R14-1(44.069mm,56.576mm) on Top Layer And Track (45.044mm,53.751mm)(45.044mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R14-2(44.069mm,54.676mm) on Top Layer And Track (43.094mm,53.751mm)(43.094mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R14-2(44.069mm,54.676mm) on Top Layer And Track (43.094mm,53.751mm)(45.044mm,53.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R14-2(44.069mm,54.676mm) on Top Layer And Track (44.069mm,55.55mm)(44.069mm,55.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R14-2(44.069mm,54.676mm) on Top Layer And Track (45.044mm,53.751mm)(45.044mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R15-1(49.53mm,54.651mm) on Top Layer And Track (48.555mm,53.751mm)(48.555mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R15-1(49.53mm,54.651mm) on Top Layer And Track (48.555mm,53.751mm)(50.505mm,53.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R15-1(49.53mm,54.651mm) on Top Layer And Track (49.53mm,55.525mm)(49.53mm,55.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R15-1(49.53mm,54.651mm) on Top Layer And Track (50.505mm,53.751mm)(50.505mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R15-2(49.53mm,56.551mm) on Top Layer And Track (48.555mm,53.751mm)(48.555mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R15-2(49.53mm,56.551mm) on Top Layer And Track (48.555mm,57.476mm)(50.505mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R15-2(49.53mm,56.551mm) on Top Layer And Track (49.53mm,55.525mm)(49.53mm,55.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R15-2(49.53mm,56.551mm) on Top Layer And Track (50.505mm,53.751mm)(50.505mm,57.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R16-1(65.278mm,78.801mm) on Top Layer And Track (64.303mm,75.976mm)(64.303mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R16-1(65.278mm,78.801mm) on Top Layer And Track (64.303mm,79.701mm)(66.253mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R16-1(65.278mm,78.801mm) on Top Layer And Track (65.278mm,77.775mm)(65.278mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R16-1(65.278mm,78.801mm) on Top Layer And Track (66.253mm,75.976mm)(66.253mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R16-2(65.278mm,76.901mm) on Top Layer And Track (64.303mm,75.976mm)(64.303mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R16-2(65.278mm,76.901mm) on Top Layer And Track (64.303mm,75.976mm)(66.253mm,75.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R16-2(65.278mm,76.901mm) on Top Layer And Track (65.278mm,77.775mm)(65.278mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R16-2(65.278mm,76.901mm) on Top Layer And Track (66.253mm,75.976mm)(66.253mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R17-1(62.23mm,78.801mm) on Top Layer And Track (61.255mm,75.976mm)(61.255mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R17-1(62.23mm,78.801mm) on Top Layer And Track (61.255mm,79.701mm)(63.205mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R17-1(62.23mm,78.801mm) on Top Layer And Track (62.23mm,77.775mm)(62.23mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R17-1(62.23mm,78.801mm) on Top Layer And Track (63.205mm,75.976mm)(63.205mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(62.23mm,76.901mm) on Top Layer And Text "R13" (60.909mm,75.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R17-2(62.23mm,76.901mm) on Top Layer And Track (61.255mm,75.976mm)(61.255mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R17-2(62.23mm,76.901mm) on Top Layer And Track (61.255mm,75.976mm)(63.205mm,75.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R17-2(62.23mm,76.901mm) on Top Layer And Track (62.23mm,77.775mm)(62.23mm,77.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R17-2(62.23mm,76.901mm) on Top Layer And Track (63.205mm,75.976mm)(63.205mm,79.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R2-1(54.356mm,92.202mm) on Top Layer And Track (53.456mm,91.227mm)(53.456mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-1(54.356mm,92.202mm) on Top Layer And Track (53.456mm,91.227mm)(57.181mm,91.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-1(54.356mm,92.202mm) on Top Layer And Track (53.456mm,93.177mm)(57.181mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R2-1(54.356mm,92.202mm) on Top Layer And Track (55.23mm,92.202mm)(55.382mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-2(56.256mm,92.202mm) on Top Layer And Track (53.456mm,91.227mm)(57.181mm,91.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-2(56.256mm,92.202mm) on Top Layer And Track (53.456mm,93.177mm)(57.181mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R2-2(56.256mm,92.202mm) on Top Layer And Track (55.23mm,92.202mm)(55.382mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R2-2(56.256mm,92.202mm) on Top Layer And Track (57.181mm,91.227mm)(57.181mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(59.309mm,86.929mm) on Top Layer And Text "220R" (58.344mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-1(59.309mm,86.929mm) on Top Layer And Track (58.334mm,84.104mm)(58.334mm,87.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R3-1(59.309mm,86.929mm) on Top Layer And Track (58.334mm,87.829mm)(60.284mm,87.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R3-1(59.309mm,86.929mm) on Top Layer And Track (59.309mm,85.903mm)(59.309mm,86.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-1(59.309mm,86.929mm) on Top Layer And Track (60.284mm,84.104mm)(60.284mm,87.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-2(59.309mm,85.029mm) on Top Layer And Track (58.334mm,84.104mm)(58.334mm,87.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R3-2(59.309mm,85.029mm) on Top Layer And Track (58.334mm,84.104mm)(60.284mm,84.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R3-2(59.309mm,85.029mm) on Top Layer And Track (59.309mm,85.903mm)(59.309mm,86.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-2(59.309mm,85.029mm) on Top Layer And Track (60.284mm,84.104mm)(60.284mm,87.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(106.868mm,100.457mm) on Top Layer And Text "100nF" (104.013mm,100.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R4-1(106.868mm,100.457mm) on Top Layer And Track (104.043mm,101.432mm)(107.768mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R4-1(106.868mm,100.457mm) on Top Layer And Track (104.043mm,99.482mm)(107.768mm,99.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R4-1(106.868mm,100.457mm) on Top Layer And Track (105.842mm,100.457mm)(105.994mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R4-1(106.868mm,100.457mm) on Top Layer And Track (107.768mm,99.482mm)(107.768mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(104.968mm,100.457mm) on Top Layer And Text "100nF" (104.013mm,100.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R4-2(104.968mm,100.457mm) on Top Layer And Track (104.043mm,101.432mm)(107.768mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R4-2(104.968mm,100.457mm) on Top Layer And Track (104.043mm,99.482mm)(104.043mm,101.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R4-2(104.968mm,100.457mm) on Top Layer And Track (104.043mm,99.482mm)(107.768mm,99.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R4-2(104.968mm,100.457mm) on Top Layer And Track (105.842mm,100.457mm)(105.994mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R5-1(105.791mm,60.137mm) on Top Layer And Track (104.816mm,59.237mm)(104.816mm,62.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R5-1(105.791mm,60.137mm) on Top Layer And Track (104.816mm,59.237mm)(106.766mm,59.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R5-1(105.791mm,60.137mm) on Top Layer And Track (105.791mm,61.011mm)(105.791mm,61.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R5-1(105.791mm,60.137mm) on Top Layer And Track (106.766mm,59.237mm)(106.766mm,62.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R5-2(105.791mm,62.037mm) on Top Layer And Track (104.816mm,59.237mm)(104.816mm,62.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R5-2(105.791mm,62.037mm) on Top Layer And Track (104.816mm,62.962mm)(106.766mm,62.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R5-2(105.791mm,62.037mm) on Top Layer And Track (105.791mm,61.011mm)(105.791mm,61.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R5-2(105.791mm,62.037mm) on Top Layer And Track (106.766mm,59.237mm)(106.766mm,62.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Text "10k" (79.629mm,58.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Text "10uF_T" (79.604mm,59.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Text "R9" (78.664mm,57.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Track (79.303mm,58.08mm)(79.303mm,60.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Track (79.303mm,58.08mm)(83.028mm,58.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Track (79.303mm,60.03mm)(83.028mm,60.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R6-1(80.203mm,59.055mm) on Top Layer And Track (81.077mm,59.055mm)(81.229mm,59.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(82.103mm,59.055mm) on Top Layer And Text "10uF_T" (79.604mm,59.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-2(82.103mm,59.055mm) on Top Layer And Track (79.303mm,58.08mm)(83.028mm,58.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-2(82.103mm,59.055mm) on Top Layer And Track (79.303mm,60.03mm)(83.028mm,60.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R6-2(82.103mm,59.055mm) on Top Layer And Track (81.077mm,59.055mm)(81.229mm,59.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R6-2(82.103mm,59.055mm) on Top Layer And Track (83.028mm,58.08mm)(83.028mm,60.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R7-1(95.631mm,54.803mm) on Top Layer And Track (94.656mm,53.903mm)(94.656mm,57.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R7-1(95.631mm,54.803mm) on Top Layer And Track (94.656mm,53.903mm)(96.606mm,53.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R7-1(95.631mm,54.803mm) on Top Layer And Track (95.631mm,55.677mm)(95.631mm,55.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R7-1(95.631mm,54.803mm) on Top Layer And Track (96.606mm,53.903mm)(96.606mm,57.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R7-2(95.631mm,56.703mm) on Top Layer And Track (94.656mm,53.903mm)(94.656mm,57.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R7-2(95.631mm,56.703mm) on Top Layer And Track (94.656mm,57.628mm)(96.606mm,57.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R7-2(95.631mm,56.703mm) on Top Layer And Track (95.631mm,55.677mm)(95.631mm,55.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R7-2(95.631mm,56.703mm) on Top Layer And Track (96.606mm,53.903mm)(96.606mm,57.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R8-1(81.468mm,53.594mm) on Top Layer And Track (78.643mm,52.619mm)(82.368mm,52.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R8-1(81.468mm,53.594mm) on Top Layer And Track (78.643mm,54.569mm)(82.368mm,54.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R8-1(81.468mm,53.594mm) on Top Layer And Track (80.442mm,53.594mm)(80.594mm,53.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R8-1(81.468mm,53.594mm) on Top Layer And Track (82.368mm,52.619mm)(82.368mm,54.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(79.568mm,53.594mm) on Top Layer And Text "10k" (78.664mm,53.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R8-2(79.568mm,53.594mm) on Top Layer And Track (78.643mm,52.619mm)(78.643mm,54.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R8-2(79.568mm,53.594mm) on Top Layer And Track (78.643mm,52.619mm)(82.368mm,52.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R8-2(79.568mm,53.594mm) on Top Layer And Track (78.643mm,54.569mm)(82.368mm,54.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R8-2(79.568mm,53.594mm) on Top Layer And Track (80.442mm,53.594mm)(80.594mm,53.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R9-1(81.468mm,55.88mm) on Top Layer And Text "100R" (79.324mm,56.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R9-1(81.468mm,55.88mm) on Top Layer And Track (78.643mm,54.905mm)(82.368mm,54.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R9-1(81.468mm,55.88mm) on Top Layer And Track (78.643mm,56.855mm)(82.368mm,56.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R9-1(81.468mm,55.88mm) on Top Layer And Track (80.442mm,55.88mm)(80.594mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R9-1(81.468mm,55.88mm) on Top Layer And Track (82.368mm,54.905mm)(82.368mm,56.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R9-2(79.568mm,55.88mm) on Top Layer And Text "100R" (79.324mm,56.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(79.568mm,55.88mm) on Top Layer And Text "R8" (78.664mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R9-2(79.568mm,55.88mm) on Top Layer And Track (78.643mm,54.905mm)(78.643mm,56.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R9-2(79.568mm,55.88mm) on Top Layer And Track (78.643mm,54.905mm)(82.368mm,54.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R9-2(79.568mm,55.88mm) on Top Layer And Track (78.643mm,56.855mm)(82.368mm,56.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R9-2(79.568mm,55.88mm) on Top Layer And Track (80.442mm,55.88mm)(80.594mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(48.324mm,86.959mm) on Top Layer And Track (49.387mm,81.684mm)(49.387mm,87.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad S1-1(48.324mm,86.959mm) on Top Layer And Track (49.387mm,87.709mm)(55.299mm,87.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad S1-1(56.324mm,86.959mm) on Top Layer And Track (49.387mm,87.709mm)(55.299mm,87.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(56.324mm,86.959mm) on Top Layer And Track (55.299mm,81.684mm)(55.299mm,87.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(48.324mm,82.459mm) on Top Layer And Track (49.387mm,81.684mm)(49.387mm,87.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S1-2(48.324mm,82.459mm) on Top Layer And Track (49.387mm,81.684mm)(55.299mm,81.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S1-2(56.324mm,82.459mm) on Top Layer And Track (49.387mm,81.684mm)(55.299mm,81.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(56.324mm,82.459mm) on Top Layer And Track (55.299mm,81.684mm)(55.299mm,87.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U10-10(46.53mm,59.675mm) on Top Layer And Text "C45" (45.517mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U10-12(48.53mm,59.675mm) on Top Layer And Text "R15" (48.565mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U10-13(49.53mm,59.675mm) on Top Layer And Text "R15" (48.565mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-18(54.53mm,59.675mm) on Top Layer And Track (54.83mm,59.175mm)(59.38mm,59.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-19(58.88mm,64.025mm) on Top Layer And Track (59.38mm,59.175mm)(59.38mm,63.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-30(58.88mm,75.025mm) on Top Layer And Track (59.38mm,75.325mm)(59.38mm,79.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-31(54.53mm,79.375mm) on Top Layer And Track (54.83mm,79.875mm)(59.38mm,79.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-41(44.53mm,79.375mm) on Top Layer And Text "10nF" (42.723mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-42(43.53mm,79.375mm) on Top Layer And Text "10nF" (42.723mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-42(43.53mm,79.375mm) on Top Layer And Track (38.68mm,79.875mm)(43.23mm,79.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-43(39.18mm,75.025mm) on Top Layer And Track (38.68mm,75.325mm)(38.68mm,79.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-6(39.18mm,64.025mm) on Top Layer And Track (38.68mm,59.675mm)(38.68mm,63.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U10-7(43.53mm,59.675mm) on Top Layer And Text "R14" (43.104mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U10-7(43.53mm,59.675mm) on Top Layer And Track (39.18mm,59.175mm)(43.23mm,59.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U10-8(44.53mm,59.675mm) on Top Layer And Text "R14" (43.104mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U10-9(45.53mm,59.675mm) on Top Layer And Text "C45" (45.517mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(111.379mm,79.173mm) on Top Layer And Text "100nF" (110.693mm,80.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-3(109.079mm,79.173mm) on Top Layer And Text "10uF_T" (106.528mm,79.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-3(109.079mm,79.173mm) on Top Layer And Text "12MHz" (106.426mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-4(111.379mm,72.973mm) on Top Layer And Text "SMD Test Point" (105.308mm,71.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad U2-1(115.965mm,66.092mm) on Top Layer And Text "10uF_T" (112.395mm,66.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(113.665mm,66.092mm) on Top Layer And Text "10uF_T" (112.395mm,66.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U2-4(113.665mm,59.892mm) on Top Layer And Text "SMD Test Point" (107.721mm,58.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U7-109(91.681mm,88.147mm) on Top Layer And Text "1uF" (91.999mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U7-110(91.181mm,88.147mm) on Top Layer And Text "10nF" (89.713mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad U7-111(90.681mm,88.147mm) on Top Layer And Text "10nF" (89.713mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U7-112(90.181mm,88.147mm) on Top Layer And Text "10nF" (89.713mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad U7-113(89.681mm,88.147mm) on Top Layer And Text "10nF" (89.713mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U7-116(88.181mm,88.147mm) on Top Layer And Text "1uF" (87.173mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad U7-117(87.681mm,88.147mm) on Top Layer And Text "1uF" (87.173mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad U7-118(87.181mm,88.147mm) on Top Layer And Text "1uF" (87.173mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U7-120(86.181mm,88.147mm) on Top Layer And Text "10nF" (84.887mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad U7-121(85.681mm,88.147mm) on Top Layer And Text "10nF" (84.887mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U7-122(85.181mm,88.147mm) on Top Layer And Text "10nF" (84.887mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U7-123(84.681mm,88.147mm) on Top Layer And Text "100nF" (82.474mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U7-123(84.681mm,88.147mm) on Top Layer And Text "10nF" (84.887mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U7-124(84.181mm,88.147mm) on Top Layer And Text "100nF" (82.474mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U7-125(83.681mm,88.147mm) on Top Layer And Text "100nF" (82.474mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U7-126(83.181mm,88.147mm) on Top Layer And Text "100nF" (82.474mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-126(83.181mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad U7-127(82.681mm,88.147mm) on Top Layer And Text "100nF" (82.474mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-127(82.681mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U7-128(82.181mm,88.147mm) on Top Layer And Text "100nF" (82.474mm,89.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-128(82.181mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-129(81.681mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-130(81.181mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-131(80.681mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U7-132(80.181mm,88.147mm) on Top Layer And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-38(74.681mm,67.047mm) on Top Layer And Text "C27" (74.727mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-39(75.181mm,67.047mm) on Top Layer And Text "C27" (74.727mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-40(75.681mm,67.047mm) on Top Layer And Text "C27" (74.727mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-41(76.181mm,67.047mm) on Top Layer And Text "C27" (74.727mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U7-42(76.681mm,67.047mm) on Top Layer And Text "C20" (77.013mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-43(77.181mm,67.047mm) on Top Layer And Text "C20" (77.013mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-44(77.681mm,67.047mm) on Top Layer And Text "C20" (77.013mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-45(78.181mm,67.047mm) on Top Layer And Text "C20" (77.013mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad U7-46(78.681mm,67.047mm) on Top Layer And Text "C20" (77.013mm,65.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad U7-47(79.181mm,67.047mm) on Top Layer And Text "C37" (79.324mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad U7-48(79.681mm,67.047mm) on Top Layer And Text "C37" (79.324mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U7-49(80.181mm,67.047mm) on Top Layer And Text "C37" (79.324mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad U7-50(80.681mm,67.047mm) on Top Layer And Text "C37" (79.324mm,65.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad U7-55(83.181mm,67.047mm) on Top Layer And Text "C21" (83.617mm,65.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-56(83.681mm,67.047mm) on Top Layer And Text "C21" (83.617mm,65.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-57(84.181mm,67.047mm) on Top Layer And Text "C21" (83.617mm,65.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-58(84.681mm,67.047mm) on Top Layer And Text "C21" (83.617mm,65.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-60(85.681mm,67.047mm) on Top Layer And Text "C15" (85.903mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-61(86.181mm,67.047mm) on Top Layer And Text "C15" (85.903mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-62(86.681mm,67.047mm) on Top Layer And Text "C15" (85.903mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-63(87.181mm,67.047mm) on Top Layer And Text "C15" (85.903mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-65(88.181mm,67.047mm) on Top Layer And Text "C14" (88.189mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-66(88.681mm,67.047mm) on Top Layer And Text "C14" (88.189mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-67(89.181mm,67.047mm) on Top Layer And Text "C14" (88.189mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7-68(89.681mm,67.047mm) on Top Layer And Text "C14" (88.189mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-70(90.681mm,67.047mm) on Top Layer And Text "C40" (90.856mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-71(91.181mm,67.047mm) on Top Layer And Text "C40" (90.856mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-72(91.681mm,67.047mm) on Top Layer And Text "C40" (90.856mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-8(86.223mm,52.324mm) on Top Layer And Text "C38" (85.268mm,51.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-1(102.057mm,79.058mm) on Top Layer And Text "100nF" (101.016mm,79.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad Y1-1(102.057mm,79.058mm) on Top Layer And Track (103.022mm,76.615mm)(103.022mm,79.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad Y1-1(102.057mm,79.058mm) on Top Layer And Track (98.908mm,79.865mm)(103.022mm,79.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad Y1-2(99.847mm,79.019mm) on Top Layer And Track (98.908mm,76.615mm)(98.908mm,79.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad Y1-2(99.847mm,79.019mm) on Top Layer And Track (98.908mm,79.865mm)(103.022mm,79.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad Y1-3(99.847mm,77.406mm) on Top Layer And Track (98.908mm,76.615mm)(103.022mm,76.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad Y1-3(99.847mm,77.406mm) on Top Layer And Track (98.908mm,76.615mm)(98.908mm,79.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad Y1-4(102.057mm,77.445mm) on Top Layer And Track (103.022mm,76.615mm)(103.022mm,79.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad Y1-4(102.057mm,77.445mm) on Top Layer And Track (98.908mm,76.615mm)(103.022mm,76.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
Rule Violations :676

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (110.22mm,83.438mm) on Top Overlay And Text "C7" (110.693mm,84.099mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "+" (110.22mm,83.438mm) on Top Overlay And Track (109.927mm,83.353mm)(109.927mm,85.303mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "+" (110.22mm,83.438mm) on Top Overlay And Track (110.672mm,81.448mm)(110.672mm,83.398mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "+" (110.22mm,83.438mm) on Top Overlay And Track (110.672mm,83.398mm)(114.397mm,83.398mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (110.252mm,83.313mm) on Top Overlay And Text "10uF_T" (110.109mm,82.321mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "+" (110.252mm,83.313mm) on Top Overlay And Track (106.202mm,83.353mm)(109.927mm,83.353mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "+" (110.252mm,83.313mm) on Top Overlay And Track (109.927mm,83.353mm)(109.927mm,85.303mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "+" (110.252mm,83.313mm) on Top Overlay And Track (110.672mm,81.448mm)(110.672mm,83.398mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (82.678mm,90.027mm) on Top Overlay And Track (82.464mm,90.413mm)(82.464mm,94.138mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (82.678mm,90.027mm) on Top Overlay And Track (82.464mm,90.413mm)(84.414mm,90.413mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "+" (83.328mm,62.612mm) on Top Overlay And Track (83.607mm,61.396mm)(83.607mm,65.121mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "0R" (96.063mm,75.286mm) on Top Overlay And Text "C18" (96.063mm,74.574mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "0R" (96.063mm,75.286mm) on Top Overlay And Track (96.042mm,74.082mm)(96.042mm,76.032mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "0R" (96.063mm,75.286mm) on Top Overlay And Track (96.042mm,76.032mm)(99.767mm,76.032mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (101.016mm,79.096mm) on Top Overlay And Track (103.022mm,76.615mm)(103.022mm,79.865mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "100nF" (101.016mm,79.096mm) on Top Overlay And Track (98.908mm,79.865mm)(103.022mm,79.865mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "100nF" (104.013mm,100.559mm) on Top Overlay And Track (104.043mm,101.432mm)(107.768mm,101.432mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (104.013mm,100.559mm) on Top Overlay And Track (104.043mm,99.482mm)(104.043mm,101.432mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (104.013mm,100.559mm) on Top Overlay And Track (105.842mm,100.457mm)(105.994mm,100.457mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "100nF" (105.461mm,75.159mm) on Top Overlay And Text "TP1" (105.308mm,74.371mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "100nF" (105.461mm,75.159mm) on Top Overlay And Track (108.029mm,74.448mm)(108.029mm,77.698mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (66.599mm,68.936mm) on Top Overlay And Track (66.603mm,67.986mm)(66.603mm,69.936mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (66.599mm,68.936mm) on Top Overlay And Track (68.275mm,68.961mm)(68.631mm,68.961mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "100nF" (72.314mm,60.3mm) on Top Overlay And Text "10nF" (74.727mm,60.325mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (72.314mm,60.3mm) on Top Overlay And Text "R10" (73.863mm,60.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (75.743mm,90.348mm) on Top Overlay And Text "10nF" (78.029mm,90.348mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "100nF" (79.324mm,61.697mm) on Top Overlay And Track (78.953mm,61.523mm)(78.953mm,65.248mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "100nF" (82.474mm,89.205mm) on Top Overlay And Text "10nF" (84.887mm,89.205mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (82.474mm,89.205mm) on Top Overlay And Text "10uF_T" (80.442mm,88.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (85.903mm,60.173mm) on Top Overlay And Text "1uF" (88.189mm,60.173mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (95.707mm,82.398mm) on Top Overlay And Track (95.661mm,81.321mm)(95.661mm,83.271mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "100nF" (95.707mm,82.398mm) on Top Overlay And Track (95.661mm,83.271mm)(99.386mm,83.271mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100nF" (95.707mm,82.398mm) on Top Overlay And Track (97.358mm,82.296mm)(97.714mm,82.296mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "100R" (79.324mm,56.871mm) on Top Overlay And Text "R9" (78.664mm,57.556mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "100R" (79.324mm,56.871mm) on Top Overlay And Track (78.643mm,56.855mm)(82.368mm,56.855mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10k" (78.664mm,53.696mm) on Top Overlay And Track (78.643mm,52.619mm)(78.643mm,54.569mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "10k" (78.664mm,53.696mm) on Top Overlay And Track (78.643mm,54.569mm)(82.368mm,54.569mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10k" (79.629mm,58.59mm) on Top Overlay And Text "10uF_T" (79.604mm,59.157mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10k" (79.629mm,58.59mm) on Top Overlay And Track (79.303mm,58.08mm)(79.303mm,60.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Text "10k" (79.629mm,58.59mm) on Top Overlay And Track (79.303mm,60.03mm)(83.028mm,60.03mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "10nF" (106.223mm,82.144mm) on Top Overlay And Text "U1" (108.026mm,81.661mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "10nF" (106.223mm,82.144mm) on Top Overlay And Track (107.899mm,81.788mm)(108.255mm,81.788mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (42.723mm,79.502mm) on Top Overlay And Track (38.68mm,79.875mm)(43.23mm,79.875mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (66.726mm,73.254mm) on Top Overlay And Text "C29" (66.599mm,72.796mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (66.726mm,73.254mm) on Top Overlay And Track (66.705mm,72.304mm)(66.705mm,74.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "10nF" (66.726mm,73.254mm) on Top Overlay And Track (68.402mm,73.279mm)(68.758mm,73.279mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (74.727mm,60.325mm) on Top Overlay And Text "R10" (73.863mm,60.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "10nF" (95.682mm,80.112mm) on Top Overlay And Text "R11" (96.063mm,80.899mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (95.682mm,80.112mm) on Top Overlay And Track (96.053mm,76.484mm)(96.053mm,80.209mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (95.682mm,80.112mm) on Top Overlay And Track (96.053mm,80.209mm)(98.003mm,80.209mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (96.063mm,70.714mm) on Top Overlay And Track (96.067mm,69.637mm)(96.067mm,71.587mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "10nF" (96.063mm,70.714mm) on Top Overlay And Track (96.067mm,71.587mm)(99.792mm,71.587mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "10nF" (96.063mm,70.714mm) on Top Overlay And Track (97.739mm,70.612mm)(98.095mm,70.612mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (96.063mm,72.873mm) on Top Overlay And Text "C12" (96.088mm,72.288mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10nF" (96.063mm,72.873mm) on Top Overlay And Track (96.042mm,71.923mm)(96.042mm,73.873mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "10nF" (96.063mm,72.873mm) on Top Overlay And Track (97.739mm,72.898mm)(98.095mm,72.898mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uF_T" (106.528mm,79.858mm) on Top Overlay And Track (105.451mm,80.082mm)(107.401mm,80.082mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uF_T" (106.528mm,79.858mm) on Top Overlay And Track (107.401mm,76.357mm)(107.401mm,80.082mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uF_T" (110.109mm,82.321mm) on Top Overlay And Track (110.672mm,81.448mm)(110.672mm,83.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uF_T" (110.109mm,82.321mm) on Top Overlay And Track (112.344mm,82.423mm)(112.7mm,82.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "10uF_T" (79.604mm,59.157mm) on Top Overlay And Track (79.303mm,58.08mm)(79.303mm,60.03mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "10uF_T" (79.604mm,59.157mm) on Top Overlay And Track (79.303mm,60.03mm)(83.028mm,60.03mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uF_T" (79.604mm,59.157mm) on Top Overlay And Track (81.077mm,59.055mm)(81.229mm,59.055mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "12MHz" (106.426mm,77.978mm) on Top Overlay And Track (106.426mm,78.054mm)(106.426mm,78.41mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "12MHz" (106.426mm,77.978mm) on Top Overlay And Track (107.401mm,76.357mm)(107.401mm,80.082mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "12MHz" (106.426mm,77.978mm) on Top Overlay And Track (108.029mm,74.448mm)(108.029mm,77.698mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "12MHz" (106.426mm,77.978mm) on Top Overlay And Track (108.029mm,77.698mm)(114.729mm,77.698mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1uF" (40.056mm,79.502mm) on Top Overlay And Track (38.68mm,79.875mm)(43.23mm,79.875mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1uF" (66.726mm,71.095mm) on Top Overlay And Text "C23" (66.624mm,70.637mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.008mm < 0.254mm) Between Text "1uF" (66.726mm,71.095mm) on Top Overlay And Track (66.578mm,70.145mm)(66.578mm,72.095mm) on Top Overlay Silk Text to Silk Clearance [0.008mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1uF" (66.726mm,81.636mm) on Top Overlay And Track (66.73mm,80.559mm)(66.73mm,82.509mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "1uF" (66.726mm,81.636mm) on Top Overlay And Track (66.73mm,82.509mm)(70.455mm,82.509mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "220R" (58.344mm,86.995mm) on Top Overlay And Track (58.334mm,84.104mm)(58.334mm,87.829mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "220R" (58.344mm,86.995mm) on Top Overlay And Track (58.334mm,87.829mm)(60.284mm,87.829mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "220R" (58.344mm,86.995mm) on Top Overlay And Track (60.284mm,84.104mm)(60.284mm,87.829mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "4k7" (61.265mm,74.778mm) on Top Overlay And Track (60.888mm,73.193mm)(60.888mm,75.143mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4k7" (61.265mm,74.778mm) on Top Overlay And Track (60.888mm,75.143mm)(64.613mm,75.143mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4k7" (64.313mm,74.778mm) on Top Overlay And Track (60.888mm,75.143mm)(64.613mm,75.143mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4k7" (64.313mm,74.778mm) on Top Overlay And Track (64.613mm,73.193mm)(64.613mm,75.143mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Bead" (61.062mm,65.126mm) on Top Overlay And Track (61.255mm,62.231mm)(61.255mm,65.731mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Bead" (61.062mm,65.126mm) on Top Overlay And Track (61.255mm,65.731mm)(63.205mm,65.731mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "Bead" (61.062mm,65.126mm) on Top Overlay And Track (63.205mm,62.256mm)(63.205mm,65.731mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "C1" (106.528mm,83.922mm) on Top Overlay And Track (106.202mm,83.353mm)(106.202mm,85.303mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (96.088mm,72.288mm) on Top Overlay And Track (96.042mm,71.923mm)(96.042mm,73.873mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C12" (96.088mm,72.288mm) on Top Overlay And Track (96.042mm,71.923mm)(99.767mm,71.923mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "C12" (96.088mm,72.288mm) on Top Overlay And Track (97.739mm,72.898mm)(98.095mm,72.898mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C18" (96.063mm,74.574mm) on Top Overlay And Track (96.042mm,74.082mm)(96.042mm,76.032mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C18" (96.063mm,74.574mm) on Top Overlay And Track (97.739mm,75.057mm)(98.095mm,75.057mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C19" (95.682mm,83.972mm) on Top Overlay And Track (95.686mm,83.607mm)(95.686mm,85.557mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C19" (95.682mm,83.972mm) on Top Overlay And Track (95.686mm,83.607mm)(99.411mm,83.607mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (66.751mm,83.21mm) on Top Overlay And Track (66.705mm,82.845mm)(66.705mm,84.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C22" (66.751mm,83.21mm) on Top Overlay And Track (66.705mm,82.845mm)(70.43mm,82.845mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "C22" (66.751mm,83.21mm) on Top Overlay And Track (68.402mm,83.82mm)(68.758mm,83.82mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (66.624mm,70.637mm) on Top Overlay And Track (66.578mm,70.145mm)(66.578mm,72.095mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C23" (66.624mm,70.637mm) on Top Overlay And Track (68.275mm,71.12mm)(68.631mm,71.12mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (96.063mm,76.733mm) on Top Overlay And Track (96.053mm,76.484mm)(96.053mm,80.209mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "C24" (96.063mm,76.733mm) on Top Overlay And Track (96.053mm,76.484mm)(98.003mm,76.484mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (66.599mm,72.796mm) on Top Overlay And Track (66.705mm,72.304mm)(66.705mm,74.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C3" (110.109mm,86.385mm) on Top Overlay And Text "MMSZ5231C-HE3_A-08" (104.826mm,85.776mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C32" (66.726mm,74.955mm) on Top Overlay And Track (66.705mm,74.463mm)(66.705mm,76.413mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C32" (66.726mm,74.955mm) on Top Overlay And Track (68.377mm,75.438mm)(68.733mm,75.438mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "C36" (79.604mm,63.221mm) on Top Overlay And Track (79.303mm,62.906mm)(79.303mm,64.856mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "C36" (79.604mm,63.221mm) on Top Overlay And Track (79.303mm,62.906mm)(83.028mm,62.906mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C36" (79.604mm,63.221mm) on Top Overlay And Track (80.975mm,63.881mm)(81.331mm,63.881mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (112.395mm,70.51mm) on Top Overlay And Text "LDL1117S33R" (108.026mm,70.688mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C42" (101.016mm,84.709mm) on Top Overlay And Text "SD0805S020S0R5" (97.155mm,85.242mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (106.223mm,86.004mm) on Top Overlay And Text "MMSZ5231C-HE3_A-08" (104.826mm,85.776mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "D4" (61.265mm,66.421mm) on Top Overlay And Track (62.433mm,67.056mm)(62.789mm,67.056mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LDL1117S12R" (110.312mm,57.607mm) on Top Overlay And Text "SMD Test Point" (107.721mm,58.09mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LDL1117S33R" (108.026mm,70.688mm) on Top Overlay And Text "SMD Test Point" (105.308mm,71.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (96.063mm,80.899mm) on Top Overlay And Track (95.661mm,81.321mm)(99.386mm,81.321mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (73.838mm,57.683mm) on Top Overlay And Track (73.842mm,57.445mm)(73.842mm,59.395mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "R12" (73.838mm,57.683mm) on Top Overlay And Track (73.842mm,57.445mm)(77.567mm,57.445mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (60.909mm,75.844mm) on Top Overlay And Track (61.255mm,75.976mm)(61.255mm,79.701mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (60.909mm,75.844mm) on Top Overlay And Track (61.255mm,75.976mm)(63.205mm,75.976mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (58.344mm,88.519mm) on Top Overlay And Track (58.334mm,88.193mm)(58.334mm,91.918mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R3" (58.344mm,88.519mm) on Top Overlay And Track (58.334mm,88.193mm)(60.284mm,88.193mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (104.064mm,102.133mm) on Top Overlay And Track (104.002mm,101.768mm)(104.002mm,103.718mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R4" (104.064mm,102.133mm) on Top Overlay And Track (104.002mm,101.768mm)(107.727mm,101.768mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (78.664mm,55.27mm) on Top Overlay And Track (78.643mm,54.905mm)(78.643mm,56.855mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R8" (78.664mm,55.27mm) on Top Overlay And Track (78.643mm,54.905mm)(82.368mm,54.905mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (78.664mm,57.556mm) on Top Overlay And Track (79.303mm,58.08mm)(79.303mm,60.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (78.664mm,57.556mm) on Top Overlay And Track (79.303mm,58.08mm)(83.028mm,58.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SD0805S020S0R5" (97.155mm,85.242mm) on Top Overlay And Track (95.686mm,85.557mm)(99.411mm,85.557mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SD0805S020S0R5" (97.155mm,85.242mm) on Top Overlay And Track (99.411mm,83.607mm)(99.411mm,85.557mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay And Track (72.304mm,61.498mm)(72.304mm,65.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay And Track (72.304mm,65.223mm)(74.254mm,65.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay And Track (74.254mm,61.498mm)(74.254mm,65.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay And Track (74.717mm,61.523mm)(74.717mm,65.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay And Track (74.717mm,65.248mm)(76.667mm,65.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U_iCE40HX4K" (71.272mm,64.719mm) on Top Overlay And Track (76.667mm,61.523mm)(76.667mm,65.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (108.026mm,81.661mm) on Top Overlay And Track (107.899mm,81.788mm)(108.255mm,81.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "W25X40CLSNIG" (84.633mm,50.063mm) on Top Overlay And Track (84.795mm,47.274mm)(84.795mm,50.999mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "W25X40CLSNIG" (84.633mm,50.063mm) on Top Overlay And Track (85.258mm,47.274mm)(85.258mm,50.999mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "W25X40CLSNIG" (84.633mm,50.063mm) on Top Overlay And Track (87.208mm,47.274mm)(87.208mm,50.999mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y1" (98.679mm,81.737mm) on Top Overlay And Track (99.386mm,81.321mm)(99.386mm,83.271mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :136

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 829
Waived Violations : 0
Time Elapsed        : 00:00:02