5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate8.3.vcd -o generate8.3.cdd -v generate8.3.v
3 0 $root $root NA 0 0 1
3 0 main main generate8.3.v 1 42 1
2 1 14 100010 0 1 400 0 0 a
2 2 14 140017 1 0 20004 0 0 1 4 0
2 3 14 100017 1 37 1006 2 1
2 4 15 110012 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 15 100012 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 16 100010 0 1 400 0 0 a
2 7 16 140017 1 0 20008 0 0 1 4 1
2 8 16 100017 1 37 a 7 6
2 9 25 e000e 0 1 400 0 0 c
2 10 25 120015 1 0 20004 0 0 1 4 0
2 11 25 e0015 1 37 1006 10 9
2 12 26 f0010 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 13 26 e0010 2 2c 12000a 12 0 32 2 aa aa aa aa aa aa aa aa
2 14 27 e000e 0 1 400 0 0 c
2 15 27 120015 1 0 20008 0 0 1 4 1
2 16 27 e0015 1 37 a 15 14
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 a 12 83000c 1 0 0 0 1 1 102
1 c 23 83000a 1 0 0 0 1 1 102
4 8 0 0
4 5 8 0
4 3 5 5
4 16 0 0
4 13 16 0
4 11 13 13
