{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510015688448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510015688449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:48:08 2017 " "Processing started: Mon Nov 06 16:48:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510015688449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510015688449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off red -c red " "Command: quartus_map --read_settings_files=on --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510015688449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510015689859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "red.sv(86) " "Verilog HDL information at red.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1510015689962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.sv 3 3 " "Found 3 design units, including 3 entities, in source file red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510015689967 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510015689967 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga " "Found entity 3: vga" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510015689967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510015689967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "red " "Elaborating entity \"red\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510015690222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk red.sv(4) " "Verilog HDL or VHDL warning at red.sv(4): object \"clk\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510015690225 "|red"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 red.sv(16) " "Verilog HDL assignment warning at red.sv(16): truncated value with size 32 to match size of target (21)" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510015690227 "|red"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:hello " "Elaborating entity \"vga\" for hierarchy \"vga:hello\"" {  } { { "red.sv" "hello" { Text "C:/altera/13.0/101217/red.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510015690254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "even red.sv(43) " "Verilog HDL or VHDL warning at red.sv(43): object \"even\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510015690255 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pallete red.sv(49) " "Verilog HDL or VHDL warning at red.sv(49): object \"pallete\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510015690255 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row red.sv(66) " "Verilog HDL or VHDL warning at red.sv(66): object \"row\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510015690255 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 red.sv(82) " "Verilog HDL assignment warning at red.sv(82): truncated value with size 16 to match size of target (8)" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510015690676 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 red.sv(95) " "Verilog HDL assignment warning at red.sv(95): truncated value with size 16 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510015690677 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(161) " "Verilog HDL assignment warning at red.sv(161): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510015690679 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(167) " "Verilog HDL assignment warning at red.sv(167): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510015690679 "|red|vga:hello"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p.data_a 0 red.sv(67) " "Net \"p.data_a\" at red.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510015690711 "|red|vga:hello"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p.waddr_a 0 red.sv(67) " "Net \"p.waddr_a\" at red.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510015690711 "|red|vga:hello"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 red.sv(71) " "Net \"ROM.data_a\" at red.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510015690711 "|red|vga:hello"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 red.sv(71) " "Net \"ROM.waddr_a\" at red.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510015690711 "|red|vga:hello"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p.we_a 0 red.sv(67) " "Net \"p.we_a\" at red.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510015690712 "|red|vga:hello"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 red.sv(71) " "Net \"ROM.we_a\" at red.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510015690712 "|red|vga:hello"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga:hello\|ROM " "RAM logic \"vga:hello\|ROM\" is uninferred due to asynchronous read logic" {  } { { "red.sv" "ROM" { Text "C:/altera/13.0/101217/red.sv" 71 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1510015690922 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:hello\|p " "RAM logic \"vga:hello\|p\" is uninferred due to inappropriate RAM size" {  } { { "red.sv" "p" { Text "C:/altera/13.0/101217/red.sv" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1510015690922 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1510015690922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/101217/output_files/red.map.smsg " "Generated suppressed messages file C:/altera/13.0/101217/output_files/red.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510015745301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510015745897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510015745897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510015746255 "|red|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510015746255 "|red|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510015746255 "|red|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "red.sv" "" { Text "C:/altera/13.0/101217/red.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510015746255 "|red|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510015746255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5363 " "Implemented 5363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510015746256 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510015746256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5315 " "Implemented 5315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510015746256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510015746256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510015746297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:49:06 2017 " "Processing ended: Mon Nov 06 16:49:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510015746297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510015746297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510015746297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510015746297 ""}
