Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug  7 17:44:06 2025
| Host         : DESKTOP-JEAGE0T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |              51 |           14 |
| No           | Yes                   | No                     |              59 |           16 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   | db_hour/btn_sync_i_1_n_0     |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | db_min/btn_sync_i_1__0_n_0   |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | clock_inst/hours_reg[5]_0[0] | rst_IBUF                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | animator/pos__0              | rst_IBUF                  |                1 |              4 |         4.00 |
|  clkdiv_inst/CLK | clock_inst/hours[5]_i_1_n_0  | rst_IBUF                  |                2 |              6 |         3.00 |
|  clkdiv_inst/CLK | db_min/E[0]                  | rst_IBUF                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG   |                              | led_ctrl/pwm_reg_reg[3]_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   |                              |                           |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG   |                              | db_hour/cnt[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG   |                              | db_min/cnt[0]_i_1__0_n_0  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG   |                              | display_inst/refresh_tick |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG   |                              | rst_IBUF                  |               14 |             51 |         3.64 |
+------------------+------------------------------+---------------------------+------------------+----------------+--------------+


