#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Mar 31 11:20:35 2023
# Process ID: 22816
# Current directory: C:/Vivado/SoC_2023/SoC_PE/ip_repo/SoC_FSM_ROM_Neopixel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24196 C:\Vivado\SoC_2023\SoC_PE\ip_repo\SoC_FSM_ROM_Neopixel\RGBVivado.xpr
# Log file: C:/Vivado/SoC_2023/SoC_PE/ip_repo/SoC_FSM_ROM_Neopixel/vivado.log
# Journal file: C:/Vivado/SoC_2023/SoC_PE/ip_repo/SoC_FSM_ROM_Neopixel\vivado.jou
# Running On: LaptopBo, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 16915 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/SoC_2023/SoC_PE/ip_repo/SoC_FSM_ROM_Neopixel/RGBVivado.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Vivado/SoC_2023/SoC_PE/ip_repo/SoC_FSM_ROM_Neopixel/RGBVivado.srcs/sources_1/bd/design_1/design_1.bd}
z2:part0:1.0 [current_project]
current_project RGBVivado
current_project Vraag1_Neo
set_property target_language VHDL [current_project]
current_project RGBVivado
current_project Vraag1_Neo
current_project RGBVivado
current_project Vraag1_Neo
current_project RGBVivado
close_project
create_bd_design "design_1"
update_compile_order -fileset sources_1
file mkdir C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/new
close [ open C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/new/NeoPixel.vhd w ]
add_files C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/new/NeoPixel.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference NeoPixel NeoPixel_0
open_bd_design {C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells NeoPixel_0]
create_bd_cell -type module -reference NeoPixel NeoPixel_0
open_bd_design {C:/Vivado/SoC_2023/PE/Vraag1_Neo/Vraag1_Neo.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins NeoPixel_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
endgroup
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_nets sys_clock_1] [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_ports sys_clock]
set_property location {1.5 184 91} [get_bd_cells NeoPixel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {24} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins NeoPixel_0/clk]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
set_property location {2.5 571 -121} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 45 60} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins NeoPixel_0/d_out]
endgroup
set_property location {3.5 615 87} [get_bd_cells blk_mem_gen_0]
set_property location {2 606 138} [get_bd_cells blk_mem_gen_0]
set_property location {2 606 115} [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins NeoPixel_0/addr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 70 97} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.USE_LOCKED {false}] [get_bd_cells clk_wiz_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins NeoPixel_0/clk]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins NeoPixel_0/value]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
delete_bd_objs [get_bd_nets NeoPixel_0_addr] [get_bd_nets NeoPixel_0_d_out] [get_bd_nets blk_mem_gen_0_douta] [get_bd_nets clk_in1_0_1] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_clk_out2]
delete_bd_objs [get_bd_ports clk_in1_0] [get_bd_ports d_out_0]
delete_bd_objs [get_bd_cells clk_wiz_0] [get_bd_cells NeoPixel_0] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_cells xlconcat_0]
open_project C:/Vivado/SoC_2023/PE/Vraag1/Vraag1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Vivado/SoC_2023/PE/Vraag1/Vraag1.srcs/sources_1/bd/design_1/design_1.bd}
current_project Vraag1_Neo
save_bd_design
close_project
