Analysis & Synthesis report for MP
Mon Dec 07 09:21:25 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Dec 07 09:21:25 2020           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; MP                                          ;
; Top-level Entity Name       ; MP                                          ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MP                 ; MP                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Dec 07 09:21:17 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MP -c MP
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mp.v
    Info (12023): Found entity 1: MP File: C:/Users/jjaa7/Desktop/MP/MP.v Line: 1
Warning (12019): Can't analyze file -- file gates.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu32 File: C:/Users/jjaa7/Desktop/MP/ALU.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file mul.v
    Info (12023): Found entity 1: MUL File: C:/Users/jjaa7/Desktop/MP/MUL.v Line: 1
    Info (12023): Found entity 2: MUL_NS File: C:/Users/jjaa7/Desktop/MP/MUL.v Line: 27
    Info (12023): Found entity 3: MUL_OUT File: C:/Users/jjaa7/Desktop/MP/MUL.v Line: 127
Info (12021): Found 18 design units, including 18 entities, in source file rf.v
    Info (12023): Found entity 1: Register_file_10_D File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 2
    Info (12023): Found entity 2: _16_to_10_decoder_D File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 19
    Info (12023): Found entity 3: write_operation_10_D File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 40
    Info (12023): Found entity 4: _10_to_1_MUX_D File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 61
    Info (12023): Found entity 5: read_operation_10_D File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 84
    Info (12023): Found entity 6: Register_file_10_I File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 95
    Info (12023): Found entity 7: _16_to_10_decoder_I File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 112
    Info (12023): Found entity 8: write_operation_10_I File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 133
    Info (12023): Found entity 9: _10_to_1_MUX_I File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 155
    Info (12023): Found entity 10: read_operation_10_I File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 178
    Info (12023): Found entity 11: Register_file_3 File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 188
    Info (12023): Found entity 12: write_operation_3 File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 206
    Info (12023): Found entity 13: read_operation_3 File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 209
    Info (12023): Found entity 14: _dff_r_en File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 213
    Info (12023): Found entity 15: register8_r_en File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 224
    Info (12023): Found entity 16: register64_r_en File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 239
    Info (12023): Found entity 17: register64_10 File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 254
    Info (12023): Found entity 18: register64_3 File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 274
Warning (10236): Verilog HDL Implicit Net warning at MP.v(20): created implicit net for "ALU_result" File: C:/Users/jjaa7/Desktop/MP/MP.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at MP.v(20): created implicit net for "MUL_result" File: C:/Users/jjaa7/Desktop/MP/MP.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(16): created implicit net for "ALU_result" File: C:/Users/jjaa7/Desktop/MP/ALU.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at RF.v(15): created implicit net for "rAddr" File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at RF.v(47): created implicit net for "Addr" File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at RF.v(108): created implicit net for "rAddr" File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 108
Warning (10236): Verilog HDL Implicit Net warning at RF.v(201): created implicit net for "rAddr" File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 201
Error (10161): Verilog HDL error at RF.v(40): object "wData" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 40
Error (10161): Verilog HDL error at RF.v(40): object "rData" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 40
Error (10206): Verilog HDL Module Declaration error at RF.v(43): top module port "to_reg" is not found in the port list File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 43
Error (10161): Verilog HDL error at RF.v(15): object "from_reg8" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 15
Error (10161): Verilog HDL error at RF.v(15): object "from_reg9" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 15
Error (10161): Verilog HDL error at RF.v(133): object "S_addr" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 133
Error (10161): Verilog HDL error at RF.v(133): object "wData" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 133
Error (10161): Verilog HDL error at RF.v(133): object "rData" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 133
Error (10206): Verilog HDL Module Declaration error at RF.v(135): top module port "Addr" is not found in the port list File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 135
Error (10206): Verilog HDL Module Declaration error at RF.v(136): top module port "to_reg" is not found in the port list File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 136
Error (10161): Verilog HDL error at RF.v(108): object "from_reg8" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 108
Error (10161): Verilog HDL error at RF.v(108): object "from_reg9" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/jjaa7/Desktop/MP/RF.v Line: 108
Info (144001): Generated suppressed messages file C:/Users/jjaa7/Desktop/MP/output_files/MP.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 8 warnings
    Error: Peak virtual memory: 4953 megabytes
    Error: Processing ended: Mon Dec 07 09:21:25 2020
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jjaa7/Desktop/MP/output_files/MP.map.smsg.


