sourcing C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.7\Synplify
Hostname:    DESKTOP-B8QPEOE
Date:        Fri Nov 11 11:40:53 2016
Version:     J-2015.03M-SP1-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr"

Running: synthesis in foreground



Running Top_syn|synthesis


Running: compile (Compile) on Top_syn|synthesis


Running: compile_flow (Compile Process) on Top_syn|synthesis


Running: compiler (Compile Input) on Top_syn|synthesis

Copied C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_comp.srs to C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on Top_syn|synthesis

Copied C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_comp.srs to C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_mult.srs to C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srs

Complete: Compile Process on Top_syn|synthesis


Running: premap (Pre-mapping) on Top_syn|synthesis

Copied C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.sap to C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_s.sap


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on Top_syn|synthesis


Running: map (Map) on Top_syn|synthesis


Running: fpga_mapper (Map & Optimize) on Top_syn|synthesis

Copied C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_m.srm to C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:05s

Complete: Map on Top_syn|synthesis

Complete: Logic Synthesis on Top_syn|synthesis

TCL script complete: "Top_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

