$date
	Fri Sep 23 04:30:22 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( nadd0 $end
$var wire 1 ) nadd1 $end
$var wire 1 * out0 $end
$var wire 1 + out1 $end
$var wire 1 , out2 $end
$var wire 1 - out3 $end
$var reg 1 . addr0 $end
$var reg 1 / addr1 $end
$var reg 1 0 enable $end
$scope module decoder $end
$var wire 1 1 address0 $end
$var wire 1 2 address1 $end
$var wire 1 3 enable $end
$var wire 1 ( nadd0 $end
$var wire 1 ) nadd1 $end
$var wire 1 * out0 $end
$var wire 1 + out1 $end
$var wire 1 , out2 $end
$var wire 1 - out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
0/
0.
z-
z,
z+
z*
z)
z(
x'
x&
x%
x$
z#
z"
z!
$end
#50000
0-
0,
0+
0*
1(
1)
#1000000
1.
11
#1050000
0(
#2000000
1/
12
0.
01
#2050000
0)
1(
#3000000
1.
11
#3050000
0(
#4000000
0/
02
0.
01
10
13
#4050000
1)
1(
#4100000
1*
#5000000
1.
11
#5050000
0(
1+
#5100000
0*
#6000000
1/
12
0.
01
#6050000
0)
1(
0+
#6100000
1,
#7000000
1.
11
#7050000
0(
1-
#7100000
0,
#8000000
