// Seed: 3155670505
module module_0;
  assign id_1[1] = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    input tri1 id_5,
    output tri1 id_6
);
  always id_4 = #1 id_0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd94,
    parameter id_5 = 32'd4
) (
    input  uwire id_0,
    output wor   id_1,
    output uwire id_2
);
  defparam id_4.id_5 = 1;
  module_0 modCall_1 ();
endmodule
