#-- Synplicity, Inc.
#-- Version 9.6.1
#-- Project file D:\projects\AudioMixer\FPGA_CODE\FPGA_CODE\AudioMixer\run_options.txt
#-- Written on Sun Jan 10 14:59:45 2010


#add_file options
add_file -verilog "D:/Program Files/Synplicity/fpga_961/bin/../lib/xilinx/unisim.v"
add_file -verilog "../src/adder16.v"
add_file -verilog "../src/adder16_8.v"
add_file -verilog "../src/mul_gain.v"
add_file -verilog "../src/ws_bck_gen.v"
add_file -verilog "../src/cmd_decoder.v"
add_file -verilog "../src/channel_tx.v"
add_file -verilog "../src/channel_rx.v"
add_file -verilog "./clk_gen.v"
add_file -verilog "../src/top.v"
add_file -constraint "D:/projects/AudioMixer/FPGA_CODE/FPGA_CODE/AudioMixer/top.sdc"


#implementation: "AudioMixer"
impl -add AudioMixer -type fpga

#device options
set_option -technology SPARTAN3A
set_option -part XC3S50A
set_option -package VQ100
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -default_enum_encoding default
set_option -resource_sharing 1
set_option -use_fsm_explorer 0
set_option -top_module "top"

#map options
set_option -frequency auto
set_option -vendor_xcompatible_mode 0
set_option -vendor_xcompatible_mode 0
set_option -run_prop_extract 1
set_option -fanout_limit 100
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -verification_mode 0
set_option -no_sequential_opt 0


#sequential_optimizations options
set_option -symbolic_fsm_compiler 1

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./top.edn"

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 0
set_option -num_startend_points 0
set_option -compiler_compatible 1
impl -active "AudioMixer"
