{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496760380440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496760380444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 16:46:20 2017 " "Processing started: Tue Jun 06 16:46:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496760380444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760380444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760380444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496760380847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496760380847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TRANSMITTER-RS232_RS232_TRANSMITTER " "Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_TRANSMITTER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392746 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TRANSMITTER " "Found entity 1: RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_TRANSMITTER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_standard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH " "Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_STANDARD_INTERFACE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392751 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_STANDARD_INTERFACE " "Found entity 1: RS232_STANDARD_INTERFACE" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_STANDARD_INTERFACE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RECEIVER-RS232_RECEIVER_ARCH " "Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH" {  } { { "RS232_RECEIVER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_RECEIVER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392755 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RECEIVER " "Found entity 1: RS232_RECEIVER" {  } { { "RS232_RECEIVER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_RECEIVER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_MEMORY-RS232_MEMORY_ARCH " "Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH" {  } { { "RS232_MEMORY.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_MEMORY.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392761 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_MEMORY " "Found entity 1: RS232_MEMORY" {  } { { "RS232_MEMORY.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_MEMORY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE_PKG " "Found design unit 1: RS232_INTERFACE_PKG" {  } { { "RS232_INTERFACE_PKG.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_INTERFACE_PKG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE-RS232_INTERFACE_ARCH " "Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH" {  } { { "RS232_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_INTERFACE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392769 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_INTERFACE " "Found entity 1: RS232_INTERFACE" {  } { { "RS232_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_INTERFACE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-FPGA_ARCH " "Found design unit 1: FPGA-FPGA_ARCH" {  } { { "FPGA.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/FPGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392773 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/FPGA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLE-EXAMPLE_ARCH " "Found design unit 1: EXAMPLE-EXAMPLE_ARCH" {  } { { "EXAMPLE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/EXAMPLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392777 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLE " "Found entity 1: EXAMPLE" {  } { { "EXAMPLE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/EXAMPLE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file command_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMMAND_CONTROL-COMMAND_CONTROL_ARCH " "Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH" {  } { { "COMMAND_CONTROL.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/COMMAND_CONTROL.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392785 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMMAND_CONTROL " "Found entity 1: COMMAND_CONTROL" {  } { { "COMMAND_CONTROL.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/COMMAND_CONTROL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINTOASCII-BINTOASCII_ARCH " "Found design unit 1: BINTOASCII-BINTOASCII_ARCH" {  } { { "BINTOASCII.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/BINTOASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392789 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINTOASCII " "Found entity 1: BINTOASCII" {  } { { "BINTOASCII.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/BINTOASCII.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asciitobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCIITOBIN-ASCIITOBIN_ARCH " "Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH" {  } { { "ASCIITOBIN.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ASCIITOBIN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCIITOBIN " "Found entity 1: ASCIITOBIN" {  } { { "ASCIITOBIN.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ASCIITOBIN.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/acorn_coprocesor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acorn/acorn_coprocesor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 acorn_coprocesor " "Found entity 1: acorn_coprocesor" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/acorn_coprocesor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state-A1 " "Found design unit 1: state-A1" {  } { { "ACORN/state.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/state.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392801 ""} { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "ACORN/state.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/fbk128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/fbk128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FBK128-A1 " "Found design unit 1: FBK128-A1" {  } { { "ACORN/FBK128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/FBK128.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392805 ""} { "Info" "ISGN_ENTITY_NAME" "1 FBK128 " "Found entity 1: FBK128" {  } { { "ACORN/FBK128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/FBK128.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/ksg128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/ksg128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KSG128-A1 " "Found design unit 1: KSG128-A1" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392810 ""} { "Info" "ISGN_ENTITY_NAME" "1 KSG128 " "Found entity 1: KSG128" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-A1 " "Found design unit 1: memory-A1" {  } { { "ACORN/memory.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392814 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "ACORN/memory.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-A1 " "Found design unit 1: controller-A1" {  } { { "ACORN/controller.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392818 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "ACORN/controller.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m-A1 " "Found design unit 1: m-A1" {  } { { "ACORN/m.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/m.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392822 ""} { "Info" "ISGN_ENTITY_NAME" "1 m " "Found entity 1: m" {  } { { "ACORN/m.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/m.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/status_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/status_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_multiplexer-A1 " "Found design unit 1: status_multiplexer-A1" {  } { { "ACORN/status_multiplexer.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/status_multiplexer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392828 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_multiplexer " "Found entity 1: status_multiplexer" {  } { { "ACORN/status_multiplexer.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/status_multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/token_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/token_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 token_checker-A1 " "Found design unit 1: token_checker-A1" {  } { { "ACORN/token_checker.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/token_checker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392833 ""} { "Info" "ISGN_ENTITY_NAME" "1 token_checker " "Found entity 1: token_checker" {  } { { "ACORN/token_checker.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/token_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/add_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-A1 " "Found design unit 1: add_one-A1" {  } { { "ACORN/add_one.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/add_one.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392837 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Found entity 1: add_one" {  } { { "ACORN/add_one.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/add_one.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760392837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760392837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KSG128 " "Elaborating entity \"KSG128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496760392999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496760393914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496760394613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496760394613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "123 " "Design contains 123 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[44\] " "No output dependent on input pin \"S\[44\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[45\] " "No output dependent on input pin \"S\[45\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[46\] " "No output dependent on input pin \"S\[46\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[47\] " "No output dependent on input pin \"S\[47\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[48\] " "No output dependent on input pin \"S\[48\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[49\] " "No output dependent on input pin \"S\[49\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[50\] " "No output dependent on input pin \"S\[50\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[51\] " "No output dependent on input pin \"S\[51\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[52\] " "No output dependent on input pin \"S\[52\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[53\] " "No output dependent on input pin \"S\[53\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[54\] " "No output dependent on input pin \"S\[54\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[55\] " "No output dependent on input pin \"S\[55\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[56\] " "No output dependent on input pin \"S\[56\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[57\] " "No output dependent on input pin \"S\[57\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[58\] " "No output dependent on input pin \"S\[58\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[59\] " "No output dependent on input pin \"S\[59\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[60\] " "No output dependent on input pin \"S\[60\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[98\] " "No output dependent on input pin \"S\[98\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[98]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[99\] " "No output dependent on input pin \"S\[99\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[99]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[100\] " "No output dependent on input pin \"S\[100\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[100]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[101\] " "No output dependent on input pin \"S\[101\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[101]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[102\] " "No output dependent on input pin \"S\[102\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[102]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[103\] " "No output dependent on input pin \"S\[103\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[103]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[104\] " "No output dependent on input pin \"S\[104\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[104]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[105\] " "No output dependent on input pin \"S\[105\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[105]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[106\] " "No output dependent on input pin \"S\[106\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[106]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[107\] " "No output dependent on input pin \"S\[107\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[107]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[108\] " "No output dependent on input pin \"S\[108\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[108]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[109\] " "No output dependent on input pin \"S\[109\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[109]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[110\] " "No output dependent on input pin \"S\[110\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[110]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[143\] " "No output dependent on input pin \"S\[143\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[143]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[144\] " "No output dependent on input pin \"S\[144\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[144]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[145\] " "No output dependent on input pin \"S\[145\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[145]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[146\] " "No output dependent on input pin \"S\[146\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[146]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[147\] " "No output dependent on input pin \"S\[147\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[147]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[148\] " "No output dependent on input pin \"S\[148\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[148]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[149\] " "No output dependent on input pin \"S\[149\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[149]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[150\] " "No output dependent on input pin \"S\[150\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[150]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[151\] " "No output dependent on input pin \"S\[151\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[151]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[152\] " "No output dependent on input pin \"S\[152\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[152]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[153\] " "No output dependent on input pin \"S\[153\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[153]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[186\] " "No output dependent on input pin \"S\[186\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[186]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[187\] " "No output dependent on input pin \"S\[187\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[187]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[188\] " "No output dependent on input pin \"S\[188\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[188]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[189\] " "No output dependent on input pin \"S\[189\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[189]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[190\] " "No output dependent on input pin \"S\[190\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[190]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[191\] " "No output dependent on input pin \"S\[191\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[191]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[192\] " "No output dependent on input pin \"S\[192\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[192]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[193\] " "No output dependent on input pin \"S\[193\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[193]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[194\] " "No output dependent on input pin \"S\[194\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[194]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[195\] " "No output dependent on input pin \"S\[195\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[195]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[196\] " "No output dependent on input pin \"S\[196\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[196]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[197\] " "No output dependent on input pin \"S\[197\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[197]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[198\] " "No output dependent on input pin \"S\[198\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[198]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[199\] " "No output dependent on input pin \"S\[199\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[199]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[200\] " "No output dependent on input pin \"S\[200\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[200]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[201\] " "No output dependent on input pin \"S\[201\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[201]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[202\] " "No output dependent on input pin \"S\[202\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[202]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[203\] " "No output dependent on input pin \"S\[203\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[203]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[204\] " "No output dependent on input pin \"S\[204\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[204]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[205\] " "No output dependent on input pin \"S\[205\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[205]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[206\] " "No output dependent on input pin \"S\[206\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[206]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[207\] " "No output dependent on input pin \"S\[207\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[207]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[208\] " "No output dependent on input pin \"S\[208\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[208]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[209\] " "No output dependent on input pin \"S\[209\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[209]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[210\] " "No output dependent on input pin \"S\[210\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[210]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[211\] " "No output dependent on input pin \"S\[211\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[211]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[212\] " "No output dependent on input pin \"S\[212\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[212]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[213\] " "No output dependent on input pin \"S\[213\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[213]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[214\] " "No output dependent on input pin \"S\[214\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[214]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[215\] " "No output dependent on input pin \"S\[215\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[215]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[216\] " "No output dependent on input pin \"S\[216\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[216]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[217\] " "No output dependent on input pin \"S\[217\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[217]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[218\] " "No output dependent on input pin \"S\[218\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[218]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[219\] " "No output dependent on input pin \"S\[219\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[219]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[220\] " "No output dependent on input pin \"S\[220\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[220]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[221\] " "No output dependent on input pin \"S\[221\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[221]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[222\] " "No output dependent on input pin \"S\[222\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[222]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[223\] " "No output dependent on input pin \"S\[223\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[223]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[224\] " "No output dependent on input pin \"S\[224\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[224]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[225\] " "No output dependent on input pin \"S\[225\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[225]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[226\] " "No output dependent on input pin \"S\[226\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[226]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[227\] " "No output dependent on input pin \"S\[227\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[227]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[228\] " "No output dependent on input pin \"S\[228\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[228]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[229\] " "No output dependent on input pin \"S\[229\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[229]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[267\] " "No output dependent on input pin \"S\[267\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[267]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[268\] " "No output dependent on input pin \"S\[268\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[268]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[269\] " "No output dependent on input pin \"S\[269\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[269]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[270\] " "No output dependent on input pin \"S\[270\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[270]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[271\] " "No output dependent on input pin \"S\[271\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[271]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[272\] " "No output dependent on input pin \"S\[272\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[272]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[273\] " "No output dependent on input pin \"S\[273\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[273]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[274\] " "No output dependent on input pin \"S\[274\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[274]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[275\] " "No output dependent on input pin \"S\[275\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[275]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[276\] " "No output dependent on input pin \"S\[276\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[276]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[277\] " "No output dependent on input pin \"S\[277\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[277]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[278\] " "No output dependent on input pin \"S\[278\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[278]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[279\] " "No output dependent on input pin \"S\[279\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[279]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[280\] " "No output dependent on input pin \"S\[280\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[280]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[281\] " "No output dependent on input pin \"S\[281\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[281]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[282\] " "No output dependent on input pin \"S\[282\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[282]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[283\] " "No output dependent on input pin \"S\[283\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[283]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[284\] " "No output dependent on input pin \"S\[284\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[284]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[285\] " "No output dependent on input pin \"S\[285\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[285]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[286\] " "No output dependent on input pin \"S\[286\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[286]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[287\] " "No output dependent on input pin \"S\[287\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[287]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[288\] " "No output dependent on input pin \"S\[288\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[288]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[289\] " "No output dependent on input pin \"S\[289\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[289]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[290\] " "No output dependent on input pin \"S\[290\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[290]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[291\] " "No output dependent on input pin \"S\[291\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[291]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[292\] " "No output dependent on input pin \"S\[292\]\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496760394748 "|KSG128|S[292]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496760394748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "293 " "Implemented 293 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496760394753 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496760394753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496760394753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496760394753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496760394806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 16:46:34 2017 " "Processing ended: Tue Jun 06 16:46:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496760394806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496760394806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496760394806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760394806 ""}
