
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 1)  (88 529)  (88 529)  routing T_2_33.span4_horz_r_0 <X> T_2_33.lc_trk_g0_0
 (5 1)  (89 529)  (89 529)  routing T_2_33.span4_horz_r_0 <X> T_2_33.lc_trk_g0_0
 (7 1)  (91 529)  (91 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_vert_16 <X> T_3_33.lc_trk_g0_0
 (6 1)  (144 529)  (144 529)  routing T_3_33.span4_vert_16 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (4 8)  (142 536)  (142 536)  routing T_3_33.span4_vert_32 <X> T_3_33.lc_trk_g1_0
 (5 9)  (143 537)  (143 537)  routing T_3_33.span4_vert_32 <X> T_3_33.lc_trk_g1_0
 (6 9)  (144 537)  (144 537)  routing T_3_33.span4_vert_32 <X> T_3_33.lc_trk_g1_0
 (7 9)  (145 537)  (145 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_0 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (5 14)  (197 543)  (197 543)  routing T_4_33.span4_horz_r_7 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (200 542)  (200 542)  routing T_4_33.span4_horz_r_7 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span4_vert_27 <X> T_5_33.lc_trk_g1_3
 (6 10)  (252 539)  (252 539)  routing T_5_33.span4_vert_27 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_27 lc_trk_g1_3
 (8 11)  (254 538)  (254 538)  routing T_5_33.span4_vert_27 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_horz_r_0 <X> T_6_33.span4_horz_l_12


IO_Tile_7_33

 (11 12)  (375 540)  (375 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (12 12)  (376 540)  (376 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (17 14)  (401 543)  (401 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (12 4)  (472 532)  (472 532)  routing T_9_33.lc_trk_g1_1 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (6 8)  (456 536)  (456 536)  routing T_9_33.span4_vert_1 <X> T_9_33.lc_trk_g1_1
 (7 8)  (457 536)  (457 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (458 536)  (458 536)  routing T_9_33.span4_vert_1 <X> T_9_33.lc_trk_g1_1


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_4 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (527 539)  (527 539)  routing T_10_33.lc_trk_g1_4 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (509 541)  (509 541)  routing T_10_33.span4_vert_20 <X> T_10_33.lc_trk_g1_4
 (6 13)  (510 541)  (510 541)  routing T_10_33.span4_vert_20 <X> T_10_33.lc_trk_g1_4
 (7 13)  (511 541)  (511 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (5 0)  (563 528)  (563 528)  routing T_11_33.span4_vert_17 <X> T_11_33.lc_trk_g0_1
 (6 0)  (564 528)  (564 528)  routing T_11_33.span4_vert_17 <X> T_11_33.lc_trk_g0_1
 (7 0)  (565 528)  (565 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (4 2)  (562 531)  (562 531)  routing T_11_33.logic_op_bot_2 <X> T_11_33.lc_trk_g0_2
 (4 3)  (562 530)  (562 530)  routing T_11_33.logic_op_bot_2 <X> T_11_33.lc_trk_g0_2
 (7 3)  (565 530)  (565 530)  Enable bit of Mux _local_links/g0_mux_2 => logic_op_bot_2 lc_trk_g0_2
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (12 5)  (580 533)  (580 533)  routing T_11_33.lc_trk_g0_2 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (13 7)  (909 534)  (909 534)  routing T_17_33.span4_vert_37 <X> T_17_33.span4_horz_r_2


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 6)  (1000 535)  (1000 535)  routing T_19_33.span4_vert_15 <X> T_19_33.lc_trk_g0_7
 (7 6)  (1001 535)  (1001 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1002 535)  (1002 535)  routing T_19_33.span4_vert_15 <X> T_19_33.lc_trk_g0_7
 (8 7)  (1002 534)  (1002 534)  routing T_19_33.span4_vert_15 <X> T_19_33.lc_trk_g0_7
 (13 7)  (1017 534)  (1017 534)  routing T_19_33.span4_vert_37 <X> T_19_33.span4_horz_r_2
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => logic_op_bnl_3 lc_trk_g1_3
 (8 10)  (1056 539)  (1056 539)  routing T_20_33.logic_op_bnl_3 <X> T_20_33.lc_trk_g1_3
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_23_33

 (14 7)  (1234 534)  (1234 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_horz_r_2


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (4 14)  (1364 543)  (1364 543)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g1_6
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit
 (5 15)  (1365 542)  (1365 542)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 10)  (1419 539)  (1419 539)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3
 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1422 539)  (1422 539)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3
 (8 11)  (1422 538)  (1422 538)  routing T_27_33.span4_vert_43 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_vert_33 <X> T_28_33.lc_trk_g0_1
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_33 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span4_vert_33 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (6 13)  (1528 541)  (1528 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_vert_28 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_vert_28 <X> T_30_33.lc_trk_g1_4
 (6 13)  (1582 541)  (1582 541)  routing T_30_33.span4_vert_28 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (6 4)  (1636 532)  (1636 532)  routing T_31_33.span12_vert_21 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (8 5)  (1638 533)  (1638 533)  routing T_31_33.span12_vert_21 <X> T_31_33.lc_trk_g0_5
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_10_32

 (26 2)  (518 514)  (518 514)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_1/in_0
 (32 2)  (524 514)  (524 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 514)  (525 514)  routing T_10_32.lc_trk_g2_2 <X> T_10_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 514)  (528 514)  LC_1 Logic Functioning bit
 (38 2)  (530 514)  (530 514)  LC_1 Logic Functioning bit
 (47 2)  (539 514)  (539 514)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (520 515)  (520 515)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 515)  (521 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 515)  (523 515)  routing T_10_32.lc_trk_g2_2 <X> T_10_32.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 515)  (529 515)  LC_1 Logic Functioning bit
 (39 3)  (531 515)  (531 515)  LC_1 Logic Functioning bit
 (21 4)  (513 516)  (513 516)  routing T_10_32.sp4_v_b_11 <X> T_10_32.lc_trk_g1_3
 (22 4)  (514 516)  (514 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 516)  (515 516)  routing T_10_32.sp4_v_b_11 <X> T_10_32.lc_trk_g1_3
 (28 4)  (520 516)  (520 516)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 516)  (521 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 516)  (522 516)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 516)  (524 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 516)  (525 516)  routing T_10_32.lc_trk_g3_0 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 516)  (526 516)  routing T_10_32.lc_trk_g3_0 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 516)  (528 516)  LC_2 Logic Functioning bit
 (38 4)  (530 516)  (530 516)  LC_2 Logic Functioning bit
 (46 4)  (538 516)  (538 516)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (513 517)  (513 517)  routing T_10_32.sp4_v_b_11 <X> T_10_32.lc_trk_g1_3
 (36 5)  (528 517)  (528 517)  LC_2 Logic Functioning bit
 (38 5)  (530 517)  (530 517)  LC_2 Logic Functioning bit
 (25 8)  (517 520)  (517 520)  routing T_10_32.sp4_v_t_23 <X> T_10_32.lc_trk_g2_2
 (19 9)  (511 521)  (511 521)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (514 521)  (514 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 521)  (515 521)  routing T_10_32.sp4_v_t_23 <X> T_10_32.lc_trk_g2_2
 (25 9)  (517 521)  (517 521)  routing T_10_32.sp4_v_t_23 <X> T_10_32.lc_trk_g2_2
 (16 10)  (508 522)  (508 522)  routing T_10_32.sp12_v_t_10 <X> T_10_32.lc_trk_g2_5
 (17 10)  (509 522)  (509 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (14 12)  (506 524)  (506 524)  routing T_10_32.sp4_v_b_24 <X> T_10_32.lc_trk_g3_0
 (31 12)  (523 524)  (523 524)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 524)  (524 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 524)  (525 524)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 524)  (529 524)  LC_6 Logic Functioning bit
 (39 12)  (531 524)  (531 524)  LC_6 Logic Functioning bit
 (16 13)  (508 525)  (508 525)  routing T_10_32.sp4_v_b_24 <X> T_10_32.lc_trk_g3_0
 (17 13)  (509 525)  (509 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (518 525)  (518 525)  routing T_10_32.lc_trk_g1_3 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 525)  (519 525)  routing T_10_32.lc_trk_g1_3 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 525)  (521 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 525)  (528 525)  LC_6 Logic Functioning bit
 (38 13)  (530 525)  (530 525)  LC_6 Logic Functioning bit
 (48 13)  (540 525)  (540 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_11_32

 (26 4)  (572 516)  (572 516)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (31 4)  (577 516)  (577 516)  routing T_11_32.lc_trk_g3_6 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 516)  (578 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 516)  (579 516)  routing T_11_32.lc_trk_g3_6 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 516)  (580 516)  routing T_11_32.lc_trk_g3_6 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (41 4)  (587 516)  (587 516)  LC_2 Logic Functioning bit
 (43 4)  (589 516)  (589 516)  LC_2 Logic Functioning bit
 (26 5)  (572 517)  (572 517)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 517)  (574 517)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 517)  (575 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 517)  (577 517)  routing T_11_32.lc_trk_g3_6 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 517)  (586 517)  LC_2 Logic Functioning bit
 (42 5)  (588 517)  (588 517)  LC_2 Logic Functioning bit
 (22 11)  (568 523)  (568 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (25 14)  (571 526)  (571 526)  routing T_11_32.sp12_v_b_6 <X> T_11_32.lc_trk_g3_6
 (22 15)  (568 527)  (568 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (570 527)  (570 527)  routing T_11_32.sp12_v_b_6 <X> T_11_32.lc_trk_g3_6
 (25 15)  (571 527)  (571 527)  routing T_11_32.sp12_v_b_6 <X> T_11_32.lc_trk_g3_6


LogicTile_12_32

 (25 2)  (625 514)  (625 514)  routing T_12_32.sp4_v_t_3 <X> T_12_32.lc_trk_g0_6
 (22 3)  (622 515)  (622 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 515)  (623 515)  routing T_12_32.sp4_v_t_3 <X> T_12_32.lc_trk_g0_6
 (25 3)  (625 515)  (625 515)  routing T_12_32.sp4_v_t_3 <X> T_12_32.lc_trk_g0_6
 (26 4)  (626 516)  (626 516)  routing T_12_32.lc_trk_g0_6 <X> T_12_32.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 516)  (631 516)  routing T_12_32.lc_trk_g1_4 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 516)  (632 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 516)  (634 516)  routing T_12_32.lc_trk_g1_4 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 516)  (636 516)  LC_2 Logic Functioning bit
 (38 4)  (638 516)  (638 516)  LC_2 Logic Functioning bit
 (46 4)  (646 516)  (646 516)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (626 517)  (626 517)  routing T_12_32.lc_trk_g0_6 <X> T_12_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 517)  (629 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 517)  (637 517)  LC_2 Logic Functioning bit
 (39 5)  (639 517)  (639 517)  LC_2 Logic Functioning bit
 (14 7)  (614 519)  (614 519)  routing T_12_32.sp4_r_v_b_28 <X> T_12_32.lc_trk_g1_4
 (17 7)  (617 519)  (617 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4


LogicTile_13_32

 (5 0)  (659 512)  (659 512)  routing T_13_32.sp4_h_l_44 <X> T_13_32.sp4_h_r_0
 (4 1)  (658 513)  (658 513)  routing T_13_32.sp4_h_l_44 <X> T_13_32.sp4_h_r_0


LogicTile_15_32

 (5 0)  (767 512)  (767 512)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_h_r_0
 (4 1)  (766 513)  (766 513)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_h_r_0


LogicTile_17_32

 (5 3)  (879 515)  (879 515)  routing T_17_32.sp4_h_l_37 <X> T_17_32.sp4_v_t_37
 (3 13)  (877 525)  (877 525)  routing T_17_32.sp12_h_l_22 <X> T_17_32.sp12_h_r_1


LogicTile_19_32

 (5 3)  (987 515)  (987 515)  routing T_19_32.sp4_h_l_37 <X> T_19_32.sp4_v_t_37
 (36 6)  (1018 518)  (1018 518)  LC_3 Logic Functioning bit
 (37 6)  (1019 518)  (1019 518)  LC_3 Logic Functioning bit
 (38 6)  (1020 518)  (1020 518)  LC_3 Logic Functioning bit
 (39 6)  (1021 518)  (1021 518)  LC_3 Logic Functioning bit
 (40 6)  (1022 518)  (1022 518)  LC_3 Logic Functioning bit
 (41 6)  (1023 518)  (1023 518)  LC_3 Logic Functioning bit
 (42 6)  (1024 518)  (1024 518)  LC_3 Logic Functioning bit
 (43 6)  (1025 518)  (1025 518)  LC_3 Logic Functioning bit
 (47 6)  (1029 518)  (1029 518)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (1018 519)  (1018 519)  LC_3 Logic Functioning bit
 (37 7)  (1019 519)  (1019 519)  LC_3 Logic Functioning bit
 (38 7)  (1020 519)  (1020 519)  LC_3 Logic Functioning bit
 (39 7)  (1021 519)  (1021 519)  LC_3 Logic Functioning bit
 (40 7)  (1022 519)  (1022 519)  LC_3 Logic Functioning bit
 (41 7)  (1023 519)  (1023 519)  LC_3 Logic Functioning bit
 (42 7)  (1024 519)  (1024 519)  LC_3 Logic Functioning bit
 (43 7)  (1025 519)  (1025 519)  LC_3 Logic Functioning bit


LogicTile_24_32

 (2 6)  (1254 518)  (1254 518)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 9)  (1255 521)  (1255 521)  routing T_24_32.sp12_h_l_22 <X> T_24_32.sp12_v_b_1


LogicTile_27_32

 (5 11)  (1407 523)  (1407 523)  routing T_27_32.sp4_h_l_43 <X> T_27_32.sp4_v_t_43


LogicTile_3_31

 (11 10)  (137 506)  (137 506)  routing T_3_31.sp4_h_r_2 <X> T_3_31.sp4_v_t_45
 (13 10)  (139 506)  (139 506)  routing T_3_31.sp4_h_r_2 <X> T_3_31.sp4_v_t_45
 (12 11)  (138 507)  (138 507)  routing T_3_31.sp4_h_r_2 <X> T_3_31.sp4_v_t_45


LogicTile_5_31

 (4 6)  (238 502)  (238 502)  routing T_5_31.sp4_h_r_3 <X> T_5_31.sp4_v_t_38
 (5 7)  (239 503)  (239 503)  routing T_5_31.sp4_h_r_3 <X> T_5_31.sp4_v_t_38


LogicTile_6_31

 (22 4)  (310 500)  (310 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (311 500)  (311 500)  routing T_6_31.sp4_h_r_3 <X> T_6_31.lc_trk_g1_3
 (24 4)  (312 500)  (312 500)  routing T_6_31.sp4_h_r_3 <X> T_6_31.lc_trk_g1_3
 (21 5)  (309 501)  (309 501)  routing T_6_31.sp4_h_r_3 <X> T_6_31.lc_trk_g1_3
 (26 14)  (314 510)  (314 510)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 510)  (315 510)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 510)  (317 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (22 15)  (310 511)  (310 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 511)  (314 511)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 511)  (315 511)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 511)  (316 511)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 511)  (317 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 511)  (318 511)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 511)  (324 511)  LC_7 Logic Functioning bit
 (38 15)  (326 511)  (326 511)  LC_7 Logic Functioning bit
 (41 15)  (329 511)  (329 511)  LC_7 Logic Functioning bit
 (43 15)  (331 511)  (331 511)  LC_7 Logic Functioning bit
 (46 15)  (334 511)  (334 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_31

 (11 3)  (353 499)  (353 499)  routing T_7_31.sp4_h_r_6 <X> T_7_31.sp4_h_l_39
 (13 3)  (355 499)  (355 499)  routing T_7_31.sp4_h_r_6 <X> T_7_31.sp4_h_l_39
 (14 3)  (356 499)  (356 499)  routing T_7_31.sp4_r_v_b_28 <X> T_7_31.lc_trk_g0_4
 (17 3)  (359 499)  (359 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 5)  (357 501)  (357 501)  routing T_7_31.sp4_v_t_5 <X> T_7_31.lc_trk_g1_0
 (16 5)  (358 501)  (358 501)  routing T_7_31.sp4_v_t_5 <X> T_7_31.lc_trk_g1_0
 (17 5)  (359 501)  (359 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 6)  (373 502)  (373 502)  routing T_7_31.lc_trk_g0_4 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 502)  (374 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (379 502)  (379 502)  LC_3 Logic Functioning bit
 (39 6)  (381 502)  (381 502)  LC_3 Logic Functioning bit
 (27 7)  (369 503)  (369 503)  routing T_7_31.lc_trk_g1_0 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 503)  (371 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 503)  (378 503)  LC_3 Logic Functioning bit
 (38 7)  (380 503)  (380 503)  LC_3 Logic Functioning bit
 (46 7)  (388 503)  (388 503)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6


LogicTile_10_31

 (8 0)  (500 496)  (500 496)  routing T_10_31.sp4_v_b_7 <X> T_10_31.sp4_h_r_1
 (9 0)  (501 496)  (501 496)  routing T_10_31.sp4_v_b_7 <X> T_10_31.sp4_h_r_1
 (10 0)  (502 496)  (502 496)  routing T_10_31.sp4_v_b_7 <X> T_10_31.sp4_h_r_1
 (17 4)  (509 500)  (509 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (517 500)  (517 500)  routing T_10_31.sp4_v_b_10 <X> T_10_31.lc_trk_g1_2
 (32 4)  (524 500)  (524 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 500)  (526 500)  routing T_10_31.lc_trk_g1_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 500)  (528 500)  LC_2 Logic Functioning bit
 (38 4)  (530 500)  (530 500)  LC_2 Logic Functioning bit
 (22 5)  (514 501)  (514 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 501)  (515 501)  routing T_10_31.sp4_v_b_10 <X> T_10_31.lc_trk_g1_2
 (25 5)  (517 501)  (517 501)  routing T_10_31.sp4_v_b_10 <X> T_10_31.lc_trk_g1_2
 (27 5)  (519 501)  (519 501)  routing T_10_31.lc_trk_g3_1 <X> T_10_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 501)  (520 501)  routing T_10_31.lc_trk_g3_1 <X> T_10_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 501)  (521 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 501)  (523 501)  routing T_10_31.lc_trk_g1_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 501)  (529 501)  LC_2 Logic Functioning bit
 (39 5)  (531 501)  (531 501)  LC_2 Logic Functioning bit
 (46 5)  (538 501)  (538 501)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (4 7)  (496 503)  (496 503)  routing T_10_31.sp4_v_b_10 <X> T_10_31.sp4_h_l_38
 (17 8)  (509 504)  (509 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (32 8)  (524 504)  (524 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 504)  (526 504)  routing T_10_31.lc_trk_g1_2 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 504)  (528 504)  LC_4 Logic Functioning bit
 (38 8)  (530 504)  (530 504)  LC_4 Logic Functioning bit
 (27 9)  (519 505)  (519 505)  routing T_10_31.lc_trk_g1_1 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 505)  (521 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 505)  (523 505)  routing T_10_31.lc_trk_g1_2 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 505)  (529 505)  LC_4 Logic Functioning bit
 (39 9)  (531 505)  (531 505)  LC_4 Logic Functioning bit
 (53 9)  (545 505)  (545 505)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 12)  (500 508)  (500 508)  routing T_10_31.sp4_v_b_10 <X> T_10_31.sp4_h_r_10
 (9 12)  (501 508)  (501 508)  routing T_10_31.sp4_v_b_10 <X> T_10_31.sp4_h_r_10
 (15 12)  (507 508)  (507 508)  routing T_10_31.sp4_v_t_28 <X> T_10_31.lc_trk_g3_1
 (16 12)  (508 508)  (508 508)  routing T_10_31.sp4_v_t_28 <X> T_10_31.lc_trk_g3_1
 (17 12)  (509 508)  (509 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (519 508)  (519 508)  routing T_10_31.lc_trk_g1_2 <X> T_10_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 508)  (521 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 508)  (524 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 508)  (525 508)  routing T_10_31.lc_trk_g2_1 <X> T_10_31.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 508)  (533 508)  LC_6 Logic Functioning bit
 (43 12)  (535 508)  (535 508)  LC_6 Logic Functioning bit
 (51 12)  (543 508)  (543 508)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (522 509)  (522 509)  routing T_10_31.lc_trk_g1_2 <X> T_10_31.wire_logic_cluster/lc_6/in_1
 (41 13)  (533 509)  (533 509)  LC_6 Logic Functioning bit
 (43 13)  (535 509)  (535 509)  LC_6 Logic Functioning bit


LogicTile_11_31

 (14 2)  (560 498)  (560 498)  routing T_11_31.sp4_h_l_1 <X> T_11_31.lc_trk_g0_4
 (15 3)  (561 499)  (561 499)  routing T_11_31.sp4_h_l_1 <X> T_11_31.lc_trk_g0_4
 (16 3)  (562 499)  (562 499)  routing T_11_31.sp4_h_l_1 <X> T_11_31.lc_trk_g0_4
 (17 3)  (563 499)  (563 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 6)  (567 502)  (567 502)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (22 6)  (568 502)  (568 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 502)  (569 502)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (24 6)  (570 502)  (570 502)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (21 7)  (567 503)  (567 503)  routing T_11_31.sp4_h_l_10 <X> T_11_31.lc_trk_g1_7
 (27 14)  (573 510)  (573 510)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 510)  (575 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 510)  (576 510)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 510)  (577 510)  routing T_11_31.lc_trk_g0_4 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 510)  (578 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 510)  (582 510)  LC_7 Logic Functioning bit
 (38 14)  (584 510)  (584 510)  LC_7 Logic Functioning bit
 (47 14)  (593 510)  (593 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (576 511)  (576 511)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 511)  (582 511)  LC_7 Logic Functioning bit
 (38 15)  (584 511)  (584 511)  LC_7 Logic Functioning bit


LogicTile_12_31

 (32 2)  (632 498)  (632 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 498)  (633 498)  routing T_12_31.lc_trk_g2_2 <X> T_12_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 498)  (636 498)  LC_1 Logic Functioning bit
 (38 2)  (638 498)  (638 498)  LC_1 Logic Functioning bit
 (47 2)  (647 498)  (647 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (627 499)  (627 499)  routing T_12_31.lc_trk_g1_0 <X> T_12_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 499)  (629 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 499)  (631 499)  routing T_12_31.lc_trk_g2_2 <X> T_12_31.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 499)  (637 499)  LC_1 Logic Functioning bit
 (39 3)  (639 499)  (639 499)  LC_1 Logic Functioning bit
 (14 4)  (614 500)  (614 500)  routing T_12_31.sp4_v_b_8 <X> T_12_31.lc_trk_g1_0
 (14 5)  (614 501)  (614 501)  routing T_12_31.sp4_v_b_8 <X> T_12_31.lc_trk_g1_0
 (16 5)  (616 501)  (616 501)  routing T_12_31.sp4_v_b_8 <X> T_12_31.lc_trk_g1_0
 (17 5)  (617 501)  (617 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (25 8)  (625 504)  (625 504)  routing T_12_31.sp4_h_r_34 <X> T_12_31.lc_trk_g2_2
 (22 9)  (622 505)  (622 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 505)  (623 505)  routing T_12_31.sp4_h_r_34 <X> T_12_31.lc_trk_g2_2
 (24 9)  (624 505)  (624 505)  routing T_12_31.sp4_h_r_34 <X> T_12_31.lc_trk_g2_2


LogicTile_14_31

 (8 4)  (716 500)  (716 500)  routing T_14_31.sp4_h_l_41 <X> T_14_31.sp4_h_r_4


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_18_31

 (4 1)  (932 497)  (932 497)  routing T_18_31.sp4_h_l_41 <X> T_18_31.sp4_h_r_0
 (6 1)  (934 497)  (934 497)  routing T_18_31.sp4_h_l_41 <X> T_18_31.sp4_h_r_0


LogicTile_19_31

 (3 13)  (985 509)  (985 509)  routing T_19_31.sp12_h_l_22 <X> T_19_31.sp12_h_r_1


LogicTile_20_31

 (3 13)  (1039 509)  (1039 509)  routing T_20_31.sp12_h_l_22 <X> T_20_31.sp12_h_r_1


LogicTile_22_31

 (11 9)  (1155 505)  (1155 505)  routing T_22_31.sp4_h_l_37 <X> T_22_31.sp4_h_r_8
 (13 9)  (1157 505)  (1157 505)  routing T_22_31.sp4_h_l_37 <X> T_22_31.sp4_h_r_8


RAM_Tile_25_31

 (1 3)  (1307 499)  (1307 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_l_9 sp4_h_r_17


LogicTile_26_31

 (8 4)  (1356 500)  (1356 500)  routing T_26_31.sp4_h_l_45 <X> T_26_31.sp4_h_r_4
 (10 4)  (1358 500)  (1358 500)  routing T_26_31.sp4_h_l_45 <X> T_26_31.sp4_h_r_4
 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (6 14)  (1462 510)  (1462 510)  routing T_28_31.sp4_h_l_41 <X> T_28_31.sp4_v_t_44


LogicTile_29_31

 (10 7)  (1520 503)  (1520 503)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_41


LogicTile_30_31

 (8 7)  (1572 503)  (1572 503)  routing T_30_31.sp4_h_l_41 <X> T_30_31.sp4_v_t_41


LogicTile_31_31

 (3 15)  (1621 511)  (1621 511)  routing T_31_31.sp12_h_l_22 <X> T_31_31.sp12_v_t_22


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 486)  (13 486)  routing T_0_30.span4_horz_6 <X> T_0_30.lc_trk_g0_6
 (6 6)  (11 486)  (11 486)  routing T_0_30.span12_horz_15 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (6 7)  (11 487)  (11 487)  routing T_0_30.span4_horz_6 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (13 6)  (139 486)  (139 486)  routing T_3_30.sp4_h_r_5 <X> T_3_30.sp4_v_t_40
 (12 7)  (138 487)  (138 487)  routing T_3_30.sp4_h_r_5 <X> T_3_30.sp4_v_t_40


LogicTile_4_30

 (4 11)  (184 491)  (184 491)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_43
 (6 11)  (186 491)  (186 491)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_43


LogicTile_5_30

 (3 2)  (237 482)  (237 482)  routing T_5_30.sp12_h_r_0 <X> T_5_30.sp12_h_l_23
 (3 3)  (237 483)  (237 483)  routing T_5_30.sp12_h_r_0 <X> T_5_30.sp12_h_l_23


LogicTile_6_30

 (15 0)  (303 480)  (303 480)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (16 0)  (304 480)  (304 480)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (17 0)  (305 480)  (305 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (306 480)  (306 480)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (18 1)  (306 481)  (306 481)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (32 2)  (320 482)  (320 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 482)  (322 482)  routing T_6_30.lc_trk_g1_1 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 482)  (325 482)  LC_1 Logic Functioning bit
 (39 2)  (327 482)  (327 482)  LC_1 Logic Functioning bit
 (29 3)  (317 483)  (317 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 483)  (324 483)  LC_1 Logic Functioning bit
 (38 3)  (326 483)  (326 483)  LC_1 Logic Functioning bit
 (47 3)  (335 483)  (335 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 4)  (304 484)  (304 484)  routing T_6_30.sp12_h_l_14 <X> T_6_30.lc_trk_g1_1
 (17 4)  (305 484)  (305 484)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (306 485)  (306 485)  routing T_6_30.sp12_h_l_14 <X> T_6_30.lc_trk_g1_1


LogicTile_7_30

 (11 7)  (353 487)  (353 487)  routing T_7_30.sp4_h_r_5 <X> T_7_30.sp4_h_l_40
 (4 10)  (346 490)  (346 490)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_43
 (6 10)  (348 490)  (348 490)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_43
 (5 11)  (347 491)  (347 491)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_43


LogicTile_9_30

 (16 0)  (454 480)  (454 480)  routing T_9_30.sp4_v_b_9 <X> T_9_30.lc_trk_g0_1
 (17 0)  (455 480)  (455 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (456 480)  (456 480)  routing T_9_30.sp4_v_b_9 <X> T_9_30.lc_trk_g0_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (47 0)  (485 480)  (485 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (456 481)  (456 481)  routing T_9_30.sp4_v_b_9 <X> T_9_30.lc_trk_g0_1
 (27 1)  (465 481)  (465 481)  routing T_9_30.lc_trk_g1_1 <X> T_9_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 481)  (467 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 481)  (475 481)  LC_0 Logic Functioning bit
 (39 1)  (477 481)  (477 481)  LC_0 Logic Functioning bit
 (40 1)  (478 481)  (478 481)  LC_0 Logic Functioning bit
 (42 1)  (480 481)  (480 481)  LC_0 Logic Functioning bit
 (17 4)  (455 484)  (455 484)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 484)  (456 484)  routing T_9_30.bnr_op_1 <X> T_9_30.lc_trk_g1_1
 (31 4)  (469 484)  (469 484)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 484)  (471 484)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 484)  (472 484)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 484)  (479 484)  LC_2 Logic Functioning bit
 (43 4)  (481 484)  (481 484)  LC_2 Logic Functioning bit
 (18 5)  (456 485)  (456 485)  routing T_9_30.bnr_op_1 <X> T_9_30.lc_trk_g1_1
 (27 5)  (465 485)  (465 485)  routing T_9_30.lc_trk_g1_1 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 485)  (467 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (40 5)  (478 485)  (478 485)  LC_2 Logic Functioning bit
 (42 5)  (480 485)  (480 485)  LC_2 Logic Functioning bit
 (51 5)  (489 485)  (489 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (448 486)  (448 486)  routing T_9_30.sp4_v_b_11 <X> T_9_30.sp4_h_l_41
 (17 8)  (455 488)  (455 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 488)  (471 488)  routing T_9_30.lc_trk_g2_1 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (41 8)  (479 488)  (479 488)  LC_4 Logic Functioning bit
 (43 8)  (481 488)  (481 488)  LC_4 Logic Functioning bit
 (46 8)  (484 488)  (484 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (456 489)  (456 489)  routing T_9_30.sp4_r_v_b_33 <X> T_9_30.lc_trk_g2_1
 (27 9)  (465 489)  (465 489)  routing T_9_30.lc_trk_g1_1 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (40 9)  (478 489)  (478 489)  LC_4 Logic Functioning bit
 (42 9)  (480 489)  (480 489)  LC_4 Logic Functioning bit
 (12 12)  (450 492)  (450 492)  routing T_9_30.sp4_v_b_5 <X> T_9_30.sp4_h_r_11
 (11 13)  (449 493)  (449 493)  routing T_9_30.sp4_v_b_5 <X> T_9_30.sp4_h_r_11
 (13 13)  (451 493)  (451 493)  routing T_9_30.sp4_v_b_5 <X> T_9_30.sp4_h_r_11
 (14 15)  (452 495)  (452 495)  routing T_9_30.sp4_r_v_b_44 <X> T_9_30.lc_trk_g3_4
 (17 15)  (455 495)  (455 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_10_30

 (15 0)  (507 480)  (507 480)  routing T_10_30.bot_op_1 <X> T_10_30.lc_trk_g0_1
 (17 0)  (509 480)  (509 480)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (518 480)  (518 480)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 480)  (519 480)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 480)  (520 480)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 480)  (521 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 480)  (522 480)  routing T_10_30.lc_trk_g3_4 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 480)  (524 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 480)  (526 480)  routing T_10_30.lc_trk_g1_0 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 480)  (528 480)  LC_0 Logic Functioning bit
 (37 0)  (529 480)  (529 480)  LC_0 Logic Functioning bit
 (38 0)  (530 480)  (530 480)  LC_0 Logic Functioning bit
 (39 0)  (531 480)  (531 480)  LC_0 Logic Functioning bit
 (41 0)  (533 480)  (533 480)  LC_0 Logic Functioning bit
 (43 0)  (535 480)  (535 480)  LC_0 Logic Functioning bit
 (27 1)  (519 481)  (519 481)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 481)  (520 481)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 481)  (521 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 481)  (528 481)  LC_0 Logic Functioning bit
 (37 1)  (529 481)  (529 481)  LC_0 Logic Functioning bit
 (38 1)  (530 481)  (530 481)  LC_0 Logic Functioning bit
 (39 1)  (531 481)  (531 481)  LC_0 Logic Functioning bit
 (40 1)  (532 481)  (532 481)  LC_0 Logic Functioning bit
 (41 1)  (533 481)  (533 481)  LC_0 Logic Functioning bit
 (42 1)  (534 481)  (534 481)  LC_0 Logic Functioning bit
 (43 1)  (535 481)  (535 481)  LC_0 Logic Functioning bit
 (4 2)  (496 482)  (496 482)  routing T_10_30.sp4_v_b_0 <X> T_10_30.sp4_v_t_37
 (26 2)  (518 482)  (518 482)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 482)  (519 482)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 482)  (520 482)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 482)  (521 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 482)  (523 482)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 482)  (524 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 482)  (526 482)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 482)  (529 482)  LC_1 Logic Functioning bit
 (38 2)  (530 482)  (530 482)  LC_1 Logic Functioning bit
 (39 2)  (531 482)  (531 482)  LC_1 Logic Functioning bit
 (41 2)  (533 482)  (533 482)  LC_1 Logic Functioning bit
 (50 2)  (542 482)  (542 482)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (518 483)  (518 483)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 483)  (519 483)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 483)  (520 483)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 483)  (521 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 483)  (523 483)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 483)  (528 483)  LC_1 Logic Functioning bit
 (38 3)  (530 483)  (530 483)  LC_1 Logic Functioning bit
 (39 3)  (531 483)  (531 483)  LC_1 Logic Functioning bit
 (40 3)  (532 483)  (532 483)  LC_1 Logic Functioning bit
 (41 3)  (533 483)  (533 483)  LC_1 Logic Functioning bit
 (43 3)  (535 483)  (535 483)  LC_1 Logic Functioning bit
 (17 5)  (509 485)  (509 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 6)  (513 486)  (513 486)  routing T_10_30.wire_logic_cluster/lc_7/out <X> T_10_30.lc_trk_g1_7
 (22 6)  (514 486)  (514 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (9 7)  (501 487)  (501 487)  routing T_10_30.sp4_v_b_8 <X> T_10_30.sp4_v_t_41
 (10 7)  (502 487)  (502 487)  routing T_10_30.sp4_v_b_8 <X> T_10_30.sp4_v_t_41
 (26 8)  (518 488)  (518 488)  routing T_10_30.lc_trk_g2_6 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 488)  (521 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (26 9)  (518 489)  (518 489)  routing T_10_30.lc_trk_g2_6 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 489)  (520 489)  routing T_10_30.lc_trk_g2_6 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 489)  (521 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 489)  (528 489)  LC_4 Logic Functioning bit
 (38 9)  (530 489)  (530 489)  LC_4 Logic Functioning bit
 (41 9)  (533 489)  (533 489)  LC_4 Logic Functioning bit
 (43 9)  (535 489)  (535 489)  LC_4 Logic Functioning bit
 (47 9)  (539 489)  (539 489)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 11)  (495 491)  (495 491)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_l_22
 (22 11)  (514 491)  (514 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (508 492)  (508 492)  routing T_10_30.sp4_v_t_12 <X> T_10_30.lc_trk_g3_1
 (17 12)  (509 492)  (509 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (510 492)  (510 492)  routing T_10_30.sp4_v_t_12 <X> T_10_30.lc_trk_g3_1
 (16 14)  (508 494)  (508 494)  routing T_10_30.sp12_v_b_21 <X> T_10_30.lc_trk_g3_5
 (17 14)  (509 494)  (509 494)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (519 494)  (519 494)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 494)  (520 494)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 494)  (521 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 494)  (522 494)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 494)  (523 494)  routing T_10_30.lc_trk_g2_6 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 494)  (524 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 494)  (525 494)  routing T_10_30.lc_trk_g2_6 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 494)  (528 494)  LC_7 Logic Functioning bit
 (38 14)  (530 494)  (530 494)  LC_7 Logic Functioning bit
 (41 14)  (533 494)  (533 494)  LC_7 Logic Functioning bit
 (43 14)  (535 494)  (535 494)  LC_7 Logic Functioning bit
 (9 15)  (501 495)  (501 495)  routing T_10_30.sp4_v_b_2 <X> T_10_30.sp4_v_t_47
 (10 15)  (502 495)  (502 495)  routing T_10_30.sp4_v_b_2 <X> T_10_30.sp4_v_t_47
 (17 15)  (509 495)  (509 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (510 495)  (510 495)  routing T_10_30.sp12_v_b_21 <X> T_10_30.lc_trk_g3_5
 (22 15)  (514 495)  (514 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (519 495)  (519 495)  routing T_10_30.lc_trk_g1_0 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 495)  (521 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 495)  (523 495)  routing T_10_30.lc_trk_g2_6 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 495)  (528 495)  LC_7 Logic Functioning bit
 (38 15)  (530 495)  (530 495)  LC_7 Logic Functioning bit


LogicTile_12_30

 (22 1)  (622 481)  (622 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 481)  (623 481)  routing T_12_30.sp4_v_b_18 <X> T_12_30.lc_trk_g0_2
 (24 1)  (624 481)  (624 481)  routing T_12_30.sp4_v_b_18 <X> T_12_30.lc_trk_g0_2
 (32 12)  (632 492)  (632 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 492)  (633 492)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 492)  (634 492)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 492)  (636 492)  LC_6 Logic Functioning bit
 (38 12)  (638 492)  (638 492)  LC_6 Logic Functioning bit
 (22 13)  (622 493)  (622 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 493)  (625 493)  routing T_12_30.sp4_r_v_b_42 <X> T_12_30.lc_trk_g3_2
 (26 13)  (626 493)  (626 493)  routing T_12_30.lc_trk_g0_2 <X> T_12_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 493)  (629 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 493)  (631 493)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 493)  (637 493)  LC_6 Logic Functioning bit
 (39 13)  (639 493)  (639 493)  LC_6 Logic Functioning bit
 (46 13)  (646 493)  (646 493)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_13_30

 (10 7)  (664 487)  (664 487)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_t_41


LogicTile_15_30

 (4 13)  (766 493)  (766 493)  routing T_15_30.sp4_h_l_36 <X> T_15_30.sp4_h_r_9
 (6 13)  (768 493)  (768 493)  routing T_15_30.sp4_h_l_36 <X> T_15_30.sp4_h_r_9


LogicTile_19_30

 (11 2)  (993 482)  (993 482)  routing T_19_30.sp4_h_l_44 <X> T_19_30.sp4_v_t_39


LogicTile_2_29

 (3 8)  (75 472)  (75 472)  routing T_2_29.sp12_h_r_1 <X> T_2_29.sp12_v_b_1
 (3 9)  (75 473)  (75 473)  routing T_2_29.sp12_h_r_1 <X> T_2_29.sp12_v_b_1


LogicTile_4_29

 (8 5)  (188 469)  (188 469)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_b_4


RAM_Tile_8_29

 (6 4)  (402 468)  (402 468)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_b_3
 (8 6)  (404 470)  (404 470)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_h_l_41
 (8 7)  (404 471)  (404 471)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_t_41
 (9 7)  (405 471)  (405 471)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_t_41
 (10 7)  (406 471)  (406 471)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_t_41


LogicTile_9_29

 (14 0)  (452 464)  (452 464)  routing T_9_29.sp4_v_b_8 <X> T_9_29.lc_trk_g0_0
 (22 0)  (460 464)  (460 464)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 464)  (462 464)  routing T_9_29.bot_op_3 <X> T_9_29.lc_trk_g0_3
 (14 1)  (452 465)  (452 465)  routing T_9_29.sp4_v_b_8 <X> T_9_29.lc_trk_g0_0
 (16 1)  (454 465)  (454 465)  routing T_9_29.sp4_v_b_8 <X> T_9_29.lc_trk_g0_0
 (17 1)  (455 465)  (455 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (460 465)  (460 465)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 465)  (462 465)  routing T_9_29.bot_op_2 <X> T_9_29.lc_trk_g0_2
 (29 2)  (467 466)  (467 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (474 466)  (474 466)  LC_1 Logic Functioning bit
 (38 2)  (476 466)  (476 466)  LC_1 Logic Functioning bit
 (41 2)  (479 466)  (479 466)  LC_1 Logic Functioning bit
 (43 2)  (481 466)  (481 466)  LC_1 Logic Functioning bit
 (22 3)  (460 467)  (460 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 467)  (461 467)  routing T_9_29.sp4_v_b_22 <X> T_9_29.lc_trk_g0_6
 (24 3)  (462 467)  (462 467)  routing T_9_29.sp4_v_b_22 <X> T_9_29.lc_trk_g0_6
 (26 3)  (464 467)  (464 467)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 467)  (466 467)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 467)  (467 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 467)  (474 467)  LC_1 Logic Functioning bit
 (37 3)  (475 467)  (475 467)  LC_1 Logic Functioning bit
 (38 3)  (476 467)  (476 467)  LC_1 Logic Functioning bit
 (39 3)  (477 467)  (477 467)  LC_1 Logic Functioning bit
 (40 3)  (478 467)  (478 467)  LC_1 Logic Functioning bit
 (41 3)  (479 467)  (479 467)  LC_1 Logic Functioning bit
 (42 3)  (480 467)  (480 467)  LC_1 Logic Functioning bit
 (43 3)  (481 467)  (481 467)  LC_1 Logic Functioning bit
 (15 4)  (453 468)  (453 468)  routing T_9_29.bot_op_1 <X> T_9_29.lc_trk_g1_1
 (17 4)  (455 468)  (455 468)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (465 468)  (465 468)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 468)  (466 468)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 468)  (469 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 468)  (472 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (42 4)  (480 468)  (480 468)  LC_2 Logic Functioning bit
 (50 4)  (488 468)  (488 468)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (453 469)  (453 469)  routing T_9_29.bot_op_0 <X> T_9_29.lc_trk_g1_0
 (17 5)  (455 469)  (455 469)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 469)  (461 469)  routing T_9_29.sp4_v_b_18 <X> T_9_29.lc_trk_g1_2
 (24 5)  (462 469)  (462 469)  routing T_9_29.sp4_v_b_18 <X> T_9_29.lc_trk_g1_2
 (26 5)  (464 469)  (464 469)  routing T_9_29.lc_trk_g0_2 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (26 6)  (464 470)  (464 470)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 470)  (466 470)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 470)  (468 470)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 470)  (471 470)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (42 6)  (480 470)  (480 470)  LC_3 Logic Functioning bit
 (47 6)  (485 470)  (485 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (488 470)  (488 470)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (453 471)  (453 471)  routing T_9_29.sp4_v_t_9 <X> T_9_29.lc_trk_g1_4
 (16 7)  (454 471)  (454 471)  routing T_9_29.sp4_v_t_9 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (28 7)  (466 471)  (466 471)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 471)  (467 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 471)  (468 471)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 471)  (469 471)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (22 8)  (460 472)  (460 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (22 9)  (460 473)  (460 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 473)  (461 473)  routing T_9_29.sp12_v_b_18 <X> T_9_29.lc_trk_g2_2
 (25 9)  (463 473)  (463 473)  routing T_9_29.sp12_v_b_18 <X> T_9_29.lc_trk_g2_2
 (17 10)  (455 474)  (455 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 474)  (456 474)  routing T_9_29.wire_logic_cluster/lc_5/out <X> T_9_29.lc_trk_g2_5
 (25 10)  (463 474)  (463 474)  routing T_9_29.wire_logic_cluster/lc_6/out <X> T_9_29.lc_trk_g2_6
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 474)  (471 474)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 474)  (472 474)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 474)  (474 474)  LC_5 Logic Functioning bit
 (37 10)  (475 474)  (475 474)  LC_5 Logic Functioning bit
 (38 10)  (476 474)  (476 474)  LC_5 Logic Functioning bit
 (39 10)  (477 474)  (477 474)  LC_5 Logic Functioning bit
 (41 10)  (479 474)  (479 474)  LC_5 Logic Functioning bit
 (43 10)  (481 474)  (481 474)  LC_5 Logic Functioning bit
 (22 11)  (460 475)  (460 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (465 475)  (465 475)  routing T_9_29.lc_trk_g1_0 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 475)  (467 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 475)  (474 475)  LC_5 Logic Functioning bit
 (37 11)  (475 475)  (475 475)  LC_5 Logic Functioning bit
 (38 11)  (476 475)  (476 475)  LC_5 Logic Functioning bit
 (39 11)  (477 475)  (477 475)  LC_5 Logic Functioning bit
 (40 11)  (478 475)  (478 475)  LC_5 Logic Functioning bit
 (42 11)  (480 475)  (480 475)  LC_5 Logic Functioning bit
 (17 12)  (455 476)  (455 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (464 476)  (464 476)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 476)  (465 476)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 476)  (467 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 476)  (470 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 476)  (474 476)  LC_6 Logic Functioning bit
 (37 12)  (475 476)  (475 476)  LC_6 Logic Functioning bit
 (38 12)  (476 476)  (476 476)  LC_6 Logic Functioning bit
 (39 12)  (477 476)  (477 476)  LC_6 Logic Functioning bit
 (41 12)  (479 476)  (479 476)  LC_6 Logic Functioning bit
 (42 12)  (480 476)  (480 476)  LC_6 Logic Functioning bit
 (43 12)  (481 476)  (481 476)  LC_6 Logic Functioning bit
 (14 13)  (452 477)  (452 477)  routing T_9_29.sp12_v_b_16 <X> T_9_29.lc_trk_g3_0
 (16 13)  (454 477)  (454 477)  routing T_9_29.sp12_v_b_16 <X> T_9_29.lc_trk_g3_0
 (17 13)  (455 477)  (455 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (464 477)  (464 477)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 477)  (467 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 477)  (468 477)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 477)  (469 477)  routing T_9_29.lc_trk_g0_3 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 477)  (470 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (472 477)  (472 477)  routing T_9_29.lc_trk_g1_1 <X> T_9_29.input_2_6
 (36 13)  (474 477)  (474 477)  LC_6 Logic Functioning bit
 (37 13)  (475 477)  (475 477)  LC_6 Logic Functioning bit
 (38 13)  (476 477)  (476 477)  LC_6 Logic Functioning bit
 (39 13)  (477 477)  (477 477)  LC_6 Logic Functioning bit
 (40 13)  (478 477)  (478 477)  LC_6 Logic Functioning bit
 (41 13)  (479 477)  (479 477)  LC_6 Logic Functioning bit
 (42 13)  (480 477)  (480 477)  LC_6 Logic Functioning bit
 (43 13)  (481 477)  (481 477)  LC_6 Logic Functioning bit


LogicTile_10_29

 (15 0)  (507 464)  (507 464)  routing T_10_29.top_op_1 <X> T_10_29.lc_trk_g0_1
 (17 0)  (509 464)  (509 464)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (513 464)  (513 464)  routing T_10_29.sp4_v_b_11 <X> T_10_29.lc_trk_g0_3
 (22 0)  (514 464)  (514 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (515 464)  (515 464)  routing T_10_29.sp4_v_b_11 <X> T_10_29.lc_trk_g0_3
 (32 0)  (524 464)  (524 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 464)  (525 464)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 464)  (528 464)  LC_0 Logic Functioning bit
 (37 0)  (529 464)  (529 464)  LC_0 Logic Functioning bit
 (38 0)  (530 464)  (530 464)  LC_0 Logic Functioning bit
 (39 0)  (531 464)  (531 464)  LC_0 Logic Functioning bit
 (41 0)  (533 464)  (533 464)  LC_0 Logic Functioning bit
 (43 0)  (535 464)  (535 464)  LC_0 Logic Functioning bit
 (18 1)  (510 465)  (510 465)  routing T_10_29.top_op_1 <X> T_10_29.lc_trk_g0_1
 (21 1)  (513 465)  (513 465)  routing T_10_29.sp4_v_b_11 <X> T_10_29.lc_trk_g0_3
 (22 1)  (514 465)  (514 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 465)  (515 465)  routing T_10_29.sp4_v_b_18 <X> T_10_29.lc_trk_g0_2
 (24 1)  (516 465)  (516 465)  routing T_10_29.sp4_v_b_18 <X> T_10_29.lc_trk_g0_2
 (26 1)  (518 465)  (518 465)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 465)  (520 465)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 465)  (521 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 465)  (528 465)  LC_0 Logic Functioning bit
 (37 1)  (529 465)  (529 465)  LC_0 Logic Functioning bit
 (38 1)  (530 465)  (530 465)  LC_0 Logic Functioning bit
 (39 1)  (531 465)  (531 465)  LC_0 Logic Functioning bit
 (40 1)  (532 465)  (532 465)  LC_0 Logic Functioning bit
 (42 1)  (534 465)  (534 465)  LC_0 Logic Functioning bit
 (14 2)  (506 466)  (506 466)  routing T_10_29.wire_logic_cluster/lc_4/out <X> T_10_29.lc_trk_g0_4
 (16 2)  (508 466)  (508 466)  routing T_10_29.sp4_v_b_13 <X> T_10_29.lc_trk_g0_5
 (17 2)  (509 466)  (509 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 466)  (510 466)  routing T_10_29.sp4_v_b_13 <X> T_10_29.lc_trk_g0_5
 (22 2)  (514 466)  (514 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 466)  (515 466)  routing T_10_29.sp4_v_b_23 <X> T_10_29.lc_trk_g0_7
 (24 2)  (516 466)  (516 466)  routing T_10_29.sp4_v_b_23 <X> T_10_29.lc_trk_g0_7
 (26 2)  (518 466)  (518 466)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 466)  (521 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 466)  (522 466)  routing T_10_29.lc_trk_g0_4 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g2_0 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (43 2)  (535 466)  (535 466)  LC_1 Logic Functioning bit
 (46 2)  (538 466)  (538 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 466)  (542 466)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (543 466)  (543 466)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (544 466)  (544 466)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (509 467)  (509 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (510 467)  (510 467)  routing T_10_29.sp4_v_b_13 <X> T_10_29.lc_trk_g0_5
 (26 3)  (518 467)  (518 467)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 467)  (521 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 467)  (528 467)  LC_1 Logic Functioning bit
 (43 3)  (535 467)  (535 467)  LC_1 Logic Functioning bit
 (47 3)  (539 467)  (539 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (543 467)  (543 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (507 468)  (507 468)  routing T_10_29.sp4_v_b_17 <X> T_10_29.lc_trk_g1_1
 (16 4)  (508 468)  (508 468)  routing T_10_29.sp4_v_b_17 <X> T_10_29.lc_trk_g1_1
 (17 4)  (509 468)  (509 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (15 6)  (507 470)  (507 470)  routing T_10_29.sp4_v_b_21 <X> T_10_29.lc_trk_g1_5
 (16 6)  (508 470)  (508 470)  routing T_10_29.sp4_v_b_21 <X> T_10_29.lc_trk_g1_5
 (17 6)  (509 470)  (509 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (513 470)  (513 470)  routing T_10_29.sp4_v_b_15 <X> T_10_29.lc_trk_g1_7
 (22 6)  (514 470)  (514 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 470)  (515 470)  routing T_10_29.sp4_v_b_15 <X> T_10_29.lc_trk_g1_7
 (27 6)  (519 470)  (519 470)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 470)  (521 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 470)  (522 470)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 470)  (524 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 470)  (528 470)  LC_3 Logic Functioning bit
 (37 6)  (529 470)  (529 470)  LC_3 Logic Functioning bit
 (38 6)  (530 470)  (530 470)  LC_3 Logic Functioning bit
 (39 6)  (531 470)  (531 470)  LC_3 Logic Functioning bit
 (41 6)  (533 470)  (533 470)  LC_3 Logic Functioning bit
 (43 6)  (535 470)  (535 470)  LC_3 Logic Functioning bit
 (21 7)  (513 471)  (513 471)  routing T_10_29.sp4_v_b_15 <X> T_10_29.lc_trk_g1_7
 (31 7)  (523 471)  (523 471)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 471)  (528 471)  LC_3 Logic Functioning bit
 (37 7)  (529 471)  (529 471)  LC_3 Logic Functioning bit
 (38 7)  (530 471)  (530 471)  LC_3 Logic Functioning bit
 (39 7)  (531 471)  (531 471)  LC_3 Logic Functioning bit
 (41 7)  (533 471)  (533 471)  LC_3 Logic Functioning bit
 (43 7)  (535 471)  (535 471)  LC_3 Logic Functioning bit
 (14 8)  (506 472)  (506 472)  routing T_10_29.rgt_op_0 <X> T_10_29.lc_trk_g2_0
 (15 8)  (507 472)  (507 472)  routing T_10_29.rgt_op_1 <X> T_10_29.lc_trk_g2_1
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 472)  (510 472)  routing T_10_29.rgt_op_1 <X> T_10_29.lc_trk_g2_1
 (25 8)  (517 472)  (517 472)  routing T_10_29.rgt_op_2 <X> T_10_29.lc_trk_g2_2
 (28 8)  (520 472)  (520 472)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 472)  (522 472)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 472)  (523 472)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 472)  (525 472)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 472)  (528 472)  LC_4 Logic Functioning bit
 (37 8)  (529 472)  (529 472)  LC_4 Logic Functioning bit
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (39 8)  (531 472)  (531 472)  LC_4 Logic Functioning bit
 (41 8)  (533 472)  (533 472)  LC_4 Logic Functioning bit
 (42 8)  (534 472)  (534 472)  LC_4 Logic Functioning bit
 (43 8)  (535 472)  (535 472)  LC_4 Logic Functioning bit
 (50 8)  (542 472)  (542 472)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 473)  (507 473)  routing T_10_29.rgt_op_0 <X> T_10_29.lc_trk_g2_0
 (17 9)  (509 473)  (509 473)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 473)  (514 473)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 473)  (516 473)  routing T_10_29.rgt_op_2 <X> T_10_29.lc_trk_g2_2
 (27 9)  (519 473)  (519 473)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 473)  (520 473)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 473)  (523 473)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (37 9)  (529 473)  (529 473)  LC_4 Logic Functioning bit
 (38 9)  (530 473)  (530 473)  LC_4 Logic Functioning bit
 (39 9)  (531 473)  (531 473)  LC_4 Logic Functioning bit
 (40 9)  (532 473)  (532 473)  LC_4 Logic Functioning bit
 (41 9)  (533 473)  (533 473)  LC_4 Logic Functioning bit
 (42 9)  (534 473)  (534 473)  LC_4 Logic Functioning bit
 (43 9)  (535 473)  (535 473)  LC_4 Logic Functioning bit
 (17 10)  (509 474)  (509 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 474)  (510 474)  routing T_10_29.wire_logic_cluster/lc_5/out <X> T_10_29.lc_trk_g2_5
 (21 10)  (513 474)  (513 474)  routing T_10_29.sp4_v_t_18 <X> T_10_29.lc_trk_g2_7
 (22 10)  (514 474)  (514 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (515 474)  (515 474)  routing T_10_29.sp4_v_t_18 <X> T_10_29.lc_trk_g2_7
 (27 10)  (519 474)  (519 474)  routing T_10_29.lc_trk_g1_1 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 474)  (521 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 474)  (523 474)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 474)  (524 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 474)  (526 474)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 474)  (527 474)  routing T_10_29.lc_trk_g0_5 <X> T_10_29.input_2_5
 (36 10)  (528 474)  (528 474)  LC_5 Logic Functioning bit
 (38 10)  (530 474)  (530 474)  LC_5 Logic Functioning bit
 (43 10)  (535 474)  (535 474)  LC_5 Logic Functioning bit
 (26 11)  (518 475)  (518 475)  routing T_10_29.lc_trk_g0_3 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 475)  (521 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 475)  (523 475)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 475)  (524 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 475)  (528 475)  LC_5 Logic Functioning bit
 (38 11)  (530 475)  (530 475)  LC_5 Logic Functioning bit
 (5 12)  (497 476)  (497 476)  routing T_10_29.sp4_v_b_3 <X> T_10_29.sp4_h_r_9
 (17 12)  (509 476)  (509 476)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 476)  (510 476)  routing T_10_29.bnl_op_1 <X> T_10_29.lc_trk_g3_1
 (29 12)  (521 476)  (521 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 476)  (524 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 476)  (525 476)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 476)  (528 476)  LC_6 Logic Functioning bit
 (37 12)  (529 476)  (529 476)  LC_6 Logic Functioning bit
 (38 12)  (530 476)  (530 476)  LC_6 Logic Functioning bit
 (39 12)  (531 476)  (531 476)  LC_6 Logic Functioning bit
 (40 12)  (532 476)  (532 476)  LC_6 Logic Functioning bit
 (41 12)  (533 476)  (533 476)  LC_6 Logic Functioning bit
 (42 12)  (534 476)  (534 476)  LC_6 Logic Functioning bit
 (43 12)  (535 476)  (535 476)  LC_6 Logic Functioning bit
 (46 12)  (538 476)  (538 476)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (496 477)  (496 477)  routing T_10_29.sp4_v_b_3 <X> T_10_29.sp4_h_r_9
 (6 13)  (498 477)  (498 477)  routing T_10_29.sp4_v_b_3 <X> T_10_29.sp4_h_r_9
 (18 13)  (510 477)  (510 477)  routing T_10_29.bnl_op_1 <X> T_10_29.lc_trk_g3_1
 (26 13)  (518 477)  (518 477)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 477)  (520 477)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 477)  (521 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 477)  (524 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (525 477)  (525 477)  routing T_10_29.lc_trk_g2_0 <X> T_10_29.input_2_6
 (36 13)  (528 477)  (528 477)  LC_6 Logic Functioning bit
 (37 13)  (529 477)  (529 477)  LC_6 Logic Functioning bit
 (38 13)  (530 477)  (530 477)  LC_6 Logic Functioning bit
 (39 13)  (531 477)  (531 477)  LC_6 Logic Functioning bit
 (40 13)  (532 477)  (532 477)  LC_6 Logic Functioning bit
 (42 13)  (534 477)  (534 477)  LC_6 Logic Functioning bit
 (43 13)  (535 477)  (535 477)  LC_6 Logic Functioning bit


LogicTile_11_29

 (27 0)  (573 464)  (573 464)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 464)  (574 464)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 464)  (575 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 464)  (578 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 464)  (582 464)  LC_0 Logic Functioning bit
 (39 0)  (585 464)  (585 464)  LC_0 Logic Functioning bit
 (41 0)  (587 464)  (587 464)  LC_0 Logic Functioning bit
 (42 0)  (588 464)  (588 464)  LC_0 Logic Functioning bit
 (44 0)  (590 464)  (590 464)  LC_0 Logic Functioning bit
 (45 0)  (591 464)  (591 464)  LC_0 Logic Functioning bit
 (36 1)  (582 465)  (582 465)  LC_0 Logic Functioning bit
 (39 1)  (585 465)  (585 465)  LC_0 Logic Functioning bit
 (41 1)  (587 465)  (587 465)  LC_0 Logic Functioning bit
 (42 1)  (588 465)  (588 465)  LC_0 Logic Functioning bit
 (49 1)  (595 465)  (595 465)  Carry_In_Mux bit 

 (51 1)  (597 465)  (597 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 466)  (546 466)  routing T_11_29.lc_trk_g2_0 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 466)  (560 466)  routing T_11_29.sp4_h_l_9 <X> T_11_29.lc_trk_g0_4
 (27 2)  (573 466)  (573 466)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 466)  (574 466)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 466)  (575 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 466)  (578 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 466)  (582 466)  LC_1 Logic Functioning bit
 (39 2)  (585 466)  (585 466)  LC_1 Logic Functioning bit
 (41 2)  (587 466)  (587 466)  LC_1 Logic Functioning bit
 (42 2)  (588 466)  (588 466)  LC_1 Logic Functioning bit
 (44 2)  (590 466)  (590 466)  LC_1 Logic Functioning bit
 (45 2)  (591 466)  (591 466)  LC_1 Logic Functioning bit
 (2 3)  (548 467)  (548 467)  routing T_11_29.lc_trk_g2_0 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (14 3)  (560 467)  (560 467)  routing T_11_29.sp4_h_l_9 <X> T_11_29.lc_trk_g0_4
 (15 3)  (561 467)  (561 467)  routing T_11_29.sp4_h_l_9 <X> T_11_29.lc_trk_g0_4
 (16 3)  (562 467)  (562 467)  routing T_11_29.sp4_h_l_9 <X> T_11_29.lc_trk_g0_4
 (17 3)  (563 467)  (563 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (582 467)  (582 467)  LC_1 Logic Functioning bit
 (39 3)  (585 467)  (585 467)  LC_1 Logic Functioning bit
 (41 3)  (587 467)  (587 467)  LC_1 Logic Functioning bit
 (42 3)  (588 467)  (588 467)  LC_1 Logic Functioning bit
 (48 3)  (594 467)  (594 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (573 468)  (573 468)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 468)  (574 468)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 468)  (582 468)  LC_2 Logic Functioning bit
 (39 4)  (585 468)  (585 468)  LC_2 Logic Functioning bit
 (41 4)  (587 468)  (587 468)  LC_2 Logic Functioning bit
 (42 4)  (588 468)  (588 468)  LC_2 Logic Functioning bit
 (45 4)  (591 468)  (591 468)  LC_2 Logic Functioning bit
 (30 5)  (576 469)  (576 469)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 469)  (582 469)  LC_2 Logic Functioning bit
 (39 5)  (585 469)  (585 469)  LC_2 Logic Functioning bit
 (41 5)  (587 469)  (587 469)  LC_2 Logic Functioning bit
 (42 5)  (588 469)  (588 469)  LC_2 Logic Functioning bit
 (48 5)  (594 469)  (594 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 9)  (563 473)  (563 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (14 12)  (560 476)  (560 476)  routing T_11_29.wire_logic_cluster/lc_0/out <X> T_11_29.lc_trk_g3_0
 (17 12)  (563 476)  (563 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 476)  (564 476)  routing T_11_29.wire_logic_cluster/lc_1/out <X> T_11_29.lc_trk_g3_1
 (25 12)  (571 476)  (571 476)  routing T_11_29.wire_logic_cluster/lc_2/out <X> T_11_29.lc_trk_g3_2
 (17 13)  (563 477)  (563 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (568 477)  (568 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (547 478)  (547 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 479)  (547 479)  routing T_11_29.lc_trk_g0_4 <X> T_11_29.wire_logic_cluster/lc_7/s_r


LogicTile_12_29

 (6 6)  (606 470)  (606 470)  routing T_12_29.sp4_h_l_47 <X> T_12_29.sp4_v_t_38


LogicTile_13_29

 (8 11)  (662 475)  (662 475)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_v_t_42


LogicTile_7_28

 (13 6)  (355 454)  (355 454)  routing T_7_28.sp4_h_r_5 <X> T_7_28.sp4_v_t_40
 (12 7)  (354 455)  (354 455)  routing T_7_28.sp4_h_r_5 <X> T_7_28.sp4_v_t_40
 (13 14)  (355 462)  (355 462)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_v_t_46
 (12 15)  (354 463)  (354 463)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_v_t_46


LogicTile_9_28

 (27 0)  (465 448)  (465 448)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 448)  (466 448)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 448)  (474 448)  LC_0 Logic Functioning bit
 (39 0)  (477 448)  (477 448)  LC_0 Logic Functioning bit
 (41 0)  (479 448)  (479 448)  LC_0 Logic Functioning bit
 (42 0)  (480 448)  (480 448)  LC_0 Logic Functioning bit
 (44 0)  (482 448)  (482 448)  LC_0 Logic Functioning bit
 (45 0)  (483 448)  (483 448)  LC_0 Logic Functioning bit
 (36 1)  (474 449)  (474 449)  LC_0 Logic Functioning bit
 (39 1)  (477 449)  (477 449)  LC_0 Logic Functioning bit
 (41 1)  (479 449)  (479 449)  LC_0 Logic Functioning bit
 (42 1)  (480 449)  (480 449)  LC_0 Logic Functioning bit
 (49 1)  (487 449)  (487 449)  Carry_In_Mux bit 

 (0 2)  (438 450)  (438 450)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (465 450)  (465 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 450)  (466 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 450)  (474 450)  LC_1 Logic Functioning bit
 (39 2)  (477 450)  (477 450)  LC_1 Logic Functioning bit
 (41 2)  (479 450)  (479 450)  LC_1 Logic Functioning bit
 (42 2)  (480 450)  (480 450)  LC_1 Logic Functioning bit
 (44 2)  (482 450)  (482 450)  LC_1 Logic Functioning bit
 (45 2)  (483 450)  (483 450)  LC_1 Logic Functioning bit
 (2 3)  (440 451)  (440 451)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (36 3)  (474 451)  (474 451)  LC_1 Logic Functioning bit
 (39 3)  (477 451)  (477 451)  LC_1 Logic Functioning bit
 (41 3)  (479 451)  (479 451)  LC_1 Logic Functioning bit
 (42 3)  (480 451)  (480 451)  LC_1 Logic Functioning bit
 (1 4)  (439 452)  (439 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp4_h_r_3 <X> T_9_28.lc_trk_g1_3
 (24 4)  (462 452)  (462 452)  routing T_9_28.sp4_h_r_3 <X> T_9_28.lc_trk_g1_3
 (25 4)  (463 452)  (463 452)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g1_2
 (27 4)  (465 452)  (465 452)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (39 4)  (477 452)  (477 452)  LC_2 Logic Functioning bit
 (41 4)  (479 452)  (479 452)  LC_2 Logic Functioning bit
 (42 4)  (480 452)  (480 452)  LC_2 Logic Functioning bit
 (44 4)  (482 452)  (482 452)  LC_2 Logic Functioning bit
 (45 4)  (483 452)  (483 452)  LC_2 Logic Functioning bit
 (0 5)  (438 453)  (438 453)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (1 5)  (439 453)  (439 453)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (21 5)  (459 453)  (459 453)  routing T_9_28.sp4_h_r_3 <X> T_9_28.lc_trk_g1_3
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 453)  (474 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (41 5)  (479 453)  (479 453)  LC_2 Logic Functioning bit
 (42 5)  (480 453)  (480 453)  LC_2 Logic Functioning bit
 (16 6)  (454 454)  (454 454)  routing T_9_28.sp12_h_r_13 <X> T_9_28.lc_trk_g1_5
 (17 6)  (455 454)  (455 454)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (465 454)  (465 454)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 454)  (466 454)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 454)  (474 454)  LC_3 Logic Functioning bit
 (39 6)  (477 454)  (477 454)  LC_3 Logic Functioning bit
 (41 6)  (479 454)  (479 454)  LC_3 Logic Functioning bit
 (42 6)  (480 454)  (480 454)  LC_3 Logic Functioning bit
 (45 6)  (483 454)  (483 454)  LC_3 Logic Functioning bit
 (30 7)  (468 455)  (468 455)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 455)  (474 455)  LC_3 Logic Functioning bit
 (39 7)  (477 455)  (477 455)  LC_3 Logic Functioning bit
 (41 7)  (479 455)  (479 455)  LC_3 Logic Functioning bit
 (42 7)  (480 455)  (480 455)  LC_3 Logic Functioning bit
 (15 9)  (453 457)  (453 457)  routing T_9_28.sp4_v_t_29 <X> T_9_28.lc_trk_g2_0
 (16 9)  (454 457)  (454 457)  routing T_9_28.sp4_v_t_29 <X> T_9_28.lc_trk_g2_0
 (17 9)  (455 457)  (455 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 12)  (452 460)  (452 460)  routing T_9_28.wire_logic_cluster/lc_0/out <X> T_9_28.lc_trk_g3_0
 (17 12)  (455 460)  (455 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 460)  (456 460)  routing T_9_28.wire_logic_cluster/lc_1/out <X> T_9_28.lc_trk_g3_1
 (21 12)  (459 460)  (459 460)  routing T_9_28.wire_logic_cluster/lc_3/out <X> T_9_28.lc_trk_g3_3
 (22 12)  (460 460)  (460 460)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (455 461)  (455 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (439 462)  (439 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 463)  (438 463)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 463)  (439 463)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_7/s_r


LogicTile_10_28

 (22 2)  (514 450)  (514 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (518 450)  (518 450)  routing T_10_28.lc_trk_g2_5 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 450)  (519 450)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 450)  (520 450)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 450)  (522 450)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 450)  (523 450)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 450)  (525 450)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 450)  (528 450)  LC_1 Logic Functioning bit
 (37 2)  (529 450)  (529 450)  LC_1 Logic Functioning bit
 (38 2)  (530 450)  (530 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (41 2)  (533 450)  (533 450)  LC_1 Logic Functioning bit
 (43 2)  (535 450)  (535 450)  LC_1 Logic Functioning bit
 (8 3)  (500 451)  (500 451)  routing T_10_28.sp4_h_r_1 <X> T_10_28.sp4_v_t_36
 (9 3)  (501 451)  (501 451)  routing T_10_28.sp4_h_r_1 <X> T_10_28.sp4_v_t_36
 (21 3)  (513 451)  (513 451)  routing T_10_28.sp4_r_v_b_31 <X> T_10_28.lc_trk_g0_7
 (22 3)  (514 451)  (514 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (515 451)  (515 451)  routing T_10_28.sp4_v_b_22 <X> T_10_28.lc_trk_g0_6
 (24 3)  (516 451)  (516 451)  routing T_10_28.sp4_v_b_22 <X> T_10_28.lc_trk_g0_6
 (28 3)  (520 451)  (520 451)  routing T_10_28.lc_trk_g2_5 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 451)  (522 451)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 451)  (523 451)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 451)  (528 451)  LC_1 Logic Functioning bit
 (37 3)  (529 451)  (529 451)  LC_1 Logic Functioning bit
 (38 3)  (530 451)  (530 451)  LC_1 Logic Functioning bit
 (39 3)  (531 451)  (531 451)  LC_1 Logic Functioning bit
 (40 3)  (532 451)  (532 451)  LC_1 Logic Functioning bit
 (41 3)  (533 451)  (533 451)  LC_1 Logic Functioning bit
 (42 3)  (534 451)  (534 451)  LC_1 Logic Functioning bit
 (43 3)  (535 451)  (535 451)  LC_1 Logic Functioning bit
 (51 3)  (543 451)  (543 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (506 452)  (506 452)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g1_0
 (15 4)  (507 452)  (507 452)  routing T_10_28.bot_op_1 <X> T_10_28.lc_trk_g1_1
 (17 4)  (509 452)  (509 452)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (519 452)  (519 452)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 452)  (520 452)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 452)  (523 452)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 452)  (525 452)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 452)  (526 452)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (38 4)  (530 452)  (530 452)  LC_2 Logic Functioning bit
 (14 5)  (506 453)  (506 453)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g1_0
 (16 5)  (508 453)  (508 453)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g1_0
 (17 5)  (509 453)  (509 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (31 5)  (523 453)  (523 453)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (38 5)  (530 453)  (530 453)  LC_2 Logic Functioning bit
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 454)  (522 454)  routing T_10_28.lc_trk_g0_6 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 454)  (526 454)  routing T_10_28.lc_trk_g1_1 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (47 6)  (539 454)  (539 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (542 454)  (542 454)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (519 455)  (519 455)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 455)  (522 455)  routing T_10_28.lc_trk_g0_6 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (529 455)  (529 455)  LC_3 Logic Functioning bit
 (51 7)  (543 455)  (543 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 456)  (506 456)  routing T_10_28.rgt_op_0 <X> T_10_28.lc_trk_g2_0
 (17 8)  (509 456)  (509 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 456)  (510 456)  routing T_10_28.wire_logic_cluster/lc_1/out <X> T_10_28.lc_trk_g2_1
 (21 8)  (513 456)  (513 456)  routing T_10_28.rgt_op_3 <X> T_10_28.lc_trk_g2_3
 (22 8)  (514 456)  (514 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 456)  (516 456)  routing T_10_28.rgt_op_3 <X> T_10_28.lc_trk_g2_3
 (26 8)  (518 456)  (518 456)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 456)  (520 456)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (36 8)  (528 456)  (528 456)  LC_4 Logic Functioning bit
 (38 8)  (530 456)  (530 456)  LC_4 Logic Functioning bit
 (41 8)  (533 456)  (533 456)  LC_4 Logic Functioning bit
 (43 8)  (535 456)  (535 456)  LC_4 Logic Functioning bit
 (15 9)  (507 457)  (507 457)  routing T_10_28.rgt_op_0 <X> T_10_28.lc_trk_g2_0
 (17 9)  (509 457)  (509 457)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 457)  (514 457)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 457)  (516 457)  routing T_10_28.tnr_op_2 <X> T_10_28.lc_trk_g2_2
 (28 9)  (520 457)  (520 457)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 457)  (522 457)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (14 10)  (506 458)  (506 458)  routing T_10_28.rgt_op_4 <X> T_10_28.lc_trk_g2_4
 (15 10)  (507 458)  (507 458)  routing T_10_28.rgt_op_5 <X> T_10_28.lc_trk_g2_5
 (17 10)  (509 458)  (509 458)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 458)  (510 458)  routing T_10_28.rgt_op_5 <X> T_10_28.lc_trk_g2_5
 (25 10)  (517 458)  (517 458)  routing T_10_28.rgt_op_6 <X> T_10_28.lc_trk_g2_6
 (27 10)  (519 458)  (519 458)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 458)  (520 458)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 458)  (525 458)  routing T_10_28.lc_trk_g2_0 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 458)  (528 458)  LC_5 Logic Functioning bit
 (50 10)  (542 458)  (542 458)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (507 459)  (507 459)  routing T_10_28.rgt_op_4 <X> T_10_28.lc_trk_g2_4
 (17 11)  (509 459)  (509 459)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 459)  (514 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 459)  (516 459)  routing T_10_28.rgt_op_6 <X> T_10_28.lc_trk_g2_6
 (26 11)  (518 459)  (518 459)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 459)  (519 459)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 459)  (520 459)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 459)  (521 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (14 12)  (506 460)  (506 460)  routing T_10_28.sp4_v_t_21 <X> T_10_28.lc_trk_g3_0
 (15 12)  (507 460)  (507 460)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 460)  (510 460)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g3_1
 (25 12)  (517 460)  (517 460)  routing T_10_28.rgt_op_2 <X> T_10_28.lc_trk_g3_2
 (26 12)  (518 460)  (518 460)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 460)  (522 460)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 460)  (525 460)  routing T_10_28.lc_trk_g2_1 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 460)  (528 460)  LC_6 Logic Functioning bit
 (38 12)  (530 460)  (530 460)  LC_6 Logic Functioning bit
 (41 12)  (533 460)  (533 460)  LC_6 Logic Functioning bit
 (43 12)  (535 460)  (535 460)  LC_6 Logic Functioning bit
 (50 12)  (542 460)  (542 460)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 461)  (506 461)  routing T_10_28.sp4_v_t_21 <X> T_10_28.lc_trk_g3_0
 (16 13)  (508 461)  (508 461)  routing T_10_28.sp4_v_t_21 <X> T_10_28.lc_trk_g3_0
 (17 13)  (509 461)  (509 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (514 461)  (514 461)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 461)  (516 461)  routing T_10_28.rgt_op_2 <X> T_10_28.lc_trk_g3_2
 (27 13)  (519 461)  (519 461)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 461)  (520 461)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 461)  (522 461)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 461)  (528 461)  LC_6 Logic Functioning bit
 (37 13)  (529 461)  (529 461)  LC_6 Logic Functioning bit
 (38 13)  (530 461)  (530 461)  LC_6 Logic Functioning bit
 (39 13)  (531 461)  (531 461)  LC_6 Logic Functioning bit
 (41 13)  (533 461)  (533 461)  LC_6 Logic Functioning bit
 (42 13)  (534 461)  (534 461)  LC_6 Logic Functioning bit
 (43 13)  (535 461)  (535 461)  LC_6 Logic Functioning bit
 (3 14)  (495 462)  (495 462)  routing T_10_28.sp12_h_r_1 <X> T_10_28.sp12_v_t_22
 (4 14)  (496 462)  (496 462)  routing T_10_28.sp4_h_r_9 <X> T_10_28.sp4_v_t_44
 (11 14)  (503 462)  (503 462)  routing T_10_28.sp4_h_r_5 <X> T_10_28.sp4_v_t_46
 (13 14)  (505 462)  (505 462)  routing T_10_28.sp4_h_r_5 <X> T_10_28.sp4_v_t_46
 (17 14)  (509 462)  (509 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (513 462)  (513 462)  routing T_10_28.rgt_op_7 <X> T_10_28.lc_trk_g3_7
 (22 14)  (514 462)  (514 462)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 462)  (516 462)  routing T_10_28.rgt_op_7 <X> T_10_28.lc_trk_g3_7
 (25 14)  (517 462)  (517 462)  routing T_10_28.wire_logic_cluster/lc_6/out <X> T_10_28.lc_trk_g3_6
 (32 14)  (524 462)  (524 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 462)  (525 462)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 462)  (528 462)  LC_7 Logic Functioning bit
 (37 14)  (529 462)  (529 462)  LC_7 Logic Functioning bit
 (47 14)  (539 462)  (539 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (542 462)  (542 462)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (495 463)  (495 463)  routing T_10_28.sp12_h_r_1 <X> T_10_28.sp12_v_t_22
 (5 15)  (497 463)  (497 463)  routing T_10_28.sp4_h_r_9 <X> T_10_28.sp4_v_t_44
 (12 15)  (504 463)  (504 463)  routing T_10_28.sp4_h_r_5 <X> T_10_28.sp4_v_t_46
 (18 15)  (510 463)  (510 463)  routing T_10_28.sp4_r_v_b_45 <X> T_10_28.lc_trk_g3_5
 (22 15)  (514 463)  (514 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (523 463)  (523 463)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 463)  (528 463)  LC_7 Logic Functioning bit
 (37 15)  (529 463)  (529 463)  LC_7 Logic Functioning bit
 (46 15)  (538 463)  (538 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (540 463)  (540 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_28

 (27 0)  (573 448)  (573 448)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 448)  (574 448)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 448)  (582 448)  LC_0 Logic Functioning bit
 (39 0)  (585 448)  (585 448)  LC_0 Logic Functioning bit
 (41 0)  (587 448)  (587 448)  LC_0 Logic Functioning bit
 (42 0)  (588 448)  (588 448)  LC_0 Logic Functioning bit
 (44 0)  (590 448)  (590 448)  LC_0 Logic Functioning bit
 (45 0)  (591 448)  (591 448)  LC_0 Logic Functioning bit
 (46 0)  (592 448)  (592 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (39 1)  (585 449)  (585 449)  LC_0 Logic Functioning bit
 (41 1)  (587 449)  (587 449)  LC_0 Logic Functioning bit
 (42 1)  (588 449)  (588 449)  LC_0 Logic Functioning bit
 (50 1)  (596 449)  (596 449)  Carry_In_Mux bit 

 (0 2)  (546 450)  (546 450)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (573 450)  (573 450)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 450)  (574 450)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (39 2)  (585 450)  (585 450)  LC_1 Logic Functioning bit
 (41 2)  (587 450)  (587 450)  LC_1 Logic Functioning bit
 (42 2)  (588 450)  (588 450)  LC_1 Logic Functioning bit
 (44 2)  (590 450)  (590 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (2 3)  (548 451)  (548 451)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (14 3)  (560 451)  (560 451)  routing T_11_28.sp4_h_r_4 <X> T_11_28.lc_trk_g0_4
 (15 3)  (561 451)  (561 451)  routing T_11_28.sp4_h_r_4 <X> T_11_28.lc_trk_g0_4
 (16 3)  (562 451)  (562 451)  routing T_11_28.sp4_h_r_4 <X> T_11_28.lc_trk_g0_4
 (17 3)  (563 451)  (563 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (39 3)  (585 451)  (585 451)  LC_1 Logic Functioning bit
 (41 3)  (587 451)  (587 451)  LC_1 Logic Functioning bit
 (42 3)  (588 451)  (588 451)  LC_1 Logic Functioning bit
 (46 3)  (592 451)  (592 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (567 452)  (567 452)  routing T_11_28.wire_logic_cluster/lc_3/out <X> T_11_28.lc_trk_g1_3
 (22 4)  (568 452)  (568 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 452)  (571 452)  routing T_11_28.wire_logic_cluster/lc_2/out <X> T_11_28.lc_trk_g1_2
 (27 4)  (573 452)  (573 452)  routing T_11_28.lc_trk_g1_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (39 4)  (585 452)  (585 452)  LC_2 Logic Functioning bit
 (41 4)  (587 452)  (587 452)  LC_2 Logic Functioning bit
 (42 4)  (588 452)  (588 452)  LC_2 Logic Functioning bit
 (44 4)  (590 452)  (590 452)  LC_2 Logic Functioning bit
 (45 4)  (591 452)  (591 452)  LC_2 Logic Functioning bit
 (46 4)  (592 452)  (592 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (568 453)  (568 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g1_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 453)  (582 453)  LC_2 Logic Functioning bit
 (39 5)  (585 453)  (585 453)  LC_2 Logic Functioning bit
 (41 5)  (587 453)  (587 453)  LC_2 Logic Functioning bit
 (42 5)  (588 453)  (588 453)  LC_2 Logic Functioning bit
 (12 6)  (558 454)  (558 454)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_h_l_40
 (17 6)  (563 454)  (563 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 454)  (564 454)  routing T_11_28.wire_logic_cluster/lc_5/out <X> T_11_28.lc_trk_g1_5
 (25 6)  (571 454)  (571 454)  routing T_11_28.wire_logic_cluster/lc_6/out <X> T_11_28.lc_trk_g1_6
 (27 6)  (573 454)  (573 454)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 454)  (582 454)  LC_3 Logic Functioning bit
 (39 6)  (585 454)  (585 454)  LC_3 Logic Functioning bit
 (41 6)  (587 454)  (587 454)  LC_3 Logic Functioning bit
 (42 6)  (588 454)  (588 454)  LC_3 Logic Functioning bit
 (44 6)  (590 454)  (590 454)  LC_3 Logic Functioning bit
 (45 6)  (591 454)  (591 454)  LC_3 Logic Functioning bit
 (13 7)  (559 455)  (559 455)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_h_l_40
 (22 7)  (568 455)  (568 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 455)  (576 455)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 455)  (582 455)  LC_3 Logic Functioning bit
 (39 7)  (585 455)  (585 455)  LC_3 Logic Functioning bit
 (41 7)  (587 455)  (587 455)  LC_3 Logic Functioning bit
 (42 7)  (588 455)  (588 455)  LC_3 Logic Functioning bit
 (51 7)  (597 455)  (597 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (573 456)  (573 456)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 456)  (574 456)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 456)  (575 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 456)  (576 456)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 456)  (578 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 456)  (582 456)  LC_4 Logic Functioning bit
 (39 8)  (585 456)  (585 456)  LC_4 Logic Functioning bit
 (41 8)  (587 456)  (587 456)  LC_4 Logic Functioning bit
 (42 8)  (588 456)  (588 456)  LC_4 Logic Functioning bit
 (44 8)  (590 456)  (590 456)  LC_4 Logic Functioning bit
 (45 8)  (591 456)  (591 456)  LC_4 Logic Functioning bit
 (15 9)  (561 457)  (561 457)  routing T_11_28.sp4_v_t_29 <X> T_11_28.lc_trk_g2_0
 (16 9)  (562 457)  (562 457)  routing T_11_28.sp4_v_t_29 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (36 9)  (582 457)  (582 457)  LC_4 Logic Functioning bit
 (39 9)  (585 457)  (585 457)  LC_4 Logic Functioning bit
 (41 9)  (587 457)  (587 457)  LC_4 Logic Functioning bit
 (42 9)  (588 457)  (588 457)  LC_4 Logic Functioning bit
 (46 9)  (592 457)  (592 457)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (597 457)  (597 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (573 458)  (573 458)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 458)  (575 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 458)  (576 458)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 458)  (582 458)  LC_5 Logic Functioning bit
 (39 10)  (585 458)  (585 458)  LC_5 Logic Functioning bit
 (41 10)  (587 458)  (587 458)  LC_5 Logic Functioning bit
 (42 10)  (588 458)  (588 458)  LC_5 Logic Functioning bit
 (44 10)  (590 458)  (590 458)  LC_5 Logic Functioning bit
 (45 10)  (591 458)  (591 458)  LC_5 Logic Functioning bit
 (47 10)  (593 458)  (593 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (582 459)  (582 459)  LC_5 Logic Functioning bit
 (39 11)  (585 459)  (585 459)  LC_5 Logic Functioning bit
 (41 11)  (587 459)  (587 459)  LC_5 Logic Functioning bit
 (42 11)  (588 459)  (588 459)  LC_5 Logic Functioning bit
 (14 12)  (560 460)  (560 460)  routing T_11_28.wire_logic_cluster/lc_0/out <X> T_11_28.lc_trk_g3_0
 (17 12)  (563 460)  (563 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 460)  (564 460)  routing T_11_28.wire_logic_cluster/lc_1/out <X> T_11_28.lc_trk_g3_1
 (27 12)  (573 460)  (573 460)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 460)  (575 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 460)  (576 460)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 460)  (578 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 460)  (582 460)  LC_6 Logic Functioning bit
 (39 12)  (585 460)  (585 460)  LC_6 Logic Functioning bit
 (41 12)  (587 460)  (587 460)  LC_6 Logic Functioning bit
 (42 12)  (588 460)  (588 460)  LC_6 Logic Functioning bit
 (44 12)  (590 460)  (590 460)  LC_6 Logic Functioning bit
 (45 12)  (591 460)  (591 460)  LC_6 Logic Functioning bit
 (51 12)  (597 460)  (597 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (563 461)  (563 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 461)  (576 461)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 461)  (582 461)  LC_6 Logic Functioning bit
 (39 13)  (585 461)  (585 461)  LC_6 Logic Functioning bit
 (41 13)  (587 461)  (587 461)  LC_6 Logic Functioning bit
 (42 13)  (588 461)  (588 461)  LC_6 Logic Functioning bit
 (46 13)  (592 461)  (592 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (547 462)  (547 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (558 462)  (558 462)  routing T_11_28.sp4_h_r_8 <X> T_11_28.sp4_h_l_46
 (14 14)  (560 462)  (560 462)  routing T_11_28.wire_logic_cluster/lc_4/out <X> T_11_28.lc_trk_g3_4
 (21 14)  (567 462)  (567 462)  routing T_11_28.wire_logic_cluster/lc_7/out <X> T_11_28.lc_trk_g3_7
 (22 14)  (568 462)  (568 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 462)  (573 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 462)  (574 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 462)  (576 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 462)  (582 462)  LC_7 Logic Functioning bit
 (39 14)  (585 462)  (585 462)  LC_7 Logic Functioning bit
 (41 14)  (587 462)  (587 462)  LC_7 Logic Functioning bit
 (42 14)  (588 462)  (588 462)  LC_7 Logic Functioning bit
 (44 14)  (590 462)  (590 462)  LC_7 Logic Functioning bit
 (45 14)  (591 462)  (591 462)  LC_7 Logic Functioning bit
 (51 14)  (597 462)  (597 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (598 462)  (598 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (547 463)  (547 463)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (13 15)  (559 463)  (559 463)  routing T_11_28.sp4_h_r_8 <X> T_11_28.sp4_h_l_46
 (17 15)  (563 463)  (563 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 463)  (576 463)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 463)  (582 463)  LC_7 Logic Functioning bit
 (39 15)  (585 463)  (585 463)  LC_7 Logic Functioning bit
 (41 15)  (587 463)  (587 463)  LC_7 Logic Functioning bit
 (42 15)  (588 463)  (588 463)  LC_7 Logic Functioning bit


LogicTile_12_28

 (1 3)  (601 451)  (601 451)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


IO_Tile_0_27

 (5 0)  (12 432)  (12 432)  routing T_0_27.span12_horz_1 <X> T_0_27.lc_trk_g0_1
 (7 0)  (10 432)  (10 432)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 432)  (9 432)  routing T_0_27.span12_horz_1 <X> T_0_27.lc_trk_g0_1
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 433)  (9 433)  routing T_0_27.span12_horz_1 <X> T_0_27.lc_trk_g0_1
 (13 1)  (4 433)  (4 433)  routing T_0_27.span4_horz_1 <X> T_0_27.span4_vert_b_0
 (14 1)  (3 433)  (3 433)  routing T_0_27.span4_horz_1 <X> T_0_27.span4_vert_b_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (9 2)  (189 434)  (189 434)  routing T_4_27.sp4_h_r_10 <X> T_4_27.sp4_h_l_36
 (10 2)  (190 434)  (190 434)  routing T_4_27.sp4_h_r_10 <X> T_4_27.sp4_h_l_36
 (10 9)  (190 441)  (190 441)  routing T_4_27.sp4_h_r_2 <X> T_4_27.sp4_v_b_7
 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_h_l_44
 (6 15)  (186 447)  (186 447)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_h_l_44


LogicTile_6_27

 (29 0)  (317 432)  (317 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 432)  (318 432)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 432)  (320 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 432)  (322 432)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 432)  (325 432)  LC_0 Logic Functioning bit
 (39 0)  (327 432)  (327 432)  LC_0 Logic Functioning bit
 (30 1)  (318 433)  (318 433)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 433)  (319 433)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (37 1)  (325 433)  (325 433)  LC_0 Logic Functioning bit
 (39 1)  (327 433)  (327 433)  LC_0 Logic Functioning bit
 (51 1)  (339 433)  (339 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 2)  (310 434)  (310 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 434)  (311 434)  routing T_6_27.sp4_h_r_7 <X> T_6_27.lc_trk_g0_7
 (24 2)  (312 434)  (312 434)  routing T_6_27.sp4_h_r_7 <X> T_6_27.lc_trk_g0_7
 (31 2)  (319 434)  (319 434)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 434)  (322 434)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 434)  (329 434)  LC_1 Logic Functioning bit
 (43 2)  (331 434)  (331 434)  LC_1 Logic Functioning bit
 (21 3)  (309 435)  (309 435)  routing T_6_27.sp4_h_r_7 <X> T_6_27.lc_trk_g0_7
 (26 3)  (314 435)  (314 435)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 435)  (315 435)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 435)  (317 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (40 3)  (328 435)  (328 435)  LC_1 Logic Functioning bit
 (42 3)  (330 435)  (330 435)  LC_1 Logic Functioning bit
 (47 3)  (335 435)  (335 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (310 436)  (310 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (311 436)  (311 436)  routing T_6_27.sp4_h_r_3 <X> T_6_27.lc_trk_g1_3
 (24 4)  (312 436)  (312 436)  routing T_6_27.sp4_h_r_3 <X> T_6_27.lc_trk_g1_3
 (25 4)  (313 436)  (313 436)  routing T_6_27.sp4_h_r_10 <X> T_6_27.lc_trk_g1_2
 (21 5)  (309 437)  (309 437)  routing T_6_27.sp4_h_r_3 <X> T_6_27.lc_trk_g1_3
 (22 5)  (310 437)  (310 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 437)  (311 437)  routing T_6_27.sp4_h_r_10 <X> T_6_27.lc_trk_g1_2
 (24 5)  (312 437)  (312 437)  routing T_6_27.sp4_h_r_10 <X> T_6_27.lc_trk_g1_2
 (15 6)  (303 438)  (303 438)  routing T_6_27.sp4_h_r_5 <X> T_6_27.lc_trk_g1_5
 (16 6)  (304 438)  (304 438)  routing T_6_27.sp4_h_r_5 <X> T_6_27.lc_trk_g1_5
 (17 6)  (305 438)  (305 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (306 439)  (306 439)  routing T_6_27.sp4_h_r_5 <X> T_6_27.lc_trk_g1_5
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 442)  (322 442)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (41 10)  (329 442)  (329 442)  LC_5 Logic Functioning bit
 (43 10)  (331 442)  (331 442)  LC_5 Logic Functioning bit
 (46 10)  (334 442)  (334 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (314 443)  (314 443)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 443)  (315 443)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 443)  (319 443)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 443)  (328 443)  LC_5 Logic Functioning bit
 (42 11)  (330 443)  (330 443)  LC_5 Logic Functioning bit


LogicTile_7_27

 (14 2)  (356 434)  (356 434)  routing T_7_27.sp4_h_l_1 <X> T_7_27.lc_trk_g0_4
 (27 2)  (369 434)  (369 434)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 434)  (373 434)  routing T_7_27.lc_trk_g0_4 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (383 434)  (383 434)  LC_1 Logic Functioning bit
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (15 3)  (357 435)  (357 435)  routing T_7_27.sp4_h_l_1 <X> T_7_27.lc_trk_g0_4
 (16 3)  (358 435)  (358 435)  routing T_7_27.sp4_h_l_1 <X> T_7_27.lc_trk_g0_4
 (17 3)  (359 435)  (359 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (372 435)  (372 435)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (41 3)  (383 435)  (383 435)  LC_1 Logic Functioning bit
 (43 3)  (385 435)  (385 435)  LC_1 Logic Functioning bit
 (51 3)  (393 435)  (393 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (356 436)  (356 436)  routing T_7_27.sp4_h_r_8 <X> T_7_27.lc_trk_g1_0
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (367 436)  (367 436)  routing T_7_27.sp4_h_r_10 <X> T_7_27.lc_trk_g1_2
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 436)  (376 436)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 436)  (383 436)  LC_2 Logic Functioning bit
 (43 4)  (385 436)  (385 436)  LC_2 Logic Functioning bit
 (15 5)  (357 437)  (357 437)  routing T_7_27.sp4_h_r_8 <X> T_7_27.lc_trk_g1_0
 (16 5)  (358 437)  (358 437)  routing T_7_27.sp4_h_r_8 <X> T_7_27.lc_trk_g1_0
 (17 5)  (359 437)  (359 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (363 437)  (363 437)  routing T_7_27.sp4_r_v_b_27 <X> T_7_27.lc_trk_g1_3
 (22 5)  (364 437)  (364 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 437)  (365 437)  routing T_7_27.sp4_h_r_10 <X> T_7_27.lc_trk_g1_2
 (24 5)  (366 437)  (366 437)  routing T_7_27.sp4_h_r_10 <X> T_7_27.lc_trk_g1_2
 (26 5)  (368 437)  (368 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 437)  (369 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 437)  (371 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 437)  (373 437)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (40 5)  (382 437)  (382 437)  LC_2 Logic Functioning bit
 (42 5)  (384 437)  (384 437)  LC_2 Logic Functioning bit
 (47 5)  (389 437)  (389 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 438)  (376 438)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 438)  (379 438)  LC_3 Logic Functioning bit
 (39 6)  (381 438)  (381 438)  LC_3 Logic Functioning bit
 (47 6)  (389 438)  (389 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (369 439)  (369 439)  routing T_7_27.lc_trk_g1_0 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 439)  (373 439)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 439)  (378 439)  LC_3 Logic Functioning bit
 (38 7)  (380 439)  (380 439)  LC_3 Logic Functioning bit


RAM_Tile_8_27

 (2 0)  (398 432)  (398 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_27

 (14 0)  (452 432)  (452 432)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 432)  (466 432)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (39 0)  (477 432)  (477 432)  LC_0 Logic Functioning bit
 (41 0)  (479 432)  (479 432)  LC_0 Logic Functioning bit
 (42 0)  (480 432)  (480 432)  LC_0 Logic Functioning bit
 (44 0)  (482 432)  (482 432)  LC_0 Logic Functioning bit
 (45 0)  (483 432)  (483 432)  LC_0 Logic Functioning bit
 (14 1)  (452 433)  (452 433)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (15 1)  (453 433)  (453 433)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (16 1)  (454 433)  (454 433)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (17 1)  (455 433)  (455 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (39 1)  (477 433)  (477 433)  LC_0 Logic Functioning bit
 (41 1)  (479 433)  (479 433)  LC_0 Logic Functioning bit
 (42 1)  (480 433)  (480 433)  LC_0 Logic Functioning bit
 (47 1)  (485 433)  (485 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (488 433)  (488 433)  Carry_In_Mux bit 

 (51 1)  (489 433)  (489 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (465 434)  (465 434)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 434)  (466 434)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 434)  (474 434)  LC_1 Logic Functioning bit
 (39 2)  (477 434)  (477 434)  LC_1 Logic Functioning bit
 (41 2)  (479 434)  (479 434)  LC_1 Logic Functioning bit
 (42 2)  (480 434)  (480 434)  LC_1 Logic Functioning bit
 (44 2)  (482 434)  (482 434)  LC_1 Logic Functioning bit
 (45 2)  (483 434)  (483 434)  LC_1 Logic Functioning bit
 (46 2)  (484 434)  (484 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (440 435)  (440 435)  routing T_9_27.lc_trk_g0_0 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (36 3)  (474 435)  (474 435)  LC_1 Logic Functioning bit
 (39 3)  (477 435)  (477 435)  LC_1 Logic Functioning bit
 (41 3)  (479 435)  (479 435)  LC_1 Logic Functioning bit
 (42 3)  (480 435)  (480 435)  LC_1 Logic Functioning bit
 (47 3)  (485 435)  (485 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (491 435)  (491 435)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (439 436)  (439 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (460 436)  (460 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (463 436)  (463 436)  routing T_9_27.wire_logic_cluster/lc_2/out <X> T_9_27.lc_trk_g1_2
 (27 4)  (465 436)  (465 436)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (41 4)  (479 436)  (479 436)  LC_2 Logic Functioning bit
 (42 4)  (480 436)  (480 436)  LC_2 Logic Functioning bit
 (44 4)  (482 436)  (482 436)  LC_2 Logic Functioning bit
 (45 4)  (483 436)  (483 436)  LC_2 Logic Functioning bit
 (52 4)  (490 436)  (490 436)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (491 436)  (491 436)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (438 437)  (438 437)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (1 5)  (439 437)  (439 437)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (21 5)  (459 437)  (459 437)  routing T_9_27.sp4_r_v_b_27 <X> T_9_27.lc_trk_g1_3
 (22 5)  (460 437)  (460 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 437)  (468 437)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 437)  (474 437)  LC_2 Logic Functioning bit
 (39 5)  (477 437)  (477 437)  LC_2 Logic Functioning bit
 (41 5)  (479 437)  (479 437)  LC_2 Logic Functioning bit
 (42 5)  (480 437)  (480 437)  LC_2 Logic Functioning bit
 (47 5)  (485 437)  (485 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (491 437)  (491 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (449 438)  (449 438)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_40
 (13 6)  (451 438)  (451 438)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_40
 (17 6)  (455 438)  (455 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 438)  (456 438)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g1_5
 (25 6)  (463 438)  (463 438)  routing T_9_27.wire_logic_cluster/lc_6/out <X> T_9_27.lc_trk_g1_6
 (27 6)  (465 438)  (465 438)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 438)  (466 438)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 438)  (467 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 438)  (474 438)  LC_3 Logic Functioning bit
 (39 6)  (477 438)  (477 438)  LC_3 Logic Functioning bit
 (41 6)  (479 438)  (479 438)  LC_3 Logic Functioning bit
 (42 6)  (480 438)  (480 438)  LC_3 Logic Functioning bit
 (44 6)  (482 438)  (482 438)  LC_3 Logic Functioning bit
 (45 6)  (483 438)  (483 438)  LC_3 Logic Functioning bit
 (52 6)  (490 438)  (490 438)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (450 439)  (450 439)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_40
 (22 7)  (460 439)  (460 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 439)  (468 439)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 439)  (474 439)  LC_3 Logic Functioning bit
 (39 7)  (477 439)  (477 439)  LC_3 Logic Functioning bit
 (41 7)  (479 439)  (479 439)  LC_3 Logic Functioning bit
 (42 7)  (480 439)  (480 439)  LC_3 Logic Functioning bit
 (47 7)  (485 439)  (485 439)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (491 439)  (491 439)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (465 440)  (465 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 440)  (466 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 440)  (467 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 440)  (468 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 440)  (474 440)  LC_4 Logic Functioning bit
 (39 8)  (477 440)  (477 440)  LC_4 Logic Functioning bit
 (41 8)  (479 440)  (479 440)  LC_4 Logic Functioning bit
 (42 8)  (480 440)  (480 440)  LC_4 Logic Functioning bit
 (44 8)  (482 440)  (482 440)  LC_4 Logic Functioning bit
 (45 8)  (483 440)  (483 440)  LC_4 Logic Functioning bit
 (51 8)  (489 440)  (489 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (474 441)  (474 441)  LC_4 Logic Functioning bit
 (39 9)  (477 441)  (477 441)  LC_4 Logic Functioning bit
 (41 9)  (479 441)  (479 441)  LC_4 Logic Functioning bit
 (42 9)  (480 441)  (480 441)  LC_4 Logic Functioning bit
 (47 9)  (485 441)  (485 441)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (53 9)  (491 441)  (491 441)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (452 442)  (452 442)  routing T_9_27.sp4_h_r_44 <X> T_9_27.lc_trk_g2_4
 (27 10)  (465 442)  (465 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 442)  (468 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (39 10)  (477 442)  (477 442)  LC_5 Logic Functioning bit
 (41 10)  (479 442)  (479 442)  LC_5 Logic Functioning bit
 (42 10)  (480 442)  (480 442)  LC_5 Logic Functioning bit
 (44 10)  (482 442)  (482 442)  LC_5 Logic Functioning bit
 (45 10)  (483 442)  (483 442)  LC_5 Logic Functioning bit
 (51 10)  (489 442)  (489 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (452 443)  (452 443)  routing T_9_27.sp4_h_r_44 <X> T_9_27.lc_trk_g2_4
 (15 11)  (453 443)  (453 443)  routing T_9_27.sp4_h_r_44 <X> T_9_27.lc_trk_g2_4
 (16 11)  (454 443)  (454 443)  routing T_9_27.sp4_h_r_44 <X> T_9_27.lc_trk_g2_4
 (17 11)  (455 443)  (455 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (39 11)  (477 443)  (477 443)  LC_5 Logic Functioning bit
 (41 11)  (479 443)  (479 443)  LC_5 Logic Functioning bit
 (42 11)  (480 443)  (480 443)  LC_5 Logic Functioning bit
 (47 11)  (485 443)  (485 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (452 444)  (452 444)  routing T_9_27.wire_logic_cluster/lc_0/out <X> T_9_27.lc_trk_g3_0
 (17 12)  (455 444)  (455 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 444)  (456 444)  routing T_9_27.wire_logic_cluster/lc_1/out <X> T_9_27.lc_trk_g3_1
 (21 12)  (459 444)  (459 444)  routing T_9_27.wire_logic_cluster/lc_3/out <X> T_9_27.lc_trk_g3_3
 (22 12)  (460 444)  (460 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (465 444)  (465 444)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 444)  (468 444)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (41 12)  (479 444)  (479 444)  LC_6 Logic Functioning bit
 (42 12)  (480 444)  (480 444)  LC_6 Logic Functioning bit
 (44 12)  (482 444)  (482 444)  LC_6 Logic Functioning bit
 (45 12)  (483 444)  (483 444)  LC_6 Logic Functioning bit
 (51 12)  (489 444)  (489 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (455 445)  (455 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 445)  (468 445)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 445)  (474 445)  LC_6 Logic Functioning bit
 (39 13)  (477 445)  (477 445)  LC_6 Logic Functioning bit
 (41 13)  (479 445)  (479 445)  LC_6 Logic Functioning bit
 (42 13)  (480 445)  (480 445)  LC_6 Logic Functioning bit
 (53 13)  (491 445)  (491 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (438 446)  (438 446)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 446)  (439 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 446)  (452 446)  routing T_9_27.wire_logic_cluster/lc_4/out <X> T_9_27.lc_trk_g3_4
 (21 14)  (459 446)  (459 446)  routing T_9_27.wire_logic_cluster/lc_7/out <X> T_9_27.lc_trk_g3_7
 (22 14)  (460 446)  (460 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 446)  (465 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 446)  (466 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 446)  (468 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 446)  (474 446)  LC_7 Logic Functioning bit
 (39 14)  (477 446)  (477 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (42 14)  (480 446)  (480 446)  LC_7 Logic Functioning bit
 (44 14)  (482 446)  (482 446)  LC_7 Logic Functioning bit
 (45 14)  (483 446)  (483 446)  LC_7 Logic Functioning bit
 (51 14)  (489 446)  (489 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (439 447)  (439 447)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 447)  (455 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 447)  (468 447)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 447)  (474 447)  LC_7 Logic Functioning bit
 (39 15)  (477 447)  (477 447)  LC_7 Logic Functioning bit
 (41 15)  (479 447)  (479 447)  LC_7 Logic Functioning bit
 (42 15)  (480 447)  (480 447)  LC_7 Logic Functioning bit
 (46 15)  (484 447)  (484 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_27

 (14 0)  (506 432)  (506 432)  routing T_10_27.lft_op_0 <X> T_10_27.lc_trk_g0_0
 (28 0)  (520 432)  (520 432)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 432)  (523 432)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 432)  (525 432)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 432)  (526 432)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (15 1)  (507 433)  (507 433)  routing T_10_27.lft_op_0 <X> T_10_27.lc_trk_g0_0
 (17 1)  (509 433)  (509 433)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (518 433)  (518 433)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 433)  (519 433)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 433)  (524 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (14 2)  (506 434)  (506 434)  routing T_10_27.lft_op_4 <X> T_10_27.lc_trk_g0_4
 (15 2)  (507 434)  (507 434)  routing T_10_27.lft_op_5 <X> T_10_27.lc_trk_g0_5
 (17 2)  (509 434)  (509 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 434)  (510 434)  routing T_10_27.lft_op_5 <X> T_10_27.lc_trk_g0_5
 (26 2)  (518 434)  (518 434)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 434)  (522 434)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 434)  (523 434)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 434)  (526 434)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (50 2)  (542 434)  (542 434)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (507 435)  (507 435)  routing T_10_27.lft_op_4 <X> T_10_27.lc_trk_g0_4
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (42 3)  (534 435)  (534 435)  LC_1 Logic Functioning bit
 (21 4)  (513 436)  (513 436)  routing T_10_27.lft_op_3 <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 436)  (516 436)  routing T_10_27.lft_op_3 <X> T_10_27.lc_trk_g1_3
 (17 6)  (509 438)  (509 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 438)  (510 438)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g1_5
 (21 6)  (513 438)  (513 438)  routing T_10_27.lft_op_7 <X> T_10_27.lc_trk_g1_7
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 438)  (516 438)  routing T_10_27.lft_op_7 <X> T_10_27.lc_trk_g1_7
 (15 8)  (507 440)  (507 440)  routing T_10_27.tnl_op_1 <X> T_10_27.lc_trk_g2_1
 (17 8)  (509 440)  (509 440)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (510 441)  (510 441)  routing T_10_27.tnl_op_1 <X> T_10_27.lc_trk_g2_1
 (27 10)  (519 442)  (519 442)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 442)  (520 442)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 442)  (523 442)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 442)  (528 442)  LC_5 Logic Functioning bit
 (37 10)  (529 442)  (529 442)  LC_5 Logic Functioning bit
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (39 10)  (531 442)  (531 442)  LC_5 Logic Functioning bit
 (41 10)  (533 442)  (533 442)  LC_5 Logic Functioning bit
 (42 10)  (534 442)  (534 442)  LC_5 Logic Functioning bit
 (43 10)  (535 442)  (535 442)  LC_5 Logic Functioning bit
 (51 10)  (543 442)  (543 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (500 443)  (500 443)  routing T_10_27.sp4_h_l_42 <X> T_10_27.sp4_v_t_42
 (26 11)  (518 443)  (518 443)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 443)  (519 443)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 443)  (520 443)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 443)  (522 443)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 443)  (523 443)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 443)  (525 443)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.input_2_5
 (34 11)  (526 443)  (526 443)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.input_2_5
 (36 11)  (528 443)  (528 443)  LC_5 Logic Functioning bit
 (37 11)  (529 443)  (529 443)  LC_5 Logic Functioning bit
 (38 11)  (530 443)  (530 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (40 11)  (532 443)  (532 443)  LC_5 Logic Functioning bit
 (41 11)  (533 443)  (533 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (43 11)  (535 443)  (535 443)  LC_5 Logic Functioning bit
 (22 12)  (514 444)  (514 444)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 444)  (516 444)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g3_3
 (14 13)  (506 445)  (506 445)  routing T_10_27.tnl_op_0 <X> T_10_27.lc_trk_g3_0
 (15 13)  (507 445)  (507 445)  routing T_10_27.tnl_op_0 <X> T_10_27.lc_trk_g3_0
 (17 13)  (509 445)  (509 445)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (513 445)  (513 445)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g3_3
 (22 13)  (514 445)  (514 445)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 445)  (516 445)  routing T_10_27.tnl_op_2 <X> T_10_27.lc_trk_g3_2
 (25 13)  (517 445)  (517 445)  routing T_10_27.tnl_op_2 <X> T_10_27.lc_trk_g3_2
 (5 14)  (497 446)  (497 446)  routing T_10_27.sp4_v_t_38 <X> T_10_27.sp4_h_l_44
 (8 14)  (500 446)  (500 446)  routing T_10_27.sp4_v_t_47 <X> T_10_27.sp4_h_l_47
 (9 14)  (501 446)  (501 446)  routing T_10_27.sp4_v_t_47 <X> T_10_27.sp4_h_l_47
 (4 15)  (496 447)  (496 447)  routing T_10_27.sp4_v_t_38 <X> T_10_27.sp4_h_l_44
 (6 15)  (498 447)  (498 447)  routing T_10_27.sp4_v_t_38 <X> T_10_27.sp4_h_l_44
 (14 15)  (506 447)  (506 447)  routing T_10_27.sp4_r_v_b_44 <X> T_10_27.lc_trk_g3_4
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_11_27

 (10 3)  (556 435)  (556 435)  routing T_11_27.sp4_h_l_45 <X> T_11_27.sp4_v_t_36
 (12 7)  (558 439)  (558 439)  routing T_11_27.sp4_h_l_40 <X> T_11_27.sp4_v_t_40


LogicTile_12_27

 (11 7)  (611 439)  (611 439)  routing T_12_27.sp4_h_r_5 <X> T_12_27.sp4_h_l_40
 (11 10)  (611 442)  (611 442)  routing T_12_27.sp4_h_l_38 <X> T_12_27.sp4_v_t_45
 (8 11)  (608 443)  (608 443)  routing T_12_27.sp4_h_l_42 <X> T_12_27.sp4_v_t_42


LogicTile_13_27

 (11 15)  (665 447)  (665 447)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_h_l_46


LogicTile_14_27

 (2 12)  (710 444)  (710 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_27

 (3 3)  (819 435)  (819 435)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_l_23
 (13 7)  (829 439)  (829 439)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_h_l_40


LogicTile_16_26

 (19 0)  (835 416)  (835 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


IO_Tile_0_25

 (4 0)  (13 400)  (13 400)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g0_0
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 401)  (12 401)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g0_0
 (7 1)  (10 401)  (10 401)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 408)  (13 408)  routing T_0_25.span4_horz_32 <X> T_0_25.lc_trk_g1_0
 (5 9)  (12 409)  (12 409)  routing T_0_25.span4_horz_32 <X> T_0_25.lc_trk_g1_0
 (6 9)  (11 409)  (11 409)  routing T_0_25.span4_horz_32 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (4 413)  (4 413)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_b_3
 (14 13)  (3 413)  (3 413)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_b_3
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (19 5)  (91 405)  (91 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (11 11)  (83 411)  (83 411)  routing T_2_25.sp4_h_r_8 <X> T_2_25.sp4_h_l_45


LogicTile_3_25

 (4 11)  (130 411)  (130 411)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_h_l_43
 (6 11)  (132 411)  (132 411)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_h_l_43


LogicTile_4_25

 (8 9)  (188 409)  (188 409)  routing T_4_25.sp4_v_t_41 <X> T_4_25.sp4_v_b_7
 (10 9)  (190 409)  (190 409)  routing T_4_25.sp4_v_t_41 <X> T_4_25.sp4_v_b_7


LogicTile_5_25



LogicTile_6_25

 (12 10)  (300 410)  (300 410)  routing T_6_25.sp4_v_t_45 <X> T_6_25.sp4_h_l_45
 (11 11)  (299 411)  (299 411)  routing T_6_25.sp4_v_t_45 <X> T_6_25.sp4_h_l_45


LogicTile_7_25

 (8 14)  (350 414)  (350 414)  routing T_7_25.sp4_v_t_47 <X> T_7_25.sp4_h_l_47
 (9 14)  (351 414)  (351 414)  routing T_7_25.sp4_v_t_47 <X> T_7_25.sp4_h_l_47


RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (11 10)  (611 410)  (611 410)  routing T_12_25.sp4_h_r_2 <X> T_12_25.sp4_v_t_45
 (13 10)  (613 410)  (613 410)  routing T_12_25.sp4_h_r_2 <X> T_12_25.sp4_v_t_45
 (12 11)  (612 411)  (612 411)  routing T_12_25.sp4_h_r_2 <X> T_12_25.sp4_v_t_45


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (12 2)  (828 402)  (828 402)  routing T_16_25.sp4_v_b_2 <X> T_16_25.sp4_h_l_39


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24

 (19 2)  (835 386)  (835 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (13 1)  (4 369)  (4 369)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_b_0
 (14 1)  (3 369)  (3 369)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_b_0


LogicTile_4_23

 (8 2)  (188 370)  (188 370)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_h_l_36
 (9 2)  (189 370)  (189 370)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_h_l_36
 (10 2)  (190 370)  (190 370)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_h_l_36


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 354)  (12 354)  routing T_0_22.span4_horz_35 <X> T_0_22.lc_trk_g0_3
 (6 2)  (11 354)  (11 354)  routing T_0_22.span4_horz_35 <X> T_0_22.lc_trk_g0_3
 (7 2)  (10 354)  (10 354)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (9 354)  (9 354)  routing T_0_22.span4_horz_35 <X> T_0_22.lc_trk_g0_3
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_3 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 366)  (9 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (12 14)  (84 366)  (84 366)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_h_l_46
 (11 15)  (83 367)  (83 367)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_h_l_46
 (13 15)  (85 367)  (85 367)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_h_l_46


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (12 4)  (5 340)  (5 340)  routing T_0_21.lc_trk_g1_1 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 344)  (13 344)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g1_0
 (6 8)  (11 344)  (11 344)  routing T_0_21.span4_horz_1 <X> T_0_21.lc_trk_g1_1
 (7 8)  (10 344)  (10 344)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 344)  (9 344)  routing T_0_21.span4_horz_1 <X> T_0_21.lc_trk_g1_1
 (5 9)  (12 345)  (12 345)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g1_0
 (7 9)  (10 345)  (10 345)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_0 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_4_21

 (8 2)  (188 338)  (188 338)  routing T_4_21.sp4_v_t_42 <X> T_4_21.sp4_h_l_36
 (9 2)  (189 338)  (189 338)  routing T_4_21.sp4_v_t_42 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_v_t_42 <X> T_4_21.sp4_h_l_36


IO_Tile_0_20

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0


LogicTile_24_20

 (3 8)  (1255 328)  (1255 328)  routing T_24_20.sp12_v_t_22 <X> T_24_20.sp12_v_b_1


LogicTile_16_19

 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_v_t_23


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 300)  (9 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_9_18

 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 294)  (468 294)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (51 6)  (489 294)  (489 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (43 7)  (481 295)  (481 295)  LC_3 Logic Functioning bit
 (48 7)  (486 295)  (486 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (40 9)  (478 297)  (478 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (48 9)  (486 297)  (486 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (459 301)  (459 301)  routing T_9_18.sp4_r_v_b_43 <X> T_9_18.lc_trk_g3_3


IO_Tile_0_17

 (11 2)  (6 274)  (6 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13


LogicTile_4_17

 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_l_42


LogicTile_9_17

 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (44 0)  (482 272)  (482 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (42 1)  (480 273)  (480 273)  LC_0 Logic Functioning bit
 (50 1)  (488 273)  (488 273)  Carry_In_Mux bit 

 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (42 2)  (480 274)  (480 274)  LC_1 Logic Functioning bit
 (44 2)  (482 274)  (482 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (41 3)  (479 275)  (479 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (0 4)  (438 276)  (438 276)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (459 276)  (459 276)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 276)  (463 276)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g1_2
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (42 4)  (480 276)  (480 276)  LC_2 Logic Functioning bit
 (44 4)  (482 276)  (482 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (0 5)  (438 277)  (438 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 5)  (439 277)  (439 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (42 5)  (480 277)  (480 277)  LC_2 Logic Functioning bit
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 278)  (456 278)  routing T_9_17.wire_logic_cluster/lc_5/out <X> T_9_17.lc_trk_g1_5
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (42 6)  (480 278)  (480 278)  LC_3 Logic Functioning bit
 (44 6)  (482 278)  (482 278)  LC_3 Logic Functioning bit
 (45 6)  (483 278)  (483 278)  LC_3 Logic Functioning bit
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (41 7)  (479 279)  (479 279)  LC_3 Logic Functioning bit
 (42 7)  (480 279)  (480 279)  LC_3 Logic Functioning bit
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 280)  (466 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (39 8)  (477 280)  (477 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (44 8)  (482 280)  (482 280)  LC_4 Logic Functioning bit
 (45 8)  (483 280)  (483 280)  LC_4 Logic Functioning bit
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (42 9)  (480 281)  (480 281)  LC_4 Logic Functioning bit
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (42 10)  (480 282)  (480 282)  LC_5 Logic Functioning bit
 (45 10)  (483 282)  (483 282)  LC_5 Logic Functioning bit
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (42 11)  (480 283)  (480 283)  LC_5 Logic Functioning bit
 (14 12)  (452 284)  (452 284)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g3_0
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g3_1
 (21 12)  (459 284)  (459 284)  routing T_9_17.sp4_v_t_22 <X> T_9_17.lc_trk_g3_3
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 284)  (461 284)  routing T_9_17.sp4_v_t_22 <X> T_9_17.lc_trk_g3_3
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (459 285)  (459 285)  routing T_9_17.sp4_v_t_22 <X> T_9_17.lc_trk_g3_3
 (0 14)  (438 286)  (438 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 286)  (452 286)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g3_4
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g3_5
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (438 287)  (438 287)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 287)  (439 287)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_10_17

 (19 2)  (511 274)  (511 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (6 10)  (498 282)  (498 282)  routing T_10_17.sp4_v_b_3 <X> T_10_17.sp4_v_t_43
 (5 11)  (497 283)  (497 283)  routing T_10_17.sp4_v_b_3 <X> T_10_17.sp4_v_t_43


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_4_16

 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_9_16

 (15 0)  (453 256)  (453 256)  routing T_9_16.top_op_1 <X> T_9_16.lc_trk_g0_1
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (459 256)  (459 256)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g0_3
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 256)  (473 256)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.input_2_0
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (14 1)  (452 257)  (452 257)  routing T_9_16.top_op_0 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.top_op_0 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (456 257)  (456 257)  routing T_9_16.top_op_1 <X> T_9_16.lc_trk_g0_1
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 257)  (462 257)  routing T_9_16.top_op_2 <X> T_9_16.lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.top_op_2 <X> T_9_16.lc_trk_g0_2
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (472 257)  (472 257)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.input_2_0
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (466 258)  (466 258)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (50 2)  (488 258)  (488 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (43 3)  (481 259)  (481 259)  LC_1 Logic Functioning bit
 (46 3)  (484 259)  (484 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (452 260)  (452 260)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g1_0
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.top_op_3 <X> T_9_16.lc_trk_g1_3
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 260)  (469 260)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (459 261)  (459 261)  routing T_9_16.top_op_3 <X> T_9_16.lc_trk_g1_3
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (15 6)  (453 262)  (453 262)  routing T_9_16.top_op_5 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (14 7)  (452 263)  (452 263)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g1_4
 (15 7)  (453 263)  (453 263)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (456 263)  (456 263)  routing T_9_16.top_op_5 <X> T_9_16.lc_trk_g1_5
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 263)  (479 263)  LC_3 Logic Functioning bit
 (43 7)  (481 263)  (481 263)  LC_3 Logic Functioning bit
 (14 8)  (452 264)  (452 264)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g2_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (14 9)  (452 265)  (452 265)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp12_v_t_9 <X> T_9_16.lc_trk_g2_2
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (41 9)  (479 265)  (479 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (11 10)  (449 266)  (449 266)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_v_t_45
 (13 10)  (451 266)  (451 266)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_v_t_45
 (12 11)  (450 267)  (450 267)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_v_t_45
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (25 12)  (463 268)  (463 268)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g3_2
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (452 270)  (452 270)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_9_15

 (26 2)  (464 242)  (464 242)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (47 2)  (485 242)  (485 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (452 243)  (452 243)  routing T_9_15.top_op_4 <X> T_9_15.lc_trk_g0_4
 (15 3)  (453 243)  (453 243)  routing T_9_15.top_op_4 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (464 243)  (464 243)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (459 251)  (459 251)  routing T_9_15.sp4_r_v_b_39 <X> T_9_15.lc_trk_g2_7


LogicTile_16_15

 (3 6)  (819 246)  (819 246)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_v_t_23
 (3 9)  (819 249)  (819 249)  routing T_16_15.sp12_h_l_22 <X> T_16_15.sp12_v_b_1


LogicTile_10_13

 (4 6)  (496 214)  (496 214)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_38
 (6 6)  (498 214)  (498 214)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_38
 (5 7)  (497 215)  (497 215)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_38


LogicTile_11_13

 (2 8)  (548 216)  (548 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_13

 (3 3)  (765 211)  (765 211)  routing T_15_13.sp12_v_b_0 <X> T_15_13.sp12_h_l_23


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0



IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (3 8)  (1255 136)  (1255 136)  routing T_24_8.sp12_v_t_22 <X> T_24_8.sp12_v_b_1


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23
 (3 7)  (183 119)  (183 119)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23


LogicTile_16_7

 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_h_l_23
 (3 6)  (819 118)  (819 118)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_v_t_23


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0



LogicTile_16_3

 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23
 (3 12)  (819 60)  (819 60)  routing T_16_3.sp12_v_t_22 <X> T_16_3.sp12_h_r_1


LogicTile_19_3

 (19 14)  (1001 62)  (1001 62)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_22_3

 (11 8)  (1155 56)  (1155 56)  routing T_22_3.sp4_h_l_39 <X> T_22_3.sp4_v_b_8
 (13 8)  (1157 56)  (1157 56)  routing T_22_3.sp4_h_l_39 <X> T_22_3.sp4_v_b_8
 (12 9)  (1156 57)  (1156 57)  routing T_22_3.sp4_h_l_39 <X> T_22_3.sp4_v_b_8


LogicTile_24_2

 (19 7)  (1271 39)  (1271 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_15_1

 (3 6)  (765 22)  (765 22)  routing T_15_1.sp12_v_b_0 <X> T_15_1.sp12_v_t_23


LogicTile_16_1

 (26 0)  (842 16)  (842 16)  routing T_16_1.lc_trk_g0_4 <X> T_16_1.wire_logic_cluster/lc_0/in_0
 (36 0)  (852 16)  (852 16)  LC_0 Logic Functioning bit
 (38 0)  (854 16)  (854 16)  LC_0 Logic Functioning bit
 (41 0)  (857 16)  (857 16)  LC_0 Logic Functioning bit
 (43 0)  (859 16)  (859 16)  LC_0 Logic Functioning bit
 (29 1)  (845 17)  (845 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 17)  (853 17)  LC_0 Logic Functioning bit
 (39 1)  (855 17)  (855 17)  LC_0 Logic Functioning bit
 (40 1)  (856 17)  (856 17)  LC_0 Logic Functioning bit
 (42 1)  (858 17)  (858 17)  LC_0 Logic Functioning bit
 (52 1)  (868 17)  (868 17)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (17 3)  (833 19)  (833 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 22)  (816 22)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (1 6)  (817 22)  (817 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 23)  (816 23)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_0 <X> T_13_0.fabout
 (4 9)  (670 6)  (670 6)  routing T_13_0.span4_horz_r_0 <X> T_13_0.lc_trk_g1_0
 (5 9)  (671 6)  (671 6)  routing T_13_0.span4_horz_r_0 <X> T_13_0.lc_trk_g1_0
 (7 9)  (673 6)  (673 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0


IO_Tile_14_0

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 0)  (788 15)  (788 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1

 (17 1)  (767 14)  (767 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0



IO_Tile_16_0

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (11 0)  (907 15)  (907 15)  routing T_17_0.span4_vert_1 <X> T_17_0.span4_horz_l_12
 (12 0)  (908 15)  (908 15)  routing T_17_0.span4_vert_1 <X> T_17_0.span4_horz_l_12
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_horz_r_1 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_horz_r_1 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span4_vert_32 <X> T_22_0.lc_trk_g1_0
 (5 9)  (1161 6)  (1161 6)  routing T_22_0.span4_vert_32 <X> T_22_0.lc_trk_g1_0
 (6 9)  (1162 6)  (1162 6)  routing T_22_0.span4_vert_32 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (12 2)  (1286 12)  (1286 12)  routing T_24_0.span4_vert_31 <X> T_24_0.span4_horz_l_13

