// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_14 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_68_p2;
wire   [0:0] comparison_230_fu_74_p2;
wire   [0:0] xor_ln195_fu_104_p2;
wire   [0:0] comparison_227_fu_80_p2;
wire   [0:0] activation_279_fu_98_p2;
wire   [0:0] xor_ln195_13_fu_122_p2;
wire   [0:0] comparison_228_fu_86_p2;
wire   [0:0] activation_281_fu_110_p2;
wire   [0:0] comparison_229_fu_92_p2;
wire   [0:0] activation_282_fu_116_p2;
wire   [0:0] activation_fu_128_p2;
wire   [0:0] or_ln208_fu_146_p2;
wire   [0:0] activation_283_fu_134_p2;
wire   [1:0] zext_ln208_fu_152_p1;
wire   [0:0] or_ln208_46_fu_156_p2;
wire   [1:0] select_ln208_fu_162_p3;
wire   [1:0] select_ln208_62_fu_176_p3;
wire   [0:0] or_ln208_47_fu_170_p2;
wire   [0:0] activation_284_fu_140_p2;
wire   [2:0] zext_ln208_15_fu_184_p1;
wire   [0:0] or_ln208_48_fu_188_p2;
wire   [2:0] select_ln208_63_fu_194_p3;
wire   [2:0] tmp_fu_216_p7;
wire   [0:0] or_ln208_49_fu_202_p2;
wire   [31:0] tmp_fu_216_p8;
wire    ap_ce_reg;

myproject_axi_mux_63_32_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_63_32_1_1_x0_U275(
    .din0(32'd46716),
    .din1(32'd49513),
    .din2(32'd36249),
    .din3(32'd4294962226),
    .din4(32'd34993),
    .din5(32'd1426),
    .din6(tmp_fu_216_p7),
    .dout(tmp_fu_216_p8)
);

assign activation_279_fu_98_p2 = (comparison_fu_68_p2 ^ 1'd1);

assign activation_281_fu_110_p2 = (xor_ln195_fu_104_p2 & comparison_fu_68_p2);

assign activation_282_fu_116_p2 = (comparison_227_fu_80_p2 & activation_279_fu_98_p2);

assign activation_283_fu_134_p2 = (comparison_228_fu_86_p2 & activation_281_fu_110_p2);

assign activation_284_fu_140_p2 = (comparison_229_fu_92_p2 & activation_282_fu_116_p2);

assign activation_fu_128_p2 = (xor_ln195_13_fu_122_p2 & activation_279_fu_98_p2);

assign ap_ready = 1'b1;

assign ap_return = ((or_ln208_49_fu_202_p2[0:0] == 1'b1) ? tmp_fu_216_p8 : 32'd0);

assign comparison_227_fu_80_p2 = (($signed(p_read1) < $signed(32'd73314)) ? 1'b1 : 1'b0);

assign comparison_228_fu_86_p2 = (($signed(p_read3) < $signed(32'd4294849435)) ? 1'b1 : 1'b0);

assign comparison_229_fu_92_p2 = (($signed(p_read1) < $signed(32'd4294930903)) ? 1'b1 : 1'b0);

assign comparison_230_fu_74_p2 = (($signed(p_read2) < $signed(32'd4294831441)) ? 1'b1 : 1'b0);

assign comparison_fu_68_p2 = (($signed(p_read2) < $signed(32'd65738)) ? 1'b1 : 1'b0);

assign or_ln208_46_fu_156_p2 = (or_ln208_fu_146_p2 | activation_283_fu_134_p2);

assign or_ln208_47_fu_170_p2 = (or_ln208_fu_146_p2 | activation_281_fu_110_p2);

assign or_ln208_48_fu_188_p2 = (or_ln208_47_fu_170_p2 | activation_284_fu_140_p2);

assign or_ln208_49_fu_202_p2 = (or_ln208_47_fu_170_p2 | activation_282_fu_116_p2);

assign or_ln208_fu_146_p2 = (comparison_230_fu_74_p2 | activation_fu_128_p2);

assign select_ln208_62_fu_176_p3 = ((or_ln208_46_fu_156_p2[0:0] == 1'b1) ? select_ln208_fu_162_p3 : 2'd3);

assign select_ln208_63_fu_194_p3 = ((or_ln208_47_fu_170_p2[0:0] == 1'b1) ? zext_ln208_15_fu_184_p1 : 3'd4);

assign select_ln208_fu_162_p3 = ((or_ln208_fu_146_p2[0:0] == 1'b1) ? zext_ln208_fu_152_p1 : 2'd2);

assign tmp_fu_216_p7 = ((or_ln208_48_fu_188_p2[0:0] == 1'b1) ? select_ln208_63_fu_194_p3 : 3'd5);

assign xor_ln195_13_fu_122_p2 = (comparison_227_fu_80_p2 ^ 1'd1);

assign xor_ln195_fu_104_p2 = (comparison_230_fu_74_p2 ^ 1'd1);

assign zext_ln208_15_fu_184_p1 = select_ln208_62_fu_176_p3;

assign zext_ln208_fu_152_p1 = xor_ln195_fu_104_p2;

endmodule //myproject_axi_decision_function_14
