Release 13.3 - xst O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: lab9_10_io_wrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab9_10_io_wrapper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab9_10_io_wrapper"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lab9_10_io_wrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "svn_seg_decoder.v" in library work
Compiling verilog file "divideby100.v" in library work
Module <svn_seg_decoder> compiled
Compiling verilog file "dbnc_ctrl.v" in library work
Module <divideby100> compiled
Compiling verilog file "css_ctrl.v" in library work
Module <dbnc_ctrl> compiled
Compiling verilog file "counter_0to9.v" in library work
Module <css_ctrl> compiled
Compiling verilog file "counter_0to5.v" in library work
Module <counter_0to9> compiled
Compiling verilog file "sw_ctrl.v" in library work
Module <counter_0to5> compiled
Compiling verilog file "dsp_drvr.v" in library work
Module <sw_ctrl> compiled
Compiling verilog file "ctr_blk.v" in library work
Module <dsp_drvr> compiled
Compiling verilog file "sw_core.v" in library work
Module <ctr_blk> compiled
Compiling verilog file "lab9_10_io_wrapper.v" in library work
Module <sw_core> compiled
Module <lab9_10_io_wrapper> compiled
No errors in compilation
Analysis of file <"lab9_10_io_wrapper.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab9_10_io_wrapper> in library <work>.

Analyzing hierarchy for module <sw_core> in library <work>.

Analyzing hierarchy for module <dsp_drvr> in library <work>.

Analyzing hierarchy for module <ctr_blk> in library <work>.

Analyzing hierarchy for module <sw_ctrl> in library <work>.

Analyzing hierarchy for module <svn_seg_decoder> in library <work>.

Analyzing hierarchy for module <divideby100> in library <work>.

Analyzing hierarchy for module <counter_0to9> in library <work>.

Analyzing hierarchy for module <counter_0to5> in library <work>.

Analyzing hierarchy for module <css_ctrl> in library <work> with parameters.
	ICLEAR = "00000000000000000000000000000111"
	IDLE = "00000000000000000000000000000000"
	RCLEAR = "00000000000000000000000000000100"
	RUN = "00000000000000000000000000000011"
	SPWAIT = "00000000000000000000000000000101"
	START = "00000000000000000000000000000001"
	STOP = "00000000000000000000000000000110"
	STWAIT = "00000000000000000000000000000010"

Analyzing hierarchy for module <dbnc_ctrl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab9_10_io_wrapper>.
Module <lab9_10_io_wrapper> is correct for synthesis.
 
Analyzing module <sw_core> in library <work>.
Module <sw_core> is correct for synthesis.
 
Analyzing module <dsp_drvr> in library <work>.
Module <dsp_drvr> is correct for synthesis.
 
Analyzing module <svn_seg_decoder> in library <work>.
Module <svn_seg_decoder> is correct for synthesis.
 
Analyzing module <ctr_blk> in library <work>.
Module <ctr_blk> is correct for synthesis.
 
Analyzing module <divideby100> in library <work>.
Module <divideby100> is correct for synthesis.
 
Analyzing module <counter_0to9> in library <work>.
Module <counter_0to9> is correct for synthesis.
 
Analyzing module <counter_0to5> in library <work>.
Module <counter_0to5> is correct for synthesis.
 
Analyzing module <sw_ctrl> in library <work>.
Module <sw_ctrl> is correct for synthesis.
 
Analyzing module <css_ctrl> in library <work>.
	ICLEAR = 32'sb00000000000000000000000000000111
	IDLE = 32'sb00000000000000000000000000000000
	RCLEAR = 32'sb00000000000000000000000000000100
	RUN = 32'sb00000000000000000000000000000011
	SPWAIT = 32'sb00000000000000000000000000000101
	START = 32'sb00000000000000000000000000000001
	STOP = 32'sb00000000000000000000000000000110
	STWAIT = 32'sb00000000000000000000000000000010
Module <css_ctrl> is correct for synthesis.
 
Analyzing module <dbnc_ctrl> in library <work>.
Module <dbnc_ctrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <svn_seg_decoder>.
    Related source file is "svn_seg_decoder.v".
    Found 16x7-bit ROM for signal <seg_out$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <svn_seg_decoder> synthesized.


Synthesizing Unit <divideby100>.
    Related source file is "divideby100.v".
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <divideby100> synthesized.


Synthesizing Unit <counter_0to9>.
    Related source file is "counter_0to9.v".
    Found 4-bit register for signal <q>.
    Found 4-bit adder for signal <$add0000> created at line 80.
    Found 4-bit comparator greatequal for signal <Next_q_3$cmp_ge0000> created at line 83.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_0to9> synthesized.


Synthesizing Unit <counter_0to5>.
    Related source file is "counter_0to5.v".
    Found 4-bit register for signal <q>.
    Found 4-bit adder for signal <$add0000> created at line 76.
    Found 4-bit comparator greatequal for signal <Next_q_3$cmp_ge0000> created at line 79.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_0to5> synthesized.


Synthesizing Unit <css_ctrl>.
    Related source file is "css_ctrl.v".
    Found 3-bit register for signal <state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <css_ctrl> synthesized.


Synthesizing Unit <dbnc_ctrl>.
    Related source file is "dbnc_ctrl.v".
    Found 9-bit register for signal <millisecond_count>.
    Found 9-bit subtractor for signal <millisecond_count$addsub0000> created at line 52.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dbnc_ctrl> synthesized.


Synthesizing Unit <dsp_drvr>.
    Related source file is "dsp_drvr.v".
    Found 2-bit up counter for signal <anreg>.
    Found 16-bit register for signal <count>.
    Found 4-bit 4-to-1 multiplexer for signal <mux_digit>.
    Found 16-bit subtractor for signal <next_count$addsub0000> created at line 42.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <dsp_drvr> synthesized.


Synthesizing Unit <ctr_blk>.
    Related source file is "ctr_blk.v".
Unit <ctr_blk> synthesized.


Synthesizing Unit <sw_ctrl>.
    Related source file is "sw_ctrl.v".
Unit <sw_ctrl> synthesized.


Synthesizing Unit <sw_core>.
    Related source file is "sw_core.v".
WARNING:Xst:1305 - Output <m_sec> is never assigned. Tied to value 0.
Unit <sw_core> synthesized.


Synthesizing Unit <lab9_10_io_wrapper>.
    Related source file is "lab9_10_io_wrapper.v".
    Found 1-bit register for signal <b0>.
    Found 1-bit register for signal <b1>.
    Found 1-bit register for signal <b2>.
    Found 1-bit register for signal <btn0>.
    Found 1-bit register for signal <btn1>.
    Found 1-bit register for signal <btn2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <lab9_10_io_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 16-bit subtractor                                     : 1
 4-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 6
 16-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator greatequal                           : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 16-bit subtractor                                     : 1
 4-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 4
 4-bit comparator greatequal                           : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab9_10_io_wrapper> ...

Optimizing unit <counter_0to9> ...

Optimizing unit <counter_0to5> ...
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <counter_0to5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <counter_0to5>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <css_ctrl> ...

Optimizing unit <dbnc_ctrl> ...

Optimizing unit <dsp_drvr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab9_10_io_wrapper, actual ratio is 1.

Final Macro Processing ...

Processing Unit <lab9_10_io_wrapper> :
	Found 2-bit shift register for signal <btn0>.
	Found 2-bit shift register for signal <btn2>.
	Found 2-bit shift register for signal <btn1>.
Unit <lab9_10_io_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab9_10_io_wrapper.ngr
Top Level Output File Name         : lab9_10_io_wrapper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 242
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 9
#      LUT2                        : 21
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 22
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 70
#      LUT4_D                      : 4
#      LUT4_L                      : 9
#      MUXCY                       : 30
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 56
#      FD                          : 13
#      FDR                         : 10
#      FDRE                        : 17
#      FDS                         : 9
#      FDSE                        : 7
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 12
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       91  out of   4656     1%  
 Number of Slice Flip Flops:             56  out of   9312     0%  
 Number of 4 input LUTs:                172  out of   9312     1%  
    Number used as logic:               169
    Number used as Shift registers:       3
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    232    17%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.516ns (Maximum Frequency: 133.049MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.516ns (frequency: 133.049MHz)
  Total number of paths / destination ports: 2428 / 123
-------------------------------------------------------------------------
Delay:               7.516ns (Levels of Logic = 4)
  Source:            utop/udd/count_4 (FF)
  Destination:       utop/ucb/u2/q_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: utop/udd/count_4 to utop/ucb/u2/q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  utop/udd/count_4 (utop/udd/count_4)
     LUT4_D:I0->O          1   0.704   0.499  utop/udd/next_count_cmp_eq000025 (utop/udd/next_count_cmp_eq000025)
     LUT4:I1->O           15   0.704   1.021  utop/udd/next_count_cmp_eq000076_1 (utop/udd/next_count_cmp_eq000076)
     LUT4:I3->O           12   0.704   0.965  utop/ucb/u0/count_or0000142 (utop/ucb/chain0)
     LUT4:I3->O            2   0.704   0.447  utop/ucb/u1/carry_out1 (utop/ucb/chain1)
     FDRE:CE                   0.555          utop/ucb/u2/q_2
    ----------------------------------------
    Total                      7.516ns (3.962ns logic, 3.554ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            btn<1> (PAD)
  Destination:       Mshreg_btn1 (FF)
  Destination Clock: clk rising

  Data Path: btn<1> to Mshreg_btn1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  btn_1_IBUF (btn_1_IBUF)
     SRL16:D                   0.421          Mshreg_btn1
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 205 / 15
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            utop/udd/anreg_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: utop/udd/anreg_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.591   1.175  utop/udd/anreg_0 (utop/udd/anreg_0)
     LUT3:I0->O            1   0.704   0.000  utop/udd/Mmux_mux_digit_3 (utop/udd/Mmux_mux_digit_3)
     MUXF5:I1->O           7   0.321   0.883  utop/udd/Mmux_mux_digit_2_f5 (utop/udd/mux_digit<0>)
     LUT4:I0->O            1   0.704   0.420  utop/udd/cath<2>1 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            btn<3> (PAD)
  Destination:       JA<7> (PAD)

  Data Path: btn<3> to JA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  btn_3_IBUF (JA_7_OBUF)
     OBUF:I->O                 3.272          JA_7_OBUF (JA<7>)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.14 secs
 
--> 


Total memory usage is 608596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

