Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 25 15:56:57 2023
| Host         : PC8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab09_control_sets_placed.rpt
| Design       : lab09
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           24 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |              59 |           17 |
| Yes          | No                    | No                     |              54 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[6]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[7]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[1]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[2]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[8]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[0]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[3]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[5]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[9]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/buffer[4]_i_1_n_0        |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/sampling                 | SW_IBUF[2]                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                      |                                            | SW_IBUF[2]                            |                3 |              6 |         2.00 |
|  _vga_/nolabel_line73/inst/clk_out1 | _vga_/nolabel_line80/valid                 |                                       |                3 |              8 |         2.67 |
|  _vga_/nolabel_line73/inst/clk_out1 |                                            | SW_IBUF[1]                            |                5 |             10 |         2.00 |
|  _vga_/nolabel_line73/inst/clk_out1 | _vga_/nolabel_line80/y_cnt                 | _vga_/nolabel_line80/y_cnt[9]_i_1_n_0 |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                      | kb/counter_reg[0]                          | kb/SS[0]                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      | kb/key_pressed_reg_0[0]                    | kb/SR[0]                              |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG                      | kb/nolabel_line57/fifo_reg_0_7_0_5_i_1_n_0 |                                       |                2 |             16 |         8.00 |
|  write_sym_reg_n_0_BUFG             | kb/E[0]                                    |                                       |                9 |             17 |         1.89 |
|  _vga_/nolabel_line73/inst/clk_out1 | _vga_/nolabel_line80/E[0]                  |                                       |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                      |                                            | _vga_/nolabel_line63/clear            |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                      |                                            | clk500/clear                          |                7 |             28 |         4.00 |
|  write_sym_reg_n_0_BUFG             |                                            |                                       |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                      |                                            |                                       |               24 |             44 |         1.83 |
+-------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+


