// Seed: 1794916918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2[-1'b0 : {-1{-1}}],
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout uwire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  input logic [7:0] id_2;
  output wire id_1;
  integer id_6;
  ;
  assign id_4 = -1;
  assign id_5 = id_3;
  always $signed(28);
  ;
  assign id_6 = 1;
endmodule
