#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Mar 10 18:30:38 2018
# Process ID: 18660
# Current directory: C:/Users/zdw7287/Downloads/custom/axi_test/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11704 C:\Users\zdw7287\Downloads\custom\axi_test\project\axi_test.xpr
# Log file: C:/Users/zdw7287/Downloads/custom/axi_test/project/vivado.log
# Journal file: C:/Users/zdw7287/Downloads/custom/axi_test/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/zdw7287/Downloads/custom/axi_test/ip/my_pwm_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/custom/axi_test/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_my_pwm_0_0

update_compile_order -fileset sources_1
open_bd_design {C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:my_pwm:1.0 - my_pwm_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv rit.edu:user:my_pwm:1.0 [get_ips  design_1_my_pwm_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_my_pwm_0_0 to use current project options
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/zdw7287/Downloads/custom/axi_test/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_my_pwm_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd]
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd> 
VHDL Output written to : C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1.vhd
VHDL Output written to : C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_pwm_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/zdw7287/Downloads/custom/axi_test/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/zdw7287/Downloads/custom/axi_test/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.250 ; gain = 94.043
export_ip_user_files -of_objects [get_files C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_my_pwm_0_0_synth_1 design_1_auto_pc_0_synth_1}
[Sat Mar 10 18:32:08 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_my_pwm_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_my_pwm_0_0_synth_1: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/design_1_my_pwm_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd] -directory C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.ip_user_files -ipstatic_source_dir C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.cache/compile_simlib/modelsim} {questa=C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.cache/compile_simlib/questa} {riviera=C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.cache/compile_simlib/riviera} {activehdl=C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells my_pwm_0]
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:my_pwm:1.0 my_pwm_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins my_pwm_0/S00_AXI]
</my_pwm_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd> 
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd> 
VHDL Output written to : C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1.vhd
VHDL Output written to : C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_pwm_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/zdw7287/Downloads/custom/axi_test/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/zdw7287/Downloads/custom/axi_test/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2c51aa8b79b216d; cache size = 1.961 MB.
[Sat Mar 10 18:33:53 2018] Launched design_1_my_pwm_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_my_pwm_0_1_synth_1: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/design_1_my_pwm_0_1_synth_1/runme.log
synth_1: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/synth_1/runme.log
[Sat Mar 10 18:33:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/runme.log
delete_bd_objs [get_bd_ports led]
open_run impl_1
INFO: [Netlist 29-17] Analyzing 474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/project/.Xil/Vivado-18660-ECTET-1360-02/dcp9/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/project/.Xil/Vivado-18660-ECTET-1360-02/dcp9/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/project/.Xil/Vivado-18660-ECTET-1360-02/dcp9/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/project/.Xil/Vivado-18660-ECTET-1360-02/dcp9/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/project/.Xil/Vivado-18660-ECTET-1360-02/dcp9/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/zdw7287/Downloads/custom/axi_test/project/.Xil/Vivado-18660-ECTET-1360-02/dcp9/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1311.219 ; gain = 20.254
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1311.219 ; gain = 20.254
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1401.875 ; gain = 289.207
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd}
save_bd_design
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd> 
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd> 
VHDL Output written to : C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1.vhd
VHDL Output written to : C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_pwm_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/zdw7287/Downloads/custom/axi_test/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/zdw7287/Downloads/custom/axi_test/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/zdw7287/Downloads/custom/axi_test/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/zdw7287/Downloads/custom/axi_test/src/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2c51aa8b79b216d; cache size = 4.061 MB.
[Sat Mar 10 18:37:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/synth_1/runme.log
[Sat Mar 10 18:37:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.582 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 10 18:38:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/synth_1/runme.log
[Sat Mar 10 18:38:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 10 19:04:33 2018...
