INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.sim/sim_1/impl/func/xsim/i2c_test_bench_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSEG
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
WARNING: [VRFC 10-3609] overwriting previous definition of module 'i2c_master' [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/i2c_master.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sim_1/imports/I2C_Master-master/i2c_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test_bench
