#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000243b8fcd2e0 .scope module, "full_half_tb" "full_half_tb" 2 3;
 .timescale 0 0;
v00000243b9063db0_0 .var "A", 0 0;
v00000243b9063130_0 .var "B", 0 0;
v00000243b9063e50_0 .var "Cin", 0 0;
v00000243b90631d0_0 .net "Cout", 0 0, L_00000243b9014370;  1 drivers
v00000243b9063ef0_0 .net "S", 0 0, L_00000243b8fc7550;  1 drivers
S_00000243b8fcd470 .scope module, "dut" "FA" 2 6, 3 12 0, S_00000243b8fcd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000243b9014370 .functor OR 1, L_00000243b9014270, L_00000243b8fc7750, C4<0>, C4<0>;
v00000243b9013ed0_0 .net "A", 0 0, v00000243b9063db0_0;  1 drivers
v00000243b9013f70_0 .net "B", 0 0, v00000243b9063130_0;  1 drivers
v00000243b9014010_0 .net "Cin", 0 0, v00000243b9063e50_0;  1 drivers
v00000243b90140b0_0 .net "Cout", 0 0, L_00000243b9014370;  alias, 1 drivers
v00000243b9063c70_0 .net "S", 0 0, L_00000243b8fc7550;  alias, 1 drivers
v00000243b9063b30_0 .net "w1", 0 0, L_00000243b9015c90;  1 drivers
v00000243b9063d10_0 .net "w2", 0 0, L_00000243b8fc7750;  1 drivers
v00000243b9063450_0 .net "w3", 0 0, L_00000243b9014270;  1 drivers
S_00000243b9015830 .scope module, "ha1" "HA" 3 19, 3 1 0, S_00000243b8fcd470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "X";
    .port_info 3 /OUTPUT 1 "Y";
L_00000243b9015c90 .functor XOR 1, v00000243b9063db0_0, v00000243b9063130_0, C4<0>, C4<0>;
L_00000243b8fc7750 .functor AND 1, v00000243b9063db0_0, v00000243b9063130_0, C4<1>, C4<1>;
v00000243b8fcd600_0 .net "A", 0 0, v00000243b9063db0_0;  alias, 1 drivers
v00000243b8fc7310_0 .net "B", 0 0, v00000243b9063130_0;  alias, 1 drivers
v00000243b8fcb880_0 .net "X", 0 0, L_00000243b9015c90;  alias, 1 drivers
v00000243b8fcbf00_0 .net "Y", 0 0, L_00000243b8fc7750;  alias, 1 drivers
S_00000243b90159c0 .scope module, "ha2" "HA" 3 20, 3 1 0, S_00000243b8fcd470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "X";
    .port_info 3 /OUTPUT 1 "Y";
L_00000243b8fc7550 .functor XOR 1, L_00000243b9015c90, v00000243b9063e50_0, C4<0>, C4<0>;
L_00000243b9014270 .functor AND 1, L_00000243b9015c90, v00000243b9063e50_0, C4<1>, C4<1>;
v00000243b8fc7060_0 .net "A", 0 0, L_00000243b9015c90;  alias, 1 drivers
v00000243b9015b50_0 .net "B", 0 0, v00000243b9063e50_0;  alias, 1 drivers
v00000243b9015bf0_0 .net "X", 0 0, L_00000243b8fc7550;  alias, 1 drivers
v00000243b9013e30_0 .net "Y", 0 0, L_00000243b9014270;  alias, 1 drivers
    .scope S_00000243b8fcd2e0;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "full_adder.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000243b8fcd2e0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243b9063db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243b9063130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243b9063e50_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243b9063db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243b9063130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243b9063e50_0, 0;
    %delay 10, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_half_tb.v";
    "./full_half.v";
