\CONTROL_PART/LBDR_E/ReConf_FF_out_reg :D CONTROL_PART/LBDR_E/n54 [('U2547/Q', 'Output Pin(OA21X1)')]
\CONTROL_PART/LBDR_E/ReConf_FF_out_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/ReConf_FF_out_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_E/ReConf_FF_out_reg :Q CONTROL_PART/LBDR_E/ReConf_FF_out [('U2547/A1', 'Input Pin(OA21X1)')]
\CONTROL_PART/LBDR_E/ReConf_FF_out_reg :QN n3134 [('U3053/B', 'Input Pin(NOR2XL)')]
\CONTROL_PART/LBDR_E/Req_L_FF_reg :D CONTROL_PART/LBDR_E/n50 [('U2756/Q', 'Output Pin(OAI22X1)')]
\CONTROL_PART/LBDR_E/Req_L_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Req_L_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_E/Req_L_FF_reg :Q CONTROL_PART/Req_EL [('U2510/A1', 'Input Pin(AOI31X1)'), ('U2695/A1', 'Input Pin(OAI21X1)')]
\CONTROL_PART/LBDR_E/Req_L_FF_reg :QN n3111 [('U2686/A', 'Input Pin(NOR2XL)'), ('U2703/B', 'Input Pin(NAND2XL)'), ('U2756/B1', 'Input Pin(OAI22X1)')]
\CONTROL_PART/LBDR_E/Req_N_FF_reg :D CONTROL_PART/LBDR_E/n53 [('U2757/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_E/Req_N_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Req_N_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_E/Req_N_FF_reg :Q CONTROL_PART/Req_EN [('U2683/B', 'Input Pin(NOR2XL)'), ('U2712/B1', 'Input Pin(OAI21X1)')]
\CONTROL_PART/LBDR_E/Req_N_FF_reg :QN n3120 [('U2543/B1', 'Input Pin(OA21X1)'), ('U2757/A2', 'Input Pin(OAI21X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[0] :D CONTROL_PART/LBDR_E/n27 [('U3055/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Rxy_reg[0] :RN CONTROL_PART/LBDR_E/n41 [('CONTROL_PART/LBDR_E/U43/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[0] :SN CONTROL_PART/LBDR_E/n40 [('CONTROL_PART/LBDR_E/U42/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[0] :Q CONTROL_PART/LBDR_E/Rxy[0] [('U2573/A2', 'Input Pin(OAI21X1)'), ('U3054/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[0] :QN None None
\CONTROL_PART/LBDR_E/Rxy_reg[1] :D CONTROL_PART/LBDR_E/n28 [('U2612/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Rxy_reg[1] :RN CONTROL_PART/LBDR_E/n43 [('CONTROL_PART/LBDR_E/U45/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_E/Rxy_reg[1] :SN CONTROL_PART/LBDR_E/n42 [('CONTROL_PART/LBDR_E/U44/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[1] :Q CONTROL_PART/LBDR_E/Rxy[1] [('U3057/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[1] :QN n3129 [('U2563/A2', 'Input Pin(AOI211X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[4] :D CONTROL_PART/LBDR_E/n29 [('U4669/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[4] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Rxy_reg[4] :RN CONTROL_PART/LBDR_E/n45 [('CONTROL_PART/LBDR_E/U47/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_E/Rxy_reg[4] :SN CONTROL_PART/LBDR_E/n44 [('CONTROL_PART/LBDR_E/U46/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[4] :Q CONTROL_PART/LBDR_E/Rxy[4] [('U2750/A1', 'Input Pin(OAI211X1)'), ('U4669/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[4] :QN None None
\CONTROL_PART/LBDR_E/Rxy_reg[5] :D CONTROL_PART/LBDR_E/n30 [('U4670/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[5] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Rxy_reg[5] :RN CONTROL_PART/LBDR_E/n47 [('CONTROL_PART/LBDR_E/U49/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_E/Rxy_reg[5] :SN CONTROL_PART/LBDR_E/n46 [('CONTROL_PART/LBDR_E/U48/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[5] :Q CONTROL_PART/LBDR_E/Rxy[5] [('U2727/B', 'Input Pin(NOR2XL)'), ('U4670/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[5] :QN None None
\CONTROL_PART/LBDR_E/Rxy_reg[6] :D CONTROL_PART/LBDR_E/n31 [('U4671/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[6] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Rxy_reg[6] :RN CONTROL_PART/LBDR_E/n49 [('CONTROL_PART/LBDR_E/U51/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_E/Rxy_reg[6] :SN CONTROL_PART/LBDR_E/n48 [('CONTROL_PART/LBDR_E/U50/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[6] :Q CONTROL_PART/LBDR_E/Rxy[6] [('U2761/A2', 'Input Pin(OAI211X1)'), ('U4671/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[6] :QN None None
\CONTROL_PART/LBDR_E/Rxy_reg[7] :D CONTROL_PART/LBDR_E/n32 [('U4672/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[7] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_E/Rxy_reg[7] :RN CONTROL_PART/LBDR_E/n39 [('CONTROL_PART/LBDR_E/U41/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_E/Rxy_reg[7] :SN CONTROL_PART/LBDR_E/n38 [('CONTROL_PART/LBDR_E/U40/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_E/Rxy_reg[7] :Q CONTROL_PART/LBDR_E/Rxy[7] [('U2759/A', 'Input Pin(NOR2XL)'), ('U4672/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_E/Rxy_reg[7] :QN None None
\CONTROL_PART/LBDR_L/ReConf_FF_out_reg :D CONTROL_PART/LBDR_L/n59 [('U4931/Q', 'Output Pin(OA21X1)')]
\CONTROL_PART/LBDR_L/ReConf_FF_out_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/ReConf_FF_out_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_L/ReConf_FF_out_reg :Q CONTROL_PART/LBDR_L/ReConf_FF_out [('U2513/B', 'Input Pin(NAND2X1)'), ('U4931/A2', 'Input Pin(OA21X1)')]
\CONTROL_PART/LBDR_L/ReConf_FF_out_reg :QN None None
\CONTROL_PART/LBDR_L/Req_N_FF_reg :D CONTROL_PART/LBDR_L/n58 [('U2608/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_L/Req_N_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Req_N_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_L/Req_N_FF_reg :Q CONTROL_PART/Req_LN [('U2887/B1', 'Input Pin(AOI21X1)'), ('U2917/A1', 'Input Pin(AOI21X1)'), ('U2923/A', 'Input Pin(NAND2XL)'), ('U3163/A', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Req_N_FF_reg :QN n3082 [('U2843/A', 'Input Pin(NAND2XL)'), ('U2888/A', 'Input Pin(NAND2XL)'), ('U2916/A2', 'Input Pin(OAI22X1)'), ('U3220/A1', 'Input Pin(AOI21X1)')]
\CONTROL_PART/LBDR_L/Req_S_FF_reg :D CONTROL_PART/LBDR_L/n55 [('U3172/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_L/Req_S_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Req_S_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_L/Req_S_FF_reg :Q CONTROL_PART/Req_LS [('U2850/B1', 'Input Pin(OAI21X1)'), ('U2884/A1', 'Input Pin(OAI21X1)'), ('U2915/B1', 'Input Pin(OAI21X1)'), ('U3171/A', 'Input Pin(NAND2XL)'), ('U3219/B1', 'Input Pin(OAI211X1)')]
\CONTROL_PART/LBDR_L/Req_S_FF_reg :QN n3122 [('U2886/B', 'Input Pin(NAND2XL)'), ('U2917/A2', 'Input Pin(AOI21X1)')]
\CONTROL_PART/LBDR_L/Req_W_FF_reg :D CONTROL_PART/LBDR_L/n56 [('U3169/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_L/Req_W_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Req_W_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_L/Req_W_FF_reg :Q CONTROL_PART/Req_LW [('U2848/B1', 'Input Pin(AOI21X1)'), ('U2947/A', 'Input Pin(NAND2XL)'), ('U3168/A', 'Input Pin(NAND2XL)'), ('U3218/A', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Req_W_FF_reg :QN n3069 [('U2561/A1', 'Input Pin(AOI21X1)'), ('U2886/A', 'Input Pin(NAND2XL)'), ('U2915/A1', 'Input Pin(OAI21X1)'), ('U2916/B1', 'Input Pin(OAI22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[0] :D CONTROL_PART/LBDR_L/n26 [('U3174/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[0] :RN CONTROL_PART/LBDR_L/n42 [('CONTROL_PART/LBDR_L/U44/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[0] :SN CONTROL_PART/LBDR_L/n41 [('CONTROL_PART/LBDR_L/U43/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[0] :Q CONTROL_PART/LBDR_L/Rxy[0] [('U3160/A2', 'Input Pin(OAI22X1)'), ('U3173/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[0] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[1] :D CONTROL_PART/LBDR_L/n27 [('U3176/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[1] :RN CONTROL_PART/LBDR_L/n44 [('CONTROL_PART/LBDR_L/U46/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[1] :SN CONTROL_PART/LBDR_L/n43 [('CONTROL_PART/LBDR_L/U45/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[1] :Q CONTROL_PART/LBDR_L/Rxy[1] [('U3160/B1', 'Input Pin(OAI22X1)'), ('U3175/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[1] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[2] :D CONTROL_PART/LBDR_L/n28 [('U3178/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[2] :RN CONTROL_PART/LBDR_L/n46 [('CONTROL_PART/LBDR_L/U48/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[2] :SN CONTROL_PART/LBDR_L/n45 [('CONTROL_PART/LBDR_L/U47/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[2] :Q CONTROL_PART/LBDR_L/Rxy[2] [('U3164/A1', 'Input Pin(OAI22X1)'), ('U3177/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[2] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[3] :D CONTROL_PART/LBDR_L/n29 [('U2607/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[3] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[3] :RN CONTROL_PART/LBDR_L/n48 [('CONTROL_PART/LBDR_L/U50/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[3] :SN CONTROL_PART/LBDR_L/n47 [('CONTROL_PART/LBDR_L/U49/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[3] :Q CONTROL_PART/LBDR_L/Rxy[3] [('U3164/B1', 'Input Pin(OAI22X1)'), ('U3179/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[3] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[4] :D CONTROL_PART/LBDR_L/n30 [('U4681/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[4] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[4] :RN CONTROL_PART/LBDR_L/n50 [('CONTROL_PART/LBDR_L/U52/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[4] :SN CONTROL_PART/LBDR_L/n49 [('CONTROL_PART/LBDR_L/U51/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[4] :Q CONTROL_PART/LBDR_L/Rxy[4] [('U3167/A1', 'Input Pin(OAI22X1)'), ('U4681/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[4] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[5] :D CONTROL_PART/LBDR_L/n31 [('U3181/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[5] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[5] :RN CONTROL_PART/LBDR_L/n52 [('CONTROL_PART/LBDR_L/U54/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[5] :SN CONTROL_PART/LBDR_L/n51 [('CONTROL_PART/LBDR_L/U53/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[5] :Q CONTROL_PART/LBDR_L/Rxy[5] [('U3167/B1', 'Input Pin(OAI22X1)'), ('U3180/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[5] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[6] :D CONTROL_PART/LBDR_L/n32 [('U4682/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[6] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[6] :RN CONTROL_PART/LBDR_L/n54 [('CONTROL_PART/LBDR_L/U56/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[6] :SN CONTROL_PART/LBDR_L/n53 [('CONTROL_PART/LBDR_L/U55/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[6] :Q CONTROL_PART/LBDR_L/Rxy[6] [('U3170/B1', 'Input Pin(OAI22X1)'), ('U4682/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[6] :QN None None
\CONTROL_PART/LBDR_L/Rxy_reg[7] :D CONTROL_PART/LBDR_L/n33 [('U4683/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[7] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_L/Rxy_reg[7] :RN CONTROL_PART/LBDR_L/n40 [('CONTROL_PART/LBDR_L/U42/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_L/Rxy_reg[7] :SN CONTROL_PART/LBDR_L/n39 [('CONTROL_PART/LBDR_L/U41/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_L/Rxy_reg[7] :Q CONTROL_PART/LBDR_L/Rxy[7] [('U3170/A1', 'Input Pin(OAI22X1)'), ('U4683/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_L/Rxy_reg[7] :QN None None
\CONTROL_PART/LBDR_N/ReConf_FF_out_reg :D CONTROL_PART/LBDR_N/n53 [('U2548/Q', 'Output Pin(OA21X1)')]
\CONTROL_PART/LBDR_N/ReConf_FF_out_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_N/ReConf_FF_out_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/ReConf_FF_out_reg :Q CONTROL_PART/LBDR_N/ReConf_FF_out [('U2548/A1', 'Input Pin(OA21X1)'), ('U2552/B', 'Input Pin(NAND2X1)')]
\CONTROL_PART/LBDR_N/ReConf_FF_out_reg :QN None None
\CONTROL_PART/LBDR_N/Req_E_FF_reg :D CONTROL_PART/LBDR_N/n52 [('U3041/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_N/Req_E_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_N/Req_E_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/Req_E_FF_reg :Q CONTROL_PART/Req_NE [('U2671/B2', 'Input Pin(AOI32X1)'), ('U2671/A2', 'Input Pin(AOI32X1)'), ('U3040/A', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_N/Req_E_FF_reg :QN n3086 [('U2648/B', 'Input Pin(NAND2XL)'), ('U2663/A', 'Input Pin(NAND2XL)'), ('U4932/B', 'Input Pin(NOR2XL)')]
\CONTROL_PART/LBDR_N/Req_L_FF_reg :D CONTROL_PART/LBDR_N/n49 [('U3036/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_N/Req_L_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_N/Req_L_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/Req_L_FF_reg :Q CONTROL_PART/Req_NL [('U2665/B', 'Input Pin(NOR2XL)'), ('U3035/A', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_N/Req_L_FF_reg :QN n3084 [('U2651/B1', 'Input Pin(AOI21X1)'), ('U2676/C', 'Input Pin(OR3X1)'), ('U2677/A3', 'Input Pin(OAI31X1)')]
\CONTROL_PART/LBDR_N/U38 :A reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/U38 :Q CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U39/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_N/U41/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_N/U42/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_N/U43/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_N/U45/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_N/U47/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_N/U49/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_N/U39 :A Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
\CONTROL_PART/LBDR_N/U39 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U39 :Q CONTROL_PART/LBDR_N/n37 [('CONTROL_PART/LBDR_N/Rxy_reg[7]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U40 :A Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
\CONTROL_PART/LBDR_N/U40 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/U40 :Q CONTROL_PART/LBDR_N/n38 [('CONTROL_PART/LBDR_N/Rxy_reg[7]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U41 :A Rxy_reconf[2] [('Rxy_reconf[2]', 'Input Port')]
\CONTROL_PART/LBDR_N/U41 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U41 :Q CONTROL_PART/LBDR_N/n39 [('CONTROL_PART/LBDR_N/Rxy_reg[2]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U42 :A n1554 [('U2966/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U42 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U42 :Q CONTROL_PART/LBDR_N/n40 [('CONTROL_PART/LBDR_N/Rxy_reg[2]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U43 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
\CONTROL_PART/LBDR_N/U43 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U43 :Q CONTROL_PART/LBDR_N/n41 [('CONTROL_PART/LBDR_N/Rxy_reg[3]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U44 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
\CONTROL_PART/LBDR_N/U44 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/U44 :Q CONTROL_PART/LBDR_N/n42 [('CONTROL_PART/LBDR_N/Rxy_reg[3]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U45 :A Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
\CONTROL_PART/LBDR_N/U45 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U45 :Q CONTROL_PART/LBDR_N/n43 [('CONTROL_PART/LBDR_N/Rxy_reg[4]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U46 :A Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
\CONTROL_PART/LBDR_N/U46 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/U46 :Q CONTROL_PART/LBDR_N/n44 [('CONTROL_PART/LBDR_N/Rxy_reg[4]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U47 :A Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
\CONTROL_PART/LBDR_N/U47 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U47 :Q CONTROL_PART/LBDR_N/n45 [('CONTROL_PART/LBDR_N/Rxy_reg[5]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U48 :A Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
\CONTROL_PART/LBDR_N/U48 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/U48 :Q CONTROL_PART/LBDR_N/n46 [('CONTROL_PART/LBDR_N/Rxy_reg[5]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U49 :A Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
\CONTROL_PART/LBDR_N/U49 :B CONTROL_PART/LBDR_N/n25 [('CONTROL_PART/LBDR_N/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_N/U49 :Q CONTROL_PART/LBDR_N/n47 [('CONTROL_PART/LBDR_N/Rxy_reg[6]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_N/U50 :A Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
\CONTROL_PART/LBDR_N/U50 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_N/U50 :Q CONTROL_PART/LBDR_N/n48 [('CONTROL_PART/LBDR_N/Rxy_reg[6]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/Req_E_FF_reg :D CONTROL_PART/LBDR_S/n52 [('U2832/Q', 'Output Pin(OAI22X1)')]
\CONTROL_PART/LBDR_S/Req_E_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Req_E_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/Req_E_FF_reg :Q CONTROL_PART/Req_SE [('U2801/A1', 'Input Pin(AOI21X1)'), ('U2805/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/LBDR_S/Req_E_FF_reg :QN n3081 [('U2509/B1', 'Input Pin(AOI31X1)'), ('U2817/B', 'Input Pin(NAND2XL)'), ('U2832/B1', 'Input Pin(OAI22X1)'), ('U2909/C1', 'Input Pin(AOI211X1)'), ('U2913/A2', 'Input Pin(OAI211X1)')]
\CONTROL_PART/LBDR_S/Req_L_FF_reg :D CONTROL_PART/LBDR_S/n50 [('U3114/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_S/Req_L_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Req_L_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/Req_L_FF_reg :Q CONTROL_PART/Req_SL [('U2802/B', 'Input Pin(NOR2XL)'), ('U2823/A2', 'Input Pin(OAI21X1)'), ('U3113/A', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Req_L_FF_reg :QN n3127 [('U2818/C1', 'Input Pin(AOI221X1)')]
\CONTROL_PART/LBDR_S/Req_N_FF_reg :D CONTROL_PART/LBDR_S/n53 [('U4678/Q', 'Output Pin(AO21X1)')]
\CONTROL_PART/LBDR_S/Req_N_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Req_N_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/Req_N_FF_reg :Q CONTROL_PART/Req_SN [('U2802/A', 'Input Pin(NOR2XL)'), ('U2803/A', 'Input Pin(NOR2XL)'), ('U2818/A1', 'Input Pin(AOI221X1)'), ('U2824/A', 'Input Pin(NAND2XL)'), ('U4678/A2', 'Input Pin(AO21X1)')]
\CONTROL_PART/LBDR_S/Req_N_FF_reg :QN n3133 [('U2908/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[0] :D CONTROL_PART/LBDR_S/n27 [('U2842/Q', 'Output Pin(AOI22X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Rxy_reg[0] :RN CONTROL_PART/LBDR_S/n39 [('CONTROL_PART/LBDR_S/U41/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[0] :SN CONTROL_PART/LBDR_S/n38 [('CONTROL_PART/LBDR_S/U40/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[0] :Q None None
\CONTROL_PART/LBDR_S/Rxy_reg[0] :QN CONTROL_PART/LBDR_S/n33 [('U2842/B1', 'Input Pin(AOI22X1)'), ('U4677/A1', 'Input Pin(AOI211X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[1] :D CONTROL_PART/LBDR_S/n28 [('U2609/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Rxy_reg[1] :RN CONTROL_PART/LBDR_S/n41 [('CONTROL_PART/LBDR_S/U43/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_S/Rxy_reg[1] :SN CONTROL_PART/LBDR_S/n40 [('CONTROL_PART/LBDR_S/U42/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[1] :Q CONTROL_PART/LBDR_S/Rxy[1] [('U3115/B', 'Input Pin(NAND2XL)'), ('U4676/A1', 'Input Pin(OAI31X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[1] :QN None None
\CONTROL_PART/LBDR_S/Rxy_reg[2] :D CONTROL_PART/LBDR_S/n29 [('U3117/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Rxy_reg[2] :RN CONTROL_PART/LBDR_S/n43 [('CONTROL_PART/LBDR_S/U45/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_S/Rxy_reg[2] :SN CONTROL_PART/LBDR_S/n42 [('CONTROL_PART/LBDR_S/U44/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[2] :Q CONTROL_PART/LBDR_S/Rxy[2] [('U2777/A', 'Input Pin(NOR2XL)'), ('U3116/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[2] :QN None None
\CONTROL_PART/LBDR_S/Rxy_reg[3] :D CONTROL_PART/LBDR_S/n30 [('U3119/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[3] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Rxy_reg[3] :RN CONTROL_PART/LBDR_S/n45 [('CONTROL_PART/LBDR_S/U47/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_S/Rxy_reg[3] :SN CONTROL_PART/LBDR_S/n44 [('CONTROL_PART/LBDR_S/U46/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[3] :Q CONTROL_PART/LBDR_S/Rxy[3] [('U2798/A1', 'Input Pin(OAI211X1)'), ('U3118/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[3] :QN None None
\CONTROL_PART/LBDR_S/Rxy_reg[4] :D CONTROL_PART/LBDR_S/n31 [('U4679/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[4] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Rxy_reg[4] :RN CONTROL_PART/LBDR_S/n47 [('CONTROL_PART/LBDR_S/U49/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_S/Rxy_reg[4] :SN CONTROL_PART/LBDR_S/n46 [('CONTROL_PART/LBDR_S/U48/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[4] :Q CONTROL_PART/LBDR_S/Rxy[4] [('U2838/A1', 'Input Pin(OAI211X1)'), ('U4679/B2', 'Input Pin(AO22X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[4] :QN None None
\CONTROL_PART/LBDR_S/Rxy_reg[5] :D CONTROL_PART/LBDR_S/n32 [('U3122/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/LBDR_S/Rxy_reg[5] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_S/Rxy_reg[5] :RN CONTROL_PART/LBDR_S/n49 [('CONTROL_PART/LBDR_S/U51/Q', 'Output Pin(OR2X2)')]
\CONTROL_PART/LBDR_S/Rxy_reg[5] :SN CONTROL_PART/LBDR_S/n48 [('CONTROL_PART/LBDR_S/U50/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[5] :Q CONTROL_PART/LBDR_S/Rxy[5] [('U2833/A', 'Input Pin(NOR2XL)'), ('U3121/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/Rxy_reg[5] :QN None None
\CONTROL_PART/LBDR_S/U39 :A reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/U39 :Q CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U40/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U41/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U42/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U44/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U46/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U48/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U50/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_S/U40 :A Rxy_reconf[0] [('Rxy_reconf[0]', 'Input Port')]
\CONTROL_PART/LBDR_S/U40 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U40 :Q CONTROL_PART/LBDR_S/n38 [('CONTROL_PART/LBDR_S/Rxy_reg[0]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U41 :A n1555 [('U2840/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U41 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U41 :Q CONTROL_PART/LBDR_S/n39 [('CONTROL_PART/LBDR_S/Rxy_reg[0]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U42 :A Rxy_reconf[1] [('Rxy_reconf[1]', 'Input Port')]
\CONTROL_PART/LBDR_S/U42 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U42 :Q CONTROL_PART/LBDR_S/n40 [('CONTROL_PART/LBDR_S/Rxy_reg[1]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U43 :A Rxy_reconf[1] [('Rxy_reconf[1]', 'Input Port')]
\CONTROL_PART/LBDR_S/U43 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/U43 :Q CONTROL_PART/LBDR_S/n41 [('CONTROL_PART/LBDR_S/Rxy_reg[1]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U44 :A Rxy_reconf[2] [('Rxy_reconf[2]', 'Input Port')]
\CONTROL_PART/LBDR_S/U44 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U44 :Q CONTROL_PART/LBDR_S/n42 [('CONTROL_PART/LBDR_S/Rxy_reg[2]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U45 :A Rxy_reconf[2] [('Rxy_reconf[2]', 'Input Port')]
\CONTROL_PART/LBDR_S/U45 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/U45 :Q CONTROL_PART/LBDR_S/n43 [('CONTROL_PART/LBDR_S/Rxy_reg[2]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U46 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
\CONTROL_PART/LBDR_S/U46 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U46 :Q CONTROL_PART/LBDR_S/n44 [('CONTROL_PART/LBDR_S/Rxy_reg[3]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U47 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
\CONTROL_PART/LBDR_S/U47 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/U47 :Q CONTROL_PART/LBDR_S/n45 [('CONTROL_PART/LBDR_S/Rxy_reg[3]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U48 :A Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
\CONTROL_PART/LBDR_S/U48 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U48 :Q CONTROL_PART/LBDR_S/n46 [('CONTROL_PART/LBDR_S/Rxy_reg[4]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U49 :A Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
\CONTROL_PART/LBDR_S/U49 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/U49 :Q CONTROL_PART/LBDR_S/n47 [('CONTROL_PART/LBDR_S/Rxy_reg[4]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U50 :A Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
\CONTROL_PART/LBDR_S/U50 :B CONTROL_PART/LBDR_S/n26 [('CONTROL_PART/LBDR_S/U39/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_S/U50 :Q CONTROL_PART/LBDR_S/n48 [('CONTROL_PART/LBDR_S/Rxy_reg[5]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_S/U51 :A Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
\CONTROL_PART/LBDR_S/U51 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_S/U51 :Q CONTROL_PART/LBDR_S/n49 [('CONTROL_PART/LBDR_S/Rxy_reg[5]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/Req_L_FF_reg :D CONTROL_PART/LBDR_W/n49 [('U3102/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_W/Req_L_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_W/Req_L_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/Req_L_FF_reg :Q CONTROL_PART/Req_WL [('U2874/B', 'Input Pin(NOR2XL)'), ('U2896/B', 'Input Pin(NAND2XL)'), ('U3101/A', 'Input Pin(NAND2XL)'), ('U4938/A2', 'Input Pin(AOI211X1)')]
\CONTROL_PART/LBDR_W/Req_L_FF_reg :QN n3121 [('U2864/A1', 'Input Pin(AOI21X1)'), ('U2897/A2', 'Input Pin(OAI31X1)')]
\CONTROL_PART/LBDR_W/Req_N_FF_reg :D CONTROL_PART/LBDR_W/n52 [('U2611/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/LBDR_W/Req_N_FF_reg :CP clk [('clk', 'Input Port')]
\CONTROL_PART/LBDR_W/Req_N_FF_reg :RN reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/Req_N_FF_reg :Q CONTROL_PART/Req_WN [('U2862/B', 'Input Pin(NOR2XL)'), ('U2876/B1', 'Input Pin(AOI21X1)'), ('U2925/C1', 'Input Pin(OAI221X1)'), ('U3099/A', 'Input Pin(NAND2XL)'), ('U4937/B1', 'Input Pin(OA21X1)'), ('U4939/B1', 'Input Pin(OAI21X1)')]
\CONTROL_PART/LBDR_W/Req_N_FF_reg :QN None None
\CONTROL_PART/LBDR_W/U38 :A reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/U38 :Q CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U39/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U41/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U42/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U43/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U45/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U47/B', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U49/B', 'Input Pin(NAND2XL)')]
\CONTROL_PART/LBDR_W/U39 :A Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
\CONTROL_PART/LBDR_W/U39 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U39 :Q CONTROL_PART/LBDR_W/n37 [('CONTROL_PART/LBDR_W/Rxy_reg[7]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U40 :A Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
\CONTROL_PART/LBDR_W/U40 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/U40 :Q CONTROL_PART/LBDR_W/n38 [('CONTROL_PART/LBDR_W/Rxy_reg[7]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U41 :A Rxy_reconf[0] [('Rxy_reconf[0]', 'Input Port')]
\CONTROL_PART/LBDR_W/U41 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U41 :Q CONTROL_PART/LBDR_W/n39 [('CONTROL_PART/LBDR_W/Rxy_reg[0]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U42 :A n1555 [('U2840/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U42 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U42 :Q CONTROL_PART/LBDR_W/n40 [('CONTROL_PART/LBDR_W/Rxy_reg[0]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U43 :A Rxy_reconf[1] [('Rxy_reconf[1]', 'Input Port')]
\CONTROL_PART/LBDR_W/U43 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U43 :Q CONTROL_PART/LBDR_W/n41 [('CONTROL_PART/LBDR_W/Rxy_reg[1]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U44 :A Rxy_reconf[1] [('Rxy_reconf[1]', 'Input Port')]
\CONTROL_PART/LBDR_W/U44 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/U44 :Q CONTROL_PART/LBDR_W/n42 [('CONTROL_PART/LBDR_W/Rxy_reg[1]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U45 :A Rxy_reconf[2] [('Rxy_reconf[2]', 'Input Port')]
\CONTROL_PART/LBDR_W/U45 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U45 :Q CONTROL_PART/LBDR_W/n43 [('CONTROL_PART/LBDR_W/Rxy_reg[2]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U46 :A Rxy_reconf[2] [('Rxy_reconf[2]', 'Input Port')]
\CONTROL_PART/LBDR_W/U46 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/U46 :Q CONTROL_PART/LBDR_W/n44 [('CONTROL_PART/LBDR_W/Rxy_reg[2]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U47 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
\CONTROL_PART/LBDR_W/U47 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U47 :Q CONTROL_PART/LBDR_W/n45 [('CONTROL_PART/LBDR_W/Rxy_reg[3]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U48 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
\CONTROL_PART/LBDR_W/U48 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/U48 :Q CONTROL_PART/LBDR_W/n46 [('CONTROL_PART/LBDR_W/Rxy_reg[3]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U49 :A Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
\CONTROL_PART/LBDR_W/U49 :B CONTROL_PART/LBDR_W/n25 [('CONTROL_PART/LBDR_W/U38/Q', 'Output Pin(INVXL)')]
\CONTROL_PART/LBDR_W/U49 :Q CONTROL_PART/LBDR_W/n47 [('CONTROL_PART/LBDR_W/Rxy_reg[6]/SN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/LBDR_W/U50 :A Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
\CONTROL_PART/LBDR_W/U50 :B reset [('reset', 'Input Port')]
\CONTROL_PART/LBDR_W/U50 :Q CONTROL_PART/LBDR_W/n48 [('CONTROL_PART/LBDR_W/Rxy_reg[6]/RN', 'Input Pin(DFCPX1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[0] :D CONTROL_PART/allocator_unit/arb_L_X/n39 [('U2918/Q', 'Output Pin(OAI22X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[0] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[0] :Q CONTROL_PART/allocator_unit/arb_L_X/state[0] [('U2849/A', 'Input Pin(NOR3X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[0] :QN n3105 [('U2846/B', 'Input Pin(NAND2XL)'), ('U2890/A2', 'Input Pin(OAI211X1)'), ('U2918/B2', 'Input Pin(OAI22X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[1] :D CONTROL_PART/allocator_unit/arb_L_X/n38 [('U3221/Q', 'Output Pin(AOI21X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[1] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[1] :Q CONTROL_PART/allocator_unit/arb_L_X/state[1] [('U2844/B', 'Input Pin(NAND2XL)'), ('U2849/C', 'Input Pin(NOR3X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[1] :QN n3131 [('U3221/A2', 'Input Pin(AOI21X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[2] :D CONTROL_PART/allocator_unit/arb_L_X/n37 [('U2920/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[2] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[2] :Q None None
\CONTROL_PART/allocator_unit/arb_L_X/state_reg[2] :QN CONTROL_PART/allocator_unit/arb_L_X/n45 [('U2844/A', 'Input Pin(NAND2XL)'), ('U2849/B', 'Input Pin(NOR3X1)'), ('U2920/A1', 'Input Pin(OAI21X1)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[0] :D CONTROL_PART/allocator_unit/arb_N_X/n46 [('U4936/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[0] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[0] :Q CONTROL_PART/allocator_unit/arb_N_X/state[0] [('U2650/A', 'Input Pin(NAND2XL)'), ('U2652/A', 'Input Pin(NAND3X1)'), ('U2653/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[0] :QN n3136 [('U4935/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[1] :D CONTROL_PART/allocator_unit/arb_N_X/n45 [('U3207/Q', 'Output Pin(AO211X1)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[1] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[1] :Q CONTROL_PART/allocator_unit/arb_N_X/state[1] [('U2650/B', 'Input Pin(NAND2XL)'), ('U2652/B', 'Input Pin(NAND3X1)'), ('U2653/B', 'Input Pin(NOR2XL)'), ('U3206/A1', 'Input Pin(OA21X1)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[1] :QN None None
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[2] :D CONTROL_PART/allocator_unit/arb_N_X/n44 [('U3209/Q', 'Output Pin(OAI211X1)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[2] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[2] :Q CONTROL_PART/allocator_unit/arb_N_X/state[2] [('U2654/A', 'Input Pin(NAND2XL)'), ('U3208/A', 'Input Pin(NAND2XL)')]
\CONTROL_PART/allocator_unit/arb_N_X/state_reg[2] :QN n3107 [('U2651/A1', 'Input Pin(AOI21X1)'), ('U2652/C', 'Input Pin(NAND3X1)'), ('U2676/B', 'Input Pin(OR3X1)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[0] :D CONTROL_PART/allocator_unit/arb_X_E/state_in[0] [('U2943/Q', 'Output Pin(OAI22X1)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[0] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[0] :Q CONTROL_PART/allocator_unit/arb_X_E/state[0] [('U2670/B1', 'Input Pin(OA211X1)'), ('U2811/B', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[0] :QN None None
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[1] :D CONTROL_PART/allocator_unit/arb_X_E/state_in[1] [('U2945/Q', 'Output Pin(AOI211X1)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[1] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[1] :Q CONTROL_PART/allocator_unit/arb_X_E/state[1] [('U2672/A', 'Input Pin(NOR2XL)'), ('U2811/A', 'Input Pin(NOR2XL)'), ('U2879/B', 'Input Pin(NAND4X1)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[1] :QN None None
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[2] :D CONTROL_PART/allocator_unit/arb_X_E/state_in[2] [('U3226/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[2] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[2] :Q CONTROL_PART/allocator_unit/arb_X_E/state[2] [('U2810/B1', 'Input Pin(OAI21X1)'), ('U2942/A1', 'Input Pin(AOI21X1)'), ('U2943/A1', 'Input Pin(OAI22X1)'), ('U2945/A1', 'Input Pin(AOI211X1)'), ('U3222/A2', 'Input Pin(OA21X1)'), ('U3225/B1', 'Input Pin(OAI21X1)')]
\CONTROL_PART/allocator_unit/arb_X_E/state_reg[2] :QN n3126 [('U2670/C1', 'Input Pin(OA211X1)')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[0] :D CONTROL_PART/allocator_unit/arb_X_L/state_in[0] [('U3245/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[0] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[0] :Q CONTROL_PART/allocator_unit/arb_X_L/state[0] [('U2678/B', 'Input Pin(NAND4X1)'), ('U2687/A', 'Input Pin(NOR2XL)'), ('U2819/A', 'Input Pin(NOR3X1)'), ('U2898/B', 'Input Pin(NAND4X1)')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[0] :QN None None
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[1] :D CONTROL_PART/allocator_unit/arb_X_L/state_in[1] [('U4953/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[1] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[1] :Q CONTROL_PART/allocator_unit/arb_X_L/state[1] [('U2674/B', 'Input Pin(NOR3X1)'), ('U2688/B', 'Input Pin(NAND2XL)'), ('U2819/B', 'Input Pin(NOR3X1)')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[1] :QN None None
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[2] :D CONTROL_PART/allocator_unit/arb_X_L/state_in[2] [('U3002/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[2] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[2] :Q None None
\CONTROL_PART/allocator_unit/arb_X_L/state_reg[2] :QN CONTROL_PART/allocator_unit/arb_X_L/n28 [('U2678/A', 'Input Pin(NAND4X1)'), ('U2688/A', 'Input Pin(NAND2XL)'), ('U2819/C', 'Input Pin(NOR3X1)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[0] :D CONTROL_PART/allocator_unit/arb_X_S/state_in[0] [('U3239/Q', 'Output Pin(OAI21X1)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[0] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[0] :Q None None
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[0] :QN CONTROL_PART/allocator_unit/arb_X_S/n28 [('U2643/B', 'Input Pin(NOR2XL)'), ('U2698/A', 'Input Pin(NAND2XL)'), ('U2857/A1', 'Input Pin(AO211X1)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[1] :D CONTROL_PART/allocator_unit/arb_X_S/state_in[1] [('U4950/Q', 'Output Pin(NAND2XL)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[1] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[1] :Q n3130 [('U2659/C', 'Input Pin(NOR4X1)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[1] :QN CONTROL_PART/allocator_unit/arb_X_S/n29 [('U2699/B', 'Input Pin(NOR2XL)'), ('U2857/A2', 'Input Pin(AO211X1)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[2] :D CONTROL_PART/allocator_unit/arb_X_S/state_in[2] [('U3234/Q', 'Output Pin(OAI31X1)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[2] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[2] :RN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[2] :Q CONTROL_PART/allocator_unit/arb_X_S/state[2] [('U2659/A', 'Input Pin(NOR4X1)'), ('U2699/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/arb_X_S/state_reg[2] :QN n3137 [('U2851/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0] :D CONTROL_PART/allocator_unit/credit_counter_N_in[0] [('U3200/Q', 'Output Pin(OAI311X1)')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0] :SN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0] :Q CONTROL_PART/allocator_unit/credit_counter_N_out[0] [('U2709/A', 'Input Pin(NOR2XL)'), ('U3196/A', 'Input Pin(AND2X1)'), ('U3197/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0] :QN None None
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1] :D CONTROL_PART/allocator_unit/credit_counter_N_in[1] [('U4690/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1] :SN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1] :Q CONTROL_PART/allocator_unit/credit_counter_N_out[1] [('U2709/B', 'Input Pin(NOR2XL)'), ('U3198/A1', 'Input Pin(OAI21X1)'), ('U4690/A1', 'Input Pin(AO22X1)')]
\CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1] :QN None None
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0] :D CONTROL_PART/allocator_unit/credit_counter_S_in[0] [('U2606/Q', 'Output Pin(OAI311X1)')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0] :SN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0] :Q CONTROL_PART/allocator_unit/credit_counter_S_out[0] [('U2642/A', 'Input Pin(NOR2XL)'), ('U2702/A1', 'Input Pin(OA211X1)'), ('U3182/A', 'Input Pin(AND2X1)'), ('U3183/A', 'Input Pin(NOR2XL)')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0] :QN None None
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1] :D CONTROL_PART/allocator_unit/credit_counter_S_in[1] [('U4685/Q', 'Output Pin(AO22X1)')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1] :CP clk [('clk', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1] :SN reset [('reset', 'Input Port')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1] :Q CONTROL_PART/allocator_unit/credit_counter_S_out[1] [('U2642/B', 'Input Pin(NOR2XL)'), ('U2702/A2', 'Input Pin(OA211X1)'), ('U3184/A1', 'Input Pin(OAI21X1)'), ('U4685/A1', 'Input Pin(AO22X1)')]
\CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0] :D FIFO_E/FIFO_MEM_1_enabled[0] [('U4509/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0] :Q FIFO_E/FIFO_MEM_1[0] [('U3247/B2', 'Input Pin(AOI22X1)'), ('U4509/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1] :D FIFO_E/FIFO_MEM_1_enabled[1] [('U4511/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1] :Q FIFO_E/FIFO_MEM_1[1] [('U3755/B2', 'Input Pin(AOI22X1)'), ('U4511/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2] :D FIFO_E/FIFO_MEM_1_enabled[2] [('U4512/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2] :Q FIFO_E/FIFO_MEM_1[2] [('U3764/B2', 'Input Pin(AOI22X1)'), ('U4512/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3] :D FIFO_E/FIFO_MEM_1_enabled[3] [('U4513/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3] :Q FIFO_E/FIFO_MEM_1[3] [('U3772/B2', 'Input Pin(AOI22X1)'), ('U4513/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4] :D FIFO_E/FIFO_MEM_1_enabled[4] [('U4514/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4] :Q FIFO_E/FIFO_MEM_1[4] [('U3780/B2', 'Input Pin(AOI22X1)'), ('U4514/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5] :D FIFO_E/FIFO_MEM_1_enabled[5] [('U4515/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5] :Q FIFO_E/FIFO_MEM_1[5] [('U3787/B2', 'Input Pin(AOI22X1)'), ('U4515/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6] :D FIFO_E/FIFO_MEM_1_enabled[6] [('U4516/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6] :Q FIFO_E/FIFO_MEM_1[6] [('U3795/B2', 'Input Pin(AOI22X1)'), ('U4516/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7] :D FIFO_E/FIFO_MEM_1_enabled[7] [('U4517/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7] :Q FIFO_E/FIFO_MEM_1[7] [('U3803/B2', 'Input Pin(AOI22X1)'), ('U4517/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8] :D FIFO_E/FIFO_MEM_1_enabled[8] [('U4518/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8] :Q FIFO_E/FIFO_MEM_1[8] [('U3811/B2', 'Input Pin(AOI22X1)'), ('U4518/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9] :D FIFO_E/FIFO_MEM_1_enabled[9] [('U4519/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9] :Q FIFO_E/FIFO_MEM_1[9] [('U3819/B2', 'Input Pin(AOI22X1)'), ('U4519/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0] :D FIFO_E/FIFO_MEM_2_enabled[0] [('U4211/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0] :Q FIFO_E/FIFO_MEM_2[0] [('U3247/A2', 'Input Pin(AOI22X1)'), ('U4211/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1] :D FIFO_E/FIFO_MEM_2_enabled[1] [('U4212/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1] :Q FIFO_E/FIFO_MEM_2[1] [('U3755/A2', 'Input Pin(AOI22X1)'), ('U4212/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2] :D FIFO_E/FIFO_MEM_2_enabled[2] [('U4213/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2] :Q FIFO_E/FIFO_MEM_2[2] [('U3764/A2', 'Input Pin(AOI22X1)'), ('U4213/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3] :D FIFO_E/FIFO_MEM_2_enabled[3] [('U4214/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3] :Q FIFO_E/FIFO_MEM_2[3] [('U3772/A2', 'Input Pin(AOI22X1)'), ('U4214/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4] :D FIFO_E/FIFO_MEM_2_enabled[4] [('U4216/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4] :Q FIFO_E/FIFO_MEM_2[4] [('U3780/A2', 'Input Pin(AOI22X1)'), ('U4216/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5] :D FIFO_E/FIFO_MEM_2_enabled[5] [('U4217/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5] :Q FIFO_E/FIFO_MEM_2[5] [('U3787/A2', 'Input Pin(AOI22X1)'), ('U4217/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6] :D FIFO_E/FIFO_MEM_2_enabled[6] [('U4218/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6] :Q FIFO_E/FIFO_MEM_2[6] [('U3795/A2', 'Input Pin(AOI22X1)'), ('U4218/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7] :D FIFO_E/FIFO_MEM_2_enabled[7] [('U4219/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7] :Q FIFO_E/FIFO_MEM_2[7] [('U3803/A2', 'Input Pin(AOI22X1)'), ('U4219/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8] :D FIFO_E/FIFO_MEM_2_enabled[8] [('U4220/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8] :Q FIFO_E/FIFO_MEM_2[8] [('U3811/A2', 'Input Pin(AOI22X1)'), ('U4220/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9] :D FIFO_E/FIFO_MEM_2_enabled[9] [('U4221/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9] :Q FIFO_E/FIFO_MEM_2[9] [('U3819/A2', 'Input Pin(AOI22X1)'), ('U4221/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10] :D FIFO_E/FIFO_MEM_2_enabled[10] [('U4222/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10] :Q FIFO_E/FIFO_MEM_2[10] [('U3825/A2', 'Input Pin(AOI22X1)'), ('U4222/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11] :D FIFO_E/FIFO_MEM_2_enabled[11] [('U4223/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11] :Q FIFO_E/FIFO_MEM_2[11] [('U3833/A2', 'Input Pin(AOI22X1)'), ('U4223/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12] :D FIFO_E/FIFO_MEM_2_enabled[12] [('U4224/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12] :Q FIFO_E/FIFO_MEM_2[12] [('U3841/A2', 'Input Pin(AOI22X1)'), ('U4224/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13] :D FIFO_E/FIFO_MEM_2_enabled[13] [('U4225/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13] :Q FIFO_E/FIFO_MEM_2[13] [('U2733/A2', 'Input Pin(AOI22X1)'), ('U4225/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14] :D FIFO_E/FIFO_MEM_2_enabled[14] [('U2615/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14] :Q FIFO_E/FIFO_MEM_2[14] [('U2730/A2', 'Input Pin(AOI22X1)'), ('U2978/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[15] :D FIFO_E/FIFO_MEM_2_enabled[15] [('U2980/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[15] :Q FIFO_E/FIFO_MEM_2[15] [('U2555/A2', 'Input Pin(AOI22X1)'), ('U2979/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[15] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[16] :D FIFO_E/FIFO_MEM_2_enabled[16] [('U2982/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[16] :Q FIFO_E/FIFO_MEM_2[16] [('U2556/A2', 'Input Pin(AOI22X1)'), ('U2981/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[16] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17] :D FIFO_E/FIFO_MEM_2_enabled[17] [('U4226/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17] :Q FIFO_E/FIFO_MEM_2[17] [('U3860/A2', 'Input Pin(AOI22X1)'), ('U4226/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18] :D FIFO_E/FIFO_MEM_2_enabled[18] [('U4227/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18] :Q FIFO_E/FIFO_MEM_2[18] [('U3868/A2', 'Input Pin(AOI22X1)'), ('U4227/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19] :D FIFO_E/FIFO_MEM_2_enabled[19] [('U4228/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19] :Q FIFO_E/FIFO_MEM_2[19] [('U3728/A2', 'Input Pin(AOI22X1)'), ('U4228/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20] :D FIFO_E/FIFO_MEM_2_enabled[20] [('U4229/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20] :Q FIFO_E/FIFO_MEM_2[20] [('U3264/A2', 'Input Pin(AOI22X1)'), ('U4229/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21] :D FIFO_E/FIFO_MEM_2_enabled[21] [('U4230/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21] :Q FIFO_E/FIFO_MEM_2[21] [('U3279/A2', 'Input Pin(AOI22X1)'), ('U4230/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22] :D FIFO_E/FIFO_MEM_2_enabled[22] [('U4231/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22] :Q FIFO_E/FIFO_MEM_2[22] [('U3296/A2', 'Input Pin(AOI22X1)'), ('U4231/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23] :D FIFO_E/FIFO_MEM_2_enabled[23] [('U4232/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23] :Q FIFO_E/FIFO_MEM_2[23] [('U3312/A2', 'Input Pin(AOI22X1)'), ('U4232/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24] :D FIFO_E/FIFO_MEM_2_enabled[24] [('U4233/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24] :Q FIFO_E/FIFO_MEM_2[24] [('U3328/A2', 'Input Pin(AOI22X1)'), ('U4233/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25] :D FIFO_E/FIFO_MEM_2_enabled[25] [('U4234/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25] :Q FIFO_E/FIFO_MEM_2[25] [('U3344/A2', 'Input Pin(AOI22X1)'), ('U4234/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26] :D FIFO_E/FIFO_MEM_2_enabled[26] [('U4235/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26] :Q FIFO_E/FIFO_MEM_2[26] [('U3359/A2', 'Input Pin(AOI22X1)'), ('U4235/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27] :D FIFO_E/FIFO_MEM_2_enabled[27] [('U4236/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27] :Q FIFO_E/FIFO_MEM_2[27] [('U3375/A2', 'Input Pin(AOI22X1)'), ('U4236/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28] :D FIFO_E/FIFO_MEM_2_enabled[28] [('U4237/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28] :Q FIFO_E/FIFO_MEM_2[28] [('U3391/A2', 'Input Pin(AOI22X1)'), ('U4237/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29] :D FIFO_E/FIFO_MEM_2_enabled[29] [('U2614/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29] :Q FIFO_E/FIFO_MEM_2[29] [('U2557/A2', 'Input Pin(AOI22X1)'), ('U2983/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30] :D FIFO_E/FIFO_MEM_2_enabled[30] [('U4238/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30] :Q FIFO_E/FIFO_MEM_2[30] [('U2740/A2', 'Input Pin(AOI22X1)'), ('U4238/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31] :D FIFO_E/FIFO_MEM_2_enabled[31] [('U4239/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31] :Q FIFO_E/FIFO_MEM_2[31] [('U2744/A2', 'Input Pin(AOI22X1)'), ('U4239/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0] :D FIFO_E/FIFO_MEM_3_enabled[0] [('U4538/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0] :Q FIFO_E/FIFO_MEM_3[0] [('U3249/A2', 'Input Pin(AOI21X1)'), ('U4538/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1] :D FIFO_E/FIFO_MEM_3_enabled[1] [('U4539/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1] :Q FIFO_E/FIFO_MEM_3[1] [('U3757/A2', 'Input Pin(AOI21X1)'), ('U4539/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2] :D FIFO_E/FIFO_MEM_3_enabled[2] [('U4540/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2] :Q FIFO_E/FIFO_MEM_3[2] [('U3766/A2', 'Input Pin(AOI21X1)'), ('U4540/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3] :D FIFO_E/FIFO_MEM_3_enabled[3] [('U4541/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3] :Q FIFO_E/FIFO_MEM_3[3] [('U3774/A2', 'Input Pin(AOI21X1)'), ('U4541/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4] :D FIFO_E/FIFO_MEM_3_enabled[4] [('U4542/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4] :Q FIFO_E/FIFO_MEM_3[4] [('U3782/A2', 'Input Pin(AOI21X1)'), ('U4542/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5] :D FIFO_E/FIFO_MEM_3_enabled[5] [('U4543/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5] :Q FIFO_E/FIFO_MEM_3[5] [('U3789/A2', 'Input Pin(AOI21X1)'), ('U4543/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6] :D FIFO_E/FIFO_MEM_3_enabled[6] [('U4544/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6] :Q FIFO_E/FIFO_MEM_3[6] [('U3797/A2', 'Input Pin(AOI21X1)'), ('U4544/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7] :D FIFO_E/FIFO_MEM_3_enabled[7] [('U4545/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7] :Q FIFO_E/FIFO_MEM_3[7] [('U3805/A2', 'Input Pin(AOI21X1)'), ('U4545/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8] :D FIFO_E/FIFO_MEM_3_enabled[8] [('U4546/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8] :Q FIFO_E/FIFO_MEM_3[8] [('U3813/A2', 'Input Pin(AOI21X1)'), ('U4546/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9] :D FIFO_E/FIFO_MEM_3_enabled[9] [('U4547/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9] :Q FIFO_E/FIFO_MEM_3[9] [('U3821/A2', 'Input Pin(AOI21X1)'), ('U4547/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10] :D FIFO_E/FIFO_MEM_3_enabled[10] [('U4548/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10] :Q FIFO_E/FIFO_MEM_3[10] [('U3827/A2', 'Input Pin(AOI21X1)'), ('U4548/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11] :D FIFO_E/FIFO_MEM_3_enabled[11] [('U4549/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11] :Q FIFO_E/FIFO_MEM_3[11] [('U3835/A2', 'Input Pin(AOI21X1)'), ('U4549/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12] :D FIFO_E/FIFO_MEM_3_enabled[12] [('U4550/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12] :Q FIFO_E/FIFO_MEM_3[12] [('U3843/A2', 'Input Pin(AOI21X1)'), ('U4550/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13] :D FIFO_E/FIFO_MEM_3_enabled[13] [('U4551/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13] :Q FIFO_E/FIFO_MEM_3[13] [('U2734/A2', 'Input Pin(AOI22X1)'), ('U4551/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[14] :D FIFO_E/FIFO_MEM_3_enabled[14] [('U4893/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[14] :Q None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[14] :QN n3088 [('U2565/A1', 'Input Pin(OAI211X1)'), ('U4893/B1', 'Input Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[15] :D FIFO_E/FIFO_MEM_3_enabled[15] [('U2994/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[15] :Q FIFO_E/FIFO_MEM_3[15] [('U2728/A2', 'Input Pin(AOI21X1)'), ('U2993/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[15] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[16] :D FIFO_E/FIFO_MEM_3_enabled[16] [('U2996/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[16] :Q FIFO_E/FIFO_MEM_3[16] [('U2726/A2', 'Input Pin(AOI21X1)'), ('U2995/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[16] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17] :D FIFO_E/FIFO_MEM_3_enabled[17] [('U4552/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17] :Q FIFO_E/FIFO_MEM_3[17] [('U3862/A2', 'Input Pin(AOI21X1)'), ('U4552/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18] :D FIFO_E/FIFO_MEM_3_enabled[18] [('U4553/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18] :Q FIFO_E/FIFO_MEM_3[18] [('U3870/A2', 'Input Pin(AOI21X1)'), ('U4553/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19] :D FIFO_E/FIFO_MEM_3_enabled[19] [('U4554/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19] :Q FIFO_E/FIFO_MEM_3[19] [('U3730/A2', 'Input Pin(AOI21X1)'), ('U4554/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23] :D FIFO_E/FIFO_MEM_3_enabled[23] [('U4175/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23] :Q FIFO_E/FIFO_MEM_3[23] [('U3314/A2', 'Input Pin(AOI21X1)'), ('U4175/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27] :D FIFO_E/FIFO_MEM_3_enabled[27] [('U4179/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27] :Q FIFO_E/FIFO_MEM_3[27] [('U3377/A2', 'Input Pin(AOI21X1)'), ('U4179/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28] :D FIFO_E/FIFO_MEM_3_enabled[28] [('U4180/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28] :Q FIFO_E/FIFO_MEM_3[28] [('U3393/A2', 'Input Pin(AOI21X1)'), ('U4180/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[29] :D FIFO_E/FIFO_MEM_3_enabled[29] [('U2975/Q', 'Output Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[29] :Q FIFO_E/FIFO_MEM_3[29] [('U2738/A2', 'Input Pin(AOI21X1)'), ('U2974/B', 'Input Pin(NAND2XL)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[29] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30] :D FIFO_E/FIFO_MEM_3_enabled[30] [('U4181/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30] :Q FIFO_E/FIFO_MEM_3[30] [('U2741/A2', 'Input Pin(AOI22X1)'), ('U4181/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31] :D FIFO_E/FIFO_MEM_3_enabled[31] [('U4182/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31] :Q FIFO_E/FIFO_MEM_3[31] [('U2745/A2', 'Input Pin(AOI22X1)'), ('U4182/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0] :D FIFO_E/FIFO_MEM_4_enabled[0] [('U4240/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0] :Q FIFO_E/FIFO_MEM_4[0] [('U3246/A', 'Input Pin(NAND2XL)'), ('U4240/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1] :D FIFO_E/FIFO_MEM_4_enabled[1] [('U4183/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1] :Q FIFO_E/FIFO_MEM_4[1] [('U3754/A', 'Input Pin(NAND2XL)'), ('U4183/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2] :D FIFO_E/FIFO_MEM_4_enabled[2] [('U4184/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2] :Q FIFO_E/FIFO_MEM_4[2] [('U3763/A', 'Input Pin(NAND2XL)'), ('U4184/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3] :D FIFO_E/FIFO_MEM_4_enabled[3] [('U4185/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3] :Q FIFO_E/FIFO_MEM_4[3] [('U3771/A', 'Input Pin(NAND2XL)'), ('U4185/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4] :D FIFO_E/FIFO_MEM_4_enabled[4] [('U4186/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4] :Q FIFO_E/FIFO_MEM_4[4] [('U3779/A', 'Input Pin(NAND2XL)'), ('U4186/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5] :D FIFO_E/FIFO_MEM_4_enabled[5] [('U4187/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5] :Q FIFO_E/FIFO_MEM_4[5] [('U3786/A', 'Input Pin(NAND2XL)'), ('U4187/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6] :D FIFO_E/FIFO_MEM_4_enabled[6] [('U4188/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6] :Q FIFO_E/FIFO_MEM_4[6] [('U3794/A', 'Input Pin(NAND2XL)'), ('U4188/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7] :D FIFO_E/FIFO_MEM_4_enabled[7] [('U4189/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7] :Q FIFO_E/FIFO_MEM_4[7] [('U3802/A', 'Input Pin(NAND2XL)'), ('U4189/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8] :D FIFO_E/FIFO_MEM_4_enabled[8] [('U4190/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8] :Q FIFO_E/FIFO_MEM_4[8] [('U3810/A', 'Input Pin(NAND2XL)'), ('U4190/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9] :D FIFO_E/FIFO_MEM_4_enabled[9] [('U4191/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9] :Q FIFO_E/FIFO_MEM_4[9] [('U3818/A', 'Input Pin(NAND2XL)'), ('U4191/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10] :D FIFO_E/FIFO_MEM_4_enabled[10] [('U4192/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10] :Q FIFO_E/FIFO_MEM_4[10] [('U3824/A', 'Input Pin(NAND2XL)'), ('U4192/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11] :D FIFO_E/FIFO_MEM_4_enabled[11] [('U4193/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11] :Q FIFO_E/FIFO_MEM_4[11] [('U3832/A', 'Input Pin(NAND2XL)'), ('U4193/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12] :D FIFO_E/FIFO_MEM_4_enabled[12] [('U4194/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12] :Q FIFO_E/FIFO_MEM_4[12] [('U3840/A', 'Input Pin(NAND2XL)'), ('U4194/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13] :D FIFO_E/FIFO_MEM_4_enabled[13] [('U4195/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13] :Q FIFO_E/FIFO_MEM_4[13] [('U2734/B2', 'Input Pin(AOI22X1)'), ('U4195/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14] :D FIFO_E/FIFO_MEM_4_enabled[14] [('U4196/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14] :Q FIFO_E/FIFO_MEM_4[14] [('U2732/B', 'Input Pin(NAND2XL)'), ('U4196/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15] :D FIFO_E/FIFO_MEM_4_enabled[15] [('U2638/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15] :Q None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15] :QN n3090 [('U2564/A2', 'Input Pin(OAI21X1)'), ('U2638/B1', 'Input Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16] :D FIFO_E/FIFO_MEM_4_enabled[16] [('U2616/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16] :Q None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16] :QN n3089 [('U2616/B1', 'Input Pin(AOI22X1)'), ('U2725/A2', 'Input Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17] :D FIFO_E/FIFO_MEM_4_enabled[17] [('U4197/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17] :Q FIFO_E/FIFO_MEM_4[17] [('U3859/A', 'Input Pin(NAND2XL)'), ('U4197/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18] :D FIFO_E/FIFO_MEM_4_enabled[18] [('U4198/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18] :Q FIFO_E/FIFO_MEM_4[18] [('U3867/A', 'Input Pin(NAND2XL)'), ('U4198/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19] :D FIFO_E/FIFO_MEM_4_enabled[19] [('U4199/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19] :Q FIFO_E/FIFO_MEM_4[19] [('U3727/A', 'Input Pin(NAND2XL)'), ('U4199/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20] :D FIFO_E/FIFO_MEM_4_enabled[20] [('U4200/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20] :Q FIFO_E/FIFO_MEM_4[20] [('U3263/A', 'Input Pin(NAND2XL)'), ('U4200/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21] :D FIFO_E/FIFO_MEM_4_enabled[21] [('U4201/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21] :Q FIFO_E/FIFO_MEM_4[21] [('U3278/A', 'Input Pin(NAND2XL)'), ('U4201/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22] :D FIFO_E/FIFO_MEM_4_enabled[22] [('U4202/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22] :Q FIFO_E/FIFO_MEM_4[22] [('U3295/A', 'Input Pin(NAND2XL)'), ('U4202/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23] :D FIFO_E/FIFO_MEM_4_enabled[23] [('U4203/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23] :Q FIFO_E/FIFO_MEM_4[23] [('U3311/A', 'Input Pin(NAND2XL)'), ('U4203/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24] :D FIFO_E/FIFO_MEM_4_enabled[24] [('U4204/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24] :Q FIFO_E/FIFO_MEM_4[24] [('U3327/A', 'Input Pin(NAND2XL)'), ('U4204/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25] :D FIFO_E/FIFO_MEM_4_enabled[25] [('U4205/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25] :Q FIFO_E/FIFO_MEM_4[25] [('U3343/A', 'Input Pin(NAND2XL)'), ('U4205/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26] :D FIFO_E/FIFO_MEM_4_enabled[26] [('U4206/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26] :Q FIFO_E/FIFO_MEM_4[26] [('U3358/A', 'Input Pin(NAND2XL)'), ('U4206/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27] :D FIFO_E/FIFO_MEM_4_enabled[27] [('U4207/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27] :Q FIFO_E/FIFO_MEM_4[27] [('U3374/A', 'Input Pin(NAND2XL)'), ('U4207/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28] :D FIFO_E/FIFO_MEM_4_enabled[28] [('U4208/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28] :Q FIFO_E/FIFO_MEM_4[28] [('U3390/A', 'Input Pin(NAND2XL)'), ('U4208/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29] :D FIFO_E/FIFO_MEM_4_enabled[29] [('U2641/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29] :Q None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29] :QN n3091 [('U2641/B1', 'Input Pin(AOI22X1)'), ('U2737/A2', 'Input Pin(OAI21X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30] :D FIFO_E/FIFO_MEM_4_enabled[30] [('U4209/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30] :Q FIFO_E/FIFO_MEM_4[30] [('U2741/B2', 'Input Pin(AOI22X1)'), ('U4209/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30] :QN None None
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31] :D FIFO_E/FIFO_MEM_4_enabled[31] [('U4210/Q', 'Output Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31] :Q FIFO_E/FIFO_MEM_4[31] [('U2745/B2', 'Input Pin(AOI22X1)'), ('U4210/B2', 'Input Pin(AO22X1)')]
\FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31] :QN None None
\FIFO_E/FIFO_seq/read_pointer_reg[0] :D FIFO_E/read_pointer_in[0] [('U4901/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/read_pointer_reg[0] :SN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/read_pointer_reg[0] :Q FIFO_E/read_pointer[0] [('U2631/A1', 'Input Pin(AOI221X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[0] :QN n3093 [('U2631/B1', 'Input Pin(AOI221X1)'), ('U2690/A1', 'Input Pin(AOI22X1)'), ('U2691/A1', 'Input Pin(OAI221X1)'), ('U2716/A', 'Input Pin(NAND2XL)'), ('U2720/A', 'Input Pin(NAND2XL)'), ('U4896/B1', 'Input Pin(AOI22X1)'), ('U4901/A2', 'Input Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[1] :D FIFO_E/read_pointer_in[1] [('U4896/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/read_pointer_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/read_pointer_reg[1] :Q FIFO_E/read_pointer[1] [('U2717/A', 'Input Pin(NOR3X1)'), ('U2721/C', 'Input Pin(NOR3X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[1] :QN n3071 [('U2629/B1', 'Input Pin(AOI22X1)'), ('U2630/B1', 'Input Pin(OAI221X1)'), ('U2690/B1', 'Input Pin(AOI22X1)'), ('U2691/B1', 'Input Pin(OAI221X1)'), ('U2723/B', 'Input Pin(NOR3X2)'), ('U4895/B1', 'Input Pin(AOI22X1)'), ('U4896/A2', 'Input Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[2] :D FIFO_E/read_pointer_in[2] [('U4895/Q', 'Output Pin(AOI22X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_E/FIFO_seq/read_pointer_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_E/FIFO_seq/read_pointer_reg[2] :Q FIFO_E/read_pointer[2] [('U2693/A1', 'Input Pin(OAI221X1)')]
\FIFO_E/FIFO_seq/read_pointer_reg[2] :QN n3063 [('U2629/A1', 'Input Pin(AOI22X1)'), ('U2630/A1', 'Input Pin(OAI221X1)'), ('U2693/B1', 'Input Pin(OAI221X1)'), ('U2717/B', 'Input Pin(NOR3X1)'), ('U2720/B', 'Input Pin(NAND2XL)'), ('U4895/A2', 'Input Pin(AOI22X1)'), ('U4897/B1', 'Input Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0] :D FIFO_L/FIFO_MEM_1_enabled[0] [('U4826/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0] :Q FIFO_L/FIFO_MEM_1[0] [('U3415/B2', 'Input Pin(AOI22X1)'), ('U4826/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1] :D FIFO_L/FIFO_MEM_1_enabled[1] [('U4825/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1] :Q FIFO_L/FIFO_MEM_1[1] [('U3425/B2', 'Input Pin(AOI22X1)'), ('U4825/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2] :D FIFO_L/FIFO_MEM_1_enabled[2] [('U4824/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2] :Q FIFO_L/FIFO_MEM_1[2] [('U3441/B2', 'Input Pin(AOI22X1)'), ('U4824/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3] :D FIFO_L/FIFO_MEM_1_enabled[3] [('U4823/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3] :Q FIFO_L/FIFO_MEM_1[3] [('U3457/B2', 'Input Pin(AOI22X1)'), ('U4823/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4] :D FIFO_L/FIFO_MEM_1_enabled[4] [('U4822/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4] :Q FIFO_L/FIFO_MEM_1[4] [('U3472/B2', 'Input Pin(AOI22X1)'), ('U4822/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5] :D FIFO_L/FIFO_MEM_1_enabled[5] [('U4821/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5] :Q FIFO_L/FIFO_MEM_1[5] [('U3488/B2', 'Input Pin(AOI22X1)'), ('U4821/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6] :D FIFO_L/FIFO_MEM_1_enabled[6] [('U4820/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6] :Q FIFO_L/FIFO_MEM_1[6] [('U3504/B2', 'Input Pin(AOI22X1)'), ('U4820/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7] :D FIFO_L/FIFO_MEM_1_enabled[7] [('U4819/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7] :Q FIFO_L/FIFO_MEM_1[7] [('U3520/B2', 'Input Pin(AOI22X1)'), ('U4819/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8] :D FIFO_L/FIFO_MEM_1_enabled[8] [('U4818/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8] :Q FIFO_L/FIFO_MEM_1[8] [('U3536/B2', 'Input Pin(AOI22X1)'), ('U4818/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9] :D FIFO_L/FIFO_MEM_1_enabled[9] [('U4817/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9] :Q FIFO_L/FIFO_MEM_1[9] [('U3552/B2', 'Input Pin(AOI22X1)'), ('U4817/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10] :D FIFO_L/FIFO_MEM_1_enabled[10] [('U4816/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10] :Q FIFO_L/FIFO_MEM_1[10] [('U3568/B2', 'Input Pin(AOI22X1)'), ('U4816/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11] :D FIFO_L/FIFO_MEM_1_enabled[11] [('U4815/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11] :Q FIFO_L/FIFO_MEM_1[11] [('U3584/B2', 'Input Pin(AOI22X1)'), ('U4815/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12] :D FIFO_L/FIFO_MEM_1_enabled[12] [('U4814/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12] :Q FIFO_L/FIFO_MEM_1[12] [('U3599/B2', 'Input Pin(AOI22X1)'), ('U4814/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13] :D FIFO_L/FIFO_MEM_1_enabled[13] [('U4813/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13] :Q FIFO_L/FIFO_MEM_1[13] [('U3156/B2', 'Input Pin(AOI22X1)'), ('U4813/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14] :D FIFO_L/FIFO_MEM_1_enabled[14] [('U4812/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14] :Q FIFO_L/FIFO_MEM_1[14] [('U3152/B2', 'Input Pin(AOI22X1)'), ('U4812/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15] :D FIFO_L/FIFO_MEM_1_enabled[15] [('U4811/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15] :Q FIFO_L/FIFO_MEM_1[15] [('U3134/B2', 'Input Pin(AOI22X1)'), ('U4811/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16] :D FIFO_L/FIFO_MEM_1_enabled[16] [('U4810/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16] :Q FIFO_L/FIFO_MEM_1[16] [('U3130/B2', 'Input Pin(AOI22X1)'), ('U4810/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17] :D FIFO_L/FIFO_MEM_1_enabled[17] [('U4809/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17] :Q FIFO_L/FIFO_MEM_1[17] [('U3629/B2', 'Input Pin(AOI22X1)'), ('U4809/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18] :D FIFO_L/FIFO_MEM_1_enabled[18] [('U4808/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18] :Q FIFO_L/FIFO_MEM_1[18] [('U3645/B2', 'Input Pin(AOI22X1)'), ('U4808/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19] :D FIFO_L/FIFO_MEM_1_enabled[19] [('U4807/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19] :Q FIFO_L/FIFO_MEM_1[19] [('U3661/B2', 'Input Pin(AOI22X1)'), ('U4807/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20] :D FIFO_L/FIFO_MEM_1_enabled[20] [('U4806/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20] :Q FIFO_L/FIFO_MEM_1[20] [('U3273/B2', 'Input Pin(AOI22X1)'), ('U4806/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21] :D FIFO_L/FIFO_MEM_1_enabled[21] [('U4805/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21] :Q FIFO_L/FIFO_MEM_1[21] [('U3290/B2', 'Input Pin(AOI22X1)'), ('U4805/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22] :D FIFO_L/FIFO_MEM_1_enabled[22] [('U4804/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22] :Q FIFO_L/FIFO_MEM_1[22] [('U3306/B2', 'Input Pin(AOI22X1)'), ('U4804/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23] :D FIFO_L/FIFO_MEM_1_enabled[23] [('U4803/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23] :Q FIFO_L/FIFO_MEM_1[23] [('U3322/B2', 'Input Pin(AOI22X1)'), ('U4803/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24] :D FIFO_L/FIFO_MEM_1_enabled[24] [('U4802/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24] :Q FIFO_L/FIFO_MEM_1[24] [('U3338/B2', 'Input Pin(AOI22X1)'), ('U4802/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25] :D FIFO_L/FIFO_MEM_1_enabled[25] [('U4801/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25] :Q FIFO_L/FIFO_MEM_1[25] [('U3353/B2', 'Input Pin(AOI22X1)'), ('U4801/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26] :D FIFO_L/FIFO_MEM_1_enabled[26] [('U4800/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26] :Q FIFO_L/FIFO_MEM_1[26] [('U3369/B2', 'Input Pin(AOI22X1)'), ('U4800/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27] :D FIFO_L/FIFO_MEM_1_enabled[27] [('U4799/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27] :Q FIFO_L/FIFO_MEM_1[27] [('U3385/B2', 'Input Pin(AOI22X1)'), ('U4799/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28] :D FIFO_L/FIFO_MEM_1_enabled[28] [('U4798/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28] :Q FIFO_L/FIFO_MEM_1[28] [('U3401/B2', 'Input Pin(AOI22X1)'), ('U4798/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29] :D FIFO_L/FIFO_MEM_1_enabled[29] [('U4797/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29] :Q FIFO_L/FIFO_MEM_1[29] [('U3146/B2', 'Input Pin(AOI22X1)'), ('U4797/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30] :D FIFO_L/FIFO_MEM_1_enabled[30] [('U4796/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30] :Q FIFO_L/FIFO_MEM_1[30] [('U3143/B2', 'Input Pin(AOI22X1)'), ('U4796/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31] :D FIFO_L/FIFO_MEM_1_enabled[31] [('U4795/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31] :Q FIFO_L/FIFO_MEM_1[31] [('U3139/B2', 'Input Pin(AOI22X1)'), ('U4795/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0] :D FIFO_L/FIFO_MEM_2_enabled[0] [('U4630/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0] :Q FIFO_L/FIFO_MEM_2[0] [('U3415/A2', 'Input Pin(AOI22X1)'), ('U4630/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1] :D FIFO_L/FIFO_MEM_2_enabled[1] [('U4631/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1] :Q FIFO_L/FIFO_MEM_2[1] [('U3425/A2', 'Input Pin(AOI22X1)'), ('U4631/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2] :D FIFO_L/FIFO_MEM_2_enabled[2] [('U4632/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2] :Q FIFO_L/FIFO_MEM_2[2] [('U3441/A2', 'Input Pin(AOI22X1)'), ('U4632/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3] :D FIFO_L/FIFO_MEM_2_enabled[3] [('U4633/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3] :Q FIFO_L/FIFO_MEM_2[3] [('U3457/A2', 'Input Pin(AOI22X1)'), ('U4633/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4] :D FIFO_L/FIFO_MEM_2_enabled[4] [('U4634/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4] :Q FIFO_L/FIFO_MEM_2[4] [('U3472/A2', 'Input Pin(AOI22X1)'), ('U4634/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5] :D FIFO_L/FIFO_MEM_2_enabled[5] [('U4635/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5] :Q FIFO_L/FIFO_MEM_2[5] [('U3488/A2', 'Input Pin(AOI22X1)'), ('U4635/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6] :D FIFO_L/FIFO_MEM_2_enabled[6] [('U4636/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6] :Q FIFO_L/FIFO_MEM_2[6] [('U3504/A2', 'Input Pin(AOI22X1)'), ('U4636/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7] :D FIFO_L/FIFO_MEM_2_enabled[7] [('U4637/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7] :Q FIFO_L/FIFO_MEM_2[7] [('U3520/A2', 'Input Pin(AOI22X1)'), ('U4637/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8] :D FIFO_L/FIFO_MEM_2_enabled[8] [('U4638/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8] :Q FIFO_L/FIFO_MEM_2[8] [('U3536/A2', 'Input Pin(AOI22X1)'), ('U4638/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9] :D FIFO_L/FIFO_MEM_2_enabled[9] [('U4639/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9] :Q FIFO_L/FIFO_MEM_2[9] [('U3552/A2', 'Input Pin(AOI22X1)'), ('U4639/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20] :D FIFO_L/FIFO_MEM_2_enabled[20] [('U4650/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20] :Q FIFO_L/FIFO_MEM_2[20] [('U3273/A2', 'Input Pin(AOI22X1)'), ('U4650/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21] :D FIFO_L/FIFO_MEM_2_enabled[21] [('U4651/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21] :Q FIFO_L/FIFO_MEM_2[21] [('U3290/A2', 'Input Pin(AOI22X1)'), ('U4651/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22] :D FIFO_L/FIFO_MEM_2_enabled[22] [('U4652/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22] :Q FIFO_L/FIFO_MEM_2[22] [('U3306/A2', 'Input Pin(AOI22X1)'), ('U4652/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23] :D FIFO_L/FIFO_MEM_2_enabled[23] [('U4653/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23] :Q FIFO_L/FIFO_MEM_2[23] [('U3322/A2', 'Input Pin(AOI22X1)'), ('U4653/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24] :D FIFO_L/FIFO_MEM_2_enabled[24] [('U4654/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24] :Q FIFO_L/FIFO_MEM_2[24] [('U3338/A2', 'Input Pin(AOI22X1)'), ('U4654/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25] :D FIFO_L/FIFO_MEM_2_enabled[25] [('U4655/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25] :Q FIFO_L/FIFO_MEM_2[25] [('U3353/A2', 'Input Pin(AOI22X1)'), ('U4655/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26] :D FIFO_L/FIFO_MEM_2_enabled[26] [('U4656/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26] :Q FIFO_L/FIFO_MEM_2[26] [('U3369/A2', 'Input Pin(AOI22X1)'), ('U4656/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30] :D FIFO_L/FIFO_MEM_2_enabled[30] [('U4660/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30] :Q FIFO_L/FIFO_MEM_2[30] [('U3143/A2', 'Input Pin(AOI22X1)'), ('U4660/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31] :D FIFO_L/FIFO_MEM_2_enabled[31] [('U4661/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31] :Q FIFO_L/FIFO_MEM_2[31] [('U3139/A2', 'Input Pin(AOI22X1)'), ('U4661/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[0] :D FIFO_L/FIFO_MEM_3_enabled[0] [('U4870/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[0] :Q FIFO_L/FIFO_MEM_3[0] [('U3416/A2', 'Input Pin(AOI22X1)'), ('U4870/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[0] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1] :D FIFO_L/FIFO_MEM_3_enabled[1] [('U4663/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1] :Q FIFO_L/FIFO_MEM_3[1] [('U3426/A2', 'Input Pin(AOI22X1)'), ('U4663/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2] :D FIFO_L/FIFO_MEM_3_enabled[2] [('U4565/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2] :Q FIFO_L/FIFO_MEM_3[2] [('U3442/A2', 'Input Pin(AOI22X1)'), ('U4565/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3] :D FIFO_L/FIFO_MEM_3_enabled[3] [('U4566/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3] :Q FIFO_L/FIFO_MEM_3[3] [('U3458/A2', 'Input Pin(AOI22X1)'), ('U4566/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4] :D FIFO_L/FIFO_MEM_3_enabled[4] [('U4567/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4] :Q FIFO_L/FIFO_MEM_3[4] [('U3473/A2', 'Input Pin(AOI22X1)'), ('U4567/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5] :D FIFO_L/FIFO_MEM_3_enabled[5] [('U4568/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5] :Q FIFO_L/FIFO_MEM_3[5] [('U3489/A2', 'Input Pin(AOI22X1)'), ('U4568/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6] :D FIFO_L/FIFO_MEM_3_enabled[6] [('U4569/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6] :Q FIFO_L/FIFO_MEM_3[6] [('U3505/A2', 'Input Pin(AOI22X1)'), ('U4569/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7] :D FIFO_L/FIFO_MEM_3_enabled[7] [('U4570/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7] :Q FIFO_L/FIFO_MEM_3[7] [('U3521/A2', 'Input Pin(AOI22X1)'), ('U4570/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8] :D FIFO_L/FIFO_MEM_3_enabled[8] [('U4571/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8] :Q FIFO_L/FIFO_MEM_3[8] [('U3537/A2', 'Input Pin(AOI22X1)'), ('U4571/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9] :D FIFO_L/FIFO_MEM_3_enabled[9] [('U4572/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9] :Q FIFO_L/FIFO_MEM_3[9] [('U3553/A2', 'Input Pin(AOI22X1)'), ('U4572/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10] :D FIFO_L/FIFO_MEM_3_enabled[10] [('U4573/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10] :Q FIFO_L/FIFO_MEM_3[10] [('U3569/A2', 'Input Pin(AOI22X1)'), ('U4573/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11] :D FIFO_L/FIFO_MEM_3_enabled[11] [('U4574/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11] :Q FIFO_L/FIFO_MEM_3[11] [('U3585/A2', 'Input Pin(AOI22X1)'), ('U4574/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12] :D FIFO_L/FIFO_MEM_3_enabled[12] [('U4575/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12] :Q FIFO_L/FIFO_MEM_3[12] [('U3600/A2', 'Input Pin(AOI22X1)'), ('U4575/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13] :D FIFO_L/FIFO_MEM_3_enabled[13] [('U4576/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13] :Q FIFO_L/FIFO_MEM_3[13] [('U3158/A2', 'Input Pin(AOI21X1)'), ('U4576/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14] :D FIFO_L/FIFO_MEM_3_enabled[14] [('U4577/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14] :Q FIFO_L/FIFO_MEM_3[14] [('U3154/A2', 'Input Pin(AOI21X1)'), ('U4577/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15] :D FIFO_L/FIFO_MEM_3_enabled[15] [('U4578/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15] :Q FIFO_L/FIFO_MEM_3[15] [('U3136/A2', 'Input Pin(AOI21X1)'), ('U4578/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16] :D FIFO_L/FIFO_MEM_3_enabled[16] [('U4579/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16] :Q FIFO_L/FIFO_MEM_3[16] [('U3132/A2', 'Input Pin(AOI21X1)'), ('U4579/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17] :D FIFO_L/FIFO_MEM_3_enabled[17] [('U4580/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17] :Q FIFO_L/FIFO_MEM_3[17] [('U3630/A2', 'Input Pin(AOI22X1)'), ('U4580/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18] :D FIFO_L/FIFO_MEM_3_enabled[18] [('U4581/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18] :Q FIFO_L/FIFO_MEM_3[18] [('U3646/A2', 'Input Pin(AOI22X1)'), ('U4581/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19] :D FIFO_L/FIFO_MEM_3_enabled[19] [('U4582/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19] :Q FIFO_L/FIFO_MEM_3[19] [('U3662/A2', 'Input Pin(AOI22X1)'), ('U4582/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20] :D FIFO_L/FIFO_MEM_3_enabled[20] [('U4583/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20] :Q FIFO_L/FIFO_MEM_3[20] [('U3274/A2', 'Input Pin(AOI22X1)'), ('U4583/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21] :D FIFO_L/FIFO_MEM_3_enabled[21] [('U4584/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21] :Q FIFO_L/FIFO_MEM_3[21] [('U3291/A2', 'Input Pin(AOI22X1)'), ('U4584/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22] :D FIFO_L/FIFO_MEM_3_enabled[22] [('U4585/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22] :Q FIFO_L/FIFO_MEM_3[22] [('U3307/A2', 'Input Pin(AOI22X1)'), ('U4585/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23] :D FIFO_L/FIFO_MEM_3_enabled[23] [('U4586/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23] :Q FIFO_L/FIFO_MEM_3[23] [('U3323/A2', 'Input Pin(AOI22X1)'), ('U4586/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24] :D FIFO_L/FIFO_MEM_3_enabled[24] [('U4587/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24] :Q FIFO_L/FIFO_MEM_3[24] [('U3339/A2', 'Input Pin(AOI22X1)'), ('U4587/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25] :D FIFO_L/FIFO_MEM_3_enabled[25] [('U4588/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25] :Q FIFO_L/FIFO_MEM_3[25] [('U3354/A2', 'Input Pin(AOI22X1)'), ('U4588/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26] :D FIFO_L/FIFO_MEM_3_enabled[26] [('U4589/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26] :Q FIFO_L/FIFO_MEM_3[26] [('U3370/A2', 'Input Pin(AOI22X1)'), ('U4589/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27] :D FIFO_L/FIFO_MEM_3_enabled[27] [('U4590/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27] :Q FIFO_L/FIFO_MEM_3[27] [('U3386/A2', 'Input Pin(AOI22X1)'), ('U4590/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28] :D FIFO_L/FIFO_MEM_3_enabled[28] [('U4591/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28] :Q FIFO_L/FIFO_MEM_3[28] [('U3402/A2', 'Input Pin(AOI22X1)'), ('U4591/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29] :D FIFO_L/FIFO_MEM_3_enabled[29] [('U4592/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29] :Q FIFO_L/FIFO_MEM_3[29] [('U3147/A2', 'Input Pin(AOI22X1)'), ('U4592/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0] :D FIFO_L/FIFO_MEM_4_enabled[0] [('U4662/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0] :Q FIFO_L/FIFO_MEM_4[0] [('U3416/B2', 'Input Pin(AOI22X1)'), ('U4662/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1] :D FIFO_L/FIFO_MEM_4_enabled[1] [('U4598/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1] :Q FIFO_L/FIFO_MEM_4[1] [('U3426/B2', 'Input Pin(AOI22X1)'), ('U4598/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2] :D FIFO_L/FIFO_MEM_4_enabled[2] [('U4599/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2] :Q FIFO_L/FIFO_MEM_4[2] [('U3442/B2', 'Input Pin(AOI22X1)'), ('U4599/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3] :D FIFO_L/FIFO_MEM_4_enabled[3] [('U4600/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3] :Q FIFO_L/FIFO_MEM_4[3] [('U3458/B2', 'Input Pin(AOI22X1)'), ('U4600/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4] :D FIFO_L/FIFO_MEM_4_enabled[4] [('U4601/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4] :Q FIFO_L/FIFO_MEM_4[4] [('U3473/B2', 'Input Pin(AOI22X1)'), ('U4601/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5] :D FIFO_L/FIFO_MEM_4_enabled[5] [('U4602/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5] :Q FIFO_L/FIFO_MEM_4[5] [('U3489/B2', 'Input Pin(AOI22X1)'), ('U4602/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6] :D FIFO_L/FIFO_MEM_4_enabled[6] [('U4603/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6] :Q FIFO_L/FIFO_MEM_4[6] [('U3505/B2', 'Input Pin(AOI22X1)'), ('U4603/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7] :D FIFO_L/FIFO_MEM_4_enabled[7] [('U4604/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7] :Q FIFO_L/FIFO_MEM_4[7] [('U3521/B2', 'Input Pin(AOI22X1)'), ('U4604/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8] :D FIFO_L/FIFO_MEM_4_enabled[8] [('U4605/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8] :Q FIFO_L/FIFO_MEM_4[8] [('U3537/B2', 'Input Pin(AOI22X1)'), ('U4605/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9] :D FIFO_L/FIFO_MEM_4_enabled[9] [('U4606/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9] :Q FIFO_L/FIFO_MEM_4[9] [('U3553/B2', 'Input Pin(AOI22X1)'), ('U4606/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13] :D FIFO_L/FIFO_MEM_4_enabled[13] [('U4610/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13] :Q FIFO_L/FIFO_MEM_4[13] [('U3155/A', 'Input Pin(NAND2XL)'), ('U4610/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17] :D FIFO_L/FIFO_MEM_4_enabled[17] [('U4614/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17] :Q FIFO_L/FIFO_MEM_4[17] [('U3630/B2', 'Input Pin(AOI22X1)'), ('U4614/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18] :D FIFO_L/FIFO_MEM_4_enabled[18] [('U4615/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18] :Q FIFO_L/FIFO_MEM_4[18] [('U3646/B2', 'Input Pin(AOI22X1)'), ('U4615/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18] :QN None None
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19] :D FIFO_L/FIFO_MEM_4_enabled[19] [('U4616/Q', 'Output Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19] :Q FIFO_L/FIFO_MEM_4[19] [('U3662/B2', 'Input Pin(AOI22X1)'), ('U4616/B2', 'Input Pin(AO22X1)')]
\FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19] :QN None None
\FIFO_L/FIFO_seq/credit_out_FF_reg :D FIFO_L/credit_out_FF_in [('U2965/Q', 'Output Pin(INVXL)')]
\FIFO_L/FIFO_seq/credit_out_FF_reg :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/credit_out_FF_reg :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/credit_out_FF_reg :Q credit_out_L [('credit_out_L', 'Output Port')]
\FIFO_L/FIFO_seq/credit_out_FF_reg :QN None None
\FIFO_L/FIFO_seq/read_pointer_reg[0] :D FIFO_L/read_pointer_in[0] [('U4923/Q', 'Output Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/read_pointer_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/read_pointer_reg[0] :SN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/read_pointer_reg[0] :Q None None
\FIFO_L/FIFO_seq/read_pointer_reg[0] :QN n3060 [('U2852/B1', 'Input Pin(AOI22X1)'), ('U2853/B1', 'Input Pin(OAI221X1)'), ('U3123/A', 'Input Pin(NAND2XL)'), ('U3125/A', 'Input Pin(NAND2XL)'), ('U4557/B1', 'Input Pin(AOI22X1)'), ('U4558/B1', 'Input Pin(OAI221X1)'), ('U4923/A2', 'Input Pin(AOI22X1)'), ('U4928/B1', 'Input Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/read_pointer_reg[1] :D FIFO_L/read_pointer_in[1] [('U4928/Q', 'Output Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/read_pointer_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/read_pointer_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/read_pointer_reg[1] :Q FIFO_L/read_pointer[1] [('U3124/A', 'Input Pin(NOR3X2)'), ('U4560/B2', 'Input Pin(OAI221X1)')]
\FIFO_L/FIFO_seq/read_pointer_reg[1] :QN n3072 [('U2852/A1', 'Input Pin(AOI22X1)'), ('U2853/A1', 'Input Pin(OAI221X1)'), ('U3125/B', 'Input Pin(NAND2XL)'), ('U3128/B', 'Input Pin(NOR3X2)'), ('U4560/A2', 'Input Pin(OAI221X1)'), ('U4922/B1', 'Input Pin(AOI22X1)'), ('U4928/A2', 'Input Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/read_pointer_reg[2] :D FIFO_L/read_pointer_in[2] [('U4922/Q', 'Output Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/read_pointer_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/read_pointer_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/read_pointer_reg[2] :Q FIFO_L/read_pointer[2] [('U2855/A1', 'Input Pin(OAI221X1)'), ('U3126/A', 'Input Pin(NOR3X2)'), ('U3128/A', 'Input Pin(NOR3X2)')]
\FIFO_L/FIFO_seq/read_pointer_reg[2] :QN n3094 [('U2855/B1', 'Input Pin(OAI221X1)'), ('U3124/B', 'Input Pin(NOR3X2)'), ('U4557/A1', 'Input Pin(AOI22X1)'), ('U4558/A1', 'Input Pin(OAI221X1)'), ('U4921/B1', 'Input Pin(AOI22X1)'), ('U4922/A2', 'Input Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[0] :D FIFO_L/write_pointer_in[0] [('U4927/Q', 'Output Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[0] :SN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[0] :Q FIFO_L/write_pointer[0] [('U2852/B2', 'Input Pin(AOI22X1)'), ('U2853/B2', 'Input Pin(OAI221X1)'), ('U4560/A1', 'Input Pin(OAI221X1)'), ('U4564/A', 'Input Pin(NOR3X2)'), ('U4595/A', 'Input Pin(NOR2XL)')]
\FIFO_L/FIFO_seq/write_pointer_reg[0] :QN n3102 [('U4560/B1', 'Input Pin(OAI221X1)'), ('U4794/B', 'Input Pin(NOR3X2)'), ('U4927/B1', 'Input Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[1] :D FIFO_L/write_pointer_in[1] [('U4920/Q', 'Output Pin(AOI21X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[1] :Q FIFO_L/write_pointer[1] [('U2852/A2', 'Input Pin(AOI22X1)'), ('U2853/A2', 'Input Pin(OAI221X1)'), ('U4557/A2', 'Input Pin(AOI22X1)'), ('U4558/A2', 'Input Pin(OAI221X1)'), ('U4562/A', 'Input Pin(NOR2XL)'), ('U4597/A', 'Input Pin(NOR3X2)')]
\FIFO_L/FIFO_seq/write_pointer_reg[1] :QN n3119 [('U4629/B', 'Input Pin(NOR3X2)'), ('U4920/A1', 'Input Pin(AOI21X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[2] :D FIFO_L/write_pointer_in[2] [('U4924/Q', 'Output Pin(AOI21X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[2] :Q FIFO_L/write_pointer[2] [('U2855/B2', 'Input Pin(OAI221X1)'), ('U4559/A1', 'Input Pin(AOI221X1)'), ('U4794/A', 'Input Pin(NOR3X2)')]
\FIFO_L/FIFO_seq/write_pointer_reg[2] :QN n3065 [('U2855/A2', 'Input Pin(OAI221X1)'), ('U4559/B1', 'Input Pin(AOI221X1)'), ('U4564/B', 'Input Pin(NOR3X2)'), ('U4596/B', 'Input Pin(NAND2XL)'), ('U4924/A1', 'Input Pin(AOI21X1)'), ('U4926/A2', 'Input Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[3] :D FIFO_L/write_pointer_in[3] [('U4926/Q', 'Output Pin(AOI22X1)')]
\FIFO_L/FIFO_seq/write_pointer_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_L/FIFO_seq/write_pointer_reg[3] :Q FIFO_L/write_pointer[3] [('U2854/B2', 'Input Pin(AOI221X1)'), ('U4557/B2', 'Input Pin(AOI22X1)'), ('U4558/B2', 'Input Pin(OAI221X1)'), ('U4629/A', 'Input Pin(NOR3X2)')]
\FIFO_L/FIFO_seq/write_pointer_reg[3] :QN n3079 [('U2854/A2', 'Input Pin(AOI221X1)'), ('U4563/B', 'Input Pin(NAND2XL)'), ('U4597/B', 'Input Pin(NOR3X2)'), ('U4926/B1', 'Input Pin(AOI22X1)'), ('U4927/A2', 'Input Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0] :D FIFO_N/FIFO_MEM_1_enabled[0] [('U4376/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0] :Q FIFO_N/FIFO_MEM_1[0] [('U3256/B2', 'Input Pin(AOI22X1)'), ('U4376/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1] :D FIFO_N/FIFO_MEM_1_enabled[1] [('U4377/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1] :Q FIFO_N/FIFO_MEM_1[1] [('U3432/B2', 'Input Pin(AOI22X1)'), ('U4377/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2] :D FIFO_N/FIFO_MEM_1_enabled[2] [('U4378/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2] :Q FIFO_N/FIFO_MEM_1[2] [('U3448/B2', 'Input Pin(AOI22X1)'), ('U4378/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3] :D FIFO_N/FIFO_MEM_1_enabled[3] [('U4379/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3] :Q FIFO_N/FIFO_MEM_1[3] [('U3463/B2', 'Input Pin(AOI22X1)'), ('U4379/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4] :D FIFO_N/FIFO_MEM_1_enabled[4] [('U4380/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4] :Q FIFO_N/FIFO_MEM_1[4] [('U3479/B2', 'Input Pin(AOI22X1)'), ('U4380/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5] :D FIFO_N/FIFO_MEM_1_enabled[5] [('U4381/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5] :Q FIFO_N/FIFO_MEM_1[5] [('U3495/B2', 'Input Pin(AOI22X1)'), ('U4381/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6] :D FIFO_N/FIFO_MEM_1_enabled[6] [('U4382/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6] :Q FIFO_N/FIFO_MEM_1[6] [('U3511/B2', 'Input Pin(AOI22X1)'), ('U4382/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7] :D FIFO_N/FIFO_MEM_1_enabled[7] [('U4383/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7] :Q FIFO_N/FIFO_MEM_1[7] [('U3527/B2', 'Input Pin(AOI22X1)'), ('U4383/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8] :D FIFO_N/FIFO_MEM_1_enabled[8] [('U4384/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8] :Q FIFO_N/FIFO_MEM_1[8] [('U3543/B2', 'Input Pin(AOI22X1)'), ('U4384/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9] :D FIFO_N/FIFO_MEM_1_enabled[9] [('U4385/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9] :Q FIFO_N/FIFO_MEM_1[9] [('U3559/B2', 'Input Pin(AOI22X1)'), ('U4385/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10] :D FIFO_N/FIFO_MEM_1_enabled[10] [('U4386/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10] :Q FIFO_N/FIFO_MEM_1[10] [('U3575/B2', 'Input Pin(AOI22X1)'), ('U4386/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11] :D FIFO_N/FIFO_MEM_1_enabled[11] [('U4387/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11] :Q FIFO_N/FIFO_MEM_1[11] [('U3591/B2', 'Input Pin(AOI22X1)'), ('U4387/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12] :D FIFO_N/FIFO_MEM_1_enabled[12] [('U4388/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12] :Q FIFO_N/FIFO_MEM_1[12] [('U3606/B2', 'Input Pin(AOI22X1)'), ('U4388/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13] :D FIFO_N/FIFO_MEM_1_enabled[13] [('U4389/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13] :Q FIFO_N/FIFO_MEM_1[13] [('U3025/B2', 'Input Pin(AOI22X1)'), ('U4389/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14] :D FIFO_N/FIFO_MEM_1_enabled[14] [('U4390/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14] :Q FIFO_N/FIFO_MEM_1[14] [('U3008/B2', 'Input Pin(AOI22X1)'), ('U4390/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15] :D FIFO_N/FIFO_MEM_1_enabled[15] [('U4391/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15] :Q FIFO_N/FIFO_MEM_1[15] [('U3028/B2', 'Input Pin(AOI22X1)'), ('U4391/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16] :D FIFO_N/FIFO_MEM_1_enabled[16] [('U4392/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16] :Q FIFO_N/FIFO_MEM_1[16] [('U3011/B2', 'Input Pin(AOI22X1)'), ('U4392/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17] :D FIFO_N/FIFO_MEM_1_enabled[17] [('U4393/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17] :Q FIFO_N/FIFO_MEM_1[17] [('U3636/B2', 'Input Pin(AOI22X1)'), ('U4393/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18] :D FIFO_N/FIFO_MEM_1_enabled[18] [('U4394/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18] :Q FIFO_N/FIFO_MEM_1[18] [('U3652/B2', 'Input Pin(AOI22X1)'), ('U4394/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19] :D FIFO_N/FIFO_MEM_1_enabled[19] [('U4395/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19] :Q FIFO_N/FIFO_MEM_1[19] [('U3668/B2', 'Input Pin(AOI22X1)'), ('U4395/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20] :D FIFO_N/FIFO_MEM_1_enabled[20] [('U4396/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20] :Q FIFO_N/FIFO_MEM_1[20] [('U3270/B2', 'Input Pin(AOI22X1)'), ('U4396/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21] :D FIFO_N/FIFO_MEM_1_enabled[21] [('U4397/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21] :Q FIFO_N/FIFO_MEM_1[21] [('U3286/B2', 'Input Pin(AOI22X1)'), ('U4397/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22] :D FIFO_N/FIFO_MEM_1_enabled[22] [('U4398/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22] :Q FIFO_N/FIFO_MEM_1[22] [('U3302/B2', 'Input Pin(AOI22X1)'), ('U4398/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23] :D FIFO_N/FIFO_MEM_1_enabled[23] [('U4399/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23] :Q FIFO_N/FIFO_MEM_1[23] [('U3318/B2', 'Input Pin(AOI22X1)'), ('U4399/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24] :D FIFO_N/FIFO_MEM_1_enabled[24] [('U4400/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24] :Q FIFO_N/FIFO_MEM_1[24] [('U3334/B2', 'Input Pin(AOI22X1)'), ('U4400/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25] :D FIFO_N/FIFO_MEM_1_enabled[25] [('U4401/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25] :Q FIFO_N/FIFO_MEM_1[25] [('U3350/B2', 'Input Pin(AOI22X1)'), ('U4401/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26] :D FIFO_N/FIFO_MEM_1_enabled[26] [('U4402/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26] :Q FIFO_N/FIFO_MEM_1[26] [('U3365/B2', 'Input Pin(AOI22X1)'), ('U4402/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27] :D FIFO_N/FIFO_MEM_1_enabled[27] [('U4403/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27] :Q FIFO_N/FIFO_MEM_1[27] [('U3381/B2', 'Input Pin(AOI22X1)'), ('U4403/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28] :D FIFO_N/FIFO_MEM_1_enabled[28] [('U4404/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28] :Q FIFO_N/FIFO_MEM_1[28] [('U3397/B2', 'Input Pin(AOI22X1)'), ('U4404/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29] :D FIFO_N/FIFO_MEM_1_enabled[29] [('U4405/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29] :Q FIFO_N/FIFO_MEM_1[29] [('U3013/B2', 'Input Pin(AOI22X1)'), ('U4405/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30] :D FIFO_N/FIFO_MEM_1_enabled[30] [('U4406/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30] :Q FIFO_N/FIFO_MEM_1[30] [('U3020/B2', 'Input Pin(AOI22X1)'), ('U4406/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31] :D FIFO_N/FIFO_MEM_1_enabled[31] [('U4407/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31] :Q FIFO_N/FIFO_MEM_1[31] [('U3017/B2', 'Input Pin(AOI22X1)'), ('U4407/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0] :D FIFO_N/FIFO_MEM_2_enabled[0] [('U4476/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0] :Q FIFO_N/FIFO_MEM_2[0] [('U3257/A2', 'Input Pin(AOI22X1)'), ('U4476/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1] :D FIFO_N/FIFO_MEM_2_enabled[1] [('U4477/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1] :Q FIFO_N/FIFO_MEM_2[1] [('U3433/A2', 'Input Pin(AOI22X1)'), ('U4477/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2] :D FIFO_N/FIFO_MEM_2_enabled[2] [('U4478/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2] :Q FIFO_N/FIFO_MEM_2[2] [('U3449/A2', 'Input Pin(AOI22X1)'), ('U4478/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3] :D FIFO_N/FIFO_MEM_2_enabled[3] [('U4479/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3] :Q FIFO_N/FIFO_MEM_2[3] [('U3464/A2', 'Input Pin(AOI22X1)'), ('U4479/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4] :D FIFO_N/FIFO_MEM_2_enabled[4] [('U4480/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4] :Q FIFO_N/FIFO_MEM_2[4] [('U3480/A2', 'Input Pin(AOI22X1)'), ('U4480/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5] :D FIFO_N/FIFO_MEM_2_enabled[5] [('U4481/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5] :Q FIFO_N/FIFO_MEM_2[5] [('U3496/A2', 'Input Pin(AOI22X1)'), ('U4481/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6] :D FIFO_N/FIFO_MEM_2_enabled[6] [('U4482/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6] :Q FIFO_N/FIFO_MEM_2[6] [('U3512/A2', 'Input Pin(AOI22X1)'), ('U4482/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7] :D FIFO_N/FIFO_MEM_2_enabled[7] [('U4483/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7] :Q FIFO_N/FIFO_MEM_2[7] [('U3528/A2', 'Input Pin(AOI22X1)'), ('U4483/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8] :D FIFO_N/FIFO_MEM_2_enabled[8] [('U4484/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8] :Q FIFO_N/FIFO_MEM_2[8] [('U3544/A2', 'Input Pin(AOI22X1)'), ('U4484/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9] :D FIFO_N/FIFO_MEM_2_enabled[9] [('U4485/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9] :Q FIFO_N/FIFO_MEM_2[9] [('U3560/A2', 'Input Pin(AOI22X1)'), ('U4485/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0] :D FIFO_N/FIFO_MEM_3_enabled[0] [('U4409/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0] :Q FIFO_N/FIFO_MEM_3[0] [('U3257/B2', 'Input Pin(AOI22X1)'), ('U4409/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1] :D FIFO_N/FIFO_MEM_3_enabled[1] [('U4410/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1] :Q FIFO_N/FIFO_MEM_3[1] [('U3433/B2', 'Input Pin(AOI22X1)'), ('U4410/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2] :D FIFO_N/FIFO_MEM_3_enabled[2] [('U4411/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2] :Q FIFO_N/FIFO_MEM_3[2] [('U3449/B2', 'Input Pin(AOI22X1)'), ('U4411/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3] :D FIFO_N/FIFO_MEM_3_enabled[3] [('U4412/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3] :Q FIFO_N/FIFO_MEM_3[3] [('U3464/B2', 'Input Pin(AOI22X1)'), ('U4412/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4] :D FIFO_N/FIFO_MEM_3_enabled[4] [('U4413/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4] :Q FIFO_N/FIFO_MEM_3[4] [('U3480/B2', 'Input Pin(AOI22X1)'), ('U4413/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5] :D FIFO_N/FIFO_MEM_3_enabled[5] [('U4414/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5] :Q FIFO_N/FIFO_MEM_3[5] [('U3496/B2', 'Input Pin(AOI22X1)'), ('U4414/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6] :D FIFO_N/FIFO_MEM_3_enabled[6] [('U4415/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6] :Q FIFO_N/FIFO_MEM_3[6] [('U3512/B2', 'Input Pin(AOI22X1)'), ('U4415/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7] :D FIFO_N/FIFO_MEM_3_enabled[7] [('U4416/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7] :Q FIFO_N/FIFO_MEM_3[7] [('U3528/B2', 'Input Pin(AOI22X1)'), ('U4416/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8] :D FIFO_N/FIFO_MEM_3_enabled[8] [('U4417/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8] :Q FIFO_N/FIFO_MEM_3[8] [('U3544/B2', 'Input Pin(AOI22X1)'), ('U4417/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9] :D FIFO_N/FIFO_MEM_3_enabled[9] [('U4418/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9] :Q FIFO_N/FIFO_MEM_3[9] [('U3560/B2', 'Input Pin(AOI22X1)'), ('U4418/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20] :D FIFO_N/FIFO_MEM_3_enabled[20] [('U4429/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20] :Q FIFO_N/FIFO_MEM_3[20] [('U3271/B2', 'Input Pin(AOI22X1)'), ('U4429/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21] :D FIFO_N/FIFO_MEM_3_enabled[21] [('U4430/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21] :Q FIFO_N/FIFO_MEM_3[21] [('U3287/B2', 'Input Pin(AOI22X1)'), ('U4430/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22] :D FIFO_N/FIFO_MEM_3_enabled[22] [('U4431/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22] :Q FIFO_N/FIFO_MEM_3[22] [('U3303/B2', 'Input Pin(AOI22X1)'), ('U4431/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24] :D FIFO_N/FIFO_MEM_3_enabled[24] [('U4433/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24] :Q FIFO_N/FIFO_MEM_3[24] [('U3335/B2', 'Input Pin(AOI22X1)'), ('U4433/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25] :D FIFO_N/FIFO_MEM_3_enabled[25] [('U4434/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25] :Q FIFO_N/FIFO_MEM_3[25] [('U3351/B2', 'Input Pin(AOI22X1)'), ('U4434/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26] :D FIFO_N/FIFO_MEM_3_enabled[26] [('U4435/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26] :Q FIFO_N/FIFO_MEM_3[26] [('U3366/B2', 'Input Pin(AOI22X1)'), ('U4435/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0] :D FIFO_N/FIFO_MEM_4_enabled[0] [('U4508/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0] :Q FIFO_N/FIFO_MEM_4[0] [('U3256/A2', 'Input Pin(AOI22X1)'), ('U4508/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1] :D FIFO_N/FIFO_MEM_4_enabled[1] [('U4444/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1] :Q FIFO_N/FIFO_MEM_4[1] [('U3432/A2', 'Input Pin(AOI22X1)'), ('U4444/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2] :D FIFO_N/FIFO_MEM_4_enabled[2] [('U4445/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2] :Q FIFO_N/FIFO_MEM_4[2] [('U3448/A2', 'Input Pin(AOI22X1)'), ('U4445/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3] :D FIFO_N/FIFO_MEM_4_enabled[3] [('U4446/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3] :Q FIFO_N/FIFO_MEM_4[3] [('U3463/A2', 'Input Pin(AOI22X1)'), ('U4446/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4] :D FIFO_N/FIFO_MEM_4_enabled[4] [('U4447/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4] :Q FIFO_N/FIFO_MEM_4[4] [('U3479/A2', 'Input Pin(AOI22X1)'), ('U4447/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5] :D FIFO_N/FIFO_MEM_4_enabled[5] [('U4448/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5] :Q FIFO_N/FIFO_MEM_4[5] [('U3495/A2', 'Input Pin(AOI22X1)'), ('U4448/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6] :D FIFO_N/FIFO_MEM_4_enabled[6] [('U4449/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6] :Q FIFO_N/FIFO_MEM_4[6] [('U3511/A2', 'Input Pin(AOI22X1)'), ('U4449/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7] :D FIFO_N/FIFO_MEM_4_enabled[7] [('U4450/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7] :Q FIFO_N/FIFO_MEM_4[7] [('U3527/A2', 'Input Pin(AOI22X1)'), ('U4450/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8] :D FIFO_N/FIFO_MEM_4_enabled[8] [('U4451/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8] :Q FIFO_N/FIFO_MEM_4[8] [('U3543/A2', 'Input Pin(AOI22X1)'), ('U4451/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9] :D FIFO_N/FIFO_MEM_4_enabled[9] [('U4452/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9] :Q FIFO_N/FIFO_MEM_4[9] [('U3559/A2', 'Input Pin(AOI22X1)'), ('U4452/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10] :D FIFO_N/FIFO_MEM_4_enabled[10] [('U4453/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10] :Q FIFO_N/FIFO_MEM_4[10] [('U3575/A2', 'Input Pin(AOI22X1)'), ('U4453/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11] :D FIFO_N/FIFO_MEM_4_enabled[11] [('U4454/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11] :Q FIFO_N/FIFO_MEM_4[11] [('U3591/A2', 'Input Pin(AOI22X1)'), ('U4454/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12] :D FIFO_N/FIFO_MEM_4_enabled[12] [('U4455/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12] :Q FIFO_N/FIFO_MEM_4[12] [('U3606/A2', 'Input Pin(AOI22X1)'), ('U4455/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13] :D FIFO_N/FIFO_MEM_4_enabled[13] [('U4456/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13] :Q FIFO_N/FIFO_MEM_4[13] [('U3025/A2', 'Input Pin(AOI22X1)'), ('U4456/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14] :D FIFO_N/FIFO_MEM_4_enabled[14] [('U4457/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14] :Q FIFO_N/FIFO_MEM_4[14] [('U3008/A2', 'Input Pin(AOI22X1)'), ('U4457/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15] :D FIFO_N/FIFO_MEM_4_enabled[15] [('U4458/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15] :Q FIFO_N/FIFO_MEM_4[15] [('U3028/A2', 'Input Pin(AOI22X1)'), ('U4458/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16] :D FIFO_N/FIFO_MEM_4_enabled[16] [('U4459/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16] :Q FIFO_N/FIFO_MEM_4[16] [('U3011/A2', 'Input Pin(AOI22X1)'), ('U4459/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17] :D FIFO_N/FIFO_MEM_4_enabled[17] [('U4460/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17] :Q FIFO_N/FIFO_MEM_4[17] [('U3636/A2', 'Input Pin(AOI22X1)'), ('U4460/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18] :D FIFO_N/FIFO_MEM_4_enabled[18] [('U4461/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18] :Q FIFO_N/FIFO_MEM_4[18] [('U3652/A2', 'Input Pin(AOI22X1)'), ('U4461/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19] :D FIFO_N/FIFO_MEM_4_enabled[19] [('U4462/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19] :Q FIFO_N/FIFO_MEM_4[19] [('U3668/A2', 'Input Pin(AOI22X1)'), ('U4462/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20] :D FIFO_N/FIFO_MEM_4_enabled[20] [('U4463/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20] :Q FIFO_N/FIFO_MEM_4[20] [('U3270/A2', 'Input Pin(AOI22X1)'), ('U4463/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21] :D FIFO_N/FIFO_MEM_4_enabled[21] [('U4464/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21] :Q FIFO_N/FIFO_MEM_4[21] [('U3286/A2', 'Input Pin(AOI22X1)'), ('U4464/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22] :D FIFO_N/FIFO_MEM_4_enabled[22] [('U4465/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22] :Q FIFO_N/FIFO_MEM_4[22] [('U3302/A2', 'Input Pin(AOI22X1)'), ('U4465/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23] :D FIFO_N/FIFO_MEM_4_enabled[23] [('U4466/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23] :Q FIFO_N/FIFO_MEM_4[23] [('U3318/A2', 'Input Pin(AOI22X1)'), ('U4466/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24] :D FIFO_N/FIFO_MEM_4_enabled[24] [('U4467/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24] :Q FIFO_N/FIFO_MEM_4[24] [('U3334/A2', 'Input Pin(AOI22X1)'), ('U4467/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25] :D FIFO_N/FIFO_MEM_4_enabled[25] [('U4468/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25] :Q FIFO_N/FIFO_MEM_4[25] [('U3350/A2', 'Input Pin(AOI22X1)'), ('U4468/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26] :D FIFO_N/FIFO_MEM_4_enabled[26] [('U4469/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26] :Q FIFO_N/FIFO_MEM_4[26] [('U3365/A2', 'Input Pin(AOI22X1)'), ('U4469/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27] :D FIFO_N/FIFO_MEM_4_enabled[27] [('U4470/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27] :Q FIFO_N/FIFO_MEM_4[27] [('U3381/A2', 'Input Pin(AOI22X1)'), ('U4470/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28] :D FIFO_N/FIFO_MEM_4_enabled[28] [('U4471/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28] :Q FIFO_N/FIFO_MEM_4[28] [('U3397/A2', 'Input Pin(AOI22X1)'), ('U4471/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28] :QN None None
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29] :D FIFO_N/FIFO_MEM_4_enabled[29] [('U4472/Q', 'Output Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29] :Q FIFO_N/FIFO_MEM_4[29] [('U3013/A2', 'Input Pin(AOI22X1)'), ('U4472/B2', 'Input Pin(AO22X1)')]
\FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29] :QN None None
\FIFO_N/FIFO_seq/read_pointer_reg[0] :D FIFO_N/read_pointer_in[0] [('U4891/Q', 'Output Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[0] :SN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[0] :Q FIFO_N/read_pointer[0] [('U2647/A1', 'Input Pin(AOI221X1)'), ('U3005/B', 'Input Pin(NOR4X3)')]
\FIFO_N/FIFO_seq/read_pointer_reg[0] :QN n3096 [('U2647/B1', 'Input Pin(AOI221X1)'), ('U3003/A', 'Input Pin(NAND2XL)'), ('U4368/A1', 'Input Pin(AOI22X1)'), ('U4369/A1', 'Input Pin(OAI221X1)'), ('U4888/B1', 'Input Pin(AOI22X1)'), ('U4891/A2', 'Input Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[1] :D FIFO_N/read_pointer_in[1] [('U4888/Q', 'Output Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[1] :Q FIFO_N/read_pointer[1] [('U2646/A1', 'Input Pin(OAI221X1)'), ('U4370/B2', 'Input Pin(AOI221X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[1] :QN n3057 [('U2646/B1', 'Input Pin(OAI221X1)'), ('U3003/B', 'Input Pin(NAND2XL)'), ('U3005/D', 'Input Pin(NOR4X3)'), ('U4370/A2', 'Input Pin(AOI221X1)'), ('U4886/B1', 'Input Pin(AOI22X1)'), ('U4888/A2', 'Input Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[2] :D FIFO_N/read_pointer_in[2] [('U4886/Q', 'Output Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[2] :Q FIFO_N/read_pointer[2] [('U3004/A', 'Input Pin(NOR3X2)'), ('U3005/A', 'Input Pin(NOR4X3)')]
\FIFO_N/FIFO_seq/read_pointer_reg[2] :QN n3061 [('U2644/A1', 'Input Pin(OAI22X1)'), ('U2645/A1', 'Input Pin(AOI221X1)'), ('U3006/B', 'Input Pin(NOR3X2)'), ('U4368/B1', 'Input Pin(AOI22X1)'), ('U4369/B1', 'Input Pin(OAI221X1)'), ('U4886/A2', 'Input Pin(AOI22X1)'), ('U4887/B1', 'Input Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[3] :D FIFO_N/read_pointer_in[3] [('U4887/Q', 'Output Pin(AOI22X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_N/FIFO_seq/read_pointer_reg[3] :Q FIFO_N/read_pointer[3] [('U3005/C', 'Input Pin(NOR4X3)'), ('U3006/A', 'Input Pin(NOR3X2)'), ('U4371/B2', 'Input Pin(OAI221X1)')]
\FIFO_N/FIFO_seq/read_pointer_reg[3] :QN n3073 [('U2644/B1', 'Input Pin(OAI22X1)'), ('U2645/B2', 'Input Pin(AOI221X1)'), ('U3004/B', 'Input Pin(NOR3X2)'), ('U4371/A2', 'Input Pin(OAI221X1)'), ('U4887/A2', 'Input Pin(AOI22X1)'), ('U4891/B1', 'Input Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0] :D FIFO_S/FIFO_MEM_1_enabled[0] [('U4716/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0] :Q FIFO_S/FIFO_MEM_1[0] [('U3259/B2', 'Input Pin(AOI22X1)'), ('U4716/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1] :D FIFO_S/FIFO_MEM_1_enabled[1] [('U4717/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1] :Q FIFO_S/FIFO_MEM_1[1] [('U3428/B2', 'Input Pin(AOI22X1)'), ('U4717/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2] :D FIFO_S/FIFO_MEM_1_enabled[2] [('U4718/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2] :Q FIFO_S/FIFO_MEM_1[2] [('U3444/B2', 'Input Pin(AOI22X1)'), ('U4718/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3] :D FIFO_S/FIFO_MEM_1_enabled[3] [('U4719/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3] :Q FIFO_S/FIFO_MEM_1[3] [('U3460/B2', 'Input Pin(AOI22X1)'), ('U4719/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4] :D FIFO_S/FIFO_MEM_1_enabled[4] [('U4720/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4] :Q FIFO_S/FIFO_MEM_1[4] [('U3475/B2', 'Input Pin(AOI22X1)'), ('U4720/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5] :D FIFO_S/FIFO_MEM_1_enabled[5] [('U4721/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5] :Q FIFO_S/FIFO_MEM_1[5] [('U3491/B2', 'Input Pin(AOI22X1)'), ('U4721/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6] :D FIFO_S/FIFO_MEM_1_enabled[6] [('U4722/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6] :Q FIFO_S/FIFO_MEM_1[6] [('U3507/B2', 'Input Pin(AOI22X1)'), ('U4722/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7] :D FIFO_S/FIFO_MEM_1_enabled[7] [('U4723/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7] :Q FIFO_S/FIFO_MEM_1[7] [('U3523/B2', 'Input Pin(AOI22X1)'), ('U4723/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8] :D FIFO_S/FIFO_MEM_1_enabled[8] [('U4724/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8] :Q FIFO_S/FIFO_MEM_1[8] [('U3539/B2', 'Input Pin(AOI22X1)'), ('U4724/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9] :D FIFO_S/FIFO_MEM_1_enabled[9] [('U4725/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9] :Q FIFO_S/FIFO_MEM_1[9] [('U3555/B2', 'Input Pin(AOI22X1)'), ('U4725/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10] :D FIFO_S/FIFO_MEM_1_enabled[10] [('U4726/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10] :Q FIFO_S/FIFO_MEM_1[10] [('U3572/B2', 'Input Pin(AOI22X1)'), ('U4726/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11] :D FIFO_S/FIFO_MEM_1_enabled[11] [('U4727/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11] :Q FIFO_S/FIFO_MEM_1[11] [('U3587/B2', 'Input Pin(AOI22X1)'), ('U4727/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12] :D FIFO_S/FIFO_MEM_1_enabled[12] [('U4728/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12] :Q FIFO_S/FIFO_MEM_1[12] [('U3602/B2', 'Input Pin(AOI22X1)'), ('U4728/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13] :D FIFO_S/FIFO_MEM_1_enabled[13] [('U4729/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13] :Q FIFO_S/FIFO_MEM_1[13] [('U2834/B2', 'Input Pin(AOI22X1)'), ('U4729/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14] :D FIFO_S/FIFO_MEM_1_enabled[14] [('U4730/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14] :Q FIFO_S/FIFO_MEM_1[14] [('U2796/B2', 'Input Pin(AOI22X1)'), ('U4730/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15] :D FIFO_S/FIFO_MEM_1_enabled[15] [('U4731/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15] :Q FIFO_S/FIFO_MEM_1[15] [('U2768/B2', 'Input Pin(AOI22X1)'), ('U4731/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16] :D FIFO_S/FIFO_MEM_1_enabled[16] [('U4732/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16] :Q FIFO_S/FIFO_MEM_1[16] [('U2772/B2', 'Input Pin(AOI22X1)'), ('U4732/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20] :D FIFO_S/FIFO_MEM_1_enabled[20] [('U4736/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20] :Q FIFO_S/FIFO_MEM_1[20] [('U3267/B2', 'Input Pin(AOI22X1)'), ('U4736/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21] :D FIFO_S/FIFO_MEM_1_enabled[21] [('U4737/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21] :Q FIFO_S/FIFO_MEM_1[21] [('U3283/B2', 'Input Pin(AOI22X1)'), ('U4737/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22] :D FIFO_S/FIFO_MEM_1_enabled[22] [('U4738/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22] :Q FIFO_S/FIFO_MEM_1[22] [('U3299/B2', 'Input Pin(AOI22X1)'), ('U4738/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23] :D FIFO_S/FIFO_MEM_1_enabled[23] [('U4739/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23] :Q FIFO_S/FIFO_MEM_1[23] [('U3315/B2', 'Input Pin(AOI22X1)'), ('U4739/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24] :D FIFO_S/FIFO_MEM_1_enabled[24] [('U4740/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24] :Q FIFO_S/FIFO_MEM_1[24] [('U3331/B2', 'Input Pin(AOI22X1)'), ('U4740/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25] :D FIFO_S/FIFO_MEM_1_enabled[25] [('U4741/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25] :Q FIFO_S/FIFO_MEM_1[25] [('U3347/B2', 'Input Pin(AOI22X1)'), ('U4741/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26] :D FIFO_S/FIFO_MEM_1_enabled[26] [('U4742/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26] :Q FIFO_S/FIFO_MEM_1[26] [('U3362/B2', 'Input Pin(AOI22X1)'), ('U4742/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27] :D FIFO_S/FIFO_MEM_1_enabled[27] [('U4743/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27] :Q FIFO_S/FIFO_MEM_1[27] [('U3378/B2', 'Input Pin(AOI22X1)'), ('U4743/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28] :D FIFO_S/FIFO_MEM_1_enabled[28] [('U4744/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28] :Q FIFO_S/FIFO_MEM_1[28] [('U3394/B2', 'Input Pin(AOI22X1)'), ('U4744/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29] :D FIFO_S/FIFO_MEM_1_enabled[29] [('U4745/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29] :Q FIFO_S/FIFO_MEM_1[29] [('U2783/B2', 'Input Pin(AOI22X1)'), ('U4745/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0] :D FIFO_S/FIFO_MEM_2_enabled[0] [('U4864/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0] :Q FIFO_S/FIFO_MEM_2[0] [('U3259/A2', 'Input Pin(AOI22X1)'), ('U4864/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1] :D FIFO_S/FIFO_MEM_2_enabled[1] [('U4863/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1] :Q FIFO_S/FIFO_MEM_2[1] [('U3428/A2', 'Input Pin(AOI22X1)'), ('U4863/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2] :D FIFO_S/FIFO_MEM_2_enabled[2] [('U4862/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2] :Q FIFO_S/FIFO_MEM_2[2] [('U3444/A2', 'Input Pin(AOI22X1)'), ('U4862/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3] :D FIFO_S/FIFO_MEM_2_enabled[3] [('U4861/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3] :Q FIFO_S/FIFO_MEM_2[3] [('U3460/A2', 'Input Pin(AOI22X1)'), ('U4861/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4] :D FIFO_S/FIFO_MEM_2_enabled[4] [('U4860/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4] :Q FIFO_S/FIFO_MEM_2[4] [('U3475/A2', 'Input Pin(AOI22X1)'), ('U4860/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5] :D FIFO_S/FIFO_MEM_2_enabled[5] [('U4841/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5] :Q FIFO_S/FIFO_MEM_2[5] [('U3491/A2', 'Input Pin(AOI22X1)'), ('U4841/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6] :D FIFO_S/FIFO_MEM_2_enabled[6] [('U4857/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6] :Q FIFO_S/FIFO_MEM_2[6] [('U3507/A2', 'Input Pin(AOI22X1)'), ('U4857/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7] :D FIFO_S/FIFO_MEM_2_enabled[7] [('U4856/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7] :Q FIFO_S/FIFO_MEM_2[7] [('U3523/A2', 'Input Pin(AOI22X1)'), ('U4856/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8] :D FIFO_S/FIFO_MEM_2_enabled[8] [('U4855/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8] :Q FIFO_S/FIFO_MEM_2[8] [('U3539/A2', 'Input Pin(AOI22X1)'), ('U4855/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9] :D FIFO_S/FIFO_MEM_2_enabled[9] [('U4854/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9] :Q FIFO_S/FIFO_MEM_2[9] [('U3555/A2', 'Input Pin(AOI22X1)'), ('U4854/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10] :D FIFO_S/FIFO_MEM_2_enabled[10] [('U4853/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10] :Q FIFO_S/FIFO_MEM_2[10] [('U3572/A2', 'Input Pin(AOI22X1)'), ('U4853/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11] :D FIFO_S/FIFO_MEM_2_enabled[11] [('U4852/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11] :Q FIFO_S/FIFO_MEM_2[11] [('U3587/A2', 'Input Pin(AOI22X1)'), ('U4852/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12] :D FIFO_S/FIFO_MEM_2_enabled[12] [('U4851/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12] :Q FIFO_S/FIFO_MEM_2[12] [('U3602/A2', 'Input Pin(AOI22X1)'), ('U4851/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13] :D FIFO_S/FIFO_MEM_2_enabled[13] [('U4850/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13] :Q FIFO_S/FIFO_MEM_2[13] [('U2834/A2', 'Input Pin(AOI22X1)'), ('U4850/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14] :D FIFO_S/FIFO_MEM_2_enabled[14] [('U4849/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14] :Q FIFO_S/FIFO_MEM_2[14] [('U2796/A2', 'Input Pin(AOI22X1)'), ('U4849/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15] :D FIFO_S/FIFO_MEM_2_enabled[15] [('U4848/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15] :Q FIFO_S/FIFO_MEM_2[15] [('U2768/A2', 'Input Pin(AOI22X1)'), ('U4848/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16] :D FIFO_S/FIFO_MEM_2_enabled[16] [('U4847/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16] :Q FIFO_S/FIFO_MEM_2[16] [('U2772/A2', 'Input Pin(AOI22X1)'), ('U4847/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17] :D FIFO_S/FIFO_MEM_2_enabled[17] [('U4845/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17] :Q FIFO_S/FIFO_MEM_2[17] [('U3632/A2', 'Input Pin(AOI22X1)'), ('U4845/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18] :D FIFO_S/FIFO_MEM_2_enabled[18] [('U4844/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18] :Q FIFO_S/FIFO_MEM_2[18] [('U3648/A2', 'Input Pin(AOI22X1)'), ('U4844/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19] :D FIFO_S/FIFO_MEM_2_enabled[19] [('U4843/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19] :Q FIFO_S/FIFO_MEM_2[19] [('U3664/A2', 'Input Pin(AOI22X1)'), ('U4843/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27] :D FIFO_S/FIFO_MEM_2_enabled[27] [('U4833/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27] :Q FIFO_S/FIFO_MEM_2[27] [('U3378/A2', 'Input Pin(AOI22X1)'), ('U4833/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28] :D FIFO_S/FIFO_MEM_2_enabled[28] [('U4832/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28] :Q FIFO_S/FIFO_MEM_2[28] [('U3394/A2', 'Input Pin(AOI22X1)'), ('U4832/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29] :D FIFO_S/FIFO_MEM_2_enabled[29] [('U4831/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29] :Q FIFO_S/FIFO_MEM_2[29] [('U2783/A2', 'Input Pin(AOI22X1)'), ('U4831/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0] :D FIFO_S/FIFO_MEM_3_enabled[0] [('U4751/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0] :Q FIFO_S/FIFO_MEM_3[0] [('U3260/A2', 'Input Pin(AOI22X1)'), ('U4751/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1] :D FIFO_S/FIFO_MEM_3_enabled[1] [('U4752/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1] :Q FIFO_S/FIFO_MEM_3[1] [('U3429/A2', 'Input Pin(AOI22X1)'), ('U4752/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2] :D FIFO_S/FIFO_MEM_3_enabled[2] [('U4753/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2] :Q FIFO_S/FIFO_MEM_3[2] [('U3445/A2', 'Input Pin(AOI22X1)'), ('U4753/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3] :D FIFO_S/FIFO_MEM_3_enabled[3] [('U4754/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3] :Q FIFO_S/FIFO_MEM_3[3] [('U3461/A2', 'Input Pin(AOI22X1)'), ('U4754/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4] :D FIFO_S/FIFO_MEM_3_enabled[4] [('U4755/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4] :Q FIFO_S/FIFO_MEM_3[4] [('U3476/A2', 'Input Pin(AOI22X1)'), ('U4755/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5] :D FIFO_S/FIFO_MEM_3_enabled[5] [('U4756/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5] :Q FIFO_S/FIFO_MEM_3[5] [('U3492/A2', 'Input Pin(AOI22X1)'), ('U4756/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6] :D FIFO_S/FIFO_MEM_3_enabled[6] [('U4757/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6] :Q FIFO_S/FIFO_MEM_3[6] [('U3508/A2', 'Input Pin(AOI22X1)'), ('U4757/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7] :D FIFO_S/FIFO_MEM_3_enabled[7] [('U4758/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7] :Q FIFO_S/FIFO_MEM_3[7] [('U3524/A2', 'Input Pin(AOI22X1)'), ('U4758/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8] :D FIFO_S/FIFO_MEM_3_enabled[8] [('U4759/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8] :Q FIFO_S/FIFO_MEM_3[8] [('U3540/A2', 'Input Pin(AOI22X1)'), ('U4759/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9] :D FIFO_S/FIFO_MEM_3_enabled[9] [('U4760/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9] :Q FIFO_S/FIFO_MEM_3[9] [('U3556/A2', 'Input Pin(AOI22X1)'), ('U4760/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30] :D FIFO_S/FIFO_MEM_3_enabled[30] [('U4781/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30] :Q FIFO_S/FIFO_MEM_3[30] [('U2793/A2', 'Input Pin(AOI22X1)'), ('U4781/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31] :D FIFO_S/FIFO_MEM_3_enabled[31] [('U4782/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31] :Q FIFO_S/FIFO_MEM_3[31] [('U2790/A2', 'Input Pin(AOI21X1)'), ('U4782/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0] :D FIFO_S/FIFO_MEM_4_enabled[0] [('U4827/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0] :Q FIFO_S/FIFO_MEM_4[0] [('U3260/B2', 'Input Pin(AOI22X1)'), ('U4827/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1] :D FIFO_S/FIFO_MEM_4_enabled[1] [('U4784/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1] :Q FIFO_S/FIFO_MEM_4[1] [('U3429/B2', 'Input Pin(AOI22X1)'), ('U4784/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2] :D FIFO_S/FIFO_MEM_4_enabled[2] [('U4785/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2] :Q FIFO_S/FIFO_MEM_4[2] [('U3445/B2', 'Input Pin(AOI22X1)'), ('U4785/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3] :D FIFO_S/FIFO_MEM_4_enabled[3] [('U4786/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3] :Q FIFO_S/FIFO_MEM_4[3] [('U3461/B2', 'Input Pin(AOI22X1)'), ('U4786/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4] :D FIFO_S/FIFO_MEM_4_enabled[4] [('U4787/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4] :Q FIFO_S/FIFO_MEM_4[4] [('U3476/B2', 'Input Pin(AOI22X1)'), ('U4787/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5] :D FIFO_S/FIFO_MEM_4_enabled[5] [('U4788/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5] :Q FIFO_S/FIFO_MEM_4[5] [('U3492/B2', 'Input Pin(AOI22X1)'), ('U4788/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6] :D FIFO_S/FIFO_MEM_4_enabled[6] [('U4789/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6] :Q FIFO_S/FIFO_MEM_4[6] [('U3508/B2', 'Input Pin(AOI22X1)'), ('U4789/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7] :D FIFO_S/FIFO_MEM_4_enabled[7] [('U4790/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7] :Q FIFO_S/FIFO_MEM_4[7] [('U3524/B2', 'Input Pin(AOI22X1)'), ('U4790/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8] :D FIFO_S/FIFO_MEM_4_enabled[8] [('U4791/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8] :Q FIFO_S/FIFO_MEM_4[8] [('U3540/B2', 'Input Pin(AOI22X1)'), ('U4791/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9] :D FIFO_S/FIFO_MEM_4_enabled[9] [('U4792/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9] :Q FIFO_S/FIFO_MEM_4[9] [('U3556/B2', 'Input Pin(AOI22X1)'), ('U4792/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10] :D FIFO_S/FIFO_MEM_4_enabled[10] [('U4837/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10] :Q FIFO_S/FIFO_MEM_4[10] [('U3573/B2', 'Input Pin(AOI22X1)'), ('U4837/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11] :D FIFO_S/FIFO_MEM_4_enabled[11] [('U4846/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11] :Q FIFO_S/FIFO_MEM_4[11] [('U3588/B2', 'Input Pin(AOI22X1)'), ('U4846/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[12] :D FIFO_S/FIFO_MEM_4_enabled[12] [('U4883/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[12] :Q FIFO_S/FIFO_MEM_4[12] [('U3603/B2', 'Input Pin(AOI22X1)'), ('U4883/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[12] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[13] :D FIFO_S/FIFO_MEM_4_enabled[13] [('U4877/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[13] :Q FIFO_S/FIFO_MEM_4[13] [('U2835/B2', 'Input Pin(AOI22X1)'), ('U4877/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[13] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[14] :D FIFO_S/FIFO_MEM_4_enabled[14] [('U4876/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[14] :Q FIFO_S/FIFO_MEM_4[14] [('U2797/B2', 'Input Pin(AOI22X1)'), ('U4876/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[14] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[15] :D FIFO_S/FIFO_MEM_4_enabled[15] [('U4882/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[15] :Q FIFO_S/FIFO_MEM_4[15] [('U2769/B2', 'Input Pin(AOI22X1)'), ('U4882/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[15] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[16] :D FIFO_S/FIFO_MEM_4_enabled[16] [('U4881/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[16] :Q FIFO_S/FIFO_MEM_4[16] [('U2773/B2', 'Input Pin(AOI22X1)'), ('U4881/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[16] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[17] :D FIFO_S/FIFO_MEM_4_enabled[17] [('U4880/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[17] :Q FIFO_S/FIFO_MEM_4[17] [('U3633/B2', 'Input Pin(AOI22X1)'), ('U4880/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[17] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[18] :D FIFO_S/FIFO_MEM_4_enabled[18] [('U4879/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[18] :Q FIFO_S/FIFO_MEM_4[18] [('U3649/B2', 'Input Pin(AOI22X1)'), ('U4879/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[18] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[19] :D FIFO_S/FIFO_MEM_4_enabled[19] [('U4878/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[19] :Q FIFO_S/FIFO_MEM_4[19] [('U3665/B2', 'Input Pin(AOI22X1)'), ('U4878/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[19] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20] :D FIFO_S/FIFO_MEM_4_enabled[20] [('U4859/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20] :Q FIFO_S/FIFO_MEM_4[20] [('U3268/B2', 'Input Pin(AOI22X1)'), ('U4859/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21] :D FIFO_S/FIFO_MEM_4_enabled[21] [('U4858/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21] :Q FIFO_S/FIFO_MEM_4[21] [('U3284/B2', 'Input Pin(AOI22X1)'), ('U4858/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[22] :D FIFO_S/FIFO_MEM_4_enabled[22] [('U4875/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[22] :Q FIFO_S/FIFO_MEM_4[22] [('U3300/B2', 'Input Pin(AOI22X1)'), ('U4875/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[22] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[23] :D FIFO_S/FIFO_MEM_4_enabled[23] [('U4874/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[23] :Q FIFO_S/FIFO_MEM_4[23] [('U3316/B2', 'Input Pin(AOI22X1)'), ('U4874/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[23] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[24] :D FIFO_S/FIFO_MEM_4_enabled[24] [('U4873/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[24] :Q FIFO_S/FIFO_MEM_4[24] [('U3332/B2', 'Input Pin(AOI22X1)'), ('U4873/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[24] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[25] :D FIFO_S/FIFO_MEM_4_enabled[25] [('U4872/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[25] :Q FIFO_S/FIFO_MEM_4[25] [('U3348/B2', 'Input Pin(AOI22X1)'), ('U4872/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[25] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[26] :D FIFO_S/FIFO_MEM_4_enabled[26] [('U4871/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[26] :Q FIFO_S/FIFO_MEM_4[26] [('U3363/B2', 'Input Pin(AOI22X1)'), ('U4871/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[26] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27] :D FIFO_S/FIFO_MEM_4_enabled[27] [('U4869/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27] :Q FIFO_S/FIFO_MEM_4[27] [('U3379/B2', 'Input Pin(AOI22X1)'), ('U4869/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28] :D FIFO_S/FIFO_MEM_4_enabled[28] [('U4868/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28] :Q FIFO_S/FIFO_MEM_4[28] [('U3395/B2', 'Input Pin(AOI22X1)'), ('U4868/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29] :D FIFO_S/FIFO_MEM_4_enabled[29] [('U4867/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29] :Q FIFO_S/FIFO_MEM_4[29] [('U2784/B2', 'Input Pin(AOI22X1)'), ('U4867/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30] :D FIFO_S/FIFO_MEM_4_enabled[30] [('U4866/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30] :Q FIFO_S/FIFO_MEM_4[30] [('U2793/B2', 'Input Pin(AOI22X1)'), ('U4866/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30] :QN None None
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31] :D FIFO_S/FIFO_MEM_4_enabled[31] [('U4865/Q', 'Output Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31] :Q FIFO_S/FIFO_MEM_4[31] [('U2787/A', 'Input Pin(NAND2XL)'), ('U4865/B2', 'Input Pin(AO22X1)')]
\FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31] :QN None None
\FIFO_S/FIFO_seq/read_pointer_reg[0] :D FIFO_S/read_pointer_in[0] [('U4917/Q', 'Output Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[0] :SN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[0] :Q FIFO_S/read_pointer[0] [('U2763/C', 'Input Pin(NOR4X3)'), ('U2780/A1', 'Input Pin(AOI221X1)'), ('U4710/B2', 'Input Pin(AOI221X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[0] :QN n3098 [('U2764/B', 'Input Pin(NAND2XL)'), ('U2780/B1', 'Input Pin(AOI221X1)'), ('U4710/A2', 'Input Pin(AOI221X1)'), ('U4914/B1', 'Input Pin(AOI22X1)'), ('U4917/A2', 'Input Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[1] :D FIFO_S/read_pointer_in[1] [('U4914/Q', 'Output Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[1] :Q None None
\FIFO_S/FIFO_seq/read_pointer_reg[1] :QN n3070 [('U2763/D', 'Input Pin(NOR4X3)'), ('U2764/A', 'Input Pin(NAND2XL)'), ('U2778/A1', 'Input Pin(AOI22X1)'), ('U2779/A1', 'Input Pin(OAI221X1)'), ('U2959/B1', 'Input Pin(AOI22X1)'), ('U4708/A1', 'Input Pin(AOI22X1)'), ('U4709/A1', 'Input Pin(OAI221X1)'), ('U4914/A2', 'Input Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[2] :D FIFO_S/read_pointer_in[2] [('U2959/Q', 'Output Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[2] :Q FIFO_S/read_pointer[2] [('U2763/A', 'Input Pin(NOR4X3)'), ('U2766/A', 'Input Pin(NOR3X2)')]
\FIFO_S/FIFO_seq/read_pointer_reg[2] :QN n3092 [('U2765/B', 'Input Pin(NOR3X2)'), ('U2778/B1', 'Input Pin(AOI22X1)'), ('U2779/B1', 'Input Pin(OAI221X1)'), ('U2959/A2', 'Input Pin(AOI22X1)'), ('U4708/B1', 'Input Pin(AOI22X1)'), ('U4709/B1', 'Input Pin(OAI221X1)'), ('U4916/B1', 'Input Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[3] :D FIFO_S/read_pointer_in[3] [('U4916/Q', 'Output Pin(AOI22X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_S/FIFO_seq/read_pointer_reg[3] :Q FIFO_S/read_pointer[3] [('U2763/B', 'Input Pin(NOR4X3)'), ('U2765/A', 'Input Pin(NOR3X2)'), ('U2781/A1', 'Input Pin(OAI221X1)'), ('U4711/B2', 'Input Pin(OAI221X1)')]
\FIFO_S/FIFO_seq/read_pointer_reg[3] :QN n3080 [('U2766/B', 'Input Pin(NOR3X2)'), ('U2781/B1', 'Input Pin(OAI221X1)'), ('U4711/A2', 'Input Pin(OAI221X1)'), ('U4916/A2', 'Input Pin(AOI22X1)'), ('U4917/B1', 'Input Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0] :D FIFO_W/FIFO_MEM_1_enabled[0] [('U4249/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0] :Q FIFO_W/FIFO_MEM_1[0] [('U3252/B2', 'Input Pin(AOI22X1)'), ('U4249/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1] :D FIFO_W/FIFO_MEM_1_enabled[1] [('U4250/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1] :Q FIFO_W/FIFO_MEM_1[1] [('U3422/B2', 'Input Pin(AOI22X1)'), ('U4250/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2] :D FIFO_W/FIFO_MEM_1_enabled[2] [('U4251/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2] :Q FIFO_W/FIFO_MEM_1[2] [('U3438/B2', 'Input Pin(AOI22X1)'), ('U4251/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3] :D FIFO_W/FIFO_MEM_1_enabled[3] [('U4252/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3] :Q FIFO_W/FIFO_MEM_1[3] [('U3454/B2', 'Input Pin(AOI22X1)'), ('U4252/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4] :D FIFO_W/FIFO_MEM_1_enabled[4] [('U4253/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4] :Q FIFO_W/FIFO_MEM_1[4] [('U3469/B2', 'Input Pin(AOI22X1)'), ('U4253/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5] :D FIFO_W/FIFO_MEM_1_enabled[5] [('U4254/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5] :Q FIFO_W/FIFO_MEM_1[5] [('U3485/B2', 'Input Pin(AOI22X1)'), ('U4254/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6] :D FIFO_W/FIFO_MEM_1_enabled[6] [('U4255/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6] :Q FIFO_W/FIFO_MEM_1[6] [('U3501/B2', 'Input Pin(AOI22X1)'), ('U4255/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7] :D FIFO_W/FIFO_MEM_1_enabled[7] [('U4256/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7] :Q FIFO_W/FIFO_MEM_1[7] [('U3517/B2', 'Input Pin(AOI22X1)'), ('U4256/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8] :D FIFO_W/FIFO_MEM_1_enabled[8] [('U4257/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8] :Q FIFO_W/FIFO_MEM_1[8] [('U3533/B2', 'Input Pin(AOI22X1)'), ('U4257/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9] :D FIFO_W/FIFO_MEM_1_enabled[9] [('U4258/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9] :Q FIFO_W/FIFO_MEM_1[9] [('U3549/B2', 'Input Pin(AOI22X1)'), ('U4258/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10] :D FIFO_W/FIFO_MEM_1_enabled[10] [('U4259/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10] :Q FIFO_W/FIFO_MEM_1[10] [('U3565/B2', 'Input Pin(AOI22X1)'), ('U4259/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11] :D FIFO_W/FIFO_MEM_1_enabled[11] [('U4260/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11] :Q FIFO_W/FIFO_MEM_1[11] [('U3581/B2', 'Input Pin(AOI22X1)'), ('U4260/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12] :D FIFO_W/FIFO_MEM_1_enabled[12] [('U4261/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12] :Q FIFO_W/FIFO_MEM_1[12] [('U3596/B2', 'Input Pin(AOI22X1)'), ('U4261/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13] :D FIFO_W/FIFO_MEM_1_enabled[13] [('U4262/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13] :Q FIFO_W/FIFO_MEM_1[13] [('U3094/B2', 'Input Pin(AOI22X1)'), ('U4262/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14] :D FIFO_W/FIFO_MEM_1_enabled[14] [('U4263/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14] :Q FIFO_W/FIFO_MEM_1[14] [('U3064/B2', 'Input Pin(AOI22X1)'), ('U4263/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15] :D FIFO_W/FIFO_MEM_1_enabled[15] [('U4265/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15] :Q FIFO_W/FIFO_MEM_1[15] [('U3083/B2', 'Input Pin(AOI22X1)'), ('U4265/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16] :D FIFO_W/FIFO_MEM_1_enabled[16] [('U4266/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16] :Q FIFO_W/FIFO_MEM_1[16] [('U3079/B2', 'Input Pin(AOI22X1)'), ('U4266/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17] :D FIFO_W/FIFO_MEM_1_enabled[17] [('U4267/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17] :Q FIFO_W/FIFO_MEM_1[17] [('U3626/B2', 'Input Pin(AOI22X1)'), ('U4267/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18] :D FIFO_W/FIFO_MEM_1_enabled[18] [('U4268/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18] :Q FIFO_W/FIFO_MEM_1[18] [('U3642/B2', 'Input Pin(AOI22X1)'), ('U4268/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19] :D FIFO_W/FIFO_MEM_1_enabled[19] [('U4269/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19] :Q FIFO_W/FIFO_MEM_1[19] [('U3658/B2', 'Input Pin(AOI22X1)'), ('U4269/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20] :D FIFO_W/FIFO_MEM_1_enabled[20] [('U4270/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20] :Q FIFO_W/FIFO_MEM_1[20] [('U3674/B2', 'Input Pin(AOI22X1)'), ('U4270/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21] :D FIFO_W/FIFO_MEM_1_enabled[21] [('U4271/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21] :Q FIFO_W/FIFO_MEM_1[21] [('U3681/B2', 'Input Pin(AOI22X1)'), ('U4271/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22] :D FIFO_W/FIFO_MEM_1_enabled[22] [('U4272/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22] :Q FIFO_W/FIFO_MEM_1[22] [('U3688/B2', 'Input Pin(AOI22X1)'), ('U4272/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23] :D FIFO_W/FIFO_MEM_1_enabled[23] [('U4273/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23] :Q FIFO_W/FIFO_MEM_1[23] [('U3695/B2', 'Input Pin(AOI22X1)'), ('U4273/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24] :D FIFO_W/FIFO_MEM_1_enabled[24] [('U4274/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24] :Q FIFO_W/FIFO_MEM_1[24] [('U3701/B2', 'Input Pin(AOI22X1)'), ('U4274/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25] :D FIFO_W/FIFO_MEM_1_enabled[25] [('U4275/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25] :Q FIFO_W/FIFO_MEM_1[25] [('U3708/B2', 'Input Pin(AOI22X1)'), ('U4275/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26] :D FIFO_W/FIFO_MEM_1_enabled[26] [('U4276/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26] :Q FIFO_W/FIFO_MEM_1[26] [('U3715/B2', 'Input Pin(AOI22X1)'), ('U4276/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27] :D FIFO_W/FIFO_MEM_1_enabled[27] [('U4277/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27] :Q FIFO_W/FIFO_MEM_1[27] [('U3721/B2', 'Input Pin(AOI22X1)'), ('U4277/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28] :D FIFO_W/FIFO_MEM_1_enabled[28] [('U4278/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28] :Q FIFO_W/FIFO_MEM_1[28] [('U3735/B2', 'Input Pin(AOI22X1)'), ('U4278/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29] :D FIFO_W/FIFO_MEM_1_enabled[29] [('U4279/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29] :Q FIFO_W/FIFO_MEM_1[29] [('U3075/B2', 'Input Pin(AOI22X1)'), ('U4279/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30] :D FIFO_W/FIFO_MEM_1_enabled[30] [('U4280/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30] :Q FIFO_W/FIFO_MEM_1[30] [('U3071/B2', 'Input Pin(AOI22X1)'), ('U4280/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31] :D FIFO_W/FIFO_MEM_1_enabled[31] [('U4281/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31] :Q FIFO_W/FIFO_MEM_1[31] [('U3068/B2', 'Input Pin(AOI22X1)'), ('U4281/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0] :D FIFO_W/FIFO_MEM_2_enabled[0] [('U4350/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0] :Q FIFO_W/FIFO_MEM_2[0] [('U3252/A2', 'Input Pin(AOI22X1)'), ('U4350/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1] :D FIFO_W/FIFO_MEM_2_enabled[1] [('U4351/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1] :Q FIFO_W/FIFO_MEM_2[1] [('U3422/A2', 'Input Pin(AOI22X1)'), ('U4351/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2] :D FIFO_W/FIFO_MEM_2_enabled[2] [('U4352/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2] :Q FIFO_W/FIFO_MEM_2[2] [('U3438/A2', 'Input Pin(AOI22X1)'), ('U4352/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3] :D FIFO_W/FIFO_MEM_2_enabled[3] [('U4353/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3] :Q FIFO_W/FIFO_MEM_2[3] [('U3454/A2', 'Input Pin(AOI22X1)'), ('U4353/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4] :D FIFO_W/FIFO_MEM_2_enabled[4] [('U4354/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4] :Q FIFO_W/FIFO_MEM_2[4] [('U3469/A2', 'Input Pin(AOI22X1)'), ('U4354/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5] :D FIFO_W/FIFO_MEM_2_enabled[5] [('U4355/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5] :Q FIFO_W/FIFO_MEM_2[5] [('U3485/A2', 'Input Pin(AOI22X1)'), ('U4355/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6] :D FIFO_W/FIFO_MEM_2_enabled[6] [('U4356/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6] :Q FIFO_W/FIFO_MEM_2[6] [('U3501/A2', 'Input Pin(AOI22X1)'), ('U4356/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7] :D FIFO_W/FIFO_MEM_2_enabled[7] [('U4357/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7] :Q FIFO_W/FIFO_MEM_2[7] [('U3517/A2', 'Input Pin(AOI22X1)'), ('U4357/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8] :D FIFO_W/FIFO_MEM_2_enabled[8] [('U4358/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8] :Q FIFO_W/FIFO_MEM_2[8] [('U3533/A2', 'Input Pin(AOI22X1)'), ('U4358/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9] :D FIFO_W/FIFO_MEM_2_enabled[9] [('U4359/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9] :Q FIFO_W/FIFO_MEM_2[9] [('U3549/A2', 'Input Pin(AOI22X1)'), ('U4359/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30] :D FIFO_W/FIFO_MEM_2_enabled[30] [('U4705/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30] :Q FIFO_W/FIFO_MEM_2[30] [('U3071/A2', 'Input Pin(AOI22X1)'), ('U4705/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31] :D FIFO_W/FIFO_MEM_2_enabled[31] [('U4706/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31] :Q FIFO_W/FIFO_MEM_2[31] [('U3068/A2', 'Input Pin(AOI22X1)'), ('U4706/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0] :D FIFO_W/FIFO_MEM_3_enabled[0] [('U4283/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0] :Q FIFO_W/FIFO_MEM_3[0] [('U3251/A', 'Input Pin(NAND2XL)'), ('U4283/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1] :D FIFO_W/FIFO_MEM_3_enabled[1] [('U4284/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1] :Q FIFO_W/FIFO_MEM_3[1] [('U3421/A', 'Input Pin(NAND2XL)'), ('U4284/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2] :D FIFO_W/FIFO_MEM_3_enabled[2] [('U4285/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2] :Q FIFO_W/FIFO_MEM_3[2] [('U3437/A', 'Input Pin(NAND2XL)'), ('U4285/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3] :D FIFO_W/FIFO_MEM_3_enabled[3] [('U4286/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3] :Q FIFO_W/FIFO_MEM_3[3] [('U3453/A', 'Input Pin(NAND2XL)'), ('U4286/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4] :D FIFO_W/FIFO_MEM_3_enabled[4] [('U4287/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4] :Q FIFO_W/FIFO_MEM_3[4] [('U3468/A', 'Input Pin(NAND2XL)'), ('U4287/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5] :D FIFO_W/FIFO_MEM_3_enabled[5] [('U4288/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5] :Q FIFO_W/FIFO_MEM_3[5] [('U3484/A', 'Input Pin(NAND2XL)'), ('U4288/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6] :D FIFO_W/FIFO_MEM_3_enabled[6] [('U4289/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6] :Q FIFO_W/FIFO_MEM_3[6] [('U3500/A', 'Input Pin(NAND2XL)'), ('U4289/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7] :D FIFO_W/FIFO_MEM_3_enabled[7] [('U4290/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7] :Q FIFO_W/FIFO_MEM_3[7] [('U3516/A', 'Input Pin(NAND2XL)'), ('U4290/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8] :D FIFO_W/FIFO_MEM_3_enabled[8] [('U4291/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8] :Q FIFO_W/FIFO_MEM_3[8] [('U3532/A', 'Input Pin(NAND2XL)'), ('U4291/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9] :D FIFO_W/FIFO_MEM_3_enabled[9] [('U4292/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9] :Q FIFO_W/FIFO_MEM_3[9] [('U3548/A', 'Input Pin(NAND2XL)'), ('U4292/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10] :D FIFO_W/FIFO_MEM_3_enabled[10] [('U4293/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10] :Q FIFO_W/FIFO_MEM_3[10] [('U3564/A', 'Input Pin(NAND2XL)'), ('U4293/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11] :D FIFO_W/FIFO_MEM_3_enabled[11] [('U4294/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11] :Q FIFO_W/FIFO_MEM_3[11] [('U3580/A', 'Input Pin(NAND2XL)'), ('U4294/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12] :D FIFO_W/FIFO_MEM_3_enabled[12] [('U4295/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12] :Q FIFO_W/FIFO_MEM_3[12] [('U3595/A', 'Input Pin(NAND2XL)'), ('U4295/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14] :D FIFO_W/FIFO_MEM_3_enabled[14] [('U4297/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14] :Q FIFO_W/FIFO_MEM_3[14] [('U3061/A', 'Input Pin(NAND2XL)'), ('U4297/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15] :D FIFO_W/FIFO_MEM_3_enabled[15] [('U4298/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15] :Q FIFO_W/FIFO_MEM_3[15] [('U3082/A', 'Input Pin(NAND2XL)'), ('U4298/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16] :D FIFO_W/FIFO_MEM_3_enabled[16] [('U4299/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16] :Q FIFO_W/FIFO_MEM_3[16] [('U3078/A', 'Input Pin(NAND2XL)'), ('U4299/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20] :D FIFO_W/FIFO_MEM_3_enabled[20] [('U4303/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20] :Q FIFO_W/FIFO_MEM_3[20] [('U3673/A', 'Input Pin(NAND2XL)'), ('U4303/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21] :D FIFO_W/FIFO_MEM_3_enabled[21] [('U4304/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21] :Q FIFO_W/FIFO_MEM_3[21] [('U3680/A', 'Input Pin(NAND2XL)'), ('U4304/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22] :D FIFO_W/FIFO_MEM_3_enabled[22] [('U4305/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22] :Q FIFO_W/FIFO_MEM_3[22] [('U3687/A', 'Input Pin(NAND2XL)'), ('U4305/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23] :D FIFO_W/FIFO_MEM_3_enabled[23] [('U4306/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23] :Q FIFO_W/FIFO_MEM_3[23] [('U3694/A', 'Input Pin(NAND2XL)'), ('U4306/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24] :D FIFO_W/FIFO_MEM_3_enabled[24] [('U4307/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24] :Q FIFO_W/FIFO_MEM_3[24] [('U3700/A', 'Input Pin(NAND2XL)'), ('U4307/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25] :D FIFO_W/FIFO_MEM_3_enabled[25] [('U4308/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25] :Q FIFO_W/FIFO_MEM_3[25] [('U3707/A', 'Input Pin(NAND2XL)'), ('U4308/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26] :D FIFO_W/FIFO_MEM_3_enabled[26] [('U4309/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26] :Q FIFO_W/FIFO_MEM_3[26] [('U3714/A', 'Input Pin(NAND2XL)'), ('U4309/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27] :D FIFO_W/FIFO_MEM_3_enabled[27] [('U4310/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27] :Q FIFO_W/FIFO_MEM_3[27] [('U3720/A', 'Input Pin(NAND2XL)'), ('U4310/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28] :D FIFO_W/FIFO_MEM_3_enabled[28] [('U4311/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28] :Q FIFO_W/FIFO_MEM_3[28] [('U3734/A', 'Input Pin(NAND2XL)'), ('U4311/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29] :D FIFO_W/FIFO_MEM_3_enabled[29] [('U4312/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29] :Q FIFO_W/FIFO_MEM_3[29] [('U3076/B2', 'Input Pin(AOI22X1)'), ('U4312/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0] :D FIFO_W/FIFO_MEM_4_enabled[0] [('U4707/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0] :Q FIFO_W/FIFO_MEM_4[0] [('U3254/A2', 'Input Pin(AOI21X1)'), ('U4707/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1] :D FIFO_W/FIFO_MEM_4_enabled[1] [('U4318/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1] :Q FIFO_W/FIFO_MEM_4[1] [('U3424/A2', 'Input Pin(AOI21X1)'), ('U4318/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2] :D FIFO_W/FIFO_MEM_4_enabled[2] [('U4319/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2] :Q FIFO_W/FIFO_MEM_4[2] [('U3440/A2', 'Input Pin(AOI21X1)'), ('U4319/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3] :D FIFO_W/FIFO_MEM_4_enabled[3] [('U4320/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3] :Q FIFO_W/FIFO_MEM_4[3] [('U3456/A2', 'Input Pin(AOI21X1)'), ('U4320/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4] :D FIFO_W/FIFO_MEM_4_enabled[4] [('U4321/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4] :Q FIFO_W/FIFO_MEM_4[4] [('U3471/A2', 'Input Pin(AOI21X1)'), ('U4321/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5] :D FIFO_W/FIFO_MEM_4_enabled[5] [('U4322/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5] :Q FIFO_W/FIFO_MEM_4[5] [('U3487/A2', 'Input Pin(AOI21X1)'), ('U4322/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6] :D FIFO_W/FIFO_MEM_4_enabled[6] [('U4323/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6] :Q FIFO_W/FIFO_MEM_4[6] [('U3503/A2', 'Input Pin(AOI21X1)'), ('U4323/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7] :D FIFO_W/FIFO_MEM_4_enabled[7] [('U4324/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7] :Q FIFO_W/FIFO_MEM_4[7] [('U3519/A2', 'Input Pin(AOI21X1)'), ('U4324/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8] :D FIFO_W/FIFO_MEM_4_enabled[8] [('U4325/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8] :Q FIFO_W/FIFO_MEM_4[8] [('U3535/A2', 'Input Pin(AOI21X1)'), ('U4325/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9] :D FIFO_W/FIFO_MEM_4_enabled[9] [('U4326/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9] :Q FIFO_W/FIFO_MEM_4[9] [('U3551/A2', 'Input Pin(AOI21X1)'), ('U4326/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10] :D FIFO_W/FIFO_MEM_4_enabled[10] [('U4327/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10] :Q FIFO_W/FIFO_MEM_4[10] [('U3567/A2', 'Input Pin(AOI21X1)'), ('U4327/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11] :D FIFO_W/FIFO_MEM_4_enabled[11] [('U4328/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11] :Q FIFO_W/FIFO_MEM_4[11] [('U3583/A2', 'Input Pin(AOI21X1)'), ('U4328/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12] :D FIFO_W/FIFO_MEM_4_enabled[12] [('U4329/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12] :Q FIFO_W/FIFO_MEM_4[12] [('U3598/A2', 'Input Pin(AOI21X1)'), ('U4329/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13] :D FIFO_W/FIFO_MEM_4_enabled[13] [('U4330/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13] :Q FIFO_W/FIFO_MEM_4[13] [('U3096/A2', 'Input Pin(AOI21X1)'), ('U4330/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14] :D FIFO_W/FIFO_MEM_4_enabled[14] [('U4331/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14] :Q FIFO_W/FIFO_MEM_4[14] [('U3066/A2', 'Input Pin(AOI21X1)'), ('U4331/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15] :D FIFO_W/FIFO_MEM_4_enabled[15] [('U4332/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15] :Q FIFO_W/FIFO_MEM_4[15] [('U3085/A2', 'Input Pin(AOI21X1)'), ('U4332/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16] :D FIFO_W/FIFO_MEM_4_enabled[16] [('U4333/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16] :Q FIFO_W/FIFO_MEM_4[16] [('U3081/A2', 'Input Pin(AOI21X1)'), ('U4333/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17] :D FIFO_W/FIFO_MEM_4_enabled[17] [('U4334/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17] :Q FIFO_W/FIFO_MEM_4[17] [('U3628/A2', 'Input Pin(AOI21X1)'), ('U4334/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18] :D FIFO_W/FIFO_MEM_4_enabled[18] [('U4335/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18] :Q FIFO_W/FIFO_MEM_4[18] [('U3644/A2', 'Input Pin(AOI21X1)'), ('U4335/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19] :D FIFO_W/FIFO_MEM_4_enabled[19] [('U4336/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19] :Q FIFO_W/FIFO_MEM_4[19] [('U3660/A2', 'Input Pin(AOI21X1)'), ('U4336/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23] :D FIFO_W/FIFO_MEM_4_enabled[23] [('U4340/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23] :Q FIFO_W/FIFO_MEM_4[23] [('U3697/A2', 'Input Pin(AOI21X1)'), ('U4340/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27] :D FIFO_W/FIFO_MEM_4_enabled[27] [('U4344/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27] :Q FIFO_W/FIFO_MEM_4[27] [('U3723/A2', 'Input Pin(AOI21X1)'), ('U4344/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28] :D FIFO_W/FIFO_MEM_4_enabled[28] [('U4345/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28] :Q FIFO_W/FIFO_MEM_4[28] [('U3737/A2', 'Input Pin(AOI21X1)'), ('U4345/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28] :QN None None
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29] :D FIFO_W/FIFO_MEM_4_enabled[29] [('U4346/Q', 'Output Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29] :Q FIFO_W/FIFO_MEM_4[29] [('U3076/A2', 'Input Pin(AOI22X1)'), ('U4346/B2', 'Input Pin(AO22X1)')]
\FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29] :QN None None
\FIFO_W/FIFO_seq/read_pointer_reg[0] :D FIFO_W/read_pointer_in[0] [('U4907/Q', 'Output Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[0] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[0] :SN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[0] :Q FIFO_W/read_pointer[0] [('U3060/C', 'Input Pin(NOR4X3)'), ('U4244/B2', 'Input Pin(OAI221X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[0] :QN n3074 [('U2858/B1', 'Input Pin(OAI22X1)'), ('U2859/B2', 'Input Pin(AOI221X1)'), ('U3058/A', 'Input Pin(NAND2XL)'), ('U4244/A2', 'Input Pin(OAI221X1)'), ('U4904/B1', 'Input Pin(AOI22X1)'), ('U4907/A2', 'Input Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[1] :D FIFO_W/read_pointer_in[1] [('U4904/Q', 'Output Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[1] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[1] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[1] :Q FIFO_W/read_pointer[1] [('U2861/A1', 'Input Pin(AO221X1)'), ('U3059/A', 'Input Pin(NOR3X2)'), ('U3060/B', 'Input Pin(NOR4X3)')]
\FIFO_W/FIFO_seq/read_pointer_reg[1] :QN n3097 [('U2861/B1', 'Input Pin(AO221X1)'), ('U3062/B', 'Input Pin(NOR3X2)'), ('U4241/A1', 'Input Pin(AOI22X1)'), ('U4242/A1', 'Input Pin(OAI221X1)'), ('U4904/A2', 'Input Pin(AOI22X1)'), ('U4906/B1', 'Input Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[2] :D FIFO_W/read_pointer_in[2] [('U4906/Q', 'Output Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[2] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[2] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[2] :Q FIFO_W/read_pointer[2] [('U2860/A1', 'Input Pin(OAI221X1)'), ('U4243/B2', 'Input Pin(AOI221X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[2] :QN n3058 [('U2860/B1', 'Input Pin(OAI221X1)'), ('U3058/B', 'Input Pin(NAND2XL)'), ('U3060/D', 'Input Pin(NOR4X3)'), ('U4243/A2', 'Input Pin(AOI221X1)'), ('U4905/B1', 'Input Pin(AOI22X1)'), ('U4906/A2', 'Input Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[3] :D FIFO_W/read_pointer_in[3] [('U4905/Q', 'Output Pin(AOI22X1)')]
\FIFO_W/FIFO_seq/read_pointer_reg[3] :CP clk [('clk', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[3] :RN reset [('reset', 'Input Port')]
\FIFO_W/FIFO_seq/read_pointer_reg[3] :Q FIFO_W/read_pointer[3] [('U3060/A', 'Input Pin(NOR4X3)'), ('U3062/A', 'Input Pin(NOR3X2)')]
\FIFO_W/FIFO_seq/read_pointer_reg[3] :QN n3062 [('U2858/A1', 'Input Pin(OAI22X1)'), ('U2859/A1', 'Input Pin(AOI221X1)'), ('U3059/B', 'Input Pin(NOR3X2)'), ('U4241/B1', 'Input Pin(AOI22X1)'), ('U4242/B1', 'Input Pin(OAI221X1)'), ('U4905/A2', 'Input Pin(AOI22X1)'), ('U4907/B1', 'Input Pin(AOI22X1)')]
U2504 :A1 n3044 [('U3233/Q', 'Output Pin(INVXL)')]
U2504 :A2 n3043 [('U2658/Q', 'Output Pin(AOI32X1)')]
U2504 :A3 n3042 [('U4949/Q', 'Output Pin(NAND2XL)')]
U2504 :B1 n3041 [('U2701/Q', 'Output Pin(NOR2XL)')]
U2504 :Q n3046 [('U4950/A', 'Input Pin(NAND2XL)')]
U2505 :A n2463 [('U2964/Q', 'Output Pin(OAI211X1)')]
U2505 :Q n2511 [('U3917/A1', 'Input Pin(AOI22X1)'), ('U3914/A1', 'Input Pin(AOI22X1)'), ('U3911/A1', 'Input Pin(AOI22X1)'), ('U3901/B1', 'Input Pin(AOI22X1)'), ('U3895/B1', 'Input Pin(AOI22X1)'), ('U3891/B1', 'Input Pin(AOI22X1)'), ('U3883/B1', 'Input Pin(AOI22X1)'), ('U3876/B1', 'Input Pin(AOI22X1)'), ('U3864/B1', 'Input Pin(AOI22X1)'), ('U3856/B1', 'Input Pin(AOI22X1)'), ('U3848/B1', 'Input Pin(AOI22X1)'), ('U3845/B1', 'Input Pin(AOI22X1)'), ('U3837/B1', 'Input Pin(AOI22X1)'), ('U3829/B1', 'Input Pin(AOI22X1)'), ('U3823/B1', 'Input Pin(AOI22X1)'), ('U3815/B1', 'Input Pin(AOI22X1)'), ('U3807/B1', 'Input Pin(AOI22X1)'), ('U3799/B1', 'Input Pin(AOI22X1)'), ('U3791/B1', 'Input Pin(AOI22X1)'), ('U3784/B1', 'Input Pin(AOI22X1)'), ('U3776/B1', 'Input Pin(AOI22X1)'), ('U3768/B1', 'Input Pin(AOI22X1)'), ('U3759/B1', 'Input Pin(AOI22X1)'), ('U2967/C', 'Input Pin(NOR4X3)'), ('U2603/B1', 'Input Pin(AOI22X1)'), ('U2575/D', 'Input Pin(NOR4X1)'), ('U3750/B1', 'Input Pin(AOI22X1)'), ('U3872/B1', 'Input Pin(AOI22X1)'), ('U3879/B1', 'Input Pin(AOI22X1)'), ('U3887/B1', 'Input Pin(AOI22X1)'), ('U3897/B1', 'Input Pin(AOI22X1)'), ('U3905/B1', 'Input Pin(AOI22X1)')]
U2506 :A n2822 [('U2898/Q', 'Output Pin(NAND4X1)')]
U2506 :Q n2881 [('U4172/A1', 'Input Pin(AOI22X1)'), ('U4170/A1', 'Input Pin(AOI22X1)'), ('U4164/A1', 'Input Pin(AOI22X1)'), ('U4161/A1', 'Input Pin(AOI22X1)'), ('U4150/A1', 'Input Pin(AOI22X1)'), ('U4144/A1', 'Input Pin(AOI22X1)'), ('U4135/A1', 'Input Pin(AOI22X1)'), ('U4128/A1', 'Input Pin(AOI22X1)'), ('U4125/A1', 'Input Pin(AOI22X1)'), ('U4122/A1', 'Input Pin(AOI22X1)'), ('U4119/A1', 'Input Pin(AOI22X1)'), ('U4114/A1', 'Input Pin(AOI22X1)'), ('U4111/A1', 'Input Pin(AOI22X1)'), ('U4108/A1', 'Input Pin(AOI22X1)'), ('U4105/A1', 'Input Pin(AOI22X1)'), ('U4102/A1', 'Input Pin(AOI22X1)'), ('U4096/A1', 'Input Pin(AOI22X1)'), ('U4090/A1', 'Input Pin(AOI22X1)'), ('U2899/B', 'Input Pin(NOR3X3)'), ('U2581/A1', 'Input Pin(AOI22X1)'), ('U2579/A1', 'Input Pin(AOI22X1)'), ('U2578/A1', 'Input Pin(AOI22X1)'), ('U2577/A1', 'Input Pin(AOI22X1)'), ('U2576/C', 'Input Pin(NOR4X1)'), ('U2580/A1', 'Input Pin(AOI22X1)'), ('U4099/A1', 'Input Pin(AOI22X1)'), ('U4141/A1', 'Input Pin(AOI22X1)'), ('U4147/A1', 'Input Pin(AOI22X1)'), ('U4153/A1', 'Input Pin(AOI22X1)'), ('U4158/A1', 'Input Pin(AOI22X1)'), ('U4167/A1', 'Input Pin(AOI22X1)')]
U2507 :A n2652 [('U2541/Q', 'Output Pin(NAND3X1)')]
U2507 :Q n2699 [('U4085/A1', 'Input Pin(AOI22X1)'), ('U4078/A1', 'Input Pin(AOI22X1)'), ('U4067/A1', 'Input Pin(AOI22X1)'), ('U4063/A1', 'Input Pin(AOI22X1)'), ('U4055/A1', 'Input Pin(AOI22X1)'), ('U4051/A1', 'Input Pin(AOI22X1)'), ('U4044/A1', 'Input Pin(AOI22X1)'), ('U4033/A1', 'Input Pin(AOI22X1)'), ('U4018/A1', 'Input Pin(AOI22X1)'), ('U4014/A1', 'Input Pin(AOI22X1)'), ('U4010/A1', 'Input Pin(AOI22X1)'), ('U4006/A1', 'Input Pin(AOI22X1)'), ('U4002/A1', 'Input Pin(AOI22X1)'), ('U3998/A1', 'Input Pin(AOI22X1)'), ('U3991/A1', 'Input Pin(AOI22X1)'), ('U3987/A1', 'Input Pin(AOI22X1)'), ('U3983/A1', 'Input Pin(AOI22X1)'), ('U3979/A1', 'Input Pin(AOI22X1)'), ('U3976/A1', 'Input Pin(AOI22X1)'), ('U2872/C', 'Input Pin(NOR3X3)'), ('U2585/A1', 'Input Pin(AOI22X1)'), ('U2584/A1', 'Input Pin(AOI22X1)'), ('U2582/A1', 'Input Pin(AOI22X1)'), ('U2576/A', 'Input Pin(NOR4X1)'), ('U2583/A1', 'Input Pin(AOI22X1)'), ('U4022/A1', 'Input Pin(AOI22X1)'), ('U4031/A1', 'Input Pin(AOI22X1)'), ('U4040/A1', 'Input Pin(AOI22X1)'), ('U4059/A1', 'Input Pin(AOI22X1)'), ('U4071/A1', 'Input Pin(AOI22X1)'), ('U4082/A1', 'Input Pin(AOI22X1)')]
U2508 :A n2464 [('U2566/Q', 'Output Pin(NAND3X1)')]
U2508 :Q n2519 [('U3917/B1', 'Input Pin(AOI22X1)'), ('U3914/B1', 'Input Pin(AOI22X1)'), ('U3901/A1', 'Input Pin(AOI22X1)'), ('U3895/A1', 'Input Pin(AOI22X1)'), ('U3891/A1', 'Input Pin(AOI22X1)'), ('U3887/A1', 'Input Pin(AOI22X1)'), ('U3879/A1', 'Input Pin(AOI22X1)'), ('U3876/A1', 'Input Pin(AOI22X1)'), ('U3864/A1', 'Input Pin(AOI22X1)'), ('U3856/A1', 'Input Pin(AOI22X1)'), ('U3845/A1', 'Input Pin(AOI22X1)'), ('U3829/A1', 'Input Pin(AOI22X1)'), ('U3823/A1', 'Input Pin(AOI22X1)'), ('U3815/A1', 'Input Pin(AOI22X1)'), ('U3807/A1', 'Input Pin(AOI22X1)'), ('U3799/A1', 'Input Pin(AOI22X1)'), ('U3791/A1', 'Input Pin(AOI22X1)'), ('U3784/A1', 'Input Pin(AOI22X1)'), ('U3776/A1', 'Input Pin(AOI22X1)'), ('U3768/A1', 'Input Pin(AOI22X1)'), ('U3759/A1', 'Input Pin(AOI22X1)'), ('U3750/A1', 'Input Pin(AOI22X1)'), ('U2967/A', 'Input Pin(NOR4X3)'), ('U2714/D', 'Input Pin(NOR4X1)'), ('U2603/A1', 'Input Pin(AOI22X1)'), ('U3837/A1', 'Input Pin(AOI22X1)'), ('U3848/A1', 'Input Pin(AOI22X1)'), ('U3872/A1', 'Input Pin(AOI22X1)'), ('U3883/A1', 'Input Pin(AOI22X1)'), ('U3897/A1', 'Input Pin(AOI22X1)'), ('U3905/A1', 'Input Pin(AOI22X1)'), ('U3911/B1', 'Input Pin(AOI22X1)')]
U2509 :A1 n1660 [('U2804/Q', 'Output Pin(AOI21X1)')]
U2509 :A2 n1725 [('U2812/Q', 'Output Pin(NAND2XL)')]
U2509 :A3 n1659 [('U2813/Q', 'Output Pin(NAND2XL)')]
U2509 :B1 n3081 [('CONTROL_PART/LBDR_S/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2509 :Q n1752 [('U2814/B', 'Input Pin(NAND2XL)'), ('U2939/A', 'Input Pin(INVXL)')]
U2510 :A1 CONTROL_PART/Req_EL [('CONTROL_PART/LBDR_E/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U2510 :A2 CONTROL_PART/Req_ES [('CONTROL_PART/LBDR_E/Req_S_FF_reg/QN', 'Output Pin(DFCX1)')]
U2510 :A3 n1711 [('U2685/Q', 'Output Pin(NAND2XL)')]
U2510 :B1 n1710 [('U2686/Q', 'Output Pin(NOR2XL)')]
U2510 :Q n3048 [('U2559/B1', 'Input Pin(AOI21X1)'), ('U2687/B', 'Input Pin(NOR2XL)'), ('U2999/A1', 'Input Pin(AOI21X1)'), ('U3241/A1', 'Input Pin(AOI22X1)')]
U2511 :A1 CONTROL_PART/allocator_unit/arb_W_X/state[1] [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2511 :A2 CONTROL_PART/allocator_unit/arb_W_X/n42 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2511 :A3 n3109 [('CONTROL_PART/LBDR_W/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2511 :B1 n3016 [('U2868/Q', 'Output Pin(AOI211X1)')]
U2511 :Q n1707 [('U2869/A2', 'Input Pin(AOI21X1)'), ('U2894/A', 'Input Pin(INVXL)')]
U2512 :A n1869 [('U2554/Q', 'Output Pin(NOR4X1)')]
U2512 :B CONTROL_PART/LBDR_W/ReConf_FF_out [('CONTROL_PART/LBDR_W/ReConf_FF_out_reg/Q', 'Output Pin(DFCX1)')]
U2512 :Q n1870 [('U4929/B1', 'Input Pin(OA21X1)'), ('U4675/B1', 'Input Pin(AO22X1)'), ('U4674/B1', 'Input Pin(AO22X1)'), ('U4673/A', 'Input Pin(INVXL)'), ('U3112/A', 'Input Pin(NAND2XL)'), ('U3111/A2', 'Input Pin(OAI21X1)'), ('U3110/A', 'Input Pin(NAND2XL)'), ('U3109/A2', 'Input Pin(OAI21X1)'), ('U3108/A', 'Input Pin(NAND2XL)'), ('U3107/A2', 'Input Pin(OAI21X1)'), ('U3106/A', 'Input Pin(NAND2XL)'), ('U2610/A2', 'Input Pin(OAI21X1)')]
U2513 :A n1917 [('U3161/Q', 'Output Pin(NOR4X1)')]
U2513 :B CONTROL_PART/LBDR_L/ReConf_FF_out [('CONTROL_PART/LBDR_L/ReConf_FF_out_reg/Q', 'Output Pin(DFCX1)')]
U2513 :Q n1918 [('U4931/B1', 'Input Pin(OA21X1)'), ('U4683/B1', 'Input Pin(AO22X1)'), ('U4682/B1', 'Input Pin(AO22X1)'), ('U4681/B1', 'Input Pin(AO22X1)'), ('U4680/A', 'Input Pin(INVXL)'), ('U3181/A2', 'Input Pin(OAI21X1)'), ('U3180/A', 'Input Pin(NAND2XL)'), ('U3179/A', 'Input Pin(NAND2XL)'), ('U3178/A2', 'Input Pin(OAI21X1)'), ('U3177/A', 'Input Pin(NAND2XL)'), ('U3176/A2', 'Input Pin(OAI21X1)'), ('U3175/A', 'Input Pin(NAND2XL)'), ('U3174/A2', 'Input Pin(OAI21X1)'), ('U3173/A', 'Input Pin(NAND2XL)'), ('U2607/A2', 'Input Pin(OAI21X1)')]
U2514 :A n1679 [('U2829/Q', 'Output Pin(NOR4X1)')]
U2514 :B CONTROL_PART/LBDR_S/ReConf_FF_out [('CONTROL_PART/LBDR_S/ReConf_FF_out_reg/Q', 'Output Pin(DFCX1)')]
U2514 :Q n1680 [('U4930/B1', 'Input Pin(OA21X1)'), ('U4679/B1', 'Input Pin(AO22X1)'), ('U3122/A2', 'Input Pin(OAI21X1)'), ('U3121/A', 'Input Pin(NAND2XL)'), ('U3119/A2', 'Input Pin(OAI21X1)'), ('U3118/A', 'Input Pin(NAND2XL)'), ('U3117/A2', 'Input Pin(OAI21X1)'), ('U3116/A', 'Input Pin(NAND2XL)'), ('U3115/A', 'Input Pin(NAND2XL)'), ('U2842/B2', 'Input Pin(AOI22X1)'), ('U2841/A', 'Input Pin(INVXL)'), ('U2609/A2', 'Input Pin(OAI21X1)')]
U2515 :A n2646 [('U2857/Q', 'Output Pin(AO211X1)')]
U2515 :Q n1556 [('U4086/A', 'Input Pin(NAND2XL)'), ('U4083/A', 'Input Pin(NAND2XL)'), ('U4079/A', 'Input Pin(NAND2XL)'), ('U4075/A', 'Input Pin(NAND2XL)'), ('U4072/A', 'Input Pin(NAND2XL)'), ('U4068/A', 'Input Pin(NAND2XL)'), ('U4064/A', 'Input Pin(NAND2XL)'), ('U4060/A', 'Input Pin(NAND2XL)'), ('U4056/A', 'Input Pin(NAND2XL)'), ('U4052/A', 'Input Pin(NAND2XL)'), ('U4048/A', 'Input Pin(NAND2XL)'), ('U4045/A', 'Input Pin(NAND2XL)'), ('U4041/A', 'Input Pin(NAND2XL)'), ('U4037/A', 'Input Pin(NAND2XL)'), ('U4029/A', 'Input Pin(NAND2XL)'), ('U3974/A', 'Input Pin(NAND2XL)'), ('U4026/A', 'Input Pin(NAND2XL)'), ('U4023/A', 'Input Pin(NAND2XL)'), ('U4019/A', 'Input Pin(NAND2XL)'), ('U4015/A', 'Input Pin(NAND2XL)'), ('U4011/A', 'Input Pin(NAND2XL)'), ('U4007/A', 'Input Pin(NAND2XL)'), ('U4003/A', 'Input Pin(NAND2XL)'), ('U3999/A', 'Input Pin(NAND2XL)'), ('U3995/A', 'Input Pin(NAND2XL)'), ('U3992/A', 'Input Pin(NAND2XL)'), ('U3988/A', 'Input Pin(NAND2XL)'), ('U3984/A', 'Input Pin(NAND2XL)'), ('U3980/A', 'Input Pin(NAND2XL)'), ('U3977/A', 'Input Pin(NAND2XL)'), ('U2872/B', 'Input Pin(NOR3X3)'), ('U2575/A', 'Input Pin(NOR4X1)')]
U2516 :A n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U2516 :Q n1557 [('U4862/B1', 'Input Pin(AO22X1)'), ('U4861/B1', 'Input Pin(AO22X1)'), ('U4860/B1', 'Input Pin(AO22X1)'), ('U4857/B1', 'Input Pin(AO22X1)'), ('U4856/B1', 'Input Pin(AO22X1)'), ('U4855/B1', 'Input Pin(AO22X1)'), ('U4854/B1', 'Input Pin(AO22X1)'), ('U4853/B1', 'Input Pin(AO22X1)'), ('U4852/B1', 'Input Pin(AO22X1)'), ('U4851/B1', 'Input Pin(AO22X1)'), ('U4850/B1', 'Input Pin(AO22X1)'), ('U4849/B1', 'Input Pin(AO22X1)'), ('U4848/B1', 'Input Pin(AO22X1)'), ('U4847/B1', 'Input Pin(AO22X1)'), ('U4841/B1', 'Input Pin(AO22X1)'), ('U4864/B1', 'Input Pin(AO22X1)'), ('U4845/B1', 'Input Pin(AO22X1)'), ('U4844/B1', 'Input Pin(AO22X1)'), ('U4843/B1', 'Input Pin(AO22X1)'), ('U4842/B1', 'Input Pin(AO22X1)'), ('U4840/B1', 'Input Pin(AO22X1)'), ('U4839/B1', 'Input Pin(AO22X1)'), ('U4838/B1', 'Input Pin(AO22X1)'), ('U4836/B1', 'Input Pin(AO22X1)'), ('U4835/B1', 'Input Pin(AO22X1)'), ('U4834/B1', 'Input Pin(AO22X1)'), ('U4833/B1', 'Input Pin(AO22X1)'), ('U4832/B1', 'Input Pin(AO22X1)'), ('U4831/B1', 'Input Pin(AO22X1)'), ('U4830/B1', 'Input Pin(AO22X1)'), ('U4829/B1', 'Input Pin(AO22X1)'), ('U4863/B1', 'Input Pin(AO22X1)')]
U2517 :A n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U2517 :Q n1558 [('U4659/B1', 'Input Pin(AO22X1)'), ('U4658/B1', 'Input Pin(AO22X1)'), ('U4657/B1', 'Input Pin(AO22X1)'), ('U4656/B1', 'Input Pin(AO22X1)'), ('U4655/B1', 'Input Pin(AO22X1)'), ('U4654/B1', 'Input Pin(AO22X1)'), ('U4653/B1', 'Input Pin(AO22X1)'), ('U4652/B1', 'Input Pin(AO22X1)'), ('U4651/B1', 'Input Pin(AO22X1)'), ('U4650/B1', 'Input Pin(AO22X1)'), ('U4649/B1', 'Input Pin(AO22X1)'), ('U4648/B1', 'Input Pin(AO22X1)'), ('U4647/B1', 'Input Pin(AO22X1)'), ('U4646/B1', 'Input Pin(AO22X1)'), ('U4645/B1', 'Input Pin(AO22X1)'), ('U4661/B1', 'Input Pin(AO22X1)'), ('U4644/B1', 'Input Pin(AO22X1)'), ('U4643/B1', 'Input Pin(AO22X1)'), ('U4642/B1', 'Input Pin(AO22X1)'), ('U4641/B1', 'Input Pin(AO22X1)'), ('U4640/B1', 'Input Pin(AO22X1)'), ('U4639/B1', 'Input Pin(AO22X1)'), ('U4638/B1', 'Input Pin(AO22X1)'), ('U4637/B1', 'Input Pin(AO22X1)'), ('U4636/B1', 'Input Pin(AO22X1)'), ('U4635/B1', 'Input Pin(AO22X1)'), ('U4634/B1', 'Input Pin(AO22X1)'), ('U4633/B1', 'Input Pin(AO22X1)'), ('U4632/B1', 'Input Pin(AO22X1)'), ('U4631/B1', 'Input Pin(AO22X1)'), ('U4630/B1', 'Input Pin(AO22X1)'), ('U4660/B1', 'Input Pin(AO22X1)')]
U2518 :A n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U2518 :Q n1559 [('U4793/B1', 'Input Pin(AO22X1)'), ('U4706/B1', 'Input Pin(AO22X1)'), ('U4705/B1', 'Input Pin(AO22X1)'), ('U4704/B1', 'Input Pin(AO22X1)'), ('U4703/B1', 'Input Pin(AO22X1)'), ('U4702/B1', 'Input Pin(AO22X1)'), ('U4701/B1', 'Input Pin(AO22X1)'), ('U4700/B1', 'Input Pin(AO22X1)'), ('U4699/B1', 'Input Pin(AO22X1)'), ('U4698/B1', 'Input Pin(AO22X1)'), ('U4697/B1', 'Input Pin(AO22X1)'), ('U4696/B1', 'Input Pin(AO22X1)'), ('U4695/B1', 'Input Pin(AO22X1)'), ('U4694/B1', 'Input Pin(AO22X1)'), ('U4556/B1', 'Input Pin(AO22X1)'), ('U4351/B1', 'Input Pin(AO22X1)'), ('U4366/B1', 'Input Pin(AO22X1)'), ('U4365/B1', 'Input Pin(AO22X1)'), ('U4364/B1', 'Input Pin(AO22X1)'), ('U4363/B1', 'Input Pin(AO22X1)'), ('U4362/B1', 'Input Pin(AO22X1)'), ('U4361/B1', 'Input Pin(AO22X1)'), ('U4360/B1', 'Input Pin(AO22X1)'), ('U4359/B1', 'Input Pin(AO22X1)'), ('U4358/B1', 'Input Pin(AO22X1)'), ('U4357/B1', 'Input Pin(AO22X1)'), ('U4356/B1', 'Input Pin(AO22X1)'), ('U4355/B1', 'Input Pin(AO22X1)'), ('U4354/B1', 'Input Pin(AO22X1)'), ('U4353/B1', 'Input Pin(AO22X1)'), ('U4352/B1', 'Input Pin(AO22X1)'), ('U4350/B1', 'Input Pin(AO22X1)')]
U2519 :A n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U2519 :Q n1560 [('U4628/B1', 'Input Pin(AO22X1)'), ('U4627/B1', 'Input Pin(AO22X1)'), ('U4626/B1', 'Input Pin(AO22X1)'), ('U4625/B1', 'Input Pin(AO22X1)'), ('U4624/B1', 'Input Pin(AO22X1)'), ('U4623/B1', 'Input Pin(AO22X1)'), ('U4622/B1', 'Input Pin(AO22X1)'), ('U4621/B1', 'Input Pin(AO22X1)'), ('U4620/B1', 'Input Pin(AO22X1)'), ('U4619/B1', 'Input Pin(AO22X1)'), ('U4618/B1', 'Input Pin(AO22X1)'), ('U4617/B1', 'Input Pin(AO22X1)'), ('U4616/B1', 'Input Pin(AO22X1)'), ('U4615/B1', 'Input Pin(AO22X1)'), ('U4614/B1', 'Input Pin(AO22X1)'), ('U4662/B1', 'Input Pin(AO22X1)'), ('U4613/B1', 'Input Pin(AO22X1)'), ('U4612/B1', 'Input Pin(AO22X1)'), ('U4611/B1', 'Input Pin(AO22X1)'), ('U4610/B1', 'Input Pin(AO22X1)'), ('U4609/B1', 'Input Pin(AO22X1)'), ('U4608/B1', 'Input Pin(AO22X1)'), ('U4607/B1', 'Input Pin(AO22X1)'), ('U4606/B1', 'Input Pin(AO22X1)'), ('U4605/B1', 'Input Pin(AO22X1)'), ('U4604/B1', 'Input Pin(AO22X1)'), ('U4603/B1', 'Input Pin(AO22X1)'), ('U4602/B1', 'Input Pin(AO22X1)'), ('U4601/B1', 'Input Pin(AO22X1)'), ('U4600/B1', 'Input Pin(AO22X1)'), ('U4599/B1', 'Input Pin(AO22X1)'), ('U4598/B1', 'Input Pin(AO22X1)')]
U2520 :A n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U2520 :Q n1561 [('U4473/B1', 'Input Pin(AO22X1)'), ('U4472/B1', 'Input Pin(AO22X1)'), ('U4471/B1', 'Input Pin(AO22X1)'), ('U4470/B1', 'Input Pin(AO22X1)'), ('U4469/B1', 'Input Pin(AO22X1)'), ('U4468/B1', 'Input Pin(AO22X1)'), ('U4467/B1', 'Input Pin(AO22X1)'), ('U4466/B1', 'Input Pin(AO22X1)'), ('U4465/B1', 'Input Pin(AO22X1)'), ('U4464/B1', 'Input Pin(AO22X1)'), ('U4463/B1', 'Input Pin(AO22X1)'), ('U4462/B1', 'Input Pin(AO22X1)'), ('U4461/B1', 'Input Pin(AO22X1)'), ('U4460/B1', 'Input Pin(AO22X1)'), ('U4459/B1', 'Input Pin(AO22X1)'), ('U4508/B1', 'Input Pin(AO22X1)'), ('U4458/B1', 'Input Pin(AO22X1)'), ('U4457/B1', 'Input Pin(AO22X1)'), ('U4456/B1', 'Input Pin(AO22X1)'), ('U4455/B1', 'Input Pin(AO22X1)'), ('U4454/B1', 'Input Pin(AO22X1)'), ('U4453/B1', 'Input Pin(AO22X1)'), ('U4452/B1', 'Input Pin(AO22X1)'), ('U4451/B1', 'Input Pin(AO22X1)'), ('U4450/B1', 'Input Pin(AO22X1)'), ('U4449/B1', 'Input Pin(AO22X1)'), ('U4448/B1', 'Input Pin(AO22X1)'), ('U4447/B1', 'Input Pin(AO22X1)'), ('U4446/B1', 'Input Pin(AO22X1)'), ('U4445/B1', 'Input Pin(AO22X1)'), ('U4444/B1', 'Input Pin(AO22X1)'), ('U4474/B1', 'Input Pin(AO22X1)')]
U2521 :A n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U2521 :Q n1562 [('U4707/B1', 'Input Pin(AO22X1)'), ('U4348/B1', 'Input Pin(AO22X1)'), ('U4347/B1', 'Input Pin(AO22X1)'), ('U4346/B1', 'Input Pin(AO22X1)'), ('U4345/B1', 'Input Pin(AO22X1)'), ('U4344/B1', 'Input Pin(AO22X1)'), ('U4343/B1', 'Input Pin(AO22X1)'), ('U4342/B1', 'Input Pin(AO22X1)'), ('U4341/B1', 'Input Pin(AO22X1)'), ('U4340/B1', 'Input Pin(AO22X1)'), ('U4339/B1', 'Input Pin(AO22X1)'), ('U4338/B1', 'Input Pin(AO22X1)'), ('U4337/B1', 'Input Pin(AO22X1)'), ('U4336/B1', 'Input Pin(AO22X1)'), ('U4323/B1', 'Input Pin(AO22X1)'), ('U4319/B1', 'Input Pin(AO22X1)'), ('U4335/B1', 'Input Pin(AO22X1)'), ('U4334/B1', 'Input Pin(AO22X1)'), ('U4333/B1', 'Input Pin(AO22X1)'), ('U4332/B1', 'Input Pin(AO22X1)'), ('U4331/B1', 'Input Pin(AO22X1)'), ('U4330/B1', 'Input Pin(AO22X1)'), ('U4329/B1', 'Input Pin(AO22X1)'), ('U4328/B1', 'Input Pin(AO22X1)'), ('U4327/B1', 'Input Pin(AO22X1)'), ('U4326/B1', 'Input Pin(AO22X1)'), ('U4325/B1', 'Input Pin(AO22X1)'), ('U4324/B1', 'Input Pin(AO22X1)'), ('U4322/B1', 'Input Pin(AO22X1)'), ('U4321/B1', 'Input Pin(AO22X1)'), ('U4320/B1', 'Input Pin(AO22X1)'), ('U4318/B1', 'Input Pin(AO22X1)')]
U2522 :A n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U2522 :Q n1563 [('U4240/B1', 'Input Pin(AO22X1)'), ('U4207/B1', 'Input Pin(AO22X1)'), ('U4206/B1', 'Input Pin(AO22X1)'), ('U4205/B1', 'Input Pin(AO22X1)'), ('U4204/B1', 'Input Pin(AO22X1)'), ('U4203/B1', 'Input Pin(AO22X1)'), ('U4202/B1', 'Input Pin(AO22X1)'), ('U4201/B1', 'Input Pin(AO22X1)'), ('U4200/B1', 'Input Pin(AO22X1)'), ('U4199/B1', 'Input Pin(AO22X1)'), ('U4198/B1', 'Input Pin(AO22X1)'), ('U4197/B1', 'Input Pin(AO22X1)'), ('U4196/B1', 'Input Pin(AO22X1)'), ('U4195/B1', 'Input Pin(AO22X1)'), ('U4190/B1', 'Input Pin(AO22X1)'), ('U4208/B1', 'Input Pin(AO22X1)'), ('U4210/B1', 'Input Pin(AO22X1)'), ('U4194/B1', 'Input Pin(AO22X1)'), ('U4193/B1', 'Input Pin(AO22X1)'), ('U4192/B1', 'Input Pin(AO22X1)'), ('U4191/B1', 'Input Pin(AO22X1)'), ('U4189/B1', 'Input Pin(AO22X1)'), ('U4188/B1', 'Input Pin(AO22X1)'), ('U4187/B1', 'Input Pin(AO22X1)'), ('U4186/B1', 'Input Pin(AO22X1)'), ('U4185/B1', 'Input Pin(AO22X1)'), ('U4184/B1', 'Input Pin(AO22X1)'), ('U4183/B1', 'Input Pin(AO22X1)'), ('U2641/B2', 'Input Pin(AOI22X1)'), ('U2638/B2', 'Input Pin(AOI22X1)'), ('U2616/B2', 'Input Pin(AOI22X1)'), ('U4209/B1', 'Input Pin(AO22X1)')]
U2523 :A n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U2523 :Q n1564 [('U4747/B1', 'Input Pin(AO22X1)'), ('U4746/B1', 'Input Pin(AO22X1)'), ('U4745/B1', 'Input Pin(AO22X1)'), ('U4744/B1', 'Input Pin(AO22X1)'), ('U4743/B1', 'Input Pin(AO22X1)'), ('U4742/B1', 'Input Pin(AO22X1)'), ('U4741/B1', 'Input Pin(AO22X1)'), ('U4740/B1', 'Input Pin(AO22X1)'), ('U4739/B1', 'Input Pin(AO22X1)'), ('U4738/B1', 'Input Pin(AO22X1)'), ('U4737/B1', 'Input Pin(AO22X1)'), ('U4736/B1', 'Input Pin(AO22X1)'), ('U4735/B1', 'Input Pin(AO22X1)'), ('U4734/B1', 'Input Pin(AO22X1)'), ('U4733/B1', 'Input Pin(AO22X1)'), ('U4717/B1', 'Input Pin(AO22X1)'), ('U4732/B1', 'Input Pin(AO22X1)'), ('U4731/B1', 'Input Pin(AO22X1)'), ('U4730/B1', 'Input Pin(AO22X1)'), ('U4729/B1', 'Input Pin(AO22X1)'), ('U4728/B1', 'Input Pin(AO22X1)'), ('U4727/B1', 'Input Pin(AO22X1)'), ('U4726/B1', 'Input Pin(AO22X1)'), ('U4725/B1', 'Input Pin(AO22X1)'), ('U4724/B1', 'Input Pin(AO22X1)'), ('U4723/B1', 'Input Pin(AO22X1)'), ('U4722/B1', 'Input Pin(AO22X1)'), ('U4721/B1', 'Input Pin(AO22X1)'), ('U4720/B1', 'Input Pin(AO22X1)'), ('U4719/B1', 'Input Pin(AO22X1)'), ('U4718/B1', 'Input Pin(AO22X1)'), ('U4716/B1', 'Input Pin(AO22X1)')]
U2524 :A n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U2524 :Q n1565 [('U4816/B1', 'Input Pin(AO22X1)'), ('U4815/B1', 'Input Pin(AO22X1)'), ('U4814/B1', 'Input Pin(AO22X1)'), ('U4813/B1', 'Input Pin(AO22X1)'), ('U4812/B1', 'Input Pin(AO22X1)'), ('U4811/B1', 'Input Pin(AO22X1)'), ('U4810/B1', 'Input Pin(AO22X1)'), ('U4809/B1', 'Input Pin(AO22X1)'), ('U4808/B1', 'Input Pin(AO22X1)'), ('U4807/B1', 'Input Pin(AO22X1)'), ('U4806/B1', 'Input Pin(AO22X1)'), ('U4805/B1', 'Input Pin(AO22X1)'), ('U4804/B1', 'Input Pin(AO22X1)'), ('U4803/B1', 'Input Pin(AO22X1)'), ('U4802/B1', 'Input Pin(AO22X1)'), ('U4819/B1', 'Input Pin(AO22X1)'), ('U4826/B1', 'Input Pin(AO22X1)'), ('U4825/B1', 'Input Pin(AO22X1)'), ('U4824/B1', 'Input Pin(AO22X1)'), ('U4823/B1', 'Input Pin(AO22X1)'), ('U4822/B1', 'Input Pin(AO22X1)'), ('U4821/B1', 'Input Pin(AO22X1)'), ('U4820/B1', 'Input Pin(AO22X1)'), ('U4818/B1', 'Input Pin(AO22X1)'), ('U4801/B1', 'Input Pin(AO22X1)'), ('U4800/B1', 'Input Pin(AO22X1)'), ('U4799/B1', 'Input Pin(AO22X1)'), ('U4798/B1', 'Input Pin(AO22X1)'), ('U4797/B1', 'Input Pin(AO22X1)'), ('U4796/B1', 'Input Pin(AO22X1)'), ('U4795/B1', 'Input Pin(AO22X1)'), ('U4817/B1', 'Input Pin(AO22X1)')]
U2525 :A n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U2525 :Q n1566 [('U4182/B1', 'Input Pin(AO22X1)'), ('U4539/B1', 'Input Pin(AO22X1)'), ('U4540/B1', 'Input Pin(AO22X1)'), ('U4541/B1', 'Input Pin(AO22X1)'), ('U4542/B1', 'Input Pin(AO22X1)'), ('U4543/B1', 'Input Pin(AO22X1)'), ('U4544/B1', 'Input Pin(AO22X1)'), ('U4545/B1', 'Input Pin(AO22X1)'), ('U4546/B1', 'Input Pin(AO22X1)'), ('U4547/B1', 'Input Pin(AO22X1)'), ('U4548/B1', 'Input Pin(AO22X1)'), ('U4549/B1', 'Input Pin(AO22X1)'), ('U4550/B1', 'Input Pin(AO22X1)'), ('U4551/B1', 'Input Pin(AO22X1)'), ('U4893/B2', 'Input Pin(AOI22X1)'), ('U4555/B1', 'Input Pin(AO22X1)'), ('U4554/B1', 'Input Pin(AO22X1)'), ('U4553/B1', 'Input Pin(AO22X1)'), ('U4552/B1', 'Input Pin(AO22X1)'), ('U4538/B1', 'Input Pin(AO22X1)'), ('U4367/B1', 'Input Pin(AO22X1)'), ('U4264/B1', 'Input Pin(AO22X1)'), ('U4181/B1', 'Input Pin(AO22X1)'), ('U4180/B1', 'Input Pin(AO22X1)'), ('U4179/B1', 'Input Pin(AO22X1)'), ('U4178/B1', 'Input Pin(AO22X1)'), ('U4177/B1', 'Input Pin(AO22X1)'), ('U4176/B1', 'Input Pin(AO22X1)'), ('U4175/B1', 'Input Pin(AO22X1)'), ('U2996/A2', 'Input Pin(OAI21X1)'), ('U2995/A', 'Input Pin(NAND2XL)'), ('U2994/A2', 'Input Pin(OAI21X1)'), ('U2993/A', 'Input Pin(NAND2XL)'), ('U2975/A2', 'Input Pin(OAI21X1)'), ('U2974/A', 'Input Pin(NAND2XL)')]
U2526 :A n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U2526 :Q n1567 [('U4879/B1', 'Input Pin(AO22X1)'), ('U4878/B1', 'Input Pin(AO22X1)'), ('U4875/B1', 'Input Pin(AO22X1)'), ('U4874/B1', 'Input Pin(AO22X1)'), ('U4873/B1', 'Input Pin(AO22X1)'), ('U4872/B1', 'Input Pin(AO22X1)'), ('U4871/B1', 'Input Pin(AO22X1)'), ('U4869/B1', 'Input Pin(AO22X1)'), ('U4868/B1', 'Input Pin(AO22X1)'), ('U4867/B1', 'Input Pin(AO22X1)'), ('U4866/B1', 'Input Pin(AO22X1)'), ('U4865/B1', 'Input Pin(AO22X1)'), ('U4859/B1', 'Input Pin(AO22X1)'), ('U4858/B1', 'Input Pin(AO22X1)'), ('U4827/B1', 'Input Pin(AO22X1)'), ('U4785/B1', 'Input Pin(AO22X1)'), ('U4883/B1', 'Input Pin(AO22X1)'), ('U4882/B1', 'Input Pin(AO22X1)'), ('U4881/B1', 'Input Pin(AO22X1)'), ('U4880/B1', 'Input Pin(AO22X1)'), ('U4877/B1', 'Input Pin(AO22X1)'), ('U4876/B1', 'Input Pin(AO22X1)'), ('U4846/B1', 'Input Pin(AO22X1)'), ('U4837/B1', 'Input Pin(AO22X1)'), ('U4792/B1', 'Input Pin(AO22X1)'), ('U4791/B1', 'Input Pin(AO22X1)'), ('U4790/B1', 'Input Pin(AO22X1)'), ('U4789/B1', 'Input Pin(AO22X1)'), ('U4788/B1', 'Input Pin(AO22X1)'), ('U4787/B1', 'Input Pin(AO22X1)'), ('U4786/B1', 'Input Pin(AO22X1)'), ('U4784/B1', 'Input Pin(AO22X1)')]
U2527 :A n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U2527 :Q n1568 [('U4239/B1', 'Input Pin(AO22X1)'), ('U4238/B1', 'Input Pin(AO22X1)'), ('U4237/B1', 'Input Pin(AO22X1)'), ('U4236/B1', 'Input Pin(AO22X1)'), ('U4235/B1', 'Input Pin(AO22X1)'), ('U4234/B1', 'Input Pin(AO22X1)'), ('U4223/B1', 'Input Pin(AO22X1)'), ('U4218/B1', 'Input Pin(AO22X1)'), ('U4217/B1', 'Input Pin(AO22X1)'), ('U4214/B1', 'Input Pin(AO22X1)'), ('U4213/B1', 'Input Pin(AO22X1)'), ('U4212/B1', 'Input Pin(AO22X1)'), ('U4211/B1', 'Input Pin(AO22X1)'), ('U2982/A2', 'Input Pin(OAI21X1)'), ('U2614/A2', 'Input Pin(OAI21X1)'), ('U2983/A', 'Input Pin(NAND2XL)'), ('U2981/A', 'Input Pin(NAND2XL)'), ('U2980/A2', 'Input Pin(OAI21X1)'), ('U2979/A', 'Input Pin(NAND2XL)'), ('U2978/A', 'Input Pin(NAND2XL)'), ('U2615/A2', 'Input Pin(OAI21X1)')]
U2528 :A n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U2528 :Q n1569 [('U2992/A2', 'Input Pin(OAI21X1)'), ('U2991/A', 'Input Pin(NAND2XL)'), ('U2990/A2', 'Input Pin(OAI21X1)'), ('U2989/A', 'Input Pin(NAND2XL)'), ('U2987/A', 'Input Pin(NAND2XL)'), ('U2985/A', 'Input Pin(NAND2XL)'), ('U4536/B1', 'Input Pin(AO22X1)'), ('U4535/B1', 'Input Pin(AO22X1)'), ('U4534/B1', 'Input Pin(AO22X1)'), ('U4533/B1', 'Input Pin(AO22X1)'), ('U4532/B1', 'Input Pin(AO22X1)'), ('U4531/B1', 'Input Pin(AO22X1)'), ('U4530/B1', 'Input Pin(AO22X1)'), ('U4529/B1', 'Input Pin(AO22X1)'), ('U4528/B1', 'Input Pin(AO22X1)'), ('U4527/B1', 'Input Pin(AO22X1)'), ('U4526/B1', 'Input Pin(AO22X1)'), ('U4525/B1', 'Input Pin(AO22X1)'), ('U4509/B1', 'Input Pin(AO22X1)'), ('U2988/A2', 'Input Pin(OAI21X1)'), ('U2986/A2', 'Input Pin(OAI21X1)')]
U2529 :A n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U2529 :Q n1570 [('U4438/B1', 'Input Pin(AO22X1)'), ('U4437/B1', 'Input Pin(AO22X1)'), ('U4436/B1', 'Input Pin(AO22X1)'), ('U4435/B1', 'Input Pin(AO22X1)'), ('U4434/B1', 'Input Pin(AO22X1)'), ('U4433/B1', 'Input Pin(AO22X1)'), ('U4432/B1', 'Input Pin(AO22X1)'), ('U4431/B1', 'Input Pin(AO22X1)'), ('U4430/B1', 'Input Pin(AO22X1)'), ('U4429/B1', 'Input Pin(AO22X1)'), ('U4428/B1', 'Input Pin(AO22X1)'), ('U4427/B1', 'Input Pin(AO22X1)'), ('U4426/B1', 'Input Pin(AO22X1)'), ('U4425/B1', 'Input Pin(AO22X1)'), ('U4424/B1', 'Input Pin(AO22X1)'), ('U4440/B1', 'Input Pin(AO22X1)'), ('U4423/B1', 'Input Pin(AO22X1)'), ('U4422/B1', 'Input Pin(AO22X1)'), ('U4421/B1', 'Input Pin(AO22X1)'), ('U4420/B1', 'Input Pin(AO22X1)'), ('U4419/B1', 'Input Pin(AO22X1)'), ('U4418/B1', 'Input Pin(AO22X1)'), ('U4417/B1', 'Input Pin(AO22X1)'), ('U4416/B1', 'Input Pin(AO22X1)'), ('U4415/B1', 'Input Pin(AO22X1)'), ('U4414/B1', 'Input Pin(AO22X1)'), ('U4413/B1', 'Input Pin(AO22X1)'), ('U4412/B1', 'Input Pin(AO22X1)'), ('U4411/B1', 'Input Pin(AO22X1)'), ('U4410/B1', 'Input Pin(AO22X1)'), ('U4409/B1', 'Input Pin(AO22X1)'), ('U4439/B1', 'Input Pin(AO22X1)')]
U2530 :A n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U2530 :Q n1571 [('U4773/B1', 'Input Pin(AO22X1)'), ('U4772/B1', 'Input Pin(AO22X1)'), ('U4771/B1', 'Input Pin(AO22X1)'), ('U4770/B1', 'Input Pin(AO22X1)'), ('U4769/B1', 'Input Pin(AO22X1)'), ('U4768/B1', 'Input Pin(AO22X1)'), ('U4767/B1', 'Input Pin(AO22X1)'), ('U4766/B1', 'Input Pin(AO22X1)'), ('U4765/B1', 'Input Pin(AO22X1)'), ('U4764/B1', 'Input Pin(AO22X1)'), ('U4763/B1', 'Input Pin(AO22X1)'), ('U4762/B1', 'Input Pin(AO22X1)'), ('U4761/B1', 'Input Pin(AO22X1)'), ('U4760/B1', 'Input Pin(AO22X1)'), ('U4759/B1', 'Input Pin(AO22X1)'), ('U4758/B1', 'Input Pin(AO22X1)'), ('U4782/B1', 'Input Pin(AO22X1)'), ('U4781/B1', 'Input Pin(AO22X1)'), ('U4780/B1', 'Input Pin(AO22X1)'), ('U4779/B1', 'Input Pin(AO22X1)'), ('U4778/B1', 'Input Pin(AO22X1)'), ('U4777/B1', 'Input Pin(AO22X1)'), ('U4776/B1', 'Input Pin(AO22X1)'), ('U4775/B1', 'Input Pin(AO22X1)'), ('U4774/B1', 'Input Pin(AO22X1)'), ('U4756/B1', 'Input Pin(AO22X1)'), ('U4755/B1', 'Input Pin(AO22X1)'), ('U4754/B1', 'Input Pin(AO22X1)'), ('U4753/B1', 'Input Pin(AO22X1)'), ('U4752/B1', 'Input Pin(AO22X1)'), ('U4751/B1', 'Input Pin(AO22X1)'), ('U4757/B1', 'Input Pin(AO22X1)')]
U2531 :A n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U2531 :Q n1572 [('U4405/B1', 'Input Pin(AO22X1)'), ('U4404/B1', 'Input Pin(AO22X1)'), ('U4403/B1', 'Input Pin(AO22X1)'), ('U4402/B1', 'Input Pin(AO22X1)'), ('U4401/B1', 'Input Pin(AO22X1)'), ('U4400/B1', 'Input Pin(AO22X1)'), ('U4399/B1', 'Input Pin(AO22X1)'), ('U4398/B1', 'Input Pin(AO22X1)'), ('U4397/B1', 'Input Pin(AO22X1)'), ('U4396/B1', 'Input Pin(AO22X1)'), ('U4395/B1', 'Input Pin(AO22X1)'), ('U4394/B1', 'Input Pin(AO22X1)'), ('U4393/B1', 'Input Pin(AO22X1)'), ('U4392/B1', 'Input Pin(AO22X1)'), ('U4391/B1', 'Input Pin(AO22X1)'), ('U4407/B1', 'Input Pin(AO22X1)'), ('U4390/B1', 'Input Pin(AO22X1)'), ('U4389/B1', 'Input Pin(AO22X1)'), ('U4388/B1', 'Input Pin(AO22X1)'), ('U4387/B1', 'Input Pin(AO22X1)'), ('U4386/B1', 'Input Pin(AO22X1)'), ('U4385/B1', 'Input Pin(AO22X1)'), ('U4384/B1', 'Input Pin(AO22X1)'), ('U4383/B1', 'Input Pin(AO22X1)'), ('U4382/B1', 'Input Pin(AO22X1)'), ('U4381/B1', 'Input Pin(AO22X1)'), ('U4380/B1', 'Input Pin(AO22X1)'), ('U4379/B1', 'Input Pin(AO22X1)'), ('U4378/B1', 'Input Pin(AO22X1)'), ('U4377/B1', 'Input Pin(AO22X1)'), ('U4376/B1', 'Input Pin(AO22X1)'), ('U4406/B1', 'Input Pin(AO22X1)')]
U2532 :A n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U2532 :Q n1573 [('U4594/B1', 'Input Pin(AO22X1)'), ('U4593/B1', 'Input Pin(AO22X1)'), ('U4592/B1', 'Input Pin(AO22X1)'), ('U4591/B1', 'Input Pin(AO22X1)'), ('U4590/B1', 'Input Pin(AO22X1)'), ('U4589/B1', 'Input Pin(AO22X1)'), ('U4588/B1', 'Input Pin(AO22X1)'), ('U4587/B1', 'Input Pin(AO22X1)'), ('U4586/B1', 'Input Pin(AO22X1)'), ('U4585/B1', 'Input Pin(AO22X1)'), ('U4584/B1', 'Input Pin(AO22X1)'), ('U4583/B1', 'Input Pin(AO22X1)'), ('U4582/B1', 'Input Pin(AO22X1)'), ('U4581/B1', 'Input Pin(AO22X1)'), ('U4580/B1', 'Input Pin(AO22X1)'), ('U4870/B1', 'Input Pin(AO22X1)'), ('U4579/B1', 'Input Pin(AO22X1)'), ('U4578/B1', 'Input Pin(AO22X1)'), ('U4577/B1', 'Input Pin(AO22X1)'), ('U4576/B1', 'Input Pin(AO22X1)'), ('U4575/B1', 'Input Pin(AO22X1)'), ('U4574/B1', 'Input Pin(AO22X1)'), ('U4573/B1', 'Input Pin(AO22X1)'), ('U4572/B1', 'Input Pin(AO22X1)'), ('U4571/B1', 'Input Pin(AO22X1)'), ('U4570/B1', 'Input Pin(AO22X1)'), ('U4569/B1', 'Input Pin(AO22X1)'), ('U4568/B1', 'Input Pin(AO22X1)'), ('U4567/B1', 'Input Pin(AO22X1)'), ('U4566/B1', 'Input Pin(AO22X1)'), ('U4565/B1', 'Input Pin(AO22X1)'), ('U4663/B1', 'Input Pin(AO22X1)')]
U2533 :A n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U2533 :Q n1574 [('U4505/B1', 'Input Pin(AO22X1)'), ('U4504/B1', 'Input Pin(AO22X1)'), ('U4503/B1', 'Input Pin(AO22X1)'), ('U4502/B1', 'Input Pin(AO22X1)'), ('U4501/B1', 'Input Pin(AO22X1)'), ('U4500/B1', 'Input Pin(AO22X1)'), ('U4499/B1', 'Input Pin(AO22X1)'), ('U4498/B1', 'Input Pin(AO22X1)'), ('U4497/B1', 'Input Pin(AO22X1)'), ('U4496/B1', 'Input Pin(AO22X1)'), ('U4495/B1', 'Input Pin(AO22X1)'), ('U4494/B1', 'Input Pin(AO22X1)'), ('U4493/B1', 'Input Pin(AO22X1)'), ('U4492/B1', 'Input Pin(AO22X1)'), ('U4491/B1', 'Input Pin(AO22X1)'), ('U4507/B1', 'Input Pin(AO22X1)'), ('U4490/B1', 'Input Pin(AO22X1)'), ('U4489/B1', 'Input Pin(AO22X1)'), ('U4488/B1', 'Input Pin(AO22X1)'), ('U4487/B1', 'Input Pin(AO22X1)'), ('U4486/B1', 'Input Pin(AO22X1)'), ('U4485/B1', 'Input Pin(AO22X1)'), ('U4484/B1', 'Input Pin(AO22X1)'), ('U4483/B1', 'Input Pin(AO22X1)'), ('U4482/B1', 'Input Pin(AO22X1)'), ('U4481/B1', 'Input Pin(AO22X1)'), ('U4480/B1', 'Input Pin(AO22X1)'), ('U4479/B1', 'Input Pin(AO22X1)'), ('U4478/B1', 'Input Pin(AO22X1)'), ('U4477/B1', 'Input Pin(AO22X1)'), ('U4476/B1', 'Input Pin(AO22X1)'), ('U4506/B1', 'Input Pin(AO22X1)')]
U2534 :A n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U2534 :Q n1575 [('U4314/B1', 'Input Pin(AO22X1)'), ('U4313/B1', 'Input Pin(AO22X1)'), ('U4312/B1', 'Input Pin(AO22X1)'), ('U4311/B1', 'Input Pin(AO22X1)'), ('U4310/B1', 'Input Pin(AO22X1)'), ('U4309/B1', 'Input Pin(AO22X1)'), ('U4308/B1', 'Input Pin(AO22X1)'), ('U4307/B1', 'Input Pin(AO22X1)'), ('U4306/B1', 'Input Pin(AO22X1)'), ('U4305/B1', 'Input Pin(AO22X1)'), ('U4304/B1', 'Input Pin(AO22X1)'), ('U4303/B1', 'Input Pin(AO22X1)'), ('U4302/B1', 'Input Pin(AO22X1)'), ('U4301/B1', 'Input Pin(AO22X1)'), ('U4300/B1', 'Input Pin(AO22X1)'), ('U4284/B1', 'Input Pin(AO22X1)'), ('U4299/B1', 'Input Pin(AO22X1)'), ('U4298/B1', 'Input Pin(AO22X1)'), ('U4297/B1', 'Input Pin(AO22X1)'), ('U4296/B1', 'Input Pin(AO22X1)'), ('U4295/B1', 'Input Pin(AO22X1)'), ('U4294/B1', 'Input Pin(AO22X1)'), ('U4293/B1', 'Input Pin(AO22X1)'), ('U4292/B1', 'Input Pin(AO22X1)'), ('U4291/B1', 'Input Pin(AO22X1)'), ('U4290/B1', 'Input Pin(AO22X1)'), ('U4289/B1', 'Input Pin(AO22X1)'), ('U4288/B1', 'Input Pin(AO22X1)'), ('U4287/B1', 'Input Pin(AO22X1)'), ('U4286/B1', 'Input Pin(AO22X1)'), ('U4285/B1', 'Input Pin(AO22X1)'), ('U4283/B1', 'Input Pin(AO22X1)')]
U2535 :A n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U2535 :Q n1576 [('U4281/B1', 'Input Pin(AO22X1)'), ('U4280/B1', 'Input Pin(AO22X1)'), ('U4279/B1', 'Input Pin(AO22X1)'), ('U4278/B1', 'Input Pin(AO22X1)'), ('U4277/B1', 'Input Pin(AO22X1)'), ('U4276/B1', 'Input Pin(AO22X1)'), ('U4275/B1', 'Input Pin(AO22X1)'), ('U4274/B1', 'Input Pin(AO22X1)'), ('U4273/B1', 'Input Pin(AO22X1)'), ('U4272/B1', 'Input Pin(AO22X1)'), ('U4271/B1', 'Input Pin(AO22X1)'), ('U4270/B1', 'Input Pin(AO22X1)'), ('U4269/B1', 'Input Pin(AO22X1)'), ('U4268/B1', 'Input Pin(AO22X1)'), ('U4267/B1', 'Input Pin(AO22X1)'), ('U4250/B1', 'Input Pin(AO22X1)'), ('U4266/B1', 'Input Pin(AO22X1)'), ('U4265/B1', 'Input Pin(AO22X1)'), ('U4263/B1', 'Input Pin(AO22X1)'), ('U4262/B1', 'Input Pin(AO22X1)'), ('U4261/B1', 'Input Pin(AO22X1)'), ('U4260/B1', 'Input Pin(AO22X1)'), ('U4259/B1', 'Input Pin(AO22X1)'), ('U4258/B1', 'Input Pin(AO22X1)'), ('U4257/B1', 'Input Pin(AO22X1)'), ('U4256/B1', 'Input Pin(AO22X1)'), ('U4255/B1', 'Input Pin(AO22X1)'), ('U4254/B1', 'Input Pin(AO22X1)'), ('U4253/B1', 'Input Pin(AO22X1)'), ('U4252/B1', 'Input Pin(AO22X1)'), ('U4251/B1', 'Input Pin(AO22X1)'), ('U4249/B1', 'Input Pin(AO22X1)')]
U2536 :A n1771 [('U2710/Q', 'Output Pin(NOR2XL)')]
U2536 :B n1770 [('U2926/Q', 'Output Pin(INVXL)')]
U2536 :C n1769 [('U2921/Q', 'Output Pin(NOR2XL)')]
U2536 :D n1846 [('U2861/Q', 'Output Pin(AO221X1)')]
U2536 :Q n2532 [('U2627/A2', 'Input Pin(OAI211X1)'), ('U2628/A2', 'Input Pin(OAI211X1)'), ('U3753/A2', 'Input Pin(OAI211X1)'), ('U3762/A2', 'Input Pin(OAI211X1)'), ('U3770/A2', 'Input Pin(OAI211X1)'), ('U3778/A2', 'Input Pin(OAI211X1)'), ('U3785/A2', 'Input Pin(OAI211X1)'), ('U3793/A2', 'Input Pin(OAI211X1)'), ('U3801/A2', 'Input Pin(OAI211X1)'), ('U3809/A2', 'Input Pin(OAI211X1)'), ('U3817/A2', 'Input Pin(OAI211X1)'), ('U3831/A2', 'Input Pin(OAI211X1)'), ('U3839/A2', 'Input Pin(OAI211X1)'), ('U3847/A2', 'Input Pin(OAI211X1)'), ('U3850/A2', 'Input Pin(OAI211X1)'), ('U2956/A', 'Input Pin(INVXL)'), ('U3852/A2', 'Input Pin(OAI211X1)'), ('U3858/A2', 'Input Pin(OAI211X1)'), ('U3866/A2', 'Input Pin(OAI211X1)'), ('U3874/A2', 'Input Pin(OAI211X1)'), ('U3877/A2', 'Input Pin(OAI211X1)'), ('U3881/A2', 'Input Pin(OAI211X1)'), ('U3885/A2', 'Input Pin(OAI211X1)'), ('U3889/A2', 'Input Pin(OAI211X1)'), ('U3893/A2', 'Input Pin(OAI211X1)'), ('U3899/A2', 'Input Pin(OAI211X1)'), ('U3903/A2', 'Input Pin(OAI211X1)'), ('U3907/A2', 'Input Pin(OAI211X1)'), ('U3910/A2', 'Input Pin(OAI211X1)'), ('U3916/A2', 'Input Pin(OAI211X1)'), ('U3919/A2', 'Input Pin(OAI211X1)')]
U2537 :A n1997 [('U2687/Q', 'Output Pin(NOR2XL)')]
U2537 :B n1708 [('U2689/Q', 'Output Pin(NOR2XL)')]
U2537 :C n1624 [('U2693/Q', 'Output Pin(OAI221X1)')]
U2537 :Q n2819 [('U2714/A', 'Input Pin(NOR4X1)'), ('U2899/A', 'Input Pin(NOR3X3)'), ('U3250/A', 'Input Pin(INVX1)'), ('U4087/B1', 'Input Pin(AOI22X1)'), ('U4093/A', 'Input Pin(INVX1)'), ('U4130/A1', 'Input Pin(AOI22X1)'), ('U4138/A1', 'Input Pin(AOI22X1)')]
U2538 :A CONTROL_PART/allocator_unit/arb_W_X/n42 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2538 :B n1695 [('U2867/Q', 'Output Pin(NOR2XL)')]
U2538 :Q n3023 [('U2877/A1', 'Input Pin(OAI21X1)'), ('U4942/A', 'Input Pin(NAND2XL)')]
U2539 :A n3110 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2539 :B n1593 [('U2680/Q', 'Output Pin(NOR2XL)')]
U2539 :Q n1943 [('U2686/B', 'Input Pin(NOR2XL)'), ('U2695/A2', 'Input Pin(OAI21X1)'), ('U3210/A1', 'Input Pin(AOI21X1)')]
U2540 :A CONTROL_PART/allocator_unit/arb_S_X/state[2] [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2540 :B CONTROL_PART/allocator_unit/arb_S_X/state[1] [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2540 :Q n1714 [('U2803/B', 'Input Pin(NOR2XL)'), ('U2823/B1', 'Input Pin(OAI21X1)'), ('U2908/B', 'Input Pin(NOR2XL)')]
U2541 :A n1846 [('U2861/Q', 'Output Pin(AO221X1)')]
U2541 :B n1693 [('U2871/Q', 'Output Pin(INVXL)')]
U2541 :C n1692 [('U2643/Q', 'Output Pin(NOR2XL)')]
U2541 :Q n2652 [('U2507/A', 'Input Pin(INVX2)'), ('U3975/A2', 'Input Pin(OAI211X1)'), ('U4030/A2', 'Input Pin(OAI211X1)'), ('U4038/A2', 'Input Pin(OAI211X1)')]
U2542 :A1 CONTROL_PART/allocator_unit/arb_W_X/state[1] [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2542 :A2 CONTROL_PART/allocator_unit/arb_W_X/state[0] [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2542 :B1 n3101 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2542 :Q n3017 [('U2864/A2', 'Input Pin(AOI21X1)'), ('U2896/A', 'Input Pin(NAND2XL)'), ('U4939/A2', 'Input Pin(OAI21X1)')]
U2543 :A1 n1603 [('U2695/Q', 'Output Pin(OAI21X1)')]
U2543 :A2 n1946 [('U2704/Q', 'Output Pin(INVXL)')]
U2543 :B1 n3120 [('CONTROL_PART/LBDR_E/Req_N_FF_reg/QN', 'Output Pin(DFCX1)')]
U2543 :Q n1598 [('U2705/A2', 'Input Pin(OAI21X1)')]
U2544 :A n1697 [('U2670/Q', 'Output Pin(OA211X1)')]
U2544 :B n1975 [('U2672/Q', 'Output Pin(NOR2XL)')]
U2544 :C n1810 [('U2668/Q', 'Output Pin(INVXL)')]
U2544 :Q n1706 [('U2679/C', 'Input Pin(NAND4X1)'), ('U2893/B', 'Input Pin(NAND2XL)')]
U2545 :A1 n3038 [('U2850/Q', 'Output Pin(OAI21X1)')]
U2545 :A2 n3039 [('U3235/Q', 'Output Pin(INVXL)')]
U2545 :A3 n3043 [('U2658/Q', 'Output Pin(AOI32X1)')]
U2545 :B1 n1990 [('U3237/Q', 'Output Pin(NAND2XL)')]
U2545 :Q n1992 [('U3238/B1', 'Input Pin(AOI211X1)')]
U2546 :A1 n1762 [('U2948/Q', 'Output Pin(INVXL)')]
U2546 :A2 n3034 [('U2705/Q', 'Output Pin(OAI21X1)')]
U2546 :A3 n1981 [('U2806/Q', 'Output Pin(OAI21X1)')]
U2546 :B1 n3031 [('U2667/Q', 'Output Pin(NOR2XL)')]
U2546 :Q n1768 [('U2955/A2', 'Input Pin(OAI21X1)')]
U2547 :A1 CONTROL_PART/LBDR_E/ReConf_FF_out [('CONTROL_PART/LBDR_E/ReConf_FF_out_reg/Q', 'Output Pin(DFCX1)')]
U2547 :A2 Reconfig [('Reconfig', 'Input Port')]
U2547 :B1 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U2547 :Q CONTROL_PART/LBDR_E/n54 [('CONTROL_PART/LBDR_E/ReConf_FF_out_reg/D', 'Input Pin(DFCX1)')]
U2548 :A1 CONTROL_PART/LBDR_N/ReConf_FF_out [('CONTROL_PART/LBDR_N/ReConf_FF_out_reg/Q', 'Output Pin(DFCX1)')]
U2548 :A2 Reconfig [('Reconfig', 'Input Port')]
U2548 :B1 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U2548 :Q CONTROL_PART/LBDR_N/n53 [('CONTROL_PART/LBDR_N/ReConf_FF_out_reg/D', 'Input Pin(DFCX1)')]
U2549 :A n1654 [('U2796/Q', 'Output Pin(AOI22X1)')]
U2549 :B n1653 [('U2797/Q', 'Output Pin(AOI22X1)')]
U2549 :Q n2938 [('U2589/A2', 'Input Pin(AOI22X1)'), ('U2600/A2', 'Input Pin(AOI22X1)'), ('U2798/C1', 'Input Pin(OAI211X1)'), ('U2837/B', 'Input Pin(NOR2XL)'), ('U3114/A1', 'Input Pin(OAI31X1)'), ('U3615/B2', 'Input Pin(AOI22X1)'), ('U4136/B', 'Input Pin(NAND2XL)'), ('U4676/A3', 'Input Pin(OAI31X1)'), ('U4677/A2', 'Input Pin(AOI211X1)')]
U2550 :A n1801 [('U3011/Q', 'Output Pin(AOI22X1)')]
U2550 :B n1800 [('U3012/Q', 'Output Pin(AOI22X1)')]
U2550 :Q n2800 [('U3036/A2', 'Input Pin(OAI31X1)'), ('U3038/A', 'Input Pin(INVXL)'), ('U3039/A1', 'Input Pin(OAI32X1)'), ('U3043/A1', 'Input Pin(OAI32X1)'), ('U3623/B', 'Input Pin(NAND2XL)'), ('U3857/B2', 'Input Pin(AOI22X1)'), ('U3926/B2', 'Input Pin(AOI22X1)'), ('U4028/B2', 'Input Pin(AOI22X1)'), ('U4130/B2', 'Input Pin(AOI22X1)')]
U2551 :A n2932 [('U3053/Q', 'Output Pin(NOR2XL)')]
U2551 :Q n3002 [('U2547/B1', 'Input Pin(OA21X1)'), ('U2612/A2', 'Input Pin(OAI21X1)'), ('U3054/A', 'Input Pin(NAND2XL)'), ('U3055/A2', 'Input Pin(OAI21X1)'), ('U3057/A', 'Input Pin(NAND2XL)'), ('U4669/B1', 'Input Pin(AO22X1)'), ('U4670/B1', 'Input Pin(AO22X1)'), ('U4671/B1', 'Input Pin(AO22X1)'), ('U4672/B1', 'Input Pin(AO22X1)')]
U2552 :A n1829 [('U3033/Q', 'Output Pin(NOR4X1)')]
U2552 :B CONTROL_PART/LBDR_N/ReConf_FF_out [('CONTROL_PART/LBDR_N/ReConf_FF_out_reg/Q', 'Output Pin(DFCX1)')]
U2552 :Q n3001 [('U2548/B1', 'Input Pin(OA21X1)'), ('U3048/A', 'Input Pin(NAND2XL)'), ('U3049/A2', 'Input Pin(OAI21X1)'), ('U3051/A', 'Input Pin(NAND2XL)'), ('U3052/A2', 'Input Pin(OAI21X1)'), ('U4664/A', 'Input Pin(INVXL)'), ('U4665/B1', 'Input Pin(AO22X1)'), ('U4666/B1', 'Input Pin(AO22X1)'), ('U4667/B1', 'Input Pin(AO22X1)'), ('U4668/B1', 'Input Pin(AO22X1)')]
U2553 :A1 n1759 [('U2847/Q', 'Output Pin(NAND2XL)')]
U2553 :A2 n1733 [('U2886/Q', 'Output Pin(NAND2XL)')]
U2553 :B1 n1732 [('U2885/Q', 'Output Pin(INVXL)')]
U2553 :Q n1734 [('U2923/B', 'Input Pin(NAND2XL)')]
U2554 :A n2715 [('U3070/Q', 'Output Pin(AOI21X1)')]
U2554 :B n2987 [('U2576/Q', 'Output Pin(NOR4X1)')]
U2554 :C n2717 [('U3073/Q', 'Output Pin(NAND2XL)')]
U2554 :D n2723 [('U3077/Q', 'Output Pin(NAND2XL)')]
U2554 :Q n1869 [('U2512/A', 'Input Pin(NAND2X1)'), ('U3089/A', 'Input Pin(NOR2XL)')]
U2555 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2555 :A2 FIFO_E/FIFO_MEM_2[15] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U2555 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2555 :B2 FIFO_E/FIFO_MEM_1[15] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U2555 :Q n1609 [('U2564/B1', 'Input Pin(OAI21X1)')]
U2556 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2556 :A2 FIFO_E/FIFO_MEM_2[16] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U2556 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2556 :B2 FIFO_E/FIFO_MEM_1[16] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U2556 :Q n1607 [('U2725/B1', 'Input Pin(OAI21X1)')]
U2557 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2557 :A2 FIFO_E/FIFO_MEM_2[29] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U2557 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2557 :B2 FIFO_E/FIFO_MEM_1[29] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U2557 :Q n1616 [('U2737/B1', 'Input Pin(OAI21X1)')]
U2558 :A n1776 [('U2709/Q', 'Output Pin(NOR2XL)')]
U2558 :B n1897 [('U2881/Q', 'Output Pin(INVXL)')]
U2558 :C n1775 [('U2923/Q', 'Output Pin(NAND2XL)')]
U2558 :Q n1777 [('U2964/C1', 'Input Pin(OAI211X1)')]
U2559 :A1 n3050 [('U2998/Q', 'Output Pin(INVXL)')]
U2559 :A2 n3049 [('U2818/Q', 'Output Pin(AOI221X1)')]
U2559 :B1 n3048 [('U2510/Q', 'Output Pin(AOI31X1)')]
U2559 :Q n3054 [('U4952/A1', 'Input Pin(OAI211X1)')]
U2560 :A1 n1938 [('U2656/Q', 'Output Pin(NOR2XL)')]
U2560 :A2 n1588 [('U2664/Q', 'Output Pin(INVXL)')]
U2560 :B1 n3007 [('U2665/Q', 'Output Pin(NOR2XL)')]
U2560 :B2 n1588 [('U2664/Q', 'Output Pin(INVXL)')]
U2560 :C1 n3010 [('U2666/Q', 'Output Pin(NOR2XL)')]
U2560 :Q n1980 [('U2667/A', 'Input Pin(NOR2XL)'), ('U2950/A', 'Input Pin(NAND2XL)'), ('U3231/A1', 'Input Pin(AOI22X1)')]
U2561 :A1 n3069 [('CONTROL_PART/LBDR_L/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2561 :A2 n1962 [('U2846/Q', 'Output Pin(NAND2XL)')]
U2561 :B1 n1961 [('U2844/Q', 'Output Pin(NAND2XL)')]
U2561 :Q n1963 [('U3220/B1', 'Input Pin(AOI21X1)')]
U2562 :A n2579 [('U3142/Q', 'Output Pin(INVXL)')]
U2562 :B n2582 [('U3145/Q', 'Output Pin(NAND2XL)')]
U2562 :C n1897 [('U2881/Q', 'Output Pin(INVXL)')]
U2562 :D n1896 [('U3149/Q', 'Output Pin(INVXL)')]
U2562 :Q n1904 [('U3150/A', 'Input Pin(INVXL)'), ('U3162/B', 'Input Pin(NOR2XL)')]
U2563 :A1 n1632 [('U2736/Q', 'Output Pin(NOR2XL)')]
U2563 :A2 n3129 [('CONTROL_PART/LBDR_E/Rxy_reg[1]/QN', 'Output Pin(DFCPX1)')]
U2563 :B1 n1629 [('U2748/Q', 'Output Pin(NAND4X1)')]
U2563 :C1 n1628 [('U2729/Q', 'Output Pin(NAND2XL)')]
U2563 :Q n1630 [('U2573/B1', 'Input Pin(OAI21X1)')]
U2564 :A1 n1617 [('U2722/Q', 'Output Pin(INVXL)')]
U2564 :A2 n3090 [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15]/QN', 'Output Pin(DFCX1)')]
U2564 :B1 n1609 [('U2555/Q', 'Output Pin(AOI22X1)')]
U2564 :Q n1610 [('U2728/B1', 'Input Pin(AOI21X1)')]
U2565 :A1 n3088 [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[14]/QN', 'Output Pin(DFCX1)')]
U2565 :A2 n1613 [('U2718/Q', 'Output Pin(INVXL)')]
U2565 :B1 n1612 [('U2730/Q', 'Output Pin(AOI22X1)')]
U2565 :C1 n1611 [('U2732/Q', 'Output Pin(NAND2XL)')]
U2565 :Q n2643 [('U2736/A', 'Input Pin(NOR2XL)'), ('U2754/A', 'Input Pin(INVXL)'), ('U3933/B', 'Input Pin(NAND2XL)'), ('U4034/B', 'Input Pin(NAND2XL)')]
U2566 :A n1771 [('U2710/Q', 'Output Pin(NOR2XL)')]
U2566 :B n1604 [('U2713/Q', 'Output Pin(NOR3X1)')]
U2566 :C n1624 [('U2693/Q', 'Output Pin(OAI221X1)')]
U2566 :Q n2464 [('U2508/A', 'Input Pin(CLKINVX2)'), ('U3851/A1', 'Input Pin(OA22X1)'), ('U3853/A1', 'Input Pin(OA22X1)')]
U2567 :A1 n1989 [('U2699/Q', 'Output Pin(NOR2XL)')]
U2567 :A2 n1988 [('U2698/Q', 'Output Pin(NAND2XL)')]
U2567 :B1 n1985 [('U3232/Q', 'Output Pin(INVXL)')]
U2567 :B2 n3043 [('U2658/Q', 'Output Pin(AOI32X1)')]
U2567 :Q n1986 [('U3234/A2', 'Input Pin(OAI31X1)')]
U2568 :A1 n1969 [('U2939/Q', 'Output Pin(INVXL)')]
U2568 :A2 n1756 [('U2940/Q', 'Output Pin(NAND2XL)')]
U2568 :B1 n1976 [('U2878/Q', 'Output Pin(INVXL)')]
U2568 :C1 n1975 [('U2672/Q', 'Output Pin(NOR2XL)')]
U2568 :Q n1755 [('U2943/A2', 'Input Pin(OAI22X1)')]
U2569 :A1 n3108 [('CONTROL_PART/LBDR_L/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2569 :A2 n1728 [('U2915/Q', 'Output Pin(OAI21X1)')]
U2569 :B1 n1727 [('U2916/Q', 'Output Pin(OAI22X1)')]
U2569 :Q n1730 [('U2918/A2', 'Input Pin(OAI22X1)')]
U2570 :A1 n3012 [('U4933/Q', 'Output Pin(OAI22X1)')]
U2570 :A2 n3011 [('U4934/Q', 'Output Pin(NAND2XL)')]
U2570 :B1 n3010 [('U2666/Q', 'Output Pin(NOR2XL)')]
U2570 :C1 n3009 [('U4935/Q', 'Output Pin(NOR2XL)')]
U2570 :Q n3014 [('U4936/A', 'Input Pin(NAND2XL)')]
U2571 :A n2934 [('U2795/Q', 'Output Pin(NOR4X1)')]
U2571 :B n2935 [('U2836/Q', 'Output Pin(NAND2XL)')]
U2571 :C n2808 [('U2770/Q', 'Output Pin(NAND2XL)')]
U2571 :Q n1876 [('U3114/A3', 'Input Pin(OAI31X1)')]
U2572 :A n2715 [('U3070/Q', 'Output Pin(AOI21X1)')]
U2572 :B n2528 [('U3074/Q', 'Output Pin(INVXL)')]
U2572 :C n1846 [('U2861/Q', 'Output Pin(AO221X1)')]
U2572 :D n2723 [('U3077/Q', 'Output Pin(NAND2XL)')]
U2572 :Q n1867 [('U2611/A3', 'Input Pin(OAI31X1)'), ('U3088/A', 'Input Pin(INVXL)'), ('U3091/A2', 'Input Pin(OAI31X1)'), ('U3102/A2', 'Input Pin(OAI31X1)'), ('U3105/A3', 'Input Pin(OAI31X1)')]
U2573 :A1 n2816 [('U2754/Q', 'Output Pin(INVXL)')]
U2573 :A2 CONTROL_PART/LBDR_E/Rxy[0] [('CONTROL_PART/LBDR_E/Rxy_reg[0]/Q', 'Output Pin(DFCPX1)')]
U2573 :B1 n1630 [('U2563/Q', 'Output Pin(AOI211X1)')]
U2573 :Q n1631 [('U2757/B1', 'Input Pin(OAI21X1)')]
U2574 :A n1810 [('U2668/Q', 'Output Pin(INVXL)')]
U2574 :B n2722 [('U3015/Q', 'Output Pin(NAND2XL)')]
U2574 :C n2118 [('U3019/Q', 'Output Pin(AOI21X1)')]
U2574 :D n1809 [('U3023/Q', 'Output Pin(INVXL)')]
U2574 :Q n1827 [('U2613/A2', 'Input Pin(OAI31X1)'), ('U3024/A', 'Input Pin(INVXL)'), ('U3041/A2', 'Input Pin(OAI31X1)'), ('U3047/A2', 'Input Pin(OAI31X1)')]
U2575 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U2575 :B n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U2575 :C n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U2575 :D n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U2575 :Q n3000 [('U2965/A', 'Input Pin(INVXL)'), ('U3161/B', 'Input Pin(NOR4X1)'), ('U4921/A1', 'Input Pin(AOI22X1)'), ('U4922/A1', 'Input Pin(AOI22X1)'), ('U4923/A1', 'Input Pin(AOI22X1)'), ('U4928/A1', 'Input Pin(AOI22X1)')]
U2576 :A n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U2576 :B n2371 [('U2880/Q', 'Output Pin(INVXL)')]
U2576 :C n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U2576 :D n2520 [('U2956/Q', 'Output Pin(INVXL)')]
U2576 :Q n2987 [('U2554/B', 'Input Pin(NOR4X1)'), ('U2957/A', 'Input Pin(INVXL)'), ('U4904/A1', 'Input Pin(AOI22X1)'), ('U4905/A1', 'Input Pin(AOI22X1)'), ('U4906/A1', 'Input Pin(AOI22X1)'), ('U4907/A1', 'Input Pin(AOI22X1)')]
U2577 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U2577 :A2 n2704 [('U3255/Q', 'Output Pin(INVXL)')]
U2577 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U2577 :B2 n2703 [('U3258/Q', 'Output Pin(NAND2XL)')]
U2577 :Q n2014 [('U2617/B1', 'Input Pin(OAI211X1)')]
U2578 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U2578 :A2 n2856 [('U4058/Q', 'Output Pin(INVXL)')]
U2578 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U2578 :B2 n2855 [('U3529/Q', 'Output Pin(NAND2XL)')]
U2578 :Q n2859 [('U4157/B1', 'Input Pin(OAI211X1)')]
U2579 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U2579 :A2 n2807 [('U3618/Q', 'Output Pin(INVXL)')]
U2579 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U2579 :B2 n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U2579 :Q n2810 [('U4134/B1', 'Input Pin(OAI211X1)')]
U2580 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U2580 :A2 n2771 [('U4009/Q', 'Output Pin(INVXL)')]
U2580 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U2580 :B2 n2770 [('U3288/Q', 'Output Pin(NAND2XL)')]
U2580 :Q n2774 [('U4118/B1', 'Input Pin(OAI211X1)')]
U2581 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U2581 :A2 n2723 [('U3077/Q', 'Output Pin(NAND2XL)')]
U2581 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U2581 :B2 n2722 [('U3015/Q', 'Output Pin(NAND2XL)')]
U2581 :Q n2726 [('U4095/B1', 'Input Pin(OAI211X1)')]
U2582 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U2582 :A2 n2880 [('U4074/Q', 'Output Pin(INVXL)')]
U2582 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U2582 :B2 n2879 [('U3465/Q', 'Output Pin(NAND2XL)')]
U2582 :Q n2692 [('U4076/B1', 'Input Pin(OAI211X1)')]
U2583 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U2583 :A2 n2837 [('U4047/Q', 'Output Pin(INVXL)')]
U2583 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U2583 :B2 n2836 [('U3577/Q', 'Output Pin(NAND2XL)')]
U2583 :Q n2664 [('U4049/B1', 'Input Pin(OAI211X1)')]
U2584 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U2584 :A2 n2795 [('U4025/Q', 'Output Pin(INVXL)')]
U2584 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U2584 :B2 n2794 [('U3638/Q', 'Output Pin(NAND2XL)')]
U2584 :Q n2635 [('U4027/B1', 'Input Pin(OAI211X1)')]
U2585 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U2585 :A2 n2747 [('U3994/Q', 'Output Pin(INVXL)')]
U2585 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U2585 :B2 n2746 [('U3352/Q', 'Output Pin(NAND2XL)')]
U2585 :Q n2603 [('U3996/B1', 'Input Pin(OAI211X1)')]
U2586 :A1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U2586 :A2 n2711 [('U3410/Q', 'Output Pin(INVXL)')]
U2586 :B1 n2648 [('U2702/Q', 'Output Pin(OA211X1)')]
U2586 :B2 n2710 [('U2746/Q', 'Output Pin(NAND2XL)')]
U2586 :Q n2581 [('U3975/B1', 'Input Pin(OAI211X1)')]
U2587 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2587 :A2 n2875 [('U3477/Q', 'Output Pin(NAND2XL)')]
U2587 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U2587 :B2 n2873 [('U3481/Q', 'Output Pin(NAND2XL)')]
U2587 :Q n2566 [('U3961/B1', 'Input Pin(OAI211X1)')]
U2588 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2588 :A2 n2844 [('U3557/Q', 'Output Pin(NAND2XL)')]
U2588 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U2588 :B2 n2842 [('U3561/Q', 'Output Pin(NAND2XL)')]
U2588 :Q n2556 [('U3947/B1', 'Input Pin(OAI211X1)')]
U2589 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2589 :A2 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U2589 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U2589 :B2 n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U2589 :Q n2543 [('U3934/B1', 'Input Pin(OAI211X1)')]
U2590 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2590 :A2 n2778 [('U3269/Q', 'Output Pin(NAND2XL)')]
U2590 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U2590 :B2 n2776 [('U3272/Q', 'Output Pin(NAND2XL)')]
U2590 :Q n2025 [('U3277/B1', 'Input Pin(OAI211X1)')]
U2591 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2591 :A2 n2748 [('U3349/Q', 'Output Pin(NAND2XL)')]
U2591 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U2591 :B2 n2746 [('U3352/Q', 'Output Pin(NAND2XL)')]
U2591 :Q n2080 [('U3357/B1', 'Input Pin(OAI211X1)')]
U2592 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2592 :A2 n2718 [('U2794/Q', 'Output Pin(NAND2XL)')]
U2592 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U2592 :B2 n2716 [('U3022/Q', 'Output Pin(NAND2XL)')]
U2592 :Q n2117 [('U3409/B1', 'Input Pin(OAI211X1)')]
U2593 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U2593 :A2 n2690 [('U3459/Q', 'Output Pin(NAND2XL)')]
U2593 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U2593 :B2 n2882 [('U3462/Q', 'Output Pin(NAND2XL)')]
U2593 :Q n2158 [('U3467/B1', 'Input Pin(OAI211X1)')]
U2594 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U2594 :A2 n2662 [('U3570/Q', 'Output Pin(NAND2XL)')]
U2594 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U2594 :B2 n2838 [('U3574/Q', 'Output Pin(NAND2XL)')]
U2594 :Q n2235 [('U3579/B1', 'Input Pin(OAI211X1)')]
U2595 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U2595 :A2 n2636 [('U3622/Q', 'Output Pin(INVXL)')]
U2595 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U2595 :B2 n2802 [('U2774/Q', 'Output Pin(NAND2XL)')]
U2595 :Q n2268 [('U3624/B1', 'Input Pin(OAI211X1)')]
U2596 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U2596 :A2 n2609 [('U3324/Q', 'Output Pin(NAND2XL)')]
U2596 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U2596 :B2 n2760 [('U3317/Q', 'Output Pin(NAND2XL)')]
U2596 :Q n2334 [('U3699/B1', 'Input Pin(OAI211X1)')]
U2597 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U2597 :A2 n2582 [('U3145/Q', 'Output Pin(NAND2XL)')]
U2597 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U2597 :B2 n2718 [('U2794/Q', 'Output Pin(NAND2XL)')]
U2597 :Q n2376 [('U3745/B1', 'Input Pin(OAI211X1)')]
U2598 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U2598 :A2 n2875 [('U3477/Q', 'Output Pin(NAND2XL)')]
U2598 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U2598 :B2 n2873 [('U3481/Q', 'Output Pin(NAND2XL)')]
U2598 :Q n2407 [('U3785/C1', 'Input Pin(OAI211X1)')]
U2599 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U2599 :A2 n2844 [('U3557/Q', 'Output Pin(NAND2XL)')]
U2599 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U2599 :B2 n2842 [('U3561/Q', 'Output Pin(NAND2XL)')]
U2599 :Q n2437 [('U2627/C1', 'Input Pin(OAI211X1)')]
U2600 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U2600 :A2 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U2600 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U2600 :B2 n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U2600 :Q n2460 [('U3852/C1', 'Input Pin(OAI211X1)')]
U2601 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U2601 :A2 n2784 [('U3666/Q', 'Output Pin(NAND2XL)')]
U2601 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U2601 :B2 n2782 [('U3670/Q', 'Output Pin(NAND2XL)')]
U2601 :Q n2487 [('U3877/C1', 'Input Pin(OAI211X1)')]
U2602 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U2602 :A2 n2754 [('U3333/Q', 'Output Pin(NAND2XL)')]
U2602 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U2602 :B2 n2752 [('U3336/Q', 'Output Pin(NAND2XL)')]
U2602 :Q n2503 [('U2628/C1', 'Input Pin(OAI211X1)')]
U2603 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U2603 :A2 n2515 [('U3908/Q', 'Output Pin(INVXL)')]
U2603 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U2603 :B2 n2589 [('U3403/Q', 'Output Pin(NAND2XL)')]
U2603 :Q n2517 [('U3910/B1', 'Input Pin(OAI211X1)')]
U2604 :A1 n1984 [('U3229/Q', 'Output Pin(AOI21X1)')]
U2604 :A2 n1983 [('U2947/Q', 'Output Pin(NAND2XL)')]
U2604 :B1 n1982 [('U3231/Q', 'Output Pin(AOI22X1)')]
U2604 :B2 n1981 [('U2806/Q', 'Output Pin(OAI21X1)')]
U2604 :Q CONTROL_PART/allocator_unit/arb_X_W/state_in[2] [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[2]/D', 'Input Pin(DFCX1)')]
U2605 :A1 CONTROL_PART/allocator_unit/arb_E_X/n34 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2605 :A2 n1953 [('U2684/Q', 'Output Pin(INVXL)')]
U2605 :A3 n1952 [('U2703/Q', 'Output Pin(NAND2XL)')]
U2605 :B1 n3034 [('U2705/Q', 'Output Pin(OAI21X1)')]
U2605 :Q CONTROL_PART/allocator_unit/arb_E_X/n44 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[1]/D', 'Input Pin(DFCX1)')]
U2606 :A1 valid_out_S [('U2873/Q', 'Output Pin(NAND2XL)')]
U2606 :A2 n2943 [('U3182/Q', 'Output Pin(AND2X1)')]
U2606 :A3 n1928 [('U3183/Q', 'Output Pin(NOR2XL)')]
U2606 :B1 n1927 [('U3184/Q', 'Output Pin(OAI21X1)')]
U2606 :C1 n2945 [('U3185/Q', 'Output Pin(NAND2XL)')]
U2606 :Q CONTROL_PART/allocator_unit/credit_counter_S_in[0] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0]/D', 'Input Pin(DFPX1)')]
U2607 :A1 n1924 [('U3050/Q', 'Output Pin(INVXL)')]
U2607 :A2 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U2607 :B1 n1923 [('U3179/Q', 'Output Pin(NAND2XL)')]
U2607 :Q CONTROL_PART/LBDR_L/n29 [('CONTROL_PART/LBDR_L/Rxy_reg[3]/D', 'Input Pin(DFCPX1)')]
U2608 :A1 n1909 [('U3137/Q', 'Output Pin(NAND2XL)')]
U2608 :A2 n1916 [('U3150/Q', 'Output Pin(INVXL)')]
U2608 :A3 n1906 [('U3160/Q', 'Output Pin(OAI22X1)')]
U2608 :B1 n1905 [('U3163/Q', 'Output Pin(NAND2XL)')]
U2608 :Q CONTROL_PART/LBDR_L/n58 [('CONTROL_PART/LBDR_L/Req_N_FF_reg/D', 'Input Pin(DFCX1)')]
U2609 :A1 n1921 [('U3056/Q', 'Output Pin(INVXL)')]
U2609 :A2 n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U2609 :B1 n1877 [('U3115/Q', 'Output Pin(NAND2XL)')]
U2609 :Q CONTROL_PART/LBDR_S/n28 [('CONTROL_PART/LBDR_S/Rxy_reg[1]/D', 'Input Pin(DFCPX1)')]
U2610 :A1 n1924 [('U3050/Q', 'Output Pin(INVXL)')]
U2610 :A2 n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U2610 :B1 n1874 [('U3112/Q', 'Output Pin(NAND2XL)')]
U2610 :Q CONTROL_PART/LBDR_W/n29 [('CONTROL_PART/LBDR_W/Rxy_reg[3]/D', 'Input Pin(DFCPX1)')]
U2611 :A1 n1861 [('U3098/Q', 'Output Pin(AOI221X1)')]
U2611 :A2 n1860 [('U3086/Q', 'Output Pin(NAND2XL)')]
U2611 :A3 n1867 [('U2572/Q', 'Output Pin(NAND4X1)')]
U2611 :B1 n1859 [('U3099/Q', 'Output Pin(NAND2XL)')]
U2611 :Q CONTROL_PART/LBDR_W/n52 [('CONTROL_PART/LBDR_W/Req_N_FF_reg/D', 'Input Pin(DFCX1)')]
U2612 :A1 n1921 [('U3056/Q', 'Output Pin(INVXL)')]
U2612 :A2 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U2612 :B1 n1834 [('U3057/Q', 'Output Pin(NAND2XL)')]
U2612 :Q CONTROL_PART/LBDR_E/n28 [('CONTROL_PART/LBDR_E/Rxy_reg[1]/D', 'Input Pin(DFCPX1)')]
U2613 :A1 n1823 [('U3042/Q', 'Output Pin(OR2X1)')]
U2613 :A2 n1827 [('U2574/Q', 'Output Pin(NAND4X1)')]
U2613 :A3 n1821 [('U3043/Q', 'Output Pin(OAI32X1)')]
U2613 :B1 n1820 [('U3044/Q', 'Output Pin(NAND2XL)')]
U2613 :Q CONTROL_PART/LBDR_N/n51 [('CONTROL_PART/LBDR_N/Req_W_FF_reg/D', 'Input Pin(DFCX1)')]
U2614 :A1 n1790 [('U2640/Q', 'Output Pin(INVXL)')]
U2614 :A2 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U2614 :B1 n1784 [('U2983/Q', 'Output Pin(NAND2XL)')]
U2614 :Q FIFO_E/FIFO_MEM_2_enabled[29] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[29]/D', 'Input Pin(DFCX1)')]
U2615 :A1 n2979 [('U2976/Q', 'Output Pin(INVXL)')]
U2615 :A2 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U2615 :B1 n1781 [('U2978/Q', 'Output Pin(NAND2XL)')]
U2615 :Q FIFO_E/FIFO_MEM_2_enabled[14] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14]/D', 'Input Pin(DFCX1)')]
U2616 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U2616 :A2 n1794 [('U2639/Q', 'Output Pin(INVXL)')]
U2616 :B1 n3089 [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16]/QN', 'Output Pin(DFCX1)')]
U2616 :B2 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U2616 :Q FIFO_E/FIFO_MEM_4_enabled[16] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16]/D', 'Input Pin(DFCX1)')]
U2617 :A1 n2709 [('U3249/Q', 'Output Pin(AOI21X1)')]
U2617 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U2617 :B1 n2014 [('U2577/Q', 'Output Pin(AOI22X1)')]
U2617 :C1 n2013 [('U3262/Q', 'Output Pin(NAND2XL)')]
U2617 :Q TX_L[0] [('TX_L[0]', 'Output Port')]
U2618 :A1 n2891 [('U3766/Q', 'Output Pin(AOI21X1)')]
U2618 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U2618 :B1 n2890 [('U4170/Q', 'Output Pin(AOI22X1)')]
U2618 :C1 n2889 [('U4171/Q', 'Output Pin(NAND2XL)')]
U2618 :Q TX_L[2] [('TX_L[2]', 'Output Port')]
U2619 :A1 n2799 [('U3862/Q', 'Output Pin(AOI21X1)')]
U2619 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U2619 :B1 n2798 [('U4128/Q', 'Output Pin(AOI22X1)')]
U2619 :C1 n2797 [('U4129/Q', 'Output Pin(NAND2XL)')]
U2619 :Q TX_L[17] [('TX_L[17]', 'Output Port')]
U2620 :A1 n2709 [('U3249/Q', 'Output Pin(AOI21X1)')]
U2620 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U2620 :B1 n2707 [('U4085/Q', 'Output Pin(AOI22X1)')]
U2620 :C1 n2706 [('U4086/Q', 'Output Pin(NAND2XL)')]
U2620 :Q TX_S[0] [('TX_S[0]', 'Output Port')]
U2621 :A1 n2642 [('U3136/Q', 'Output Pin(AOI21X1)')]
U2621 :A2 n2646 [('U2857/Q', 'Output Pin(AO211X1)')]
U2621 :B1 n2641 [('U4031/Q', 'Output Pin(AOI22X1)')]
U2621 :C1 n2640 [('U4032/Q', 'Output Pin(NAND2XL)')]
U2621 :Q TX_S[15] [('TX_S[15]', 'Output Port')]
U2622 :A1 n2721 [('U2743/Q', 'Output Pin(INVXL)')]
U2622 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U2622 :B1 n2584 [('U3976/Q', 'Output Pin(AOI22X1)')]
U2622 :C1 n2583 [('U3977/Q', 'Output Pin(NAND2XL)')]
U2622 :Q TX_S[30] [('TX_S[30]', 'Output Port')]
U2623 :A1 n2548 [('U3158/Q', 'Output Pin(AOI21X1)')]
U2623 :A2 n2547 [('U2962/Q', 'Output Pin(INVXL)')]
U2623 :B1 n2546 [('U3935/Q', 'Output Pin(AOI22X1)')]
U2623 :C1 n2545 [('U3936/Q', 'Output Pin(NAND2XL)')]
U2623 :Q TX_W[13] [('TX_W[13]', 'Output Port')]
U2624 :A1 n2733 [('U3393/Q', 'Output Pin(AOI21X1)')]
U2624 :A2 n2578 [('U3282/Q', 'Output Pin(INVX1)')]
U2624 :B1 n2113 [('U3400/Q', 'Output Pin(AOI22X1)')]
U2624 :C1 n2112 [('U3404/Q', 'Output Pin(NAND2XL)')]
U2624 :Q TX_W[28] [('TX_W[28]', 'Output Port')]
U2625 :A1 n2657 [('U3583/Q', 'Output Pin(AOI21X1)')]
U2625 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U2625 :B1 n2246 [('U3590/Q', 'Output Pin(AOI22X1)')]
U2625 :C1 n2245 [('U3594/Q', 'Output Pin(NAND2XL)')]
U2625 :Q TX_E[11] [('TX_E[11]', 'Output Port')]
U2626 :A1 n2596 [('U3717/Q', 'Output Pin(AOI21X1)')]
U2626 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U2626 :B1 n2349 [('U3718/Q', 'Output Pin(AOI22X1)')]
U2626 :C1 n2348 [('U3719/Q', 'Output Pin(NAND2XL)')]
U2626 :Q TX_E[26] [('TX_E[26]', 'Output Port')]
U2627 :A1 n2665 [('U3551/Q', 'Output Pin(AOI21X1)')]
U2627 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U2627 :B1 n2438 [('U3823/Q', 'Output Pin(AOI22X1)')]
U2627 :C1 n2437 [('U2599/Q', 'Output Pin(AOI22X1)')]
U2627 :Q TX_N[9] [('TX_N[9]', 'Output Port')]
U2628 :A1 n2604 [('U3703/Q', 'Output Pin(AOI21X1)')]
U2628 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U2628 :B1 n2504 [('U3895/Q', 'Output Pin(AOI22X1)')]
U2628 :C1 n2503 [('U2602/Q', 'Output Pin(AOI22X1)')]
U2628 :Q TX_N[24] [('TX_N[24]', 'Output Port')]
U2629 :A1 n3063 [('FIFO_E/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2629 :A2 FIFO_E/write_pointer[1] [('FIFO_E/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2629 :B1 n3071 [('FIFO_E/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2629 :B2 FIFO_E/write_pointer[0] [('FIFO_E/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2629 :Q n1577 [('U2630/C1', 'Input Pin(OAI221X1)')]
U2630 :A1 n3063 [('FIFO_E/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2630 :A2 FIFO_E/write_pointer[1] [('FIFO_E/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2630 :B1 n3071 [('FIFO_E/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2630 :B2 FIFO_E/write_pointer[0] [('FIFO_E/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2630 :C1 n1577 [('U2629/Q', 'Output Pin(AOI22X1)')]
U2630 :Q n1578 [('U2631/C1', 'Input Pin(AOI221X1)')]
U2631 :A1 FIFO_E/read_pointer[0] [('FIFO_E/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2631 :A2 n3067 [('FIFO_E/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2631 :B1 n3093 [('FIFO_E/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2631 :B2 FIFO_E/write_pointer[3] [('FIFO_E/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2631 :C1 n1578 [('U2630/Q', 'Output Pin(OAI221X1)')]
U2631 :Q n1579 [('U2632/C1', 'Input Pin(OAI221X1)')]
U2632 :A1 FIFO_E/read_pointer[3] [('FIFO_E/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2632 :A2 n3095 [('FIFO_E/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2632 :B1 n3075 [('FIFO_E/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2632 :B2 FIFO_E/write_pointer[2] [('FIFO_E/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2632 :C1 n1579 [('U2631/Q', 'Output Pin(AOI221X1)')]
U2632 :Q n1580 [('U2633/B', 'Input Pin(NAND2XL)')]
U2633 :A valid_in_E [('valid_in_E', 'Input Port')]
U2633 :B n1580 [('U2632/Q', 'Output Pin(OAI221X1)')]
U2633 :Q n2984 [('U2634/B', 'Input Pin(NOR2XL)'), ('U2971/B', 'Input Pin(NOR2XL)'), ('U4894/A2', 'Input Pin(AOI21X1)'), ('U4898/A2', 'Input Pin(AOI21X1)'), ('U4899/A', 'Input Pin(INVXL)'), ('U4900/B2', 'Input Pin(AOI22X1)'), ('U4902/B2', 'Input Pin(AOI22X1)')]
U2634 :A FIFO_E/write_pointer[0] [('FIFO_E/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2634 :B n2984 [('U2633/Q', 'Output Pin(NAND2XL)')]
U2634 :Q n2981 [('U2635/A', 'Input Pin(NAND2XL)'), ('U4894/B1', 'Input Pin(AOI21X1)')]
U2635 :A n2981 [('U2634/Q', 'Output Pin(NOR2XL)')]
U2635 :B n3095 [('FIFO_E/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2635 :Q n1780 [('U2636/C', 'Input Pin(NOR3X2)'), ('U2977/C', 'Input Pin(NOR3X2)')]
U2636 :A FIFO_E/write_pointer[1] [('FIFO_E/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2636 :B n3067 [('FIFO_E/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2636 :C n1780 [('U2635/Q', 'Output Pin(NAND2XL)')]
U2636 :Q n2903 [('U2522/A', 'Input Pin(INVX2)'), ('U2616/A1', 'Input Pin(AOI22X1)'), ('U2638/A1', 'Input Pin(AOI22X1)'), ('U2641/A1', 'Input Pin(AOI22X1)'), ('U4183/A1', 'Input Pin(AO22X1)'), ('U4184/A1', 'Input Pin(AO22X1)'), ('U4185/A1', 'Input Pin(AO22X1)'), ('U4186/A1', 'Input Pin(AO22X1)'), ('U4187/A1', 'Input Pin(AO22X1)'), ('U4188/A1', 'Input Pin(AO22X1)'), ('U4189/A1', 'Input Pin(AO22X1)'), ('U4190/A1', 'Input Pin(AO22X1)'), ('U4191/A1', 'Input Pin(AO22X1)'), ('U4192/A1', 'Input Pin(AO22X1)'), ('U4193/A1', 'Input Pin(AO22X1)'), ('U4194/A1', 'Input Pin(AO22X1)'), ('U4195/A1', 'Input Pin(AO22X1)'), ('U4196/A1', 'Input Pin(AO22X1)'), ('U4197/A1', 'Input Pin(AO22X1)'), ('U4198/A1', 'Input Pin(AO22X1)'), ('U4199/A1', 'Input Pin(AO22X1)'), ('U4200/A1', 'Input Pin(AO22X1)'), ('U4201/A1', 'Input Pin(AO22X1)'), ('U4202/A1', 'Input Pin(AO22X1)'), ('U4203/A1', 'Input Pin(AO22X1)'), ('U4204/A1', 'Input Pin(AO22X1)'), ('U4205/A1', 'Input Pin(AO22X1)'), ('U4206/A1', 'Input Pin(AO22X1)'), ('U4207/A1', 'Input Pin(AO22X1)'), ('U4208/A1', 'Input Pin(AO22X1)'), ('U4209/A1', 'Input Pin(AO22X1)'), ('U4210/A1', 'Input Pin(AO22X1)'), ('U4240/A1', 'Input Pin(AO22X1)')]
U2637 :A RX_E[15] [('RX_E[15]', 'Input Port')]
U2637 :Q n1792 [('U2638/A2', 'Input Pin(AOI22X1)'), ('U2980/A1', 'Input Pin(OAI21X1)'), ('U2988/A1', 'Input Pin(OAI21X1)'), ('U2994/A1', 'Input Pin(OAI21X1)')]
U2638 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U2638 :A2 n1792 [('U2637/Q', 'Output Pin(INVXL)')]
U2638 :B1 n3090 [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15]/QN', 'Output Pin(DFCX1)')]
U2638 :B2 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U2638 :Q FIFO_E/FIFO_MEM_4_enabled[15] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[15]/D', 'Input Pin(DFCX1)')]
U2639 :A RX_E[16] [('RX_E[16]', 'Input Port')]
U2639 :Q n1794 [('U2616/A2', 'Input Pin(AOI22X1)'), ('U2982/A1', 'Input Pin(OAI21X1)'), ('U2990/A1', 'Input Pin(OAI21X1)'), ('U2996/A1', 'Input Pin(OAI21X1)')]
U2640 :A RX_E[29] [('RX_E[29]', 'Input Port')]
U2640 :Q n1790 [('U2614/A1', 'Input Pin(OAI21X1)'), ('U2641/A2', 'Input Pin(AOI22X1)'), ('U2975/A1', 'Input Pin(OAI21X1)'), ('U2992/A1', 'Input Pin(OAI21X1)')]
U2641 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U2641 :A2 n1790 [('U2640/Q', 'Output Pin(INVXL)')]
U2641 :B1 n3091 [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29]/QN', 'Output Pin(DFCX1)')]
U2641 :B2 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U2641 :Q FIFO_E/FIFO_MEM_4_enabled[29] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29]/D', 'Input Pin(DFCX1)')]
U2642 :A CONTROL_PART/allocator_unit/credit_counter_S_out[0] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2642 :B CONTROL_PART/allocator_unit/credit_counter_S_out[1] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2642 :Q n1687 [('U2643/A', 'Input Pin(NOR2XL)'), ('U2857/B1', 'Input Pin(AO211X1)')]
U2643 :A n1687 [('U2642/Q', 'Output Pin(NOR2XL)')]
U2643 :B CONTROL_PART/allocator_unit/arb_X_S/n28 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2643 :Q n1692 [('U2541/C', 'Input Pin(NAND3X1)'), ('U2660/A', 'Input Pin(NAND2XL)')]
U2644 :A1 n3061 [('FIFO_N/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2644 :A2 FIFO_N/write_pointer[2] [('FIFO_N/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2644 :B1 n3073 [('FIFO_N/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2644 :B2 FIFO_N/write_pointer[3] [('FIFO_N/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2644 :Q n1581 [('U2645/C1', 'Input Pin(AOI221X1)')]
U2645 :A1 n3061 [('FIFO_N/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2645 :A2 FIFO_N/write_pointer[2] [('FIFO_N/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2645 :B1 FIFO_N/write_pointer[3] [('FIFO_N/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2645 :B2 n3073 [('FIFO_N/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2645 :C1 n1581 [('U2644/Q', 'Output Pin(OAI22X1)')]
U2645 :Q n1582 [('U2646/C1', 'Input Pin(OAI221X1)')]
U2646 :A1 FIFO_N/read_pointer[1] [('FIFO_N/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2646 :A2 n3076 [('FIFO_N/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2646 :B1 n3057 [('FIFO_N/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2646 :B2 FIFO_N/write_pointer[1] [('FIFO_N/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2646 :C1 n1582 [('U2645/Q', 'Output Pin(AOI221X1)')]
U2646 :Q n1583 [('U2647/C1', 'Input Pin(AOI221X1)')]
U2647 :A1 FIFO_N/read_pointer[0] [('FIFO_N/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2647 :A2 n3066 [('FIFO_N/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2647 :B1 n3096 [('FIFO_N/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2647 :B2 FIFO_N/write_pointer[0] [('FIFO_N/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2647 :C1 n1583 [('U2646/Q', 'Output Pin(OAI221X1)')]
U2647 :Q n1589 [('U2659/B', 'Input Pin(NOR4X1)'), ('U2668/A', 'Input Pin(INVXL)'), ('U2674/C', 'Input Pin(NOR3X1)')]
U2648 :A n3124 [('CONTROL_PART/LBDR_N/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2648 :B n3086 [('CONTROL_PART/LBDR_N/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2648 :Q n1939 [('U2649/A', 'Input Pin(INVXL)'), ('U3206/A2', 'Input Pin(OA21X1)'), ('U3207/A1', 'Input Pin(AO211X1)')]
U2649 :A n1939 [('U2648/Q', 'Output Pin(NAND2XL)')]
U2649 :Q n3008 [('U2658/A1', 'Input Pin(AOI32X1)'), ('U2675/A', 'Input Pin(NOR2XL)'), ('U3208/B', 'Input Pin(NAND2XL)'), ('U4934/A', 'Input Pin(NAND2XL)')]
U2650 :A CONTROL_PART/allocator_unit/arb_N_X/state[0] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2650 :B CONTROL_PART/allocator_unit/arb_N_X/state[1] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2650 :Q n1584 [('U2651/A2', 'Input Pin(AOI21X1)')]
U2651 :A1 n3107 [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2651 :A2 n1584 [('U2650/Q', 'Output Pin(NAND2XL)')]
U2651 :B1 n3084 [('CONTROL_PART/LBDR_N/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2651 :Q n3003 [('U2656/A', 'Input Pin(NOR2XL)'), ('U4932/A', 'Input Pin(NOR2XL)')]
U2652 :A CONTROL_PART/allocator_unit/arb_N_X/state[0] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2652 :B CONTROL_PART/allocator_unit/arb_N_X/state[1] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2652 :C n3107 [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2652 :Q n1587 [('U2655/A', 'Input Pin(NAND2XL)'), ('U2657/A2', 'Input Pin(OAI21X1)'), ('U2666/B', 'Input Pin(NOR2XL)')]
U2653 :A CONTROL_PART/allocator_unit/arb_N_X/state[0] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2653 :B CONTROL_PART/allocator_unit/arb_N_X/state[1] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2653 :Q n1591 [('U2654/B', 'Input Pin(NAND2XL)'), ('U2676/A', 'Input Pin(OR3X1)')]
U2654 :A CONTROL_PART/allocator_unit/arb_N_X/state[2] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2654 :B n1591 [('U2653/Q', 'Output Pin(NOR2XL)')]
U2654 :Q n1585 [('U2655/B', 'Input Pin(NAND2XL)'), ('U2657/B1', 'Input Pin(OAI21X1)')]
U2655 :A n1587 [('U2652/Q', 'Output Pin(NAND3X1)')]
U2655 :B n1585 [('U2654/Q', 'Output Pin(NAND2XL)')]
U2655 :Q n3004 [('U2656/B', 'Input Pin(NOR2XL)'), ('U4933/B2', 'Input Pin(OAI22X1)')]
U2656 :A n3003 [('U2651/Q', 'Output Pin(AOI21X1)')]
U2656 :B n3004 [('U2655/Q', 'Output Pin(NAND2XL)')]
U2656 :Q n1938 [('U2560/A1', 'Input Pin(AOI221X1)'), ('U2658/A3', 'Input Pin(AOI32X1)'), ('U2671/B1', 'Input Pin(AOI32X1)'), ('U3207/A2', 'Input Pin(AO211X1)')]
U2657 :A1 CONTROL_PART/Req_NW [('CONTROL_PART/LBDR_N/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U2657 :A2 n1587 [('U2652/Q', 'Output Pin(NAND3X1)')]
U2657 :B1 n1585 [('U2654/Q', 'Output Pin(NAND2XL)')]
U2657 :Q n1590 [('U2658/B1', 'Input Pin(AOI32X1)'), ('U2671/A3', 'Input Pin(AOI32X1)'), ('U2675/B', 'Input Pin(NOR2XL)')]
U2658 :A1 n3008 [('U2649/Q', 'Output Pin(INVXL)')]
U2658 :A2 CONTROL_PART/Req_NS [('CONTROL_PART/LBDR_N/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U2658 :A3 n1938 [('U2656/Q', 'Output Pin(NOR2XL)')]
U2658 :B1 n1590 [('U2657/Q', 'Output Pin(OAI21X1)')]
U2658 :B2 CONTROL_PART/Req_NS [('CONTROL_PART/LBDR_N/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U2658 :Q n3043 [('U2504/A2', 'Input Pin(AOI31X2)'), ('U2545/A3', 'Input Pin(AOI31X2)'), ('U2567/B2', 'Input Pin(AOI22X1)'), ('U2659/D', 'Input Pin(NOR4X1)'), ('U3236/B1', 'Input Pin(OAI21X1)')]
U2659 :A CONTROL_PART/allocator_unit/arb_X_S/state[2] [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2659 :B n1589 [('U2647/Q', 'Output Pin(AOI221X1)')]
U2659 :C n3130 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2659 :D n3043 [('U2658/Q', 'Output Pin(AOI32X1)')]
U2659 :Q n1586 [('U2660/B', 'Input Pin(NAND2XL)')]
U2660 :A n1692 [('U2643/Q', 'Output Pin(NOR2XL)')]
U2660 :B n1586 [('U2659/Q', 'Output Pin(NOR4X1)')]
U2660 :Q n1694 [('U2679/A', 'Input Pin(NAND4X1)'), ('U2873/B', 'Input Pin(NAND2XL)')]
U2661 :A CONTROL_PART/allocator_unit/credit_counter_W_out[0] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2661 :B CONTROL_PART/allocator_unit/credit_counter_W_out[1] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2661 :Q n1773 [('U2662/B', 'Input Pin(NOR2XL)'), ('U2809/A', 'Input Pin(NOR3X3)'), ('U2961/A', 'Input Pin(NOR4X3)')]
U2662 :A CONTROL_PART/allocator_unit/arb_X_W/state[2] [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2662 :B n1773 [('U2661/Q', 'Output Pin(NOR2XL)')]
U2662 :Q n1599 [('U2669/A', 'Input Pin(NAND4X1)'), ('U2707/B', 'Input Pin(NAND4X1)')]
U2663 :A n3086 [('CONTROL_PART/LBDR_N/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2663 :B CONTROL_PART/Req_NW [('CONTROL_PART/LBDR_N/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U2663 :Q n3005 [('U2664/A', 'Input Pin(INVXL)'), ('U4933/B1', 'Input Pin(OAI22X1)')]
U2664 :A n3005 [('U2663/Q', 'Output Pin(NAND2XL)')]
U2664 :Q n1588 [('U2560/B2', 'Input Pin(AOI221X1)'), ('U2560/A2', 'Input Pin(AOI221X1)')]
U2665 :A CONTROL_PART/Req_NS [('CONTROL_PART/LBDR_N/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U2665 :B CONTROL_PART/Req_NL [('CONTROL_PART/LBDR_N/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U2665 :Q n3007 [('U2560/B1', 'Input Pin(AOI221X1)'), ('U2671/A1', 'Input Pin(AOI32X1)'), ('U3206/B1', 'Input Pin(OA21X1)'), ('U3209/A1', 'Input Pin(OAI211X1)'), ('U4934/B', 'Input Pin(NAND2XL)')]
U2666 :A n3124 [('CONTROL_PART/LBDR_N/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2666 :B n1587 [('U2652/Q', 'Output Pin(NAND3X1)')]
U2666 :Q n3010 [('U2560/C1', 'Input Pin(AOI221X1)'), ('U2570/B1', 'Input Pin(AOI211X1)'), ('U3207/C1', 'Input Pin(AO211X1)')]
U2667 :A n1980 [('U2560/Q', 'Output Pin(AOI221X1)')]
U2667 :B n3112 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2667 :Q n3031 [('U2546/B1', 'Input Pin(AOI31X2)'), ('U2669/B', 'Input Pin(NAND4X1)'), ('U3227/A', 'Input Pin(INVXL)'), ('U4946/B1', 'Input Pin(OA22X1)')]
U2668 :A n1589 [('U2647/Q', 'Output Pin(AOI221X1)')]
U2668 :Q n1810 [('U2544/C', 'Input Pin(NAND3X1)'), ('U2574/A', 'Input Pin(NAND4X1)'), ('U2669/D', 'Input Pin(NAND4X1)')]
U2669 :A n1599 [('U2662/Q', 'Output Pin(NOR2XL)')]
U2669 :B n3031 [('U2667/Q', 'Output Pin(NOR2XL)')]
U2669 :C n3087 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2669 :D n1810 [('U2668/Q', 'Output Pin(INVXL)')]
U2669 :Q n1778 [('U2679/B', 'Input Pin(NAND4X1)'), ('U2970/B', 'Input Pin(NAND2XL)')]
U2670 :A1 CONTROL_PART/allocator_unit/credit_counter_E_out[0] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2670 :A2 CONTROL_PART/allocator_unit/credit_counter_E_out[1] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2670 :B1 CONTROL_PART/allocator_unit/arb_X_E/state[0] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2670 :C1 n3126 [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2670 :Q n1697 [('U2544/A', 'Input Pin(NAND3X1)'), ('U2879/C', 'Input Pin(NAND4X1)')]
U2671 :A1 n3007 [('U2665/Q', 'Output Pin(NOR2XL)')]
U2671 :A2 CONTROL_PART/Req_NE [('CONTROL_PART/LBDR_N/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U2671 :A3 n1590 [('U2657/Q', 'Output Pin(OAI21X1)')]
U2671 :B1 n1938 [('U2656/Q', 'Output Pin(NOR2XL)')]
U2671 :B2 CONTROL_PART/Req_NE [('CONTROL_PART/LBDR_N/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U2671 :Q n1967 [('U2672/B', 'Input Pin(NOR2XL)'), ('U2940/B', 'Input Pin(NAND2XL)'), ('U3223/A', 'Input Pin(INVXL)')]
U2672 :A CONTROL_PART/allocator_unit/arb_X_E/state[1] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2672 :B n1967 [('U2671/Q', 'Output Pin(AOI32X1)')]
U2672 :Q n1975 [('U2544/B', 'Input Pin(NAND3X1)'), ('U2568/C1', 'Input Pin(AOI211X1)'), ('U2945/B1', 'Input Pin(AOI211X1)'), ('U3226/A2', 'Input Pin(OAI31X1)')]
U2673 :A CONTROL_PART/allocator_unit/credit_counter_L_out[0] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2673 :B CONTROL_PART/allocator_unit/credit_counter_L_out[1] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2673 :Q n1663 [('U2674/A', 'Input Pin(NOR3X1)'), ('U2689/A', 'Input Pin(NOR2XL)'), ('U2821/A', 'Input Pin(NOR3X3)')]
U2674 :A n1663 [('U2673/Q', 'Output Pin(NOR2XL)')]
U2674 :B CONTROL_PART/allocator_unit/arb_X_L/state[1] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2674 :C n1589 [('U2647/Q', 'Output Pin(AOI221X1)')]
U2674 :Q n1592 [('U2678/C', 'Input Pin(NAND4X1)')]
U2675 :A n3008 [('U2649/Q', 'Output Pin(INVXL)')]
U2675 :B n1590 [('U2657/Q', 'Output Pin(OAI21X1)')]
U2675 :Q n1941 [('U2677/A2', 'Input Pin(OAI31X1)'), ('U3209/A2', 'Input Pin(OAI211X1)')]
U2676 :A n1591 [('U2653/Q', 'Output Pin(NOR2XL)')]
U2676 :B n3107 [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2676 :C n3084 [('CONTROL_PART/LBDR_N/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2676 :Q n3013 [('U2677/B1', 'Input Pin(OAI31X1)'), ('U3209/C1', 'Input Pin(OAI211X1)'), ('U4936/B', 'Input Pin(NAND2XL)')]
U2677 :A1 CONTROL_PART/Req_NS [('CONTROL_PART/LBDR_N/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U2677 :A2 n1941 [('U2675/Q', 'Output Pin(NOR2XL)')]
U2677 :A3 n3084 [('CONTROL_PART/LBDR_N/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2677 :B1 n3013 [('U2676/Q', 'Output Pin(OR3X1)')]
U2677 :Q n1995 [('U2678/D', 'Input Pin(NAND4X1)'), ('U2997/A', 'Input Pin(INVXL)'), ('U3241/B2', 'Input Pin(AOI22X1)')]
U2678 :A CONTROL_PART/allocator_unit/arb_X_L/n28 [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2678 :B CONTROL_PART/allocator_unit/arb_X_L/state[0] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2678 :C n1592 [('U2674/Q', 'Output Pin(NOR3X1)')]
U2678 :D n1995 [('U2677/Q', 'Output Pin(OAI31X1)')]
U2678 :Q n1709 [('U2679/D', 'Input Pin(NAND4X1)'), ('U2900/B', 'Input Pin(NAND2XL)')]
U2679 :A n1694 [('U2660/Q', 'Output Pin(NAND2XL)')]
U2679 :B n1778 [('U2669/Q', 'Output Pin(NAND4X1)')]
U2679 :C n1706 [('U2544/Q', 'Output Pin(NAND3X1)')]
U2679 :D n1709 [('U2678/Q', 'Output Pin(NAND4X1)')]
U2679 :Q FIFO_N/credit_out_FF_in [('U3032/A', 'Input Pin(INVXL)'), ('U4886/B2', 'Input Pin(AOI22X1)'), ('U4887/B2', 'Input Pin(AOI22X1)'), ('U4888/B2', 'Input Pin(AOI22X1)'), ('U4891/B2', 'Input Pin(AOI22X1)'), ('FIFO_N/FIFO_seq/credit_out_FF_reg/D', 'Input Pin(DFCX1)')]
U2680 :A CONTROL_PART/allocator_unit/arb_E_X/state[0] [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2680 :B n3132 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2680 :Q n1593 [('U2539/B', 'Input Pin(OR2X2)'), ('U2682/A1', 'Input Pin(AOI22X1)')]
U2681 :A CONTROL_PART/allocator_unit/arb_E_X/state[2] [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2681 :B CONTROL_PART/allocator_unit/arb_E_X/n34 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2681 :Q n1945 [('U2682/B1', 'Input Pin(AOI22X1)'), ('U2705/A1', 'Input Pin(OAI21X1)'), ('U3211/A1', 'Input Pin(AOI211X1)')]
U2682 :A1 n1593 [('U2680/Q', 'Output Pin(NOR2XL)')]
U2682 :A2 CONTROL_PART/allocator_unit/arb_E_X/state[2] [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2682 :B1 n1945 [('U2681/Q', 'Output Pin(NOR2XL)')]
U2682 :B2 n3116 [('CONTROL_PART/LBDR_E/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2682 :Q n1601 [('U2685/A', 'Input Pin(NAND2XL)'), ('U2697/A2', 'Input Pin(AOI21X1)'), ('U2711/B', 'Input Pin(NOR2XL)')]
U2683 :A CONTROL_PART/Req_EW [('CONTROL_PART/LBDR_E/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U2683 :B CONTROL_PART/Req_EN [('CONTROL_PART/LBDR_E/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2683 :Q n1947 [('U2684/A', 'Input Pin(INVXL)'), ('U2696/A', 'Input Pin(NAND2XL)'), ('U3210/B1', 'Input Pin(AOI21X1)'), ('U3212/A', 'Input Pin(NAND2XL)')]
U2684 :A n1947 [('U2683/Q', 'Output Pin(NOR2XL)')]
U2684 :Q n1953 [('U2605/A2', 'Input Pin(OAI31X1)'), ('U2685/B', 'Input Pin(NAND2XL)'), ('U2903/A2', 'Input Pin(OAI211X1)')]
U2685 :A n1601 [('U2682/Q', 'Output Pin(AOI22X1)')]
U2685 :B n1953 [('U2684/Q', 'Output Pin(INVXL)')]
U2685 :Q n1711 [('U2510/A3', 'Input Pin(AOI31X1)'), ('U2902/A', 'Input Pin(NAND2XL)')]
U2686 :A n3111 [('CONTROL_PART/LBDR_E/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2686 :B n1943 [('U2539/Q', 'Output Pin(OR2X2)')]
U2686 :Q n1710 [('U2510/B1', 'Input Pin(AOI31X1)'), ('U2901/A', 'Input Pin(INVXL)')]
U2687 :A CONTROL_PART/allocator_unit/arb_X_L/state[0] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2687 :B n3048 [('U2510/Q', 'Output Pin(AOI31X1)')]
U2687 :Q n1997 [('U2537/A', 'Input Pin(AND3X2)'), ('U3001/B', 'Input Pin(OR2X1)'), ('U3243/A', 'Input Pin(INVXL)')]
U2688 :A CONTROL_PART/allocator_unit/arb_X_L/n28 [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2688 :B CONTROL_PART/allocator_unit/arb_X_L/state[1] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2688 :Q n1996 [('U2689/B', 'Input Pin(NOR2XL)'), ('U2998/A', 'Input Pin(INVXL)'), ('U3241/B1', 'Input Pin(AOI22X1)')]
U2689 :A n1663 [('U2673/Q', 'Output Pin(NOR2XL)')]
U2689 :B n1996 [('U2688/Q', 'Output Pin(NAND2XL)')]
U2689 :Q n1708 [('U2537/B', 'Input Pin(AND3X2)'), ('U2898/A', 'Input Pin(NAND4X1)')]
U2690 :A1 n3093 [('FIFO_E/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2690 :A2 FIFO_E/write_pointer[0] [('FIFO_E/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2690 :B1 n3071 [('FIFO_E/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2690 :B2 FIFO_E/write_pointer[1] [('FIFO_E/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2690 :Q n1594 [('U2691/C1', 'Input Pin(OAI221X1)')]
U2691 :A1 n3093 [('FIFO_E/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2691 :A2 FIFO_E/write_pointer[0] [('FIFO_E/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2691 :B1 n3071 [('FIFO_E/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2691 :B2 FIFO_E/write_pointer[1] [('FIFO_E/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2691 :C1 n1594 [('U2690/Q', 'Output Pin(AOI22X1)')]
U2691 :Q n1595 [('U2692/C1', 'Input Pin(AOI221X1)')]
U2692 :A1 FIFO_E/read_pointer[3] [('FIFO_E/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2692 :A2 n3067 [('FIFO_E/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2692 :B1 n3075 [('FIFO_E/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2692 :B2 FIFO_E/write_pointer[3] [('FIFO_E/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2692 :C1 n1595 [('U2691/Q', 'Output Pin(OAI221X1)')]
U2692 :Q n1596 [('U2693/C1', 'Input Pin(OAI221X1)')]
U2693 :A1 FIFO_E/read_pointer[2] [('FIFO_E/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2693 :A2 n3095 [('FIFO_E/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2693 :B1 n3063 [('FIFO_E/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2693 :B2 FIFO_E/write_pointer[2] [('FIFO_E/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2693 :C1 n1596 [('U2692/Q', 'Output Pin(AOI221X1)')]
U2693 :Q n1624 [('U2537/C', 'Input Pin(AND3X2)'), ('U2566/C', 'Input Pin(NAND3X1)'), ('U2702/C1', 'Input Pin(OA211X1)'), ('U2707/C', 'Input Pin(NAND4X1)'), ('U2748/B', 'Input Pin(NAND4X1)')]
U2694 :A CONTROL_PART/allocator_unit/arb_E_X/n34 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2694 :B n3110 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2694 :Q n1942 [('U2695/B1', 'Input Pin(OAI21X1)'), ('U3210/A2', 'Input Pin(AOI21X1)')]
U2695 :A1 CONTROL_PART/Req_EL [('CONTROL_PART/LBDR_E/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U2695 :A2 n1943 [('U2539/Q', 'Output Pin(OR2X2)')]
U2695 :B1 n1942 [('U2694/Q', 'Output Pin(NAND2XL)')]
U2695 :Q n1603 [('U2543/A1', 'Input Pin(OA21X1)'), ('U2696/B', 'Input Pin(NAND2XL)'), ('U2712/A1', 'Input Pin(OAI21X1)')]
U2696 :A n1947 [('U2683/Q', 'Output Pin(NOR2XL)')]
U2696 :B n1603 [('U2695/Q', 'Output Pin(OAI21X1)')]
U2696 :Q n1597 [('U2697/A1', 'Input Pin(AOI21X1)')]
U2697 :A1 n1597 [('U2696/Q', 'Output Pin(NAND2XL)')]
U2697 :A2 n1601 [('U2682/Q', 'Output Pin(AOI22X1)')]
U2697 :B1 CONTROL_PART/Req_ES [('CONTROL_PART/LBDR_E/Req_S_FF_reg/QN', 'Output Pin(DFCX1)')]
U2697 :Q n3036 [('U2698/B', 'Input Pin(NAND2XL)'), ('U3232/A', 'Input Pin(INVXL)'), ('U3236/A1', 'Input Pin(OAI21X1)'), ('U3239/A1', 'Input Pin(OAI21X1)'), ('U4948/B1', 'Input Pin(OAI21X1)')]
U2698 :A CONTROL_PART/allocator_unit/arb_X_S/n28 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2698 :B n3036 [('U2697/Q', 'Output Pin(AOI21X1)')]
U2698 :Q n1988 [('U2567/A2', 'Input Pin(AOI22X1)'), ('U2701/A', 'Input Pin(NOR2XL)'), ('U3237/B', 'Input Pin(NAND2XL)')]
U2699 :A CONTROL_PART/allocator_unit/arb_X_S/state[2] [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2699 :B CONTROL_PART/allocator_unit/arb_X_S/n29 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2699 :Q n1989 [('U2567/A1', 'Input Pin(AOI22X1)'), ('U2700/A', 'Input Pin(INVXL)'), ('U2870/A', 'Input Pin(NAND2XL)'), ('U3237/A', 'Input Pin(NAND2XL)')]
U2700 :A n1989 [('U2699/Q', 'Output Pin(NOR2XL)')]
U2700 :Q n3037 [('U2701/B', 'Input Pin(NOR2XL)'), ('U3238/A1', 'Input Pin(AOI211X1)'), ('U4948/A2', 'Input Pin(OAI21X1)')]
U2701 :A n1988 [('U2698/Q', 'Output Pin(NAND2XL)')]
U2701 :B n3037 [('U2700/Q', 'Output Pin(INVXL)')]
U2701 :Q n3041 [('U2504/B1', 'Input Pin(AOI31X2)'), ('U2702/B1', 'Input Pin(OA211X1)')]
U2702 :A1 CONTROL_PART/allocator_unit/credit_counter_S_out[0] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2702 :A2 CONTROL_PART/allocator_unit/credit_counter_S_out[1] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2702 :B1 n3041 [('U2701/Q', 'Output Pin(NOR2XL)')]
U2702 :C1 n1624 [('U2693/Q', 'Output Pin(OAI221X1)')]
U2702 :Q n2648 [('U2586/B1', 'Input Pin(AOI22X1)'), ('U2714/B', 'Input Pin(NOR4X1)'), ('U2872/A', 'Input Pin(NOR3X3)'), ('U3978/A', 'Input Pin(INVX2)'), ('U4028/A1', 'Input Pin(AOI22X1)'), ('U4032/A', 'Input Pin(NAND2XL)'), ('U4034/A', 'Input Pin(NAND2XL)'), ('U4036/A1', 'Input Pin(AOI22X1)')]
U2703 :A CONTROL_PART/Req_ES [('CONTROL_PART/LBDR_E/Req_S_FF_reg/QN', 'Output Pin(DFCX1)')]
U2703 :B n3111 [('CONTROL_PART/LBDR_E/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2703 :Q n1952 [('U2605/A3', 'Input Pin(OAI31X1)'), ('U2704/A', 'Input Pin(INVXL)'), ('U2711/A', 'Input Pin(NOR2XL)'), ('U2902/B', 'Input Pin(NAND2XL)')]
U2704 :A n1952 [('U2703/Q', 'Output Pin(NAND2XL)')]
U2704 :Q n1946 [('U2543/A2', 'Input Pin(OA21X1)'), ('U3212/B', 'Input Pin(NAND2XL)')]
U2705 :A1 n1945 [('U2681/Q', 'Output Pin(NOR2XL)')]
U2705 :A2 n1598 [('U2543/Q', 'Output Pin(OA21X1)')]
U2705 :B1 CONTROL_PART/Req_EW [('CONTROL_PART/LBDR_E/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U2705 :Q n3034 [('U2546/A2', 'Input Pin(AOI31X2)'), ('U2605/B1', 'Input Pin(OAI31X1)'), ('U2706/B', 'Input Pin(NOR2XL)'), ('U3229/A1', 'Input Pin(AOI21X1)'), ('U3231/A2', 'Input Pin(AOI22X1)'), ('U4947/B', 'Input Pin(NOR2XL)')]
U2706 :A n3087 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2706 :B n3034 [('U2705/Q', 'Output Pin(OAI21X1)')]
U2706 :Q n1763 [('U2707/A', 'Input Pin(NAND4X1)'), ('U2949/B', 'Input Pin(NOR2XL)')]
U2707 :A n1763 [('U2706/Q', 'Output Pin(NOR2XL)')]
U2707 :B n1599 [('U2662/Q', 'Output Pin(NOR2XL)')]
U2707 :C n1624 [('U2693/Q', 'Output Pin(OAI221X1)')]
U2707 :D n3112 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2707 :Q n1600 [('U3947/A2', 'Input Pin(OAI211X1)'), ('U3942/A2', 'Input Pin(OAI211X1)'), ('U3939/A2', 'Input Pin(OAI211X1)'), ('U3928/A2', 'Input Pin(OAI211X1)'), ('U3925/A2', 'Input Pin(OAI211X1)'), ('U3733/A2', 'Input Pin(OAI211X1)'), ('U3409/A2', 'Input Pin(OAI211X1)'), ('U3373/A2', 'Input Pin(OAI211X1)'), ('U3357/A2', 'Input Pin(OAI211X1)'), ('U3326/A2', 'Input Pin(OAI211X1)'), ('U3310/A2', 'Input Pin(OAI211X1)'), ('U3277/A2', 'Input Pin(OAI211X1)'), ('U2708/A', 'Input Pin(INVXL)')]
U2708 :A n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U2708 :Q n2544 [('U2714/C', 'Input Pin(NOR4X1)'), ('U2969/A', 'Input Pin(NOR3X3)'), ('U3282/A', 'Input Pin(INVX1)'), ('U3412/A', 'Input Pin(NAND2XL)'), ('U3931/A', 'Input Pin(NAND2XL)'), ('U3933/A', 'Input Pin(NAND2XL)'), ('U3936/A', 'Input Pin(NAND2XL)')]
U2709 :A CONTROL_PART/allocator_unit/credit_counter_N_out[0] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2709 :B CONTROL_PART/allocator_unit/credit_counter_N_out[1] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2709 :Q n1776 [('U2558/A', 'Input Pin(NOR3X1)'), ('U2710/B', 'Input Pin(NOR2XL)'), ('U2827/D', 'Input Pin(NOR4X1)')]
U2710 :A CONTROL_PART/allocator_unit/arb_X_N/state[2] [('CONTROL_PART/allocator_unit/arb_X_N/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2710 :B n1776 [('U2709/Q', 'Output Pin(NOR2XL)')]
U2710 :Q n1771 [('U2536/A', 'Input Pin(NAND4X2)'), ('U2566/A', 'Input Pin(NAND3X1)')]
U2711 :A n1952 [('U2703/Q', 'Output Pin(NAND2XL)')]
U2711 :B n1601 [('U2682/Q', 'Output Pin(AOI22X1)')]
U2711 :Q n1602 [('U2712/A2', 'Input Pin(OAI21X1)')]
U2712 :A1 n1603 [('U2695/Q', 'Output Pin(OAI21X1)')]
U2712 :A2 n1602 [('U2711/Q', 'Output Pin(NOR2XL)')]
U2712 :B1 CONTROL_PART/Req_EN [('CONTROL_PART/LBDR_E/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2712 :Q n1749 [('U2713/B', 'Input Pin(NOR3X1)'), ('U2922/B', 'Input Pin(NOR2XL)'), ('U2928/B', 'Input Pin(NAND2XL)'), ('U2933/A', 'Input Pin(NAND2XL)'), ('U2937/A1', 'Input Pin(OAI211X1)')]
U2713 :A CONTROL_PART/allocator_unit/arb_X_N/state[0] [('CONTROL_PART/allocator_unit/arb_X_N/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2713 :B n1749 [('U2712/Q', 'Output Pin(OAI21X1)')]
U2713 :C n3085 [('CONTROL_PART/allocator_unit/arb_X_N/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2713 :Q n1604 [('U2566/B', 'Input Pin(NAND3X1)')]
U2714 :A n2819 [('U2537/Q', 'Output Pin(AND3X2)')]
U2714 :B n2648 [('U2702/Q', 'Output Pin(OA211X1)')]
U2714 :C n2544 [('U2708/Q', 'Output Pin(INVXL)')]
U2714 :D n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U2714 :Q n2983 [('U2715/A', 'Input Pin(INVXL)'), ('U4895/A1', 'Input Pin(AOI22X1)'), ('U4896/A1', 'Input Pin(AOI22X1)'), ('U4897/A1', 'Input Pin(AOI22X1)'), ('U4901/A1', 'Input Pin(AOI22X1)')]
U2715 :A n2983 [('U2714/Q', 'Output Pin(NOR4X1)')]
U2715 :Q FIFO_E/credit_out_FF_in [('U2751/D', 'Input Pin(NAND4X1)'), ('U4895/B2', 'Input Pin(AOI22X1)'), ('U4896/B2', 'Input Pin(AOI22X1)'), ('U4897/B2', 'Input Pin(AOI22X1)'), ('U4901/B2', 'Input Pin(AOI22X1)'), ('FIFO_E/FIFO_seq/credit_out_FF_reg/D', 'Input Pin(DFCX1)')]
U2716 :A n3093 [('FIFO_E/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2716 :B n3075 [('FIFO_E/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2716 :Q n1605 [('U2717/C', 'Input Pin(NOR3X1)')]
U2717 :A FIFO_E/read_pointer[1] [('FIFO_E/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2717 :B n3063 [('FIFO_E/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2717 :C n1605 [('U2716/Q', 'Output Pin(NAND2XL)')]
U2717 :Q n2482 [('U2724/A', 'Input Pin(NOR3X2)'), ('U3757/A1', 'Input Pin(AOI21X1)'), ('U3774/A1', 'Input Pin(AOI21X1)'), ('U3789/A1', 'Input Pin(AOI21X1)'), ('U3805/A1', 'Input Pin(AOI21X1)'), ('U3843/A1', 'Input Pin(AOI21X1)'), ('U2718/A', 'Input Pin(INVXL)'), ('U3330/A1', 'Input Pin(AOI21X1)'), ('U3766/A1', 'Input Pin(AOI21X1)'), ('U3782/A1', 'Input Pin(AOI21X1)'), ('U3797/A1', 'Input Pin(AOI21X1)'), ('U3813/A1', 'Input Pin(AOI21X1)'), ('U3821/A1', 'Input Pin(AOI21X1)'), ('U3835/A1', 'Input Pin(AOI21X1)'), ('U3862/A1', 'Input Pin(AOI21X1)'), ('U3870/A1', 'Input Pin(AOI21X1)')]
U2718 :A n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U2718 :Q n1613 [('U2565/A2', 'Input Pin(OAI211X1)'), ('U2719/A', 'Input Pin(INVX1)')]
U2719 :A n1613 [('U2718/Q', 'Output Pin(INVXL)')]
U2719 :Q n2358 [('U2734/A1', 'Input Pin(AOI22X1)'), ('U3827/A1', 'Input Pin(AOI21X1)'), ('U2726/A1', 'Input Pin(AOI21X1)'), ('U2728/A1', 'Input Pin(AOI21X1)'), ('U2738/A1', 'Input Pin(AOI21X1)'), ('U2741/A1', 'Input Pin(AOI22X1)'), ('U2745/A1', 'Input Pin(AOI22X1)'), ('U3249/A1', 'Input Pin(AOI21X1)'), ('U3266/A1', 'Input Pin(AOI21X1)'), ('U3281/A1', 'Input Pin(AOI21X1)'), ('U3298/A1', 'Input Pin(AOI21X1)'), ('U3314/A1', 'Input Pin(AOI21X1)'), ('U3346/A1', 'Input Pin(AOI21X1)'), ('U3361/A1', 'Input Pin(AOI21X1)'), ('U3377/A1', 'Input Pin(AOI21X1)'), ('U3393/A1', 'Input Pin(AOI21X1)'), ('U3730/A1', 'Input Pin(AOI21X1)')]
U2720 :A n3093 [('FIFO_E/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2720 :B n3063 [('FIFO_E/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2720 :Q n1606 [('U2721/B', 'Input Pin(NOR3X1)'), ('U2723/C', 'Input Pin(NOR3X2)')]
U2721 :A n3075 [('FIFO_E/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2721 :B n1606 [('U2720/Q', 'Output Pin(NAND2XL)')]
U2721 :C FIFO_E/read_pointer[1] [('FIFO_E/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2721 :Q n2439 [('U2722/A', 'Input Pin(INVXL)'), ('U2724/B', 'Input Pin(NOR3X2)'), ('U2734/B1', 'Input Pin(AOI22X1)'), ('U2741/B1', 'Input Pin(AOI22X1)'), ('U2745/B1', 'Input Pin(AOI22X1)'), ('U3327/B', 'Input Pin(NAND2XL)'), ('U3754/B', 'Input Pin(NAND2XL)'), ('U3763/B', 'Input Pin(NAND2XL)'), ('U3771/B', 'Input Pin(NAND2XL)'), ('U3779/B', 'Input Pin(NAND2XL)'), ('U3786/B', 'Input Pin(NAND2XL)'), ('U3794/B', 'Input Pin(NAND2XL)'), ('U3802/B', 'Input Pin(NAND2XL)'), ('U3810/B', 'Input Pin(NAND2XL)'), ('U3818/B', 'Input Pin(NAND2XL)'), ('U3824/B', 'Input Pin(NAND2XL)')]
U2722 :A n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U2722 :Q n1617 [('U2564/A1', 'Input Pin(OAI21X1)'), ('U2725/A1', 'Input Pin(OAI21X1)'), ('U2731/A', 'Input Pin(INVX1)'), ('U2737/A1', 'Input Pin(OAI21X1)')]
U2723 :A FIFO_E/read_pointer[3] [('FIFO_E/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2723 :B n3071 [('FIFO_E/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2723 :C n1606 [('U2720/Q', 'Output Pin(NAND2XL)')]
U2723 :Q n2478 [('U2555/A1', 'Input Pin(AOI22X1)'), ('U2556/A1', 'Input Pin(AOI22X1)'), ('U2557/A1', 'Input Pin(AOI22X1)'), ('U2724/C', 'Input Pin(NOR3X2)'), ('U2730/A1', 'Input Pin(AOI22X1)'), ('U2733/A1', 'Input Pin(AOI22X1)'), ('U2740/A1', 'Input Pin(AOI22X1)'), ('U2744/A1', 'Input Pin(AOI22X1)'), ('U3247/A1', 'Input Pin(AOI22X1)'), ('U3264/A1', 'Input Pin(AOI22X1)'), ('U3279/A1', 'Input Pin(AOI22X1)'), ('U3296/A1', 'Input Pin(AOI22X1)'), ('U3312/A1', 'Input Pin(AOI22X1)'), ('U3328/A1', 'Input Pin(AOI22X1)'), ('U3344/A1', 'Input Pin(AOI22X1)'), ('U3359/A1', 'Input Pin(AOI22X1)'), ('U3375/A1', 'Input Pin(AOI22X1)'), ('U3391/A1', 'Input Pin(AOI22X1)'), ('U3728/A1', 'Input Pin(AOI22X1)'), ('U3755/A1', 'Input Pin(AOI22X1)'), ('U3764/A1', 'Input Pin(AOI22X1)'), ('U3772/A1', 'Input Pin(AOI22X1)'), ('U3780/A1', 'Input Pin(AOI22X1)'), ('U3787/A1', 'Input Pin(AOI22X1)'), ('U3795/A1', 'Input Pin(AOI22X1)'), ('U3803/A1', 'Input Pin(AOI22X1)'), ('U3811/A1', 'Input Pin(AOI22X1)'), ('U3819/A1', 'Input Pin(AOI22X1)'), ('U3825/A1', 'Input Pin(AOI22X1)'), ('U3833/A1', 'Input Pin(AOI22X1)'), ('U3841/A1', 'Input Pin(AOI22X1)'), ('U3860/A1', 'Input Pin(AOI22X1)'), ('U3868/A1', 'Input Pin(AOI22X1)')]
U2724 :A n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U2724 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U2724 :C n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2724 :Q n2477 [('U2556/B1', 'Input Pin(AOI22X1)'), ('U2557/B1', 'Input Pin(AOI22X1)'), ('U2730/B1', 'Input Pin(AOI22X1)'), ('U2744/B1', 'Input Pin(AOI22X1)'), ('U3247/B1', 'Input Pin(AOI22X1)'), ('U3264/B1', 'Input Pin(AOI22X1)'), ('U3296/B1', 'Input Pin(AOI22X1)'), ('U3344/B1', 'Input Pin(AOI22X1)'), ('U3375/B1', 'Input Pin(AOI22X1)'), ('U3728/B1', 'Input Pin(AOI22X1)'), ('U3764/B1', 'Input Pin(AOI22X1)'), ('U3780/B1', 'Input Pin(AOI22X1)'), ('U3795/B1', 'Input Pin(AOI22X1)'), ('U3811/B1', 'Input Pin(AOI22X1)'), ('U3819/B1', 'Input Pin(AOI22X1)'), ('U3833/B1', 'Input Pin(AOI22X1)'), ('U3860/B1', 'Input Pin(AOI22X1)'), ('U2555/B1', 'Input Pin(AOI22X1)'), ('U2733/B1', 'Input Pin(AOI22X1)'), ('U2740/B1', 'Input Pin(AOI22X1)'), ('U3279/B1', 'Input Pin(AOI22X1)'), ('U3312/B1', 'Input Pin(AOI22X1)'), ('U3328/B1', 'Input Pin(AOI22X1)'), ('U3359/B1', 'Input Pin(AOI22X1)'), ('U3391/B1', 'Input Pin(AOI22X1)'), ('U3755/B1', 'Input Pin(AOI22X1)'), ('U3772/B1', 'Input Pin(AOI22X1)'), ('U3787/B1', 'Input Pin(AOI22X1)'), ('U3803/B1', 'Input Pin(AOI22X1)'), ('U3825/B1', 'Input Pin(AOI22X1)'), ('U3841/B1', 'Input Pin(AOI22X1)'), ('U3868/B1', 'Input Pin(AOI22X1)')]
U2725 :A1 n1617 [('U2722/Q', 'Output Pin(INVXL)')]
U2725 :A2 n3089 [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[16]/QN', 'Output Pin(DFCX1)')]
U2725 :B1 n1607 [('U2556/Q', 'Output Pin(AOI22X1)')]
U2725 :Q n1608 [('U2726/B1', 'Input Pin(AOI21X1)')]
U2726 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U2726 :A2 FIFO_E/FIFO_MEM_3[16] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U2726 :B1 n1608 [('U2725/Q', 'Output Pin(OAI21X1)')]
U2726 :Q n2539 [('U2727/A', 'Input Pin(NOR2XL)'), ('U2729/A', 'Input Pin(NAND2XL)'), ('U2755/C', 'Input Pin(NAND4X1)'), ('U2760/A', 'Input Pin(INVXL)'), ('U3928/A1', 'Input Pin(OAI211X1)')]
U2727 :A n2539 [('U2726/Q', 'Output Pin(AOI21X1)')]
U2727 :B CONTROL_PART/LBDR_E/Rxy[5] [('CONTROL_PART/LBDR_E/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U2727 :Q n1626 [('U2753/A1', 'Input Pin(OAI22X1)')]
U2728 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U2728 :A2 FIFO_E/FIFO_MEM_3[15] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U2728 :B1 n1610 [('U2564/Q', 'Output Pin(OAI21X1)')]
U2728 :Q n2811 [('U2729/B', 'Input Pin(NAND2XL)'), ('U2756/A1', 'Input Pin(OAI22X1)'), ('U3853/A2', 'Input Pin(OA22X1)'), ('U3930/A', 'Input Pin(INVXL)'), ('U4134/A1', 'Input Pin(OAI211X1)')]
U2729 :A n2539 [('U2726/Q', 'Output Pin(AOI21X1)')]
U2729 :B n2811 [('U2728/Q', 'Output Pin(AOI21X1)')]
U2729 :Q n1628 [('U2563/C1', 'Input Pin(AOI211X1)'), ('U2750/A2', 'Input Pin(OAI211X1)')]
U2730 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2730 :A2 FIFO_E/FIFO_MEM_2[14] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U2730 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2730 :B2 FIFO_E/FIFO_MEM_1[14] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U2730 :Q n1612 [('U2565/B1', 'Input Pin(OAI211X1)')]
U2731 :A n1617 [('U2722/Q', 'Output Pin(INVXL)')]
U2731 :Q n2476 [('U2732/A', 'Input Pin(NAND2XL)'), ('U3246/B', 'Input Pin(NAND2XL)'), ('U3263/B', 'Input Pin(NAND2XL)'), ('U3278/B', 'Input Pin(NAND2XL)'), ('U3295/B', 'Input Pin(NAND2XL)'), ('U3311/B', 'Input Pin(NAND2XL)'), ('U3343/B', 'Input Pin(NAND2XL)'), ('U3358/B', 'Input Pin(NAND2XL)'), ('U3374/B', 'Input Pin(NAND2XL)'), ('U3390/B', 'Input Pin(NAND2XL)'), ('U3727/B', 'Input Pin(NAND2XL)'), ('U3832/B', 'Input Pin(NAND2XL)'), ('U3840/B', 'Input Pin(NAND2XL)'), ('U3859/B', 'Input Pin(NAND2XL)'), ('U3867/B', 'Input Pin(NAND2XL)')]
U2732 :A n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U2732 :B FIFO_E/FIFO_MEM_4[14] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U2732 :Q n1611 [('U2565/C1', 'Input Pin(OAI211X1)')]
U2733 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2733 :A2 FIFO_E/FIFO_MEM_2[13] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U2733 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2733 :B2 FIFO_E/FIFO_MEM_1[13] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U2733 :Q n1615 [('U2735/A', 'Input Pin(NAND2XL)')]
U2734 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U2734 :A2 FIFO_E/FIFO_MEM_3[13] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U2734 :B1 n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U2734 :B2 FIFO_E/FIFO_MEM_4[13] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U2734 :Q n1614 [('U2735/B', 'Input Pin(NAND2XL)')]
U2735 :A n1615 [('U2733/Q', 'Output Pin(AOI22X1)')]
U2735 :B n1614 [('U2734/Q', 'Output Pin(AOI22X1)')]
U2735 :Q n2818 [('U2736/B', 'Input Pin(NOR2XL)'), ('U2755/D', 'Input Pin(NAND4X1)'), ('U3848/A2', 'Input Pin(AOI22X1)'), ('U3936/B', 'Input Pin(NAND2XL)'), ('U4036/A2', 'Input Pin(AOI22X1)'), ('U4138/A2', 'Input Pin(AOI22X1)')]
U2736 :A n2643 [('U2565/Q', 'Output Pin(OAI211X1)')]
U2736 :B n2818 [('U2735/Q', 'Output Pin(NAND2XL)')]
U2736 :Q n1632 [('U2563/A1', 'Input Pin(AOI211X1)'), ('U2750/B1', 'Input Pin(OAI211X1)'), ('U2758/A', 'Input Pin(INVXL)')]
U2737 :A1 n1617 [('U2722/Q', 'Output Pin(INVXL)')]
U2737 :A2 n3091 [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[29]/QN', 'Output Pin(DFCX1)')]
U2737 :B1 n1616 [('U2557/Q', 'Output Pin(AOI22X1)')]
U2737 :Q n1618 [('U2738/B1', 'Input Pin(AOI21X1)')]
U2738 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U2738 :A2 FIFO_E/FIFO_MEM_3[29] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U2738 :B1 n1618 [('U2737/Q', 'Output Pin(OAI21X1)')]
U2738 :Q n2727 [('U2739/A', 'Input Pin(INVXL)'), ('U2751/B', 'Input Pin(NAND4X1)'), ('U3407/A1', 'Input Pin(OAI211X1)'), ('U3981/A1', 'Input Pin(OAI211X1)'), ('U4095/A1', 'Input Pin(OAI211X1)')]
U2739 :A n2727 [('U2738/Q', 'Output Pin(AOI21X1)')]
U2739 :Q n2518 [('U2748/A', 'Input Pin(NAND4X1)'), ('U3911/B2', 'Input Pin(AOI22X1)')]
U2740 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2740 :A2 FIFO_E/FIFO_MEM_2[30] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U2740 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2740 :B2 FIFO_E/FIFO_MEM_1[30] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U2740 :Q n1620 [('U2742/A', 'Input Pin(NAND2XL)')]
U2741 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U2741 :A2 FIFO_E/FIFO_MEM_3[30] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U2741 :B1 n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U2741 :B2 FIFO_E/FIFO_MEM_4[30] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U2741 :Q n1619 [('U2742/B', 'Input Pin(NAND2XL)')]
U2742 :A n1620 [('U2740/Q', 'Output Pin(AOI22X1)')]
U2742 :B n1619 [('U2741/Q', 'Output Pin(AOI22X1)')]
U2742 :Q n2525 [('U2743/A', 'Input Pin(INVXL)'), ('U3914/B2', 'Input Pin(AOI22X1)')]
U2743 :A n2525 [('U2742/Q', 'Output Pin(NAND2XL)')]
U2743 :Q n2721 [('U2622/A1', 'Input Pin(OAI211X1)'), ('U2748/C', 'Input Pin(NAND4X1)'), ('U2751/A', 'Input Pin(NAND4X1)'), ('U3409/A1', 'Input Pin(OAI211X1)'), ('U4092/A1', 'Input Pin(OAI211X1)')]
U2744 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U2744 :A2 FIFO_E/FIFO_MEM_2[31] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U2744 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U2744 :B2 FIFO_E/FIFO_MEM_1[31] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U2744 :Q n1622 [('U2746/A', 'Input Pin(NAND2XL)')]
U2745 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U2745 :A2 FIFO_E/FIFO_MEM_3[31] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U2745 :B1 n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U2745 :B2 FIFO_E/FIFO_MEM_4[31] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U2745 :Q n1621 [('U2746/B', 'Input Pin(NAND2XL)')]
U2746 :A n1622 [('U2744/Q', 'Output Pin(AOI22X1)')]
U2746 :B n1621 [('U2745/Q', 'Output Pin(AOI22X1)')]
U2746 :Q n2710 [('U2586/B2', 'Input Pin(AOI22X1)'), ('U2747/A', 'Input Pin(INVXL)'), ('U2751/C', 'Input Pin(NAND4X1)'), ('U3412/B', 'Input Pin(NAND2XL)'), ('U3917/B2', 'Input Pin(AOI22X1)'), ('U4087/B2', 'Input Pin(AOI22X1)')]
U2747 :A n2710 [('U2746/Q', 'Output Pin(NAND2XL)')]
U2747 :Q n1623 [('U2748/D', 'Input Pin(NAND4X1)')]
U2748 :A n2518 [('U2739/Q', 'Output Pin(INVXL)')]
U2748 :B n1624 [('U2693/Q', 'Output Pin(OAI221X1)')]
U2748 :C n2721 [('U2743/Q', 'Output Pin(INVXL)')]
U2748 :D n1623 [('U2747/Q', 'Output Pin(INVXL)')]
U2748 :Q n1629 [('U2563/B1', 'Input Pin(AOI211X1)'), ('U2749/A', 'Input Pin(INVXL)'), ('U2752/B', 'Input Pin(NAND2XL)')]
U2749 :A n1629 [('U2748/Q', 'Output Pin(NAND4X1)')]
U2749 :Q n1634 [('U2750/C1', 'Input Pin(OAI211X1)'), ('U2755/B', 'Input Pin(NAND4X1)'), ('U2761/B1', 'Input Pin(OAI211X1)')]
U2750 :A1 CONTROL_PART/LBDR_E/Rxy[4] [('CONTROL_PART/LBDR_E/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U2750 :A2 n1628 [('U2729/Q', 'Output Pin(NAND2XL)')]
U2750 :B1 n1632 [('U2736/Q', 'Output Pin(NOR2XL)')]
U2750 :C1 n1634 [('U2749/Q', 'Output Pin(INVXL)')]
U2750 :Q n1625 [('U2753/A2', 'Input Pin(OAI22X1)')]
U2751 :A n2721 [('U2743/Q', 'Output Pin(INVXL)')]
U2751 :B n2727 [('U2738/Q', 'Output Pin(AOI21X1)')]
U2751 :C n2710 [('U2746/Q', 'Output Pin(NAND2XL)')]
U2751 :D FIFO_E/credit_out_FF_in [('U2715/Q', 'Output Pin(INVXL)')]
U2751 :Q n1832 [('U2752/A', 'Input Pin(NAND2XL)'), ('U3053/A', 'Input Pin(NOR2XL)')]
U2752 :A n1832 [('U2751/Q', 'Output Pin(NAND4X1)')]
U2752 :B n1629 [('U2748/Q', 'Output Pin(NAND4X1)')]
U2752 :Q n1635 [('U2753/B2', 'Input Pin(OAI22X1)'), ('U2756/B2', 'Input Pin(OAI22X1)'), ('U2757/A1', 'Input Pin(OAI21X1)'), ('U2762/B2', 'Input Pin(OAI22X1)')]
U2753 :A1 n1626 [('U2727/Q', 'Output Pin(NOR2XL)')]
U2753 :A2 n1625 [('U2750/Q', 'Output Pin(OAI211X1)')]
U2753 :B1 n3116 [('CONTROL_PART/LBDR_E/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2753 :B2 n1635 [('U2752/Q', 'Output Pin(NAND2XL)')]
U2753 :Q CONTROL_PART/LBDR_E/n52 [('CONTROL_PART/LBDR_E/Req_W_FF_reg/D', 'Input Pin(DFCX1)')]
U2754 :A n2643 [('U2565/Q', 'Output Pin(OAI211X1)')]
U2754 :Q n2816 [('U2573/A1', 'Input Pin(OAI21X1)'), ('U2755/A', 'Input Pin(NAND4X1)'), ('U2761/A1', 'Input Pin(OAI211X1)'), ('U3851/A2', 'Input Pin(OA22X1)'), ('U4137/A1', 'Input Pin(OAI211X1)')]
U2755 :A n2816 [('U2754/Q', 'Output Pin(INVXL)')]
U2755 :B n1634 [('U2749/Q', 'Output Pin(INVXL)')]
U2755 :C n2539 [('U2726/Q', 'Output Pin(AOI21X1)')]
U2755 :D n2818 [('U2735/Q', 'Output Pin(NAND2XL)')]
U2755 :Q n1627 [('U2756/A2', 'Input Pin(OAI22X1)')]
U2756 :A1 n2811 [('U2728/Q', 'Output Pin(AOI21X1)')]
U2756 :A2 n1627 [('U2755/Q', 'Output Pin(NAND4X1)')]
U2756 :B1 n3111 [('CONTROL_PART/LBDR_E/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2756 :B2 n1635 [('U2752/Q', 'Output Pin(NAND2XL)')]
U2756 :Q CONTROL_PART/LBDR_E/n50 [('CONTROL_PART/LBDR_E/Req_L_FF_reg/D', 'Input Pin(DFCX1)')]
U2757 :A1 n1635 [('U2752/Q', 'Output Pin(NAND2XL)')]
U2757 :A2 n3120 [('CONTROL_PART/LBDR_E/Req_N_FF_reg/QN', 'Output Pin(DFCX1)')]
U2757 :B1 n1631 [('U2573/Q', 'Output Pin(OAI21X1)')]
U2757 :Q CONTROL_PART/LBDR_E/n53 [('CONTROL_PART/LBDR_E/Req_N_FF_reg/D', 'Input Pin(DFCX1)')]
U2758 :A n1632 [('U2736/Q', 'Output Pin(NOR2XL)')]
U2758 :Q n1633 [('U2759/B', 'Input Pin(NOR2XL)')]
U2759 :A CONTROL_PART/LBDR_E/Rxy[7] [('CONTROL_PART/LBDR_E/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U2759 :B n1633 [('U2758/Q', 'Output Pin(INVXL)')]
U2759 :Q n1637 [('U2762/A1', 'Input Pin(OAI22X1)')]
U2760 :A n2539 [('U2726/Q', 'Output Pin(AOI21X1)')]
U2760 :Q n2801 [('U2761/C1', 'Input Pin(OAI211X1)'), ('U3856/A2', 'Input Pin(AOI22X1)'), ('U4028/A2', 'Input Pin(AOI22X1)'), ('U4130/A2', 'Input Pin(AOI22X1)')]
U2761 :A1 n2816 [('U2754/Q', 'Output Pin(INVXL)')]
U2761 :A2 CONTROL_PART/LBDR_E/Rxy[6] [('CONTROL_PART/LBDR_E/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U2761 :B1 n1634 [('U2749/Q', 'Output Pin(INVXL)')]
U2761 :C1 n2801 [('U2760/Q', 'Output Pin(INVXL)')]
U2761 :Q n1636 [('U2762/A2', 'Input Pin(OAI22X1)')]
U2762 :A1 n1637 [('U2759/Q', 'Output Pin(NOR2XL)')]
U2762 :A2 n1636 [('U2761/Q', 'Output Pin(OAI211X1)')]
U2762 :B1 CONTROL_PART/Req_ES [('CONTROL_PART/LBDR_E/Req_S_FF_reg/QN', 'Output Pin(DFCX1)')]
U2762 :B2 n1635 [('U2752/Q', 'Output Pin(NAND2XL)')]
U2762 :Q CONTROL_PART/LBDR_E/n51 [('CONTROL_PART/LBDR_E/Req_S_FF_reg/D', 'Input Pin(DFCX1)')]
U2763 :A FIFO_S/read_pointer[2] [('FIFO_S/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2763 :B FIFO_S/read_pointer[3] [('FIFO_S/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2763 :C FIFO_S/read_pointer[0] [('FIFO_S/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2763 :D n3070 [('FIFO_S/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2763 :Q n2302 [('U2767/C', 'Input Pin(NOR3X2)'), ('U2768/A1', 'Input Pin(AOI22X1)'), ('U2772/A1', 'Input Pin(AOI22X1)'), ('U2783/A1', 'Input Pin(AOI22X1)'), ('U2788/A1', 'Input Pin(AOI22X1)'), ('U2792/A1', 'Input Pin(AOI22X1)'), ('U2796/A1', 'Input Pin(AOI22X1)'), ('U2834/A1', 'Input Pin(AOI22X1)'), ('U3259/A1', 'Input Pin(AOI22X1)'), ('U3267/A1', 'Input Pin(AOI22X1)'), ('U3283/A1', 'Input Pin(AOI22X1)'), ('U3299/A1', 'Input Pin(AOI22X1)'), ('U3315/A1', 'Input Pin(AOI22X1)'), ('U3331/A1', 'Input Pin(AOI22X1)'), ('U3347/A1', 'Input Pin(AOI22X1)'), ('U3362/A1', 'Input Pin(AOI22X1)'), ('U3378/A1', 'Input Pin(AOI22X1)'), ('U3394/A1', 'Input Pin(AOI22X1)'), ('U3428/A1', 'Input Pin(AOI22X1)'), ('U3444/A1', 'Input Pin(AOI22X1)'), ('U3460/A1', 'Input Pin(AOI22X1)'), ('U3475/A1', 'Input Pin(AOI22X1)'), ('U3491/A1', 'Input Pin(AOI22X1)'), ('U3507/A1', 'Input Pin(AOI22X1)'), ('U3523/A1', 'Input Pin(AOI22X1)'), ('U3539/A1', 'Input Pin(AOI22X1)'), ('U3555/A1', 'Input Pin(AOI22X1)'), ('U3572/A1', 'Input Pin(AOI22X1)'), ('U3587/A1', 'Input Pin(AOI22X1)'), ('U3602/A1', 'Input Pin(AOI22X1)'), ('U3632/A1', 'Input Pin(AOI22X1)'), ('U3648/A1', 'Input Pin(AOI22X1)'), ('U3664/A1', 'Input Pin(AOI22X1)')]
U2764 :A n3070 [('FIFO_S/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2764 :B n3098 [('FIFO_S/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2764 :Q n1638 [('U2765/C', 'Input Pin(NOR3X2)'), ('U2766/C', 'Input Pin(NOR3X2)')]
U2765 :A FIFO_S/read_pointer[3] [('FIFO_S/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2765 :B n3092 [('FIFO_S/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2765 :C n1638 [('U2764/Q', 'Output Pin(NAND2XL)')]
U2765 :Q n2304 [('U2767/A', 'Input Pin(NOR3X2)'), ('U2769/A1', 'Input Pin(AOI22X1)'), ('U2773/A1', 'Input Pin(AOI22X1)'), ('U2784/A1', 'Input Pin(AOI22X1)'), ('U2790/A1', 'Input Pin(AOI21X1)'), ('U2793/A1', 'Input Pin(AOI22X1)'), ('U2797/A1', 'Input Pin(AOI22X1)'), ('U2835/A1', 'Input Pin(AOI22X1)'), ('U3260/A1', 'Input Pin(AOI22X1)'), ('U3268/A1', 'Input Pin(AOI22X1)'), ('U3284/A1', 'Input Pin(AOI22X1)'), ('U3300/A1', 'Input Pin(AOI22X1)'), ('U3316/A1', 'Input Pin(AOI22X1)'), ('U3332/A1', 'Input Pin(AOI22X1)'), ('U3348/A1', 'Input Pin(AOI22X1)'), ('U3363/A1', 'Input Pin(AOI22X1)'), ('U3379/A1', 'Input Pin(AOI22X1)'), ('U3395/A1', 'Input Pin(AOI22X1)'), ('U3429/A1', 'Input Pin(AOI22X1)'), ('U3445/A1', 'Input Pin(AOI22X1)'), ('U3461/A1', 'Input Pin(AOI22X1)'), ('U3476/A1', 'Input Pin(AOI22X1)'), ('U3492/A1', 'Input Pin(AOI22X1)'), ('U3508/A1', 'Input Pin(AOI22X1)'), ('U3524/A1', 'Input Pin(AOI22X1)'), ('U3540/A1', 'Input Pin(AOI22X1)'), ('U3556/A1', 'Input Pin(AOI22X1)'), ('U3573/A1', 'Input Pin(AOI22X1)'), ('U3588/A1', 'Input Pin(AOI22X1)'), ('U3603/A1', 'Input Pin(AOI22X1)'), ('U3633/A1', 'Input Pin(AOI22X1)'), ('U3649/A1', 'Input Pin(AOI22X1)'), ('U3665/A1', 'Input Pin(AOI22X1)')]
U2766 :A FIFO_S/read_pointer[2] [('FIFO_S/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2766 :B n3080 [('FIFO_S/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2766 :C n1638 [('U2764/Q', 'Output Pin(NAND2XL)')]
U2766 :Q n2303 [('U2767/B', 'Input Pin(NOR3X2)'), ('U2769/B1', 'Input Pin(AOI22X1)'), ('U2773/B1', 'Input Pin(AOI22X1)'), ('U2784/B1', 'Input Pin(AOI22X1)'), ('U2787/B', 'Input Pin(NAND2XL)'), ('U2793/B1', 'Input Pin(AOI22X1)'), ('U2797/B1', 'Input Pin(AOI22X1)'), ('U2835/B1', 'Input Pin(AOI22X1)'), ('U3260/B1', 'Input Pin(AOI22X1)'), ('U3268/B1', 'Input Pin(AOI22X1)'), ('U3284/B1', 'Input Pin(AOI22X1)'), ('U3300/B1', 'Input Pin(AOI22X1)'), ('U3316/B1', 'Input Pin(AOI22X1)'), ('U3332/B1', 'Input Pin(AOI22X1)'), ('U3348/B1', 'Input Pin(AOI22X1)'), ('U3363/B1', 'Input Pin(AOI22X1)'), ('U3379/B1', 'Input Pin(AOI22X1)'), ('U3395/B1', 'Input Pin(AOI22X1)'), ('U3429/B1', 'Input Pin(AOI22X1)'), ('U3445/B1', 'Input Pin(AOI22X1)'), ('U3461/B1', 'Input Pin(AOI22X1)'), ('U3476/B1', 'Input Pin(AOI22X1)'), ('U3492/B1', 'Input Pin(AOI22X1)'), ('U3508/B1', 'Input Pin(AOI22X1)'), ('U3524/B1', 'Input Pin(AOI22X1)'), ('U3540/B1', 'Input Pin(AOI22X1)'), ('U3556/B1', 'Input Pin(AOI22X1)'), ('U3573/B1', 'Input Pin(AOI22X1)'), ('U3588/B1', 'Input Pin(AOI22X1)'), ('U3603/B1', 'Input Pin(AOI22X1)'), ('U3633/B1', 'Input Pin(AOI22X1)'), ('U3649/B1', 'Input Pin(AOI22X1)'), ('U3665/B1', 'Input Pin(AOI22X1)')]
U2767 :A n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2767 :B n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2767 :C n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2767 :Q n2301 [('U2768/B1', 'Input Pin(AOI22X1)'), ('U2772/B1', 'Input Pin(AOI22X1)'), ('U2783/B1', 'Input Pin(AOI22X1)'), ('U2788/B1', 'Input Pin(AOI22X1)'), ('U2792/B1', 'Input Pin(AOI22X1)'), ('U2796/B1', 'Input Pin(AOI22X1)'), ('U2834/B1', 'Input Pin(AOI22X1)'), ('U3259/B1', 'Input Pin(AOI22X1)'), ('U3267/B1', 'Input Pin(AOI22X1)'), ('U3283/B1', 'Input Pin(AOI22X1)'), ('U3299/B1', 'Input Pin(AOI22X1)'), ('U3315/B1', 'Input Pin(AOI22X1)'), ('U3331/B1', 'Input Pin(AOI22X1)'), ('U3347/B1', 'Input Pin(AOI22X1)'), ('U3362/B1', 'Input Pin(AOI22X1)'), ('U3378/B1', 'Input Pin(AOI22X1)'), ('U3394/B1', 'Input Pin(AOI22X1)'), ('U3428/B1', 'Input Pin(AOI22X1)'), ('U3444/B1', 'Input Pin(AOI22X1)'), ('U3460/B1', 'Input Pin(AOI22X1)'), ('U3475/B1', 'Input Pin(AOI22X1)'), ('U3491/B1', 'Input Pin(AOI22X1)'), ('U3507/B1', 'Input Pin(AOI22X1)'), ('U3523/B1', 'Input Pin(AOI22X1)'), ('U3539/B1', 'Input Pin(AOI22X1)'), ('U3555/B1', 'Input Pin(AOI22X1)'), ('U3572/B1', 'Input Pin(AOI22X1)'), ('U3587/B1', 'Input Pin(AOI22X1)'), ('U3602/B1', 'Input Pin(AOI22X1)'), ('U3632/B1', 'Input Pin(AOI22X1)'), ('U3648/B1', 'Input Pin(AOI22X1)'), ('U3664/B1', 'Input Pin(AOI22X1)')]
U2768 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2768 :A2 FIFO_S/FIFO_MEM_2[15] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U2768 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2768 :B2 FIFO_S/FIFO_MEM_1[15] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U2768 :Q n1640 [('U2770/A', 'Input Pin(NAND2XL)')]
U2769 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2769 :A2 FIFO_S/FIFO_MEM_3[15] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U2769 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2769 :B2 FIFO_S/FIFO_MEM_4[15] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U2769 :Q n1639 [('U2770/B', 'Input Pin(NAND2XL)')]
U2770 :A n1640 [('U2768/Q', 'Output Pin(AOI22X1)')]
U2770 :B n1639 [('U2769/Q', 'Output Pin(AOI22X1)')]
U2770 :Q n2808 [('U2571/C', 'Input Pin(NAND3X1)'), ('U2771/A', 'Input Pin(INVXL)'), ('U3619/B2', 'Input Pin(AOI22X1)'), ('U3929/A2', 'Input Pin(AOI22X1)'), ('U4133/B', 'Input Pin(NAND2XL)')]
U2771 :A n2808 [('U2770/Q', 'Output Pin(NAND2XL)')]
U2771 :Q n2467 [('U2776/A', 'Input Pin(NAND2XL)'), ('U3855/A1', 'Input Pin(OAI211X1)')]
U2772 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2772 :A2 FIFO_S/FIFO_MEM_2[16] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U2772 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2772 :B2 FIFO_S/FIFO_MEM_1[16] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U2772 :Q n1642 [('U2774/A', 'Input Pin(NAND2XL)')]
U2773 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2773 :A2 FIFO_S/FIFO_MEM_3[16] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U2773 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2773 :B2 FIFO_S/FIFO_MEM_4[16] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U2773 :Q n1641 [('U2774/B', 'Input Pin(NAND2XL)')]
U2774 :A n1642 [('U2772/Q', 'Output Pin(AOI22X1)')]
U2774 :B n1641 [('U2773/Q', 'Output Pin(AOI22X1)')]
U2774 :Q n2802 [('U2595/B2', 'Input Pin(AOI22X1)'), ('U2775/A', 'Input Pin(INVXL)'), ('U3114/A2', 'Input Pin(OAI31X1)'), ('U3857/A2', 'Input Pin(AOI22X1)'), ('U3926/A2', 'Input Pin(AOI22X1)'), ('U4131/B', 'Input Pin(NAND2XL)')]
U2775 :A n2802 [('U2774/Q', 'Output Pin(NAND2XL)')]
U2775 :Q n1672 [('U2776/B', 'Input Pin(NAND2XL)'), ('U2798/A2', 'Input Pin(OAI211X1)'), ('U2833/B', 'Input Pin(NOR2XL)')]
U2776 :A n2467 [('U2771/Q', 'Output Pin(INVXL)')]
U2776 :B n1672 [('U2775/Q', 'Output Pin(INVXL)')]
U2776 :Q n2937 [('U2777/B', 'Input Pin(NOR2XL)'), ('U2838/A2', 'Input Pin(OAI211X1)'), ('U4677/B1', 'Input Pin(AOI211X1)')]
U2777 :A CONTROL_PART/LBDR_S/Rxy[2] [('CONTROL_PART/LBDR_S/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U2777 :B n2937 [('U2776/Q', 'Output Pin(NAND2XL)')]
U2777 :Q n1671 [('U2832/A1', 'Input Pin(OAI22X1)')]
U2778 :A1 n3070 [('FIFO_S/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2778 :A2 FIFO_S/write_pointer[1] [('FIFO_S/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2778 :B1 n3092 [('FIFO_S/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2778 :B2 FIFO_S/write_pointer[2] [('FIFO_S/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2778 :Q n1643 [('U2779/C1', 'Input Pin(OAI221X1)')]
U2779 :A1 n3070 [('FIFO_S/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2779 :A2 FIFO_S/write_pointer[1] [('FIFO_S/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2779 :B1 n3092 [('FIFO_S/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2779 :B2 FIFO_S/write_pointer[2] [('FIFO_S/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2779 :C1 n1643 [('U2778/Q', 'Output Pin(AOI22X1)')]
U2779 :Q n1644 [('U2780/C1', 'Input Pin(AOI221X1)')]
U2780 :A1 FIFO_S/read_pointer[0] [('FIFO_S/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2780 :A2 n3078 [('FIFO_S/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2780 :B1 n3098 [('FIFO_S/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2780 :B2 FIFO_S/write_pointer[0] [('FIFO_S/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2780 :C1 n1644 [('U2779/Q', 'Output Pin(OAI221X1)')]
U2780 :Q n1645 [('U2781/C1', 'Input Pin(OAI221X1)')]
U2781 :A1 FIFO_S/read_pointer[3] [('FIFO_S/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2781 :A2 n3064 [('FIFO_S/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2781 :B1 n3080 [('FIFO_S/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2781 :B2 FIFO_S/write_pointer[3] [('FIFO_S/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2781 :C1 n1645 [('U2780/Q', 'Output Pin(AOI221X1)')]
U2781 :Q n1656 [('U2782/A', 'Input Pin(INVXL)'), ('U2808/C', 'Input Pin(NAND3X1)')]
U2782 :A n1656 [('U2781/Q', 'Output Pin(OAI221X1)')]
U2782 :Q n1667 [('U2795/A', 'Input Pin(NOR4X1)'), ('U2815/A', 'Input Pin(OR3X1)'), ('U2821/B', 'Input Pin(NOR3X3)'), ('U2827/C', 'Input Pin(NOR4X1)')]
U2783 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2783 :A2 FIFO_S/FIFO_MEM_2[29] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U2783 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2783 :B2 FIFO_S/FIFO_MEM_1[29] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U2783 :Q n1647 [('U2785/A', 'Input Pin(NAND2XL)')]
U2784 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2784 :A2 FIFO_S/FIFO_MEM_3[29] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U2784 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2784 :B2 FIFO_S/FIFO_MEM_4[29] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U2784 :Q n1646 [('U2785/B', 'Input Pin(NAND2XL)')]
U2785 :A n1647 [('U2783/Q', 'Output Pin(AOI22X1)')]
U2785 :B n1646 [('U2784/Q', 'Output Pin(AOI22X1)')]
U2785 :Q n2724 [('U2786/A', 'Input Pin(INVXL)'), ('U2829/D', 'Input Pin(NOR4X1)'), ('U3405/A2', 'Input Pin(AOI22X1)'), ('U4094/B', 'Input Pin(NAND2XL)')]
U2786 :A n2724 [('U2785/Q', 'Output Pin(NAND2XL)')]
U2786 :Q n2524 [('U2795/B', 'Input Pin(NOR4X1)'), ('U3743/A1', 'Input Pin(OAI211X1)'), ('U3913/A1', 'Input Pin(OAI211X1)')]
U2787 :A FIFO_S/FIFO_MEM_4[31] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U2787 :B n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2787 :Q n1649 [('U2789/A', 'Input Pin(NAND2XL)')]
U2788 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2788 :A2 FIFO_S/FIFO_MEM_2[31] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U2788 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2788 :B2 FIFO_S/FIFO_MEM_1[31] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U2788 :Q n1648 [('U2789/B', 'Input Pin(NAND2XL)')]
U2789 :A n1649 [('U2787/Q', 'Output Pin(NAND2XL)')]
U2789 :B n1648 [('U2788/Q', 'Output Pin(AOI22X1)')]
U2789 :Q n1650 [('U2790/B1', 'Input Pin(AOI21X1)')]
U2790 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2790 :A2 FIFO_S/FIFO_MEM_3[31] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U2790 :B1 n1650 [('U2789/Q', 'Output Pin(NAND2XL)')]
U2790 :Q n1669 [('U2791/A', 'Input Pin(INVXL)'), ('U2829/A', 'Input Pin(NOR4X1)')]
U2791 :A n1669 [('U2790/Q', 'Output Pin(AOI21X1)')]
U2791 :Q n2712 [('U2795/C', 'Input Pin(NOR4X1)'), ('U3411/A2', 'Input Pin(AOI22X1)'), ('U3746/B2', 'Input Pin(AOI22X1)'), ('U3918/A2', 'Input Pin(AOI22X1)'), ('U4088/B', 'Input Pin(NAND2XL)')]
U2792 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2792 :A2 FIFO_S/FIFO_MEM_2[30] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U2792 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2792 :B2 FIFO_S/FIFO_MEM_1[30] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U2792 :Q n1652 [('U2794/A', 'Input Pin(NAND2XL)')]
U2793 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2793 :A2 FIFO_S/FIFO_MEM_3[30] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U2793 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2793 :B2 FIFO_S/FIFO_MEM_4[30] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U2793 :Q n1651 [('U2794/B', 'Input Pin(NAND2XL)')]
U2794 :A n1652 [('U2792/Q', 'Output Pin(AOI22X1)')]
U2794 :B n1651 [('U2793/Q', 'Output Pin(AOI22X1)')]
U2794 :Q n2718 [('U2592/A2', 'Input Pin(AOI22X1)'), ('U2597/B2', 'Input Pin(AOI22X1)'), ('U2795/D', 'Input Pin(NOR4X1)'), ('U2829/C', 'Input Pin(NOR4X1)'), ('U3915/A2', 'Input Pin(AOI22X1)'), ('U4091/B', 'Input Pin(NAND2XL)')]
U2795 :A n1667 [('U2782/Q', 'Output Pin(INVXL)')]
U2795 :B n2524 [('U2786/Q', 'Output Pin(INVXL)')]
U2795 :C n2712 [('U2791/Q', 'Output Pin(INVXL)')]
U2795 :D n2718 [('U2794/Q', 'Output Pin(NAND2XL)')]
U2795 :Q n2934 [('U2571/A', 'Input Pin(NAND3X1)'), ('U2798/B1', 'Input Pin(OAI211X1)'), ('U2830/B', 'Input Pin(NOR2XL)'), ('U2838/B1', 'Input Pin(OAI211X1)'), ('U4676/B1', 'Input Pin(OAI31X1)')]
U2796 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2796 :A2 FIFO_S/FIFO_MEM_2[14] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U2796 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2796 :B2 FIFO_S/FIFO_MEM_1[14] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U2796 :Q n1654 [('U2549/A', 'Input Pin(NAND2X1)')]
U2797 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2797 :A2 FIFO_S/FIFO_MEM_3[14] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U2797 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2797 :B2 FIFO_S/FIFO_MEM_4[14] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U2797 :Q n1653 [('U2549/B', 'Input Pin(NAND2X1)')]
U2798 :A1 CONTROL_PART/LBDR_S/Rxy[3] [('CONTROL_PART/LBDR_S/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U2798 :A2 n1672 [('U2775/Q', 'Output Pin(INVXL)')]
U2798 :B1 n2934 [('U2795/Q', 'Output Pin(NOR4X1)')]
U2798 :C1 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U2798 :Q n1670 [('U2832/A2', 'Input Pin(OAI22X1)')]
U2799 :A n3135 [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2799 :B CONTROL_PART/allocator_unit/arb_S_X/state[2] [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2799 :Q n1658 [('U2800/A', 'Input Pin(INVXL)'), ('U2812/B', 'Input Pin(NAND2XL)')]
U2800 :A n1658 [('U2799/Q', 'Output Pin(NOR2XL)')]
U2800 :Q n1713 [('U2801/B1', 'Input Pin(AOI21X1)'), ('U2906/B', 'Input Pin(NOR2XL)')]
U2801 :A1 CONTROL_PART/Req_SE [('CONTROL_PART/LBDR_S/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U2801 :A2 CONTROL_PART/allocator_unit/arb_S_X/n38 [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2801 :B1 n1713 [('U2800/Q', 'Output Pin(INVXL)')]
U2801 :Q n1661 [('U2806/A1', 'Input Pin(OAI21X1)'), ('U2816/A1', 'Input Pin(AOI21X1)')]
U2802 :A CONTROL_PART/Req_SN [('CONTROL_PART/LBDR_S/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2802 :B CONTROL_PART/Req_SL [('CONTROL_PART/LBDR_S/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U2802 :Q n1722 [('U2804/A1', 'Input Pin(AOI21X1)'), ('U2813/A', 'Input Pin(NAND2XL)'), ('U2904/A', 'Input Pin(INVXL)'), ('U2912/A1', 'Input Pin(OAI21X1)')]
U2803 :A CONTROL_PART/Req_SN [('CONTROL_PART/LBDR_S/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2803 :B n1714 [('U2540/Q', 'Output Pin(OR2X2)')]
U2803 :Q n1721 [('U2804/B1', 'Input Pin(AOI21X1)'), ('U2912/A2', 'Input Pin(OAI21X1)')]
U2804 :A1 n1722 [('U2802/Q', 'Output Pin(NOR2XL)')]
U2804 :A2 CONTROL_PART/allocator_unit/arb_S_X/state[2] [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2804 :B1 n1721 [('U2803/Q', 'Output Pin(NOR2XL)')]
U2804 :Q n1660 [('U2509/A1', 'Input Pin(AOI31X1)'), ('U2805/B', 'Input Pin(NOR2XL)')]
U2805 :A CONTROL_PART/Req_SE [('CONTROL_PART/LBDR_S/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U2805 :B n1660 [('U2804/Q', 'Output Pin(AOI21X1)')]
U2805 :Q n1655 [('U2806/A2', 'Input Pin(OAI21X1)')]
U2806 :A1 n1661 [('U2801/Q', 'Output Pin(AOI21X1)')]
U2806 :A2 n1655 [('U2805/Q', 'Output Pin(NOR2XL)')]
U2806 :B1 CONTROL_PART/Req_SW [('CONTROL_PART/LBDR_S/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U2806 :Q n1981 [('U2546/A3', 'Input Pin(AOI31X2)'), ('U2604/B2', 'Input Pin(OAI22X1)'), ('U2809/B', 'Input Pin(NOR3X3)'), ('U2952/A', 'Input Pin(NOR2XL)')]
U2807 :A n3112 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2807 :B n3087 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2807 :Q n1764 [('U2808/A', 'Input Pin(NAND3X1)'), ('U2951/B', 'Input Pin(NOR2XL)')]
U2808 :A n1764 [('U2807/Q', 'Output Pin(NOR2XL)')]
U2808 :B CONTROL_PART/allocator_unit/arb_X_W/state[2] [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2808 :C n1656 [('U2781/Q', 'Output Pin(OAI221X1)')]
U2808 :Q n1657 [('U2809/C', 'Input Pin(NOR3X3)')]
U2809 :A n1773 [('U2661/Q', 'Output Pin(NOR2XL)')]
U2809 :B n1981 [('U2806/Q', 'Output Pin(OAI21X1)')]
U2809 :C n1657 [('U2808/Q', 'Output Pin(NAND3X1)')]
U2809 :Q n2575 [('U2587/A1', 'Input Pin(AOI22X1)'), ('U2588/A1', 'Input Pin(AOI22X1)'), ('U2589/A1', 'Input Pin(AOI22X1)'), ('U2590/A1', 'Input Pin(AOI22X1)'), ('U2591/A1', 'Input Pin(AOI22X1)'), ('U2592/A1', 'Input Pin(AOI22X1)'), ('U2828/A', 'Input Pin(NOR4X1)'), ('U2969/C', 'Input Pin(NOR3X3)'), ('U3289/A1', 'Input Pin(AOI22X1)'), ('U3305/A1', 'Input Pin(AOI22X1)'), ('U3321/A1', 'Input Pin(AOI22X1)'), ('U3337/A1', 'Input Pin(AOI22X1)'), ('U3368/A1', 'Input Pin(AOI22X1)'), ('U3384/A1', 'Input Pin(AOI22X1)'), ('U3400/A1', 'Input Pin(AOI22X1)'), ('U3405/A1', 'Input Pin(AOI22X1)'), ('U3411/A1', 'Input Pin(AOI22X1)'), ('U3731/A1', 'Input Pin(AOI22X1)'), ('U3920/A1', 'Input Pin(AOI22X1)'), ('U3923/A1', 'Input Pin(AOI22X1)'), ('U3926/A1', 'Input Pin(AOI22X1)'), ('U3929/A1', 'Input Pin(AOI22X1)'), ('U3935/A1', 'Input Pin(AOI22X1)'), ('U3937/A1', 'Input Pin(AOI22X1)'), ('U3940/A1', 'Input Pin(AOI22X1)'), ('U3943/A1', 'Input Pin(AOI22X1)'), ('U3948/A1', 'Input Pin(AOI22X1)'), ('U3951/A1', 'Input Pin(AOI22X1)'), ('U3954/A1', 'Input Pin(AOI22X1)'), ('U3957/A1', 'Input Pin(AOI22X1)'), ('U3962/A1', 'Input Pin(AOI22X1)'), ('U3965/A1', 'Input Pin(AOI22X1)'), ('U3968/A1', 'Input Pin(AOI22X1)'), ('U3971/A1', 'Input Pin(AOI22X1)')]
U2810 :A1 CONTROL_PART/allocator_unit/credit_counter_E_out[0] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U2810 :A2 CONTROL_PART/allocator_unit/credit_counter_E_out[1] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U2810 :B1 CONTROL_PART/allocator_unit/arb_X_E/state[2] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2810 :Q n1704 [('U2815/B', 'Input Pin(OR3X1)'), ('U2891/D', 'Input Pin(NOR4X3)')]
U2811 :A CONTROL_PART/allocator_unit/arb_X_E/state[1] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2811 :B CONTROL_PART/allocator_unit/arb_X_E/state[0] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2811 :Q n1705 [('U2814/A', 'Input Pin(NAND2XL)'), ('U2891/B', 'Input Pin(NOR4X3)')]
U2812 :A CONTROL_PART/allocator_unit/arb_S_X/n38 [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2812 :B n1658 [('U2799/Q', 'Output Pin(NOR2XL)')]
U2812 :Q n1725 [('U2509/A2', 'Input Pin(AOI31X1)'), ('U2913/A1', 'Input Pin(OAI211X1)')]
U2813 :A n1722 [('U2802/Q', 'Output Pin(NOR2XL)')]
U2813 :B n3099 [('CONTROL_PART/LBDR_S/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2813 :Q n1659 [('U2509/A3', 'Input Pin(AOI31X1)')]
U2814 :A n1705 [('U2811/Q', 'Output Pin(NOR2XL)')]
U2814 :B n1752 [('U2509/Q', 'Output Pin(AOI31X1)')]
U2814 :Q n1753 [('U2815/C', 'Input Pin(OR3X1)'), ('U2941/A', 'Input Pin(INVXL)')]
U2815 :A n1667 [('U2782/Q', 'Output Pin(INVXL)')]
U2815 :B n1704 [('U2810/Q', 'Output Pin(OAI21X1)')]
U2815 :C n1753 [('U2814/Q', 'Output Pin(NAND2XL)')]
U2815 :Q n2374 [('U3571/A', 'Input Pin(INVX2)'), ('U3743/A2', 'Input Pin(OAI211X1)')]
U2816 :A1 n1661 [('U2801/Q', 'Output Pin(AOI21X1)')]
U2816 :A2 n3099 [('CONTROL_PART/LBDR_S/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2816 :B1 CONTROL_PART/allocator_unit/arb_S_X/state[2] [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2816 :Q n1664 [('U2818/B2', 'Input Pin(AOI221X1)'), ('U2818/A2', 'Input Pin(AOI221X1)'), ('U2823/A1', 'Input Pin(OAI21X1)')]
U2817 :A n3099 [('CONTROL_PART/LBDR_S/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2817 :B n3081 [('CONTROL_PART/LBDR_S/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2817 :Q n1720 [('U2818/B1', 'Input Pin(AOI221X1)'), ('U2905/B', 'Input Pin(NOR2XL)'), ('U2912/B1', 'Input Pin(OAI21X1)')]
U2818 :A1 CONTROL_PART/Req_SN [('CONTROL_PART/LBDR_S/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2818 :A2 n1664 [('U2816/Q', 'Output Pin(AOI21X1)')]
U2818 :B1 n1720 [('U2817/Q', 'Output Pin(NAND2XL)')]
U2818 :B2 n1664 [('U2816/Q', 'Output Pin(AOI21X1)')]
U2818 :C1 n3127 [('CONTROL_PART/LBDR_S/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2818 :Q n3049 [('U2559/A2', 'Input Pin(AOI21X1)'), ('U2820/A', 'Input Pin(NAND2XL)'), ('U3000/A', 'Input Pin(INVXL)'), ('U3242/B', 'Input Pin(NOR2XL)'), ('U4693/B1', 'Input Pin(AO21X1)')]
U2819 :A CONTROL_PART/allocator_unit/arb_X_L/state[0] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2819 :B CONTROL_PART/allocator_unit/arb_X_L/state[1] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2819 :C CONTROL_PART/allocator_unit/arb_X_L/n28 [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2819 :Q n1662 [('U2820/B', 'Input Pin(NAND2XL)')]
U2820 :A n3049 [('U2818/Q', 'Output Pin(AOI221X1)')]
U2820 :B n1662 [('U2819/Q', 'Output Pin(NOR3X1)')]
U2820 :Q n3051 [('U2821/C', 'Input Pin(NOR3X3)'), ('U3002/B1', 'Input Pin(OAI31X1)'), ('U3240/A', 'Input Pin(INVXL)'), ('U4952/C1', 'Input Pin(OAI211X1)')]
U2821 :A n1663 [('U2673/Q', 'Output Pin(NOR2XL)')]
U2821 :B n1667 [('U2782/Q', 'Output Pin(INVXL)')]
U2821 :C n3051 [('U2820/Q', 'Output Pin(NAND2XL)')]
U2821 :Q n2896 [('U2828/C', 'Input Pin(NOR4X1)'), ('U2899/C', 'Input Pin(NOR3X3)'), ('U3262/A', 'Input Pin(NAND2XL)'), ('U4088/A', 'Input Pin(NAND2XL)'), ('U4091/A', 'Input Pin(NAND2XL)'), ('U4094/A', 'Input Pin(NAND2XL)'), ('U4097/A', 'Input Pin(NAND2XL)'), ('U4100/A', 'Input Pin(NAND2XL)'), ('U4103/A', 'Input Pin(NAND2XL)'), ('U4106/A', 'Input Pin(NAND2XL)'), ('U4109/A', 'Input Pin(NAND2XL)'), ('U4112/A', 'Input Pin(NAND2XL)'), ('U4115/A', 'Input Pin(NAND2XL)'), ('U4117/A', 'Input Pin(NAND2XL)'), ('U4120/A', 'Input Pin(NAND2XL)'), ('U4123/A', 'Input Pin(NAND2XL)'), ('U4126/A', 'Input Pin(NAND2XL)'), ('U4129/A', 'Input Pin(NAND2XL)'), ('U4131/A', 'Input Pin(NAND2XL)'), ('U4133/A', 'Input Pin(NAND2XL)'), ('U4136/A', 'Input Pin(NAND2XL)'), ('U4139/A', 'Input Pin(NAND2XL)'), ('U4142/A', 'Input Pin(NAND2XL)'), ('U4145/A', 'Input Pin(NAND2XL)'), ('U4148/A', 'Input Pin(NAND2XL)'), ('U4151/A', 'Input Pin(NAND2XL)'), ('U4154/A', 'Input Pin(NAND2XL)'), ('U4156/A', 'Input Pin(NAND2XL)'), ('U4159/A', 'Input Pin(NAND2XL)'), ('U4162/A', 'Input Pin(NAND2XL)'), ('U4165/A', 'Input Pin(NAND2XL)'), ('U4168/A', 'Input Pin(NAND2XL)'), ('U4171/A', 'Input Pin(NAND2XL)'), ('U4173/A', 'Input Pin(NAND2XL)')]
U2822 :A n3125 [('CONTROL_PART/allocator_unit/arb_X_N/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2822 :B n3085 [('CONTROL_PART/allocator_unit/arb_X_N/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2822 :Q n1666 [('U2825/A', 'Input Pin(NOR2XL)')]
U2823 :A1 n1664 [('U2816/Q', 'Output Pin(AOI21X1)')]
U2823 :A2 CONTROL_PART/Req_SL [('CONTROL_PART/LBDR_S/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U2823 :B1 n1714 [('U2540/Q', 'Output Pin(OR2X2)')]
U2823 :Q n1665 [('U2824/B', 'Input Pin(NAND2XL)')]
U2824 :A CONTROL_PART/Req_SN [('CONTROL_PART/LBDR_S/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2824 :B n1665 [('U2823/Q', 'Output Pin(OAI21X1)')]
U2824 :Q n1746 [('U2825/B', 'Input Pin(NOR2XL)'), ('U2927/A2', 'Input Pin(AOI21X1)'), ('U2934/A2', 'Input Pin(OAI211X1)'), ('U2936/B', 'Input Pin(NAND2XL)')]
U2825 :A n1666 [('U2822/Q', 'Output Pin(NAND2XL)')]
U2825 :B n1746 [('U2824/Q', 'Output Pin(NAND2XL)')]
U2825 :Q n1741 [('U2826/A', 'Input Pin(INVXL)'), ('U2929/B1', 'Input Pin(AO211X1)'), ('U2932/B', 'Input Pin(NOR2XL)')]
U2826 :A n1741 [('U2825/Q', 'Output Pin(NOR2XL)')]
U2826 :Q n1668 [('U2827/B', 'Input Pin(NOR4X1)')]
U2827 :A n3100 [('CONTROL_PART/allocator_unit/arb_X_N/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2827 :B n1668 [('U2826/Q', 'Output Pin(INVXL)')]
U2827 :C n1667 [('U2782/Q', 'Output Pin(INVXL)')]
U2827 :D n1776 [('U2709/Q', 'Output Pin(NOR2XL)')]
U2827 :Q n2529 [('U2828/D', 'Input Pin(NOR4X1)'), ('U2967/D', 'Input Pin(NOR4X3)'), ('U3751/A', 'Input Pin(INVXL)'), ('U3873/A1', 'Input Pin(AOI22X1)'), ('U3880/A1', 'Input Pin(AOI22X1)'), ('U3888/A1', 'Input Pin(AOI22X1)'), ('U3898/A1', 'Input Pin(AOI22X1)'), ('U3906/A1', 'Input Pin(AOI22X1)'), ('U3915/A1', 'Input Pin(AOI22X1)'), ('U3918/A1', 'Input Pin(AOI22X1)')]
U2828 :A n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U2828 :B n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U2828 :C n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U2828 :D n2529 [('U2827/Q', 'Output Pin(NOR4X1)')]
U2828 :Q n2992 [('U2829/B', 'Input Pin(NOR4X1)'), ('U2958/A', 'Input Pin(INVXL)'), ('U2959/A1', 'Input Pin(AOI22X1)'), ('U4914/A1', 'Input Pin(AOI22X1)'), ('U4916/A1', 'Input Pin(AOI22X1)'), ('U4917/A1', 'Input Pin(AOI22X1)')]
U2829 :A n1669 [('U2790/Q', 'Output Pin(AOI21X1)')]
U2829 :B n2992 [('U2828/Q', 'Output Pin(NOR4X1)')]
U2829 :C n2718 [('U2794/Q', 'Output Pin(NAND2XL)')]
U2829 :D n2724 [('U2785/Q', 'Output Pin(NAND2XL)')]
U2829 :Q n1679 [('U2514/A', 'Input Pin(NAND2X1)'), ('U2830/A', 'Input Pin(NOR2XL)')]
U2830 :A n1679 [('U2829/Q', 'Output Pin(NOR4X1)')]
U2830 :B n2934 [('U2795/Q', 'Output Pin(NOR4X1)')]
U2830 :Q n2940 [('U2831/A', 'Input Pin(INVXL)'), ('U3113/B', 'Input Pin(NAND2XL)'), ('U4678/A1', 'Input Pin(AO21X1)')]
U2831 :A n2940 [('U2830/Q', 'Output Pin(NOR2XL)')]
U2831 :Q n1676 [('U2832/B2', 'Input Pin(OAI22X1)'), ('U2839/B2', 'Input Pin(OAI22X1)')]
U2832 :A1 n1671 [('U2777/Q', 'Output Pin(NOR2XL)')]
U2832 :A2 n1670 [('U2798/Q', 'Output Pin(OAI211X1)')]
U2832 :B1 n3081 [('CONTROL_PART/LBDR_S/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2832 :B2 n1676 [('U2831/Q', 'Output Pin(INVXL)')]
U2832 :Q CONTROL_PART/LBDR_S/n52 [('CONTROL_PART/LBDR_S/Req_E_FF_reg/D', 'Input Pin(DFCX1)')]
U2833 :A CONTROL_PART/LBDR_S/Rxy[5] [('CONTROL_PART/LBDR_S/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U2833 :B n1672 [('U2775/Q', 'Output Pin(INVXL)')]
U2833 :Q n1678 [('U2839/A1', 'Input Pin(OAI22X1)')]
U2834 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U2834 :A2 FIFO_S/FIFO_MEM_2[13] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U2834 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U2834 :B2 FIFO_S/FIFO_MEM_1[13] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U2834 :Q n1674 [('U2836/A', 'Input Pin(NAND2XL)')]
U2835 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U2835 :A2 FIFO_S/FIFO_MEM_3[13] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U2835 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U2835 :B2 FIFO_S/FIFO_MEM_4[13] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U2835 :Q n1673 [('U2836/B', 'Input Pin(NAND2XL)')]
U2836 :A n1674 [('U2834/Q', 'Output Pin(AOI22X1)')]
U2836 :B n1673 [('U2835/Q', 'Output Pin(AOI22X1)')]
U2836 :Q n2935 [('U2571/B', 'Input Pin(NAND3X1)'), ('U2837/A', 'Input Pin(NOR2XL)'), ('U3612/B2', 'Input Pin(AOI22X1)'), ('U3849/A2', 'Input Pin(AOI22X1)'), ('U3935/A2', 'Input Pin(AOI22X1)'), ('U4139/B', 'Input Pin(NAND2XL)'), ('U4676/A2', 'Input Pin(OAI31X1)')]
U2837 :A n2935 [('U2836/Q', 'Output Pin(NAND2XL)')]
U2837 :B n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U2837 :Q n1675 [('U2838/C1', 'Input Pin(OAI211X1)')]
U2838 :A1 CONTROL_PART/LBDR_S/Rxy[4] [('CONTROL_PART/LBDR_S/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U2838 :A2 n2937 [('U2776/Q', 'Output Pin(NAND2XL)')]
U2838 :B1 n2934 [('U2795/Q', 'Output Pin(NOR4X1)')]
U2838 :C1 n1675 [('U2837/Q', 'Output Pin(NOR2XL)')]
U2838 :Q n1677 [('U2839/A2', 'Input Pin(OAI22X1)')]
U2839 :A1 n1678 [('U2833/Q', 'Output Pin(NOR2XL)')]
U2839 :A2 n1677 [('U2838/Q', 'Output Pin(OAI211X1)')]
U2839 :B1 n3099 [('CONTROL_PART/LBDR_S/Req_W_FF_reg/QN', 'Output Pin(DFCX1)')]
U2839 :B2 n1676 [('U2831/Q', 'Output Pin(INVXL)')]
U2839 :Q CONTROL_PART/LBDR_S/n51 [('CONTROL_PART/LBDR_S/Req_W_FF_reg/D', 'Input Pin(DFCX1)')]
U2840 :A Rxy_reconf[0] [('Rxy_reconf[0]', 'Input Port')]
U2840 :Q n1555 [('U2842/A2', 'Input Pin(AOI22X1)'), ('U3055/A1', 'Input Pin(OAI21X1)'), ('U3107/A1', 'Input Pin(OAI21X1)'), ('U3174/A1', 'Input Pin(OAI21X1)'), ('CONTROL_PART/LBDR_E/U43/A', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_W/U42/A', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_S/U41/A', 'Input Pin(NAND2XL)'), ('CONTROL_PART/LBDR_L/U44/A', 'Input Pin(NAND2XL)')]
U2841 :A n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U2841 :Q n2941 [('U2842/A1', 'Input Pin(AOI22X1)'), ('U4679/A1', 'Input Pin(AO22X1)')]
U2842 :A1 n2941 [('U2841/Q', 'Output Pin(INVXL)')]
U2842 :A2 n1555 [('U2840/Q', 'Output Pin(INVXL)')]
U2842 :B1 CONTROL_PART/LBDR_S/n33 [('CONTROL_PART/LBDR_S/Rxy_reg[0]/QN', 'Output Pin(DFCPX1)')]
U2842 :B2 n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U2842 :Q CONTROL_PART/LBDR_S/n27 [('CONTROL_PART/LBDR_S/Rxy_reg[0]/D', 'Input Pin(DFCPX1)')]
U2843 :A n3082 [('CONTROL_PART/LBDR_L/Req_N_FF_reg/QN', 'Output Pin(DFCX1)')]
U2843 :B n3108 [('CONTROL_PART/LBDR_L/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U2843 :Q n1726 [('U2848/A1', 'Input Pin(AOI21X1)'), ('U2914/A', 'Input Pin(NOR2XL)')]
U2844 :A CONTROL_PART/allocator_unit/arb_L_X/n45 [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2844 :B CONTROL_PART/allocator_unit/arb_L_X/state[1] [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2844 :Q n1961 [('U2561/B1', 'Input Pin(AOI21X1)'), ('U2845/A', 'Input Pin(INVXL)'), ('U2883/A', 'Input Pin(NAND2XL)'), ('U2889/A', 'Input Pin(NAND2XL)')]
U2845 :A n1961 [('U2844/Q', 'Output Pin(NAND2XL)')]
U2845 :Q n1681 [('U2847/A', 'Input Pin(NAND2XL)')]
U2846 :A CONTROL_PART/Req_LE [('CONTROL_PART/LBDR_L/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U2846 :B n3105 [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2846 :Q n1962 [('U2561/A2', 'Input Pin(AOI21X1)'), ('U2847/B', 'Input Pin(NAND2XL)')]
U2847 :A n1681 [('U2845/Q', 'Output Pin(INVXL)')]
U2847 :B n1962 [('U2846/Q', 'Output Pin(NAND2XL)')]
U2847 :Q n1759 [('U2553/A1', 'Input Pin(OAI21X1)'), ('U2848/A2', 'Input Pin(AOI21X1)'), ('U2916/B2', 'Input Pin(OAI22X1)'), ('U2946/B1', 'Input Pin(OAI21X1)')]
U2848 :A1 n1726 [('U2843/Q', 'Output Pin(NAND2XL)')]
U2848 :A2 n1759 [('U2847/Q', 'Output Pin(NAND2XL)')]
U2848 :B1 CONTROL_PART/Req_LW [('CONTROL_PART/LBDR_L/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U2848 :Q n1682 [('U2850/A1', 'Input Pin(OAI21X1)')]
U2849 :A CONTROL_PART/allocator_unit/arb_L_X/state[0] [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2849 :B CONTROL_PART/allocator_unit/arb_L_X/n45 [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2849 :C CONTROL_PART/allocator_unit/arb_L_X/state[1] [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2849 :Q n1700 [('U2850/A2', 'Input Pin(OAI21X1)'), ('U2882/A', 'Input Pin(INVXL)')]
U2850 :A1 n1682 [('U2848/Q', 'Output Pin(AOI21X1)')]
U2850 :A2 n1700 [('U2849/Q', 'Output Pin(NOR3X1)')]
U2850 :B1 CONTROL_PART/Req_LS [('CONTROL_PART/LBDR_L/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U2850 :Q n3038 [('U2545/A1', 'Input Pin(AOI31X2)'), ('U2851/B', 'Input Pin(NOR2XL)'), ('U2920/B1', 'Input Pin(OAI21X1)'), ('U3234/A3', 'Input Pin(OAI31X1)'), ('U3239/A2', 'Input Pin(OAI21X1)'), ('U4948/A1', 'Input Pin(OAI21X1)')]
U2851 :A n3137 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U2851 :B n3038 [('U2850/Q', 'Output Pin(OAI21X1)')]
U2851 :Q n1991 [('U2856/A', 'Input Pin(NAND2XL)'), ('U3233/A', 'Input Pin(INVXL)'), ('U3238/C1', 'Input Pin(AOI211X1)')]
U2852 :A1 n3072 [('FIFO_L/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2852 :A2 FIFO_L/write_pointer[1] [('FIFO_L/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2852 :B1 n3060 [('FIFO_L/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2852 :B2 FIFO_L/write_pointer[0] [('FIFO_L/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2852 :Q n1683 [('U2853/C1', 'Input Pin(OAI221X1)')]
U2853 :A1 n3072 [('FIFO_L/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2853 :A2 FIFO_L/write_pointer[1] [('FIFO_L/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2853 :B1 n3060 [('FIFO_L/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2853 :B2 FIFO_L/write_pointer[0] [('FIFO_L/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2853 :C1 n1683 [('U2852/Q', 'Output Pin(AOI22X1)')]
U2853 :Q n1684 [('U2854/C1', 'Input Pin(AOI221X1)')]
U2854 :A1 FIFO_L/read_pointer[3] [('FIFO_L/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2854 :A2 n3079 [('FIFO_L/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2854 :B1 n3059 [('FIFO_L/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2854 :B2 FIFO_L/write_pointer[3] [('FIFO_L/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2854 :C1 n1684 [('U2853/Q', 'Output Pin(OAI221X1)')]
U2854 :Q n1685 [('U2855/C1', 'Input Pin(OAI221X1)')]
U2855 :A1 FIFO_L/read_pointer[2] [('FIFO_L/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2855 :A2 n3065 [('FIFO_L/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2855 :B1 n3094 [('FIFO_L/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2855 :B2 FIFO_L/write_pointer[2] [('FIFO_L/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2855 :C1 n1685 [('U2854/Q', 'Output Pin(AOI221X1)')]
U2855 :Q n1699 [('U2856/B', 'Input Pin(NAND2XL)'), ('U2881/A', 'Input Pin(INVXL)')]
U2856 :A n1991 [('U2851/Q', 'Output Pin(NOR2XL)')]
U2856 :B n1699 [('U2855/Q', 'Output Pin(OAI221X1)')]
U2856 :Q n1686 [('U2857/C1', 'Input Pin(AO211X1)')]
U2857 :A1 CONTROL_PART/allocator_unit/arb_X_S/n28 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U2857 :A2 CONTROL_PART/allocator_unit/arb_X_S/n29 [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2857 :B1 n1687 [('U2642/Q', 'Output Pin(NOR2XL)')]
U2857 :C1 n1686 [('U2856/Q', 'Output Pin(NAND2XL)')]
U2857 :Q n2646 [('U2515/A', 'Input Pin(CLKINVX2)'), ('U2621/A2', 'Input Pin(OAI211X1)'), ('U4035/A2', 'Input Pin(OAI211X1)')]
U2858 :A1 n3062 [('FIFO_W/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2858 :A2 FIFO_W/write_pointer[3] [('FIFO_W/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2858 :B1 n3074 [('FIFO_W/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2858 :B2 FIFO_W/write_pointer[0] [('FIFO_W/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2858 :Q n1688 [('U2859/C1', 'Input Pin(AOI221X1)')]
U2859 :A1 n3062 [('FIFO_W/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U2859 :A2 FIFO_W/write_pointer[3] [('FIFO_W/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U2859 :B1 FIFO_W/write_pointer[0] [('FIFO_W/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U2859 :B2 n3074 [('FIFO_W/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U2859 :C1 n1688 [('U2858/Q', 'Output Pin(OAI22X1)')]
U2859 :Q n1689 [('U2860/C1', 'Input Pin(OAI221X1)')]
U2860 :A1 FIFO_W/read_pointer[2] [('FIFO_W/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2860 :A2 n3077 [('FIFO_W/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2860 :B1 n3058 [('FIFO_W/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U2860 :B2 FIFO_W/write_pointer[2] [('FIFO_W/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U2860 :C1 n1689 [('U2859/Q', 'Output Pin(AOI221X1)')]
U2860 :Q n1690 [('U2861/C1', 'Input Pin(AO221X1)')]
U2861 :A1 FIFO_W/read_pointer[1] [('FIFO_W/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2861 :A2 n3068 [('FIFO_W/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2861 :B1 n3097 [('FIFO_W/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U2861 :B2 FIFO_W/write_pointer[1] [('FIFO_W/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U2861 :C1 n1690 [('U2860/Q', 'Output Pin(OAI221X1)')]
U2861 :Q n1846 [('U2536/D', 'Input Pin(NAND4X2)'), ('U2541/A', 'Input Pin(NAND3X1)'), ('U2572/C', 'Input Pin(NAND4X1)'), ('U2879/A', 'Input Pin(NAND4X1)'), ('U2898/C', 'Input Pin(NAND4X1)')]
U2862 :A CONTROL_PART/Req_WE [('CONTROL_PART/LBDR_W/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U2862 :B CONTROL_PART/Req_WN [('CONTROL_PART/LBDR_W/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U2862 :Q n1954 [('U2866/A', 'Input Pin(NAND2XL)'), ('U2895/A', 'Input Pin(NOR2XL)'), ('U3215/A', 'Input Pin(NAND2XL)')]
U2863 :A CONTROL_PART/allocator_unit/arb_W_X/state[1] [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U2863 :B n3101 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U2863 :Q n3018 [('U2864/B1', 'Input Pin(AOI21X1)'), ('U2868/C1', 'Input Pin(AOI211X1)'), ('U4939/A1', 'Input Pin(OAI21X1)')]
U2864 :A1 n3121 [('CONTROL_PART/LBDR_W/Req_L_FF_reg/QN', 'Output Pin(DFCX1)')]
U2864 :A2 n3017 [('U2542/Q', 'Output Pin(OA21X1)')]
U2864 :B1 n3018 [('U2863/Q', 'Output Pin(NOR2XL)')]
U2864 :Q n1696 [('U2865/A', 'Input Pin(INVXL)'), ('U2876/A1', 'Input Pin(AOI21X1)')]
U2865 :A n1696 [('U2864/Q', 'Output Pin(AOI21X1)')]
U2865 :Q n1735 [('U2866/B', 'Input Pin(NAND2XL)'), ('U2925/B2', 'Input Pin(OAI221X1)'), ('U2925/A2', 'Input Pin(OAI221X1)')]
U2866 :A n1954 [('U2862/Q', 'Output Pin(NOR2XL)')]
U2866 :B n1735 [('U2865/Q', 'Output Pin(INVXL)')]
U2866 :Q n1691 [('U2869/A1', 'Input Pin(AOI21X1)')]
U2867 :A CONTROL_PART/allocator_unit/arb_W_X/state[0] [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U2867 :B n3128 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U2867 :Q n1695 [('U2538/B', 'Input Pin(AND2X2)'), ('U2868/B1', 'Input Pin(AOI211X1)')]
U3000 :A n3049 [('U2818/Q', 'Output Pin(AOI221X1)')]
U3000 :Q n1795 [('U3002/A2', 'Input Pin(OAI31X1)')]
U3001 :A n3053 [('U2897/Q', 'Output Pin(OAI31X1)')]
U3001 :B n1997 [('U2687/Q', 'Output Pin(NOR2XL)')]
U3001 :Q n3047 [('U3002/A3', 'Input Pin(OAI31X1)'), ('U4951/B', 'Input Pin(NAND2XL)')]
U3002 :A1 n1796 [('U2999/Q', 'Output Pin(AOI21X1)')]
U3002 :A2 n1795 [('U3000/Q', 'Output Pin(INVXL)')]
U3002 :A3 n3047 [('U3001/Q', 'Output Pin(OR2X1)')]
U3002 :B1 n3051 [('U2820/Q', 'Output Pin(NAND2XL)')]
U3002 :Q CONTROL_PART/allocator_unit/arb_X_L/state_in[2] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[2]/D', 'Input Pin(DFCX1)')]
U3003 :A n3096 [('FIFO_N/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U3003 :B n3057 [('FIFO_N/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U3003 :Q n1797 [('U3004/C', 'Input Pin(NOR3X2)'), ('U3006/C', 'Input Pin(NOR3X2)')]
U3004 :A FIFO_N/read_pointer[2] [('FIFO_N/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U3004 :B n3073 [('FIFO_N/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U3004 :C n1797 [('U3003/Q', 'Output Pin(NAND2XL)')]
U3004 :Q n2308 [('U3007/C', 'Input Pin(NOR3X2)'), ('U3008/A1', 'Input Pin(AOI22X1)'), ('U3011/A1', 'Input Pin(AOI22X1)'), ('U3013/A1', 'Input Pin(AOI22X1)'), ('U3017/A1', 'Input Pin(AOI22X1)'), ('U3020/A1', 'Input Pin(AOI22X1)'), ('U3025/A1', 'Input Pin(AOI22X1)'), ('U3028/A1', 'Input Pin(AOI22X1)'), ('U3256/A1', 'Input Pin(AOI22X1)'), ('U3270/A1', 'Input Pin(AOI22X1)'), ('U3286/A1', 'Input Pin(AOI22X1)'), ('U3302/A1', 'Input Pin(AOI22X1)'), ('U3318/A1', 'Input Pin(AOI22X1)'), ('U3334/A1', 'Input Pin(AOI22X1)'), ('U3350/A1', 'Input Pin(AOI22X1)'), ('U3365/A1', 'Input Pin(AOI22X1)'), ('U3381/A1', 'Input Pin(AOI22X1)'), ('U3397/A1', 'Input Pin(AOI22X1)'), ('U3432/A1', 'Input Pin(AOI22X1)'), ('U3448/A1', 'Input Pin(AOI22X1)'), ('U3463/A1', 'Input Pin(AOI22X1)'), ('U3479/A1', 'Input Pin(AOI22X1)'), ('U3495/A1', 'Input Pin(AOI22X1)'), ('U3511/A1', 'Input Pin(AOI22X1)'), ('U3527/A1', 'Input Pin(AOI22X1)'), ('U3543/A1', 'Input Pin(AOI22X1)'), ('U3559/A1', 'Input Pin(AOI22X1)'), ('U3575/A1', 'Input Pin(AOI22X1)'), ('U3591/A1', 'Input Pin(AOI22X1)'), ('U3606/A1', 'Input Pin(AOI22X1)'), ('U3636/A1', 'Input Pin(AOI22X1)'), ('U3652/A1', 'Input Pin(AOI22X1)'), ('U3668/A1', 'Input Pin(AOI22X1)')]
U3005 :A FIFO_N/read_pointer[2] [('FIFO_N/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U3005 :B FIFO_N/read_pointer[0] [('FIFO_N/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U3005 :C FIFO_N/read_pointer[3] [('FIFO_N/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U3005 :D n3057 [('FIFO_N/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U3005 :Q n2310 [('U3007/A', 'Input Pin(NOR3X2)'), ('U3009/A1', 'Input Pin(AOI22X1)'), ('U3012/A1', 'Input Pin(AOI22X1)'), ('U3014/A1', 'Input Pin(AOI22X1)'), ('U3019/A1', 'Input Pin(AOI21X1)'), ('U3021/A1', 'Input Pin(AOI22X1)'), ('U3026/A1', 'Input Pin(AOI22X1)'), ('U3029/A1', 'Input Pin(AOI22X1)'), ('U3257/A1', 'Input Pin(AOI22X1)'), ('U3271/A1', 'Input Pin(AOI22X1)'), ('U3287/A1', 'Input Pin(AOI22X1)'), ('U3303/A1', 'Input Pin(AOI22X1)'), ('U3319/A1', 'Input Pin(AOI22X1)'), ('U3335/A1', 'Input Pin(AOI22X1)'), ('U3351/A1', 'Input Pin(AOI22X1)'), ('U3366/A1', 'Input Pin(AOI22X1)'), ('U3382/A1', 'Input Pin(AOI22X1)'), ('U3398/A1', 'Input Pin(AOI22X1)'), ('U3433/A1', 'Input Pin(AOI22X1)'), ('U3449/A1', 'Input Pin(AOI22X1)'), ('U3464/A1', 'Input Pin(AOI22X1)'), ('U3480/A1', 'Input Pin(AOI22X1)'), ('U3496/A1', 'Input Pin(AOI22X1)'), ('U3512/A1', 'Input Pin(AOI22X1)'), ('U3528/A1', 'Input Pin(AOI22X1)'), ('U3544/A1', 'Input Pin(AOI22X1)'), ('U3560/A1', 'Input Pin(AOI22X1)'), ('U3576/A1', 'Input Pin(AOI22X1)'), ('U3592/A1', 'Input Pin(AOI22X1)'), ('U3607/A1', 'Input Pin(AOI22X1)'), ('U3637/A1', 'Input Pin(AOI22X1)'), ('U3653/A1', 'Input Pin(AOI22X1)'), ('U3669/A1', 'Input Pin(AOI22X1)')]
U3006 :A FIFO_N/read_pointer[3] [('FIFO_N/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U3006 :B n3061 [('FIFO_N/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U3006 :C n1797 [('U3003/Q', 'Output Pin(NAND2XL)')]
U3006 :Q n2309 [('U3007/B', 'Input Pin(NOR3X2)'), ('U3009/B1', 'Input Pin(AOI22X1)'), ('U3012/B1', 'Input Pin(AOI22X1)'), ('U3014/B1', 'Input Pin(AOI22X1)'), ('U3016/B', 'Input Pin(NAND2XL)'), ('U3021/B1', 'Input Pin(AOI22X1)'), ('U3026/B1', 'Input Pin(AOI22X1)'), ('U3029/B1', 'Input Pin(AOI22X1)'), ('U3257/B1', 'Input Pin(AOI22X1)'), ('U3271/B1', 'Input Pin(AOI22X1)'), ('U3287/B1', 'Input Pin(AOI22X1)'), ('U3303/B1', 'Input Pin(AOI22X1)'), ('U3319/B1', 'Input Pin(AOI22X1)'), ('U3335/B1', 'Input Pin(AOI22X1)'), ('U3351/B1', 'Input Pin(AOI22X1)'), ('U3366/B1', 'Input Pin(AOI22X1)'), ('U3382/B1', 'Input Pin(AOI22X1)'), ('U3398/B1', 'Input Pin(AOI22X1)'), ('U3433/B1', 'Input Pin(AOI22X1)'), ('U3449/B1', 'Input Pin(AOI22X1)'), ('U3464/B1', 'Input Pin(AOI22X1)'), ('U3480/B1', 'Input Pin(AOI22X1)'), ('U3496/B1', 'Input Pin(AOI22X1)'), ('U3512/B1', 'Input Pin(AOI22X1)'), ('U3528/B1', 'Input Pin(AOI22X1)'), ('U3544/B1', 'Input Pin(AOI22X1)'), ('U3560/B1', 'Input Pin(AOI22X1)'), ('U3576/B1', 'Input Pin(AOI22X1)'), ('U3592/B1', 'Input Pin(AOI22X1)'), ('U3607/B1', 'Input Pin(AOI22X1)'), ('U3637/B1', 'Input Pin(AOI22X1)'), ('U3653/B1', 'Input Pin(AOI22X1)'), ('U3669/B1', 'Input Pin(AOI22X1)')]
U3007 :A n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3007 :B n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3007 :C n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3007 :Q n2307 [('U3008/B1', 'Input Pin(AOI22X1)'), ('U3011/B1', 'Input Pin(AOI22X1)'), ('U3013/B1', 'Input Pin(AOI22X1)'), ('U3017/B1', 'Input Pin(AOI22X1)'), ('U3020/B1', 'Input Pin(AOI22X1)'), ('U3025/B1', 'Input Pin(AOI22X1)'), ('U3028/B1', 'Input Pin(AOI22X1)'), ('U3256/B1', 'Input Pin(AOI22X1)'), ('U3270/B1', 'Input Pin(AOI22X1)'), ('U3286/B1', 'Input Pin(AOI22X1)'), ('U3302/B1', 'Input Pin(AOI22X1)'), ('U3318/B1', 'Input Pin(AOI22X1)'), ('U3334/B1', 'Input Pin(AOI22X1)'), ('U3350/B1', 'Input Pin(AOI22X1)'), ('U3365/B1', 'Input Pin(AOI22X1)'), ('U3381/B1', 'Input Pin(AOI22X1)'), ('U3397/B1', 'Input Pin(AOI22X1)'), ('U3432/B1', 'Input Pin(AOI22X1)'), ('U3448/B1', 'Input Pin(AOI22X1)'), ('U3463/B1', 'Input Pin(AOI22X1)'), ('U3479/B1', 'Input Pin(AOI22X1)'), ('U3495/B1', 'Input Pin(AOI22X1)'), ('U3511/B1', 'Input Pin(AOI22X1)'), ('U3527/B1', 'Input Pin(AOI22X1)'), ('U3543/B1', 'Input Pin(AOI22X1)'), ('U3559/B1', 'Input Pin(AOI22X1)'), ('U3575/B1', 'Input Pin(AOI22X1)'), ('U3591/B1', 'Input Pin(AOI22X1)'), ('U3606/B1', 'Input Pin(AOI22X1)'), ('U3636/B1', 'Input Pin(AOI22X1)'), ('U3652/B1', 'Input Pin(AOI22X1)'), ('U3668/B1', 'Input Pin(AOI22X1)')]
U3008 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3008 :A2 FIFO_N/FIFO_MEM_4[14] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U3008 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3008 :B2 FIFO_N/FIFO_MEM_1[14] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U3008 :Q n1799 [('U3010/A', 'Input Pin(NAND2XL)')]
U3009 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3009 :A2 FIFO_N/FIFO_MEM_2[14] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U3009 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3009 :B2 FIFO_N/FIFO_MEM_3[14] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U3009 :Q n1798 [('U3010/B', 'Input Pin(NAND2XL)')]
U3010 :A n1799 [('U3008/Q', 'Output Pin(AOI22X1)')]
U3010 :B n1798 [('U3009/Q', 'Output Pin(AOI22X1)')]
U3010 :Q n2812 [('U2589/B2', 'Input Pin(AOI22X1)'), ('U2600/B2', 'Input Pin(AOI22X1)'), ('U3036/A1', 'Input Pin(OAI31X1)'), ('U3037/A', 'Input Pin(INVXL)'), ('U3042/B', 'Input Pin(OR2X1)'), ('U3616/B', 'Input Pin(NAND2XL)'), ('U4033/B2', 'Input Pin(AOI22X1)'), ('U4135/B2', 'Input Pin(AOI22X1)')]
U3011 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3011 :A2 FIFO_N/FIFO_MEM_4[16] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U3011 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3011 :B2 FIFO_N/FIFO_MEM_1[16] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U3011 :Q n1801 [('U2550/A', 'Input Pin(NAND2X1)')]
U3012 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3012 :A2 FIFO_N/FIFO_MEM_2[16] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U3012 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3012 :B2 FIFO_N/FIFO_MEM_3[16] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U3012 :Q n1800 [('U2550/B', 'Input Pin(NAND2X1)')]
U3013 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3013 :A2 FIFO_N/FIFO_MEM_4[29] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U3013 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3013 :B2 FIFO_N/FIFO_MEM_1[29] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U3013 :Q n1803 [('U3015/A', 'Input Pin(NAND2XL)')]
U3014 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3014 :A2 FIFO_N/FIFO_MEM_2[29] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U3014 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3014 :B2 FIFO_N/FIFO_MEM_3[29] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U3014 :Q n1802 [('U3015/B', 'Input Pin(NAND2XL)')]
U3015 :A n1803 [('U3013/Q', 'Output Pin(AOI22X1)')]
U3015 :B n1802 [('U3014/Q', 'Output Pin(AOI22X1)')]
U3015 :Q n2722 [('U2574/B', 'Input Pin(NAND4X1)'), ('U2581/B2', 'Input Pin(AOI22X1)'), ('U3033/D', 'Input Pin(NOR4X1)'), ('U3405/B2', 'Input Pin(AOI22X1)'), ('U3742/B', 'Input Pin(NAND2XL)'), ('U3912/B2', 'Input Pin(AOI22X1)'), ('U3979/B2', 'Input Pin(AOI22X1)')]
U3016 :A FIFO_N/FIFO_MEM_3[31] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U3016 :B n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3016 :Q n1805 [('U3018/A', 'Input Pin(NAND2XL)')]
U3017 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3017 :A2 FIFO_N/FIFO_MEM_4[31] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U3017 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3017 :B2 FIFO_N/FIFO_MEM_1[31] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U3017 :Q n1804 [('U3018/B', 'Input Pin(NAND2XL)')]
U3018 :A n1805 [('U3016/Q', 'Output Pin(NAND2XL)')]
U3018 :B n1804 [('U3017/Q', 'Output Pin(AOI22X1)')]
U3018 :Q n1806 [('U3019/B1', 'Input Pin(AOI21X1)')]
U3019 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3019 :A2 FIFO_N/FIFO_MEM_2[31] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U3019 :B1 n1806 [('U3018/Q', 'Output Pin(NAND2XL)')]
U3019 :Q n2118 [('U2574/C', 'Input Pin(NAND4X1)'), ('U3033/A', 'Input Pin(NOR4X1)'), ('U3410/A', 'Input Pin(INVXL)')]
U3020 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3020 :A2 FIFO_N/FIFO_MEM_4[30] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U3020 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3020 :B2 FIFO_N/FIFO_MEM_1[30] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U3020 :Q n1808 [('U3022/A', 'Input Pin(NAND2XL)')]
U3021 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3021 :A2 FIFO_N/FIFO_MEM_2[30] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U3021 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3021 :B2 FIFO_N/FIFO_MEM_3[30] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U3021 :Q n1807 [('U3022/B', 'Input Pin(NAND2XL)')]
U3022 :A n1808 [('U3020/Q', 'Output Pin(AOI22X1)')]
U3022 :B n1807 [('U3021/Q', 'Output Pin(AOI22X1)')]
U3022 :Q n2716 [('U2592/B2', 'Input Pin(AOI22X1)'), ('U3023/A', 'Input Pin(INVXL)'), ('U3033/C', 'Input Pin(NOR4X1)'), ('U3744/B', 'Input Pin(NAND2XL)'), ('U3915/B2', 'Input Pin(AOI22X1)'), ('U3976/B2', 'Input Pin(AOI22X1)'), ('U4090/B2', 'Input Pin(AOI22X1)')]
U3023 :A n2716 [('U3022/Q', 'Output Pin(NAND2XL)')]
U3023 :Q n1809 [('U2574/D', 'Input Pin(NAND4X1)')]
U3024 :A n1827 [('U2574/Q', 'Output Pin(NAND4X1)')]
U3024 :Q n1815 [('U3031/A', 'Input Pin(NAND3X1)'), ('U3034/B', 'Input Pin(NOR2XL)')]
U3025 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3025 :A2 FIFO_N/FIFO_MEM_4[13] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U3025 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3025 :B2 FIFO_N/FIFO_MEM_1[13] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U3025 :Q n1812 [('U3027/A', 'Input Pin(NAND2XL)')]
U3026 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3026 :A2 FIFO_N/FIFO_MEM_2[13] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U3026 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3026 :B2 FIFO_N/FIFO_MEM_3[13] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U3026 :Q n1811 [('U3027/B', 'Input Pin(NAND2XL)')]
U3027 :A n1812 [('U3025/Q', 'Output Pin(AOI22X1)')]
U3027 :B n1811 [('U3026/Q', 'Output Pin(AOI22X1)')]
U3027 :Q n2817 [('U3031/B', 'Input Pin(NAND3X1)'), ('U3042/A', 'Input Pin(OR2X1)'), ('U3613/B', 'Input Pin(NAND2XL)'), ('U3849/B2', 'Input Pin(AOI22X1)'), ('U3935/B2', 'Input Pin(AOI22X1)'), ('U4036/B2', 'Input Pin(AOI22X1)'), ('U4138/B2', 'Input Pin(AOI22X1)')]
U3028 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3028 :A2 FIFO_N/FIFO_MEM_4[15] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U3028 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3028 :B2 FIFO_N/FIFO_MEM_1[15] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U3028 :Q n1814 [('U3030/A', 'Input Pin(NAND2XL)')]
U3029 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3029 :A2 FIFO_N/FIFO_MEM_2[15] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U3029 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3029 :B2 FIFO_N/FIFO_MEM_3[15] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U3029 :Q n1813 [('U3030/B', 'Input Pin(NAND2XL)')]
U3030 :A n1814 [('U3028/Q', 'Output Pin(AOI22X1)')]
U3030 :B n1813 [('U3029/Q', 'Output Pin(AOI22X1)')]
U3030 :Q n2806 [('U2579/B2', 'Input Pin(AOI22X1)'), ('U3031/C', 'Input Pin(NAND3X1)'), ('U3039/A3', 'Input Pin(OAI32X1)'), ('U3043/A3', 'Input Pin(OAI32X1)'), ('U3620/B', 'Input Pin(NAND2XL)'), ('U3854/B2', 'Input Pin(AOI22X1)'), ('U3929/B2', 'Input Pin(AOI22X1)'), ('U4031/B2', 'Input Pin(AOI22X1)')]
U3031 :A n1815 [('U3024/Q', 'Output Pin(INVXL)')]
U3031 :B n2817 [('U3027/Q', 'Output Pin(NAND2XL)')]
U3031 :C n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U3031 :Q n1817 [('U3036/A3', 'Input Pin(OAI31X1)')]
U3032 :A FIFO_N/credit_out_FF_in [('U2679/Q', 'Output Pin(NAND4X1)')]
U3032 :Q n2976 [('U3033/B', 'Input Pin(NOR4X1)'), ('U4886/A1', 'Input Pin(AOI22X1)'), ('U4887/A1', 'Input Pin(AOI22X1)'), ('U4888/A1', 'Input Pin(AOI22X1)'), ('U4891/A1', 'Input Pin(AOI22X1)')]
U3033 :A n2118 [('U3019/Q', 'Output Pin(AOI21X1)')]
U3033 :B n2976 [('U3032/Q', 'Output Pin(INVXL)')]
U3033 :C n2716 [('U3022/Q', 'Output Pin(NAND2XL)')]
U3033 :D n2722 [('U3015/Q', 'Output Pin(NAND2XL)')]
U3033 :Q n1829 [('U2552/A', 'Input Pin(NAND2X1)'), ('U3034/A', 'Input Pin(NOR2XL)')]
U3034 :A n1829 [('U3033/Q', 'Output Pin(NOR4X1)')]
U3034 :B n1815 [('U3024/Q', 'Output Pin(INVXL)')]
U3034 :Q n1824 [('U3035/B', 'Input Pin(NAND2XL)'), ('U3040/B', 'Input Pin(NAND2XL)'), ('U3044/B', 'Input Pin(NAND2XL)'), ('U3046/B', 'Input Pin(NAND2XL)')]
U3035 :A CONTROL_PART/Req_NL [('CONTROL_PART/LBDR_N/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U3035 :B n1824 [('U3034/Q', 'Output Pin(NOR2XL)')]
U3035 :Q n1816 [('U3036/B1', 'Input Pin(OAI31X1)')]
U3036 :A1 n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U3036 :A2 n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U3036 :A3 n1817 [('U3031/Q', 'Output Pin(NAND3X1)')]
U3036 :B1 n1816 [('U3035/Q', 'Output Pin(NAND2XL)')]
U3036 :Q CONTROL_PART/LBDR_N/n49 [('CONTROL_PART/LBDR_N/Req_L_FF_reg/D', 'Input Pin(DFCX1)')]
U3037 :A n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U3037 :Q n1822 [('U3041/A1', 'Input Pin(OAI31X1)'), ('U3045/B2', 'Input Pin(OAI22X1)')]
U3038 :A n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U3038 :Q n1828 [('U3039/B1', 'Input Pin(OAI32X1)'), ('U3043/B1', 'Input Pin(OAI32X1)'), ('U3047/A1', 'Input Pin(OAI31X1)')]
U3039 :A1 n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U3039 :A2 CONTROL_PART/LBDR_N/Rxy[2] [('CONTROL_PART/LBDR_N/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3039 :A3 n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U3039 :B1 n1828 [('U3038/Q', 'Output Pin(INVXL)')]
U3039 :B2 CONTROL_PART/LBDR_N/Rxy[3] [('CONTROL_PART/LBDR_N/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3039 :Q n1819 [('U3041/A3', 'Input Pin(OAI31X1)')]
U3040 :A CONTROL_PART/Req_NE [('CONTROL_PART/LBDR_N/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U3040 :B n1824 [('U3034/Q', 'Output Pin(NOR2XL)')]
U3040 :Q n1818 [('U3041/B1', 'Input Pin(OAI31X1)')]
U3041 :A1 n1822 [('U3037/Q', 'Output Pin(INVXL)')]
U3041 :A2 n1827 [('U2574/Q', 'Output Pin(NAND4X1)')]
U3041 :A3 n1819 [('U3039/Q', 'Output Pin(OAI32X1)')]
U3041 :B1 n1818 [('U3040/Q', 'Output Pin(NAND2XL)')]
U3041 :Q CONTROL_PART/LBDR_N/n52 [('CONTROL_PART/LBDR_N/Req_E_FF_reg/D', 'Input Pin(DFCX1)')]
U3042 :A n2817 [('U3027/Q', 'Output Pin(NAND2XL)')]
U3042 :B n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U3042 :Q n1823 [('U2613/A1', 'Input Pin(OAI31X1)'), ('U3045/A2', 'Input Pin(OAI22X1)')]
U3043 :A1 n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U3043 :A2 CONTROL_PART/LBDR_N/Rxy[4] [('CONTROL_PART/LBDR_N/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U3043 :A3 n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U3043 :B1 n1828 [('U3038/Q', 'Output Pin(INVXL)')]
U3043 :B2 CONTROL_PART/LBDR_N/Rxy[5] [('CONTROL_PART/LBDR_N/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U3043 :Q n1821 [('U2613/A3', 'Input Pin(OAI31X1)')]
U3044 :A CONTROL_PART/Req_NW [('CONTROL_PART/LBDR_N/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U3044 :B n1824 [('U3034/Q', 'Output Pin(NOR2XL)')]
U3044 :Q n1820 [('U2613/B1', 'Input Pin(OAI31X1)')]
U3045 :A1 CONTROL_PART/LBDR_N/Rxy[7] [('CONTROL_PART/LBDR_N/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U3045 :A2 n1823 [('U3042/Q', 'Output Pin(OR2X1)')]
U3045 :B1 CONTROL_PART/LBDR_N/Rxy[6] [('CONTROL_PART/LBDR_N/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U3045 :B2 n1822 [('U3037/Q', 'Output Pin(INVXL)')]
U3045 :Q n1826 [('U3047/A3', 'Input Pin(OAI31X1)')]
U3046 :A CONTROL_PART/Req_NS [('CONTROL_PART/LBDR_N/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U3046 :B n1824 [('U3034/Q', 'Output Pin(NOR2XL)')]
U3046 :Q n1825 [('U3047/B1', 'Input Pin(OAI31X1)')]
U3047 :A1 n1828 [('U3038/Q', 'Output Pin(INVXL)')]
U3047 :A2 n1827 [('U2574/Q', 'Output Pin(NAND4X1)')]
U3047 :A3 n1826 [('U3045/Q', 'Output Pin(OAI22X1)')]
U3047 :B1 n1825 [('U3046/Q', 'Output Pin(NAND2XL)')]
U3047 :Q CONTROL_PART/LBDR_N/n50 [('CONTROL_PART/LBDR_N/Req_S_FF_reg/D', 'Input Pin(DFCX1)')]
U3048 :A n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U3048 :B CONTROL_PART/LBDR_N/Rxy[2] [('CONTROL_PART/LBDR_N/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3048 :Q n1830 [('U3049/B1', 'Input Pin(OAI21X1)')]
U3049 :A1 n1554 [('U2966/Q', 'Output Pin(INVXL)')]
U3049 :A2 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U3049 :B1 n1830 [('U3048/Q', 'Output Pin(NAND2XL)')]
U3049 :Q CONTROL_PART/LBDR_N/n26 [('CONTROL_PART/LBDR_N/Rxy_reg[2]/D', 'Input Pin(DFCPX1)')]
U3050 :A Rxy_reconf[3] [('Rxy_reconf[3]', 'Input Port')]
U3050 :Q n1924 [('U2607/A1', 'Input Pin(OAI21X1)'), ('U2610/A1', 'Input Pin(OAI21X1)'), ('U3052/A1', 'Input Pin(OAI21X1)'), ('U3119/A1', 'Input Pin(OAI21X1)')]
U3051 :A n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U3051 :B CONTROL_PART/LBDR_N/Rxy[3] [('CONTROL_PART/LBDR_N/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3051 :Q n1831 [('U3052/B1', 'Input Pin(OAI21X1)')]
U3052 :A1 n1924 [('U3050/Q', 'Output Pin(INVXL)')]
U3052 :A2 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U3052 :B1 n1831 [('U3051/Q', 'Output Pin(NAND2XL)')]
U3052 :Q CONTROL_PART/LBDR_N/n27 [('CONTROL_PART/LBDR_N/Rxy_reg[3]/D', 'Input Pin(DFCPX1)')]
U3053 :A n1832 [('U2751/Q', 'Output Pin(NAND4X1)')]
U3053 :B n3134 [('CONTROL_PART/LBDR_E/ReConf_FF_out_reg/QN', 'Output Pin(DFCX1)')]
U3053 :Q n2932 [('U2551/A', 'Input Pin(INVX1)'), ('U4669/A1', 'Input Pin(AO22X1)'), ('U4670/A1', 'Input Pin(AO22X1)'), ('U4671/A1', 'Input Pin(AO22X1)'), ('U4672/A1', 'Input Pin(AO22X1)')]
U3054 :A n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U3054 :B CONTROL_PART/LBDR_E/Rxy[0] [('CONTROL_PART/LBDR_E/Rxy_reg[0]/Q', 'Output Pin(DFCPX1)')]
U3054 :Q n1833 [('U3055/B1', 'Input Pin(OAI21X1)')]
U3055 :A1 n1555 [('U2840/Q', 'Output Pin(INVXL)')]
U3055 :A2 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U3055 :B1 n1833 [('U3054/Q', 'Output Pin(NAND2XL)')]
U3055 :Q CONTROL_PART/LBDR_E/n27 [('CONTROL_PART/LBDR_E/Rxy_reg[0]/D', 'Input Pin(DFCPX1)')]
U3056 :A Rxy_reconf[1] [('Rxy_reconf[1]', 'Input Port')]
U3056 :Q n1921 [('U2609/A1', 'Input Pin(OAI21X1)'), ('U2612/A1', 'Input Pin(OAI21X1)'), ('U3109/A1', 'Input Pin(OAI21X1)'), ('U3176/A1', 'Input Pin(OAI21X1)')]
U3057 :A n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U3057 :B CONTROL_PART/LBDR_E/Rxy[1] [('CONTROL_PART/LBDR_E/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U3057 :Q n1834 [('U2612/B1', 'Input Pin(OAI21X1)')]
U3058 :A n3074 [('FIFO_W/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U3058 :B n3058 [('FIFO_W/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U3058 :Q n1835 [('U3059/C', 'Input Pin(NOR3X2)'), ('U3062/C', 'Input Pin(NOR3X2)')]
U3059 :A FIFO_W/read_pointer[1] [('FIFO_W/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U3059 :B n3062 [('FIFO_W/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U3059 :C n1835 [('U3058/Q', 'Output Pin(NAND2XL)')]
U3059 :Q n2367 [('U3063/A', 'Input Pin(NOR3X2)'), ('U3066/A1', 'Input Pin(AOI21X1)'), ('U3070/A1', 'Input Pin(AOI21X1)'), ('U3072/A1', 'Input Pin(AOI22X1)'), ('U3076/A1', 'Input Pin(AOI22X1)'), ('U3081/A1', 'Input Pin(AOI21X1)'), ('U3085/A1', 'Input Pin(AOI21X1)'), ('U3096/A1', 'Input Pin(AOI21X1)'), ('U3254/A1', 'Input Pin(AOI21X1)'), ('U3424/A1', 'Input Pin(AOI21X1)'), ('U3440/A1', 'Input Pin(AOI21X1)'), ('U3456/A1', 'Input Pin(AOI21X1)'), ('U3471/A1', 'Input Pin(AOI21X1)'), ('U3487/A1', 'Input Pin(AOI21X1)'), ('U3503/A1', 'Input Pin(AOI21X1)'), ('U3519/A1', 'Input Pin(AOI21X1)'), ('U3535/A1', 'Input Pin(AOI21X1)'), ('U3551/A1', 'Input Pin(AOI21X1)'), ('U3567/A1', 'Input Pin(AOI21X1)'), ('U3583/A1', 'Input Pin(AOI21X1)'), ('U3598/A1', 'Input Pin(AOI21X1)'), ('U3628/A1', 'Input Pin(AOI21X1)'), ('U3644/A1', 'Input Pin(AOI21X1)'), ('U3660/A1', 'Input Pin(AOI21X1)'), ('U3676/A1', 'Input Pin(AOI21X1)'), ('U3683/A1', 'Input Pin(AOI21X1)'), ('U3690/A1', 'Input Pin(AOI21X1)'), ('U3697/A1', 'Input Pin(AOI21X1)'), ('U3703/A1', 'Input Pin(AOI21X1)'), ('U3710/A1', 'Input Pin(AOI21X1)'), ('U3717/A1', 'Input Pin(AOI21X1)'), ('U3723/A1', 'Input Pin(AOI21X1)'), ('U3737/A1', 'Input Pin(AOI21X1)')]
U3060 :A FIFO_W/read_pointer[3] [('FIFO_W/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U3060 :B FIFO_W/read_pointer[1] [('FIFO_W/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U3060 :C FIFO_W/read_pointer[0] [('FIFO_W/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U3060 :D n3058 [('FIFO_W/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U3060 :Q n2361 [('U3061/B', 'Input Pin(NAND2XL)'), ('U3063/B', 'Input Pin(NOR3X2)'), ('U3067/B', 'Input Pin(NAND2XL)'), ('U3072/B1', 'Input Pin(AOI22X1)'), ('U3076/B1', 'Input Pin(AOI22X1)'), ('U3078/B', 'Input Pin(NAND2XL)'), ('U3082/B', 'Input Pin(NAND2XL)'), ('U3093/B', 'Input Pin(NAND2XL)'), ('U3251/B', 'Input Pin(NAND2XL)'), ('U3421/B', 'Input Pin(NAND2XL)'), ('U3437/B', 'Input Pin(NAND2XL)'), ('U3453/B', 'Input Pin(NAND2XL)'), ('U3468/B', 'Input Pin(NAND2XL)'), ('U3484/B', 'Input Pin(NAND2XL)'), ('U3500/B', 'Input Pin(NAND2XL)'), ('U3516/B', 'Input Pin(NAND2XL)'), ('U3532/B', 'Input Pin(NAND2XL)'), ('U3548/B', 'Input Pin(NAND2XL)'), ('U3564/B', 'Input Pin(NAND2XL)'), ('U3580/B', 'Input Pin(NAND2XL)'), ('U3595/B', 'Input Pin(NAND2XL)'), ('U3625/B', 'Input Pin(NAND2XL)'), ('U3641/B', 'Input Pin(NAND2XL)'), ('U3657/B', 'Input Pin(NAND2XL)'), ('U3673/B', 'Input Pin(NAND2XL)'), ('U3680/B', 'Input Pin(NAND2XL)'), ('U3687/B', 'Input Pin(NAND2XL)'), ('U3694/B', 'Input Pin(NAND2XL)'), ('U3700/B', 'Input Pin(NAND2XL)'), ('U3707/B', 'Input Pin(NAND2XL)'), ('U3714/B', 'Input Pin(NAND2XL)'), ('U3720/B', 'Input Pin(NAND2XL)'), ('U3734/B', 'Input Pin(NAND2XL)')]
U3061 :A FIFO_W/FIFO_MEM_3[14] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U3061 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3061 :Q n1837 [('U3065/A', 'Input Pin(NAND2XL)')]
U3062 :A FIFO_W/read_pointer[3] [('FIFO_W/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U3062 :B n3097 [('FIFO_W/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U3062 :C n1835 [('U3058/Q', 'Output Pin(NAND2XL)')]
U3062 :Q n2363 [('U3063/C', 'Input Pin(NOR3X2)'), ('U3064/A1', 'Input Pin(AOI22X1)'), ('U3068/A1', 'Input Pin(AOI22X1)'), ('U3071/A1', 'Input Pin(AOI22X1)'), ('U3075/A1', 'Input Pin(AOI22X1)'), ('U3079/A1', 'Input Pin(AOI22X1)'), ('U3083/A1', 'Input Pin(AOI22X1)'), ('U3094/A1', 'Input Pin(AOI22X1)'), ('U3252/A1', 'Input Pin(AOI22X1)'), ('U3422/A1', 'Input Pin(AOI22X1)'), ('U3438/A1', 'Input Pin(AOI22X1)'), ('U3454/A1', 'Input Pin(AOI22X1)'), ('U3469/A1', 'Input Pin(AOI22X1)'), ('U3485/A1', 'Input Pin(AOI22X1)'), ('U3501/A1', 'Input Pin(AOI22X1)'), ('U3517/A1', 'Input Pin(AOI22X1)'), ('U3533/A1', 'Input Pin(AOI22X1)'), ('U3549/A1', 'Input Pin(AOI22X1)'), ('U3565/A1', 'Input Pin(AOI22X1)'), ('U3581/A1', 'Input Pin(AOI22X1)'), ('U3596/A1', 'Input Pin(AOI22X1)'), ('U3626/A1', 'Input Pin(AOI22X1)'), ('U3642/A1', 'Input Pin(AOI22X1)'), ('U3658/A1', 'Input Pin(AOI22X1)'), ('U3674/A1', 'Input Pin(AOI22X1)'), ('U3681/A1', 'Input Pin(AOI22X1)'), ('U3688/A1', 'Input Pin(AOI22X1)'), ('U3695/A1', 'Input Pin(AOI22X1)'), ('U3701/A1', 'Input Pin(AOI22X1)'), ('U3708/A1', 'Input Pin(AOI22X1)'), ('U3715/A1', 'Input Pin(AOI22X1)'), ('U3721/A1', 'Input Pin(AOI22X1)'), ('U3735/A1', 'Input Pin(AOI22X1)')]
U3063 :A n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3063 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3063 :C n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3063 :Q n2362 [('U3064/B1', 'Input Pin(AOI22X1)'), ('U3068/B1', 'Input Pin(AOI22X1)'), ('U3071/B1', 'Input Pin(AOI22X1)'), ('U3075/B1', 'Input Pin(AOI22X1)'), ('U3079/B1', 'Input Pin(AOI22X1)'), ('U3083/B1', 'Input Pin(AOI22X1)'), ('U3094/B1', 'Input Pin(AOI22X1)'), ('U3252/B1', 'Input Pin(AOI22X1)'), ('U3422/B1', 'Input Pin(AOI22X1)'), ('U3438/B1', 'Input Pin(AOI22X1)'), ('U3454/B1', 'Input Pin(AOI22X1)'), ('U3469/B1', 'Input Pin(AOI22X1)'), ('U3485/B1', 'Input Pin(AOI22X1)'), ('U3501/B1', 'Input Pin(AOI22X1)'), ('U3517/B1', 'Input Pin(AOI22X1)'), ('U3533/B1', 'Input Pin(AOI22X1)'), ('U3549/B1', 'Input Pin(AOI22X1)'), ('U3565/B1', 'Input Pin(AOI22X1)'), ('U3581/B1', 'Input Pin(AOI22X1)'), ('U3596/B1', 'Input Pin(AOI22X1)'), ('U3626/B1', 'Input Pin(AOI22X1)'), ('U3642/B1', 'Input Pin(AOI22X1)'), ('U3658/B1', 'Input Pin(AOI22X1)'), ('U3674/B1', 'Input Pin(AOI22X1)'), ('U3681/B1', 'Input Pin(AOI22X1)'), ('U3688/B1', 'Input Pin(AOI22X1)'), ('U3695/B1', 'Input Pin(AOI22X1)'), ('U3701/B1', 'Input Pin(AOI22X1)'), ('U3708/B1', 'Input Pin(AOI22X1)'), ('U3715/B1', 'Input Pin(AOI22X1)'), ('U3721/B1', 'Input Pin(AOI22X1)'), ('U3735/B1', 'Input Pin(AOI22X1)')]
U3064 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3064 :A2 FIFO_W/FIFO_MEM_2[14] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U3064 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3064 :B2 FIFO_W/FIFO_MEM_1[14] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U3064 :Q n1836 [('U3065/B', 'Input Pin(NAND2XL)')]
U3065 :A n1837 [('U3061/Q', 'Output Pin(NAND2XL)')]
U3065 :B n1836 [('U3064/Q', 'Output Pin(AOI22X1)')]
U3065 :Q n1838 [('U3066/B1', 'Input Pin(AOI21X1)')]
U3066 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3066 :A2 FIFO_W/FIFO_MEM_4[14] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U3066 :B1 n1838 [('U3065/Q', 'Output Pin(NAND2XL)')]
U3066 :Q n2462 [('U3091/A1', 'Input Pin(OAI31X1)'), ('U3092/A', 'Input Pin(INVXL)'), ('U3098/A2', 'Input Pin(AOI221X1)'), ('U3103/A2', 'Input Pin(AOI221X1)'), ('U3852/A1', 'Input Pin(OAI211X1)')]
U3067 :A FIFO_W/FIFO_MEM_3[31] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U3067 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3067 :Q n1840 [('U3069/A', 'Input Pin(NAND2XL)')]
U3068 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3068 :A2 FIFO_W/FIFO_MEM_2[31] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U3068 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3068 :B2 FIFO_W/FIFO_MEM_1[31] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U3068 :Q n1839 [('U3069/B', 'Input Pin(NAND2XL)')]
U3069 :A n1840 [('U3067/Q', 'Output Pin(NAND2XL)')]
U3069 :B n1839 [('U3068/Q', 'Output Pin(AOI22X1)')]
U3069 :Q n1841 [('U3070/B1', 'Input Pin(AOI21X1)')]
U3070 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3070 :A2 FIFO_W/FIFO_MEM_4[31] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U3070 :B1 n1841 [('U3069/Q', 'Output Pin(NAND2XL)')]
U3070 :Q n2715 [('U2554/A', 'Input Pin(NOR4X1)'), ('U2572/A', 'Input Pin(NAND4X1)'), ('U3748/A1', 'Input Pin(OAI211X1)'), ('U3919/A1', 'Input Pin(OAI211X1)'), ('U3975/A1', 'Input Pin(OAI211X1)'), ('U4089/A1', 'Input Pin(OAI211X1)')]
U3071 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3071 :A2 FIFO_W/FIFO_MEM_2[30] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U3071 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3071 :B2 FIFO_W/FIFO_MEM_1[30] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U3071 :Q n1843 [('U3073/A', 'Input Pin(NAND2XL)')]
U3072 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3072 :A2 FIFO_W/FIFO_MEM_4[30] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U3072 :B1 n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3072 :B2 FIFO_W/FIFO_MEM_3[30] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U3072 :Q n1842 [('U3073/B', 'Input Pin(NAND2XL)')]
U3073 :A n1843 [('U3071/Q', 'Output Pin(AOI22X1)')]
U3073 :B n1842 [('U3072/Q', 'Output Pin(AOI22X1)')]
U3073 :Q n2717 [('U2554/C', 'Input Pin(NOR4X1)'), ('U3074/A', 'Input Pin(INVXL)'), ('U3976/A2', 'Input Pin(AOI22X1)'), ('U4090/A2', 'Input Pin(AOI22X1)')]
U3074 :A n2717 [('U3073/Q', 'Output Pin(NAND2XL)')]
U3074 :Q n2528 [('U2572/B', 'Input Pin(NAND4X1)'), ('U3745/A1', 'Input Pin(OAI211X1)'), ('U3916/A1', 'Input Pin(OAI211X1)')]
U3075 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3075 :A2 FIFO_W/FIFO_MEM_2[29] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U3075 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3075 :B2 FIFO_W/FIFO_MEM_1[29] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U3075 :Q n1845 [('U3077/A', 'Input Pin(NAND2XL)')]
U3076 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3076 :A2 FIFO_W/FIFO_MEM_4[29] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U3076 :B1 n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3076 :B2 FIFO_W/FIFO_MEM_3[29] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U3076 :Q n1844 [('U3077/B', 'Input Pin(NAND2XL)')]
U3077 :A n1845 [('U3075/Q', 'Output Pin(AOI22X1)')]
U3077 :B n1844 [('U3076/Q', 'Output Pin(AOI22X1)')]
U3077 :Q n2723 [('U2554/D', 'Input Pin(NOR4X1)'), ('U2572/D', 'Input Pin(NAND4X1)'), ('U2581/A2', 'Input Pin(AOI22X1)'), ('U3741/A2', 'Input Pin(AOI22X1)'), ('U3912/A2', 'Input Pin(AOI22X1)'), ('U3979/A2', 'Input Pin(AOI22X1)')]
U3078 :A FIFO_W/FIFO_MEM_3[16] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U3078 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3078 :Q n1848 [('U3080/A', 'Input Pin(NAND2XL)')]
U3079 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3079 :A2 FIFO_W/FIFO_MEM_2[16] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U3079 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3079 :B2 FIFO_W/FIFO_MEM_1[16] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U3079 :Q n1847 [('U3080/B', 'Input Pin(NAND2XL)')]
U3080 :A n1848 [('U3078/Q', 'Output Pin(NAND2XL)')]
U3080 :B n1847 [('U3079/Q', 'Output Pin(AOI22X1)')]
U3080 :Q n1849 [('U3081/B1', 'Input Pin(AOI21X1)')]
U3081 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3081 :A2 FIFO_W/FIFO_MEM_4[16] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U3081 :B1 n1849 [('U3080/Q', 'Output Pin(NAND2XL)')]
U3081 :Q n2805 [('U3086/A', 'Input Pin(NAND2XL)'), ('U3087/A2', 'Input Pin(OAI22X1)'), ('U3100/A', 'Input Pin(NAND2XL)'), ('U3105/A1', 'Input Pin(OAI31X1)'), ('U3624/A1', 'Input Pin(OAI211X1)'), ('U3858/A1', 'Input Pin(OAI211X1)'), ('U4030/A1', 'Input Pin(OAI211X1)'), ('U4132/A1', 'Input Pin(OAI211X1)')]
U3082 :A FIFO_W/FIFO_MEM_3[15] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U3082 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3082 :Q n1851 [('U3084/A', 'Input Pin(NAND2XL)')]
U3083 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3083 :A2 FIFO_W/FIFO_MEM_2[15] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U3083 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3083 :B2 FIFO_W/FIFO_MEM_1[15] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U3083 :Q n1850 [('U3084/B', 'Input Pin(NAND2XL)')]
U3084 :A n1851 [('U3082/Q', 'Output Pin(NAND2XL)')]
U3084 :B n1850 [('U3083/Q', 'Output Pin(AOI22X1)')]
U3084 :Q n1852 [('U3085/B1', 'Input Pin(AOI21X1)')]
U3085 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3085 :A2 FIFO_W/FIFO_MEM_4[15] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U3085 :B1 n1852 [('U3084/Q', 'Output Pin(NAND2XL)')]
U3085 :Q n2262 [('U3086/B', 'Input Pin(NAND2XL)'), ('U3102/A1', 'Input Pin(OAI31X1)'), ('U3618/A', 'Input Pin(INVXL)')]
U3086 :A n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U3086 :B n2262 [('U3085/Q', 'Output Pin(AOI21X1)')]
U3086 :Q n1860 [('U2611/A2', 'Input Pin(OAI31X1)'), ('U3087/B2', 'Input Pin(OAI22X1)')]
U3087 :A1 CONTROL_PART/LBDR_W/Rxy[3] [('CONTROL_PART/LBDR_W/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3087 :A2 n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U3087 :B1 CONTROL_PART/LBDR_W/Rxy[2] [('CONTROL_PART/LBDR_W/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3087 :B2 n1860 [('U3086/Q', 'Output Pin(NAND2XL)')]
U3087 :Q n1855 [('U3091/A3', 'Input Pin(OAI31X1)')]
U3088 :A n1867 [('U2572/Q', 'Output Pin(NAND4X1)')]
U3088 :Q n1853 [('U3089/B', 'Input Pin(NOR2XL)')]
U3089 :A n1869 [('U2554/Q', 'Output Pin(NOR4X1)')]
U3089 :B n1853 [('U3088/Q', 'Output Pin(INVXL)')]
U3089 :Q n1865 [('U3090/B', 'Input Pin(NAND2XL)'), ('U3099/B', 'Input Pin(NAND2XL)'), ('U3101/B', 'Input Pin(NAND2XL)'), ('U3104/A', 'Input Pin(NAND2XL)')]
U3090 :A CONTROL_PART/Req_WE [('CONTROL_PART/LBDR_W/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U3090 :B n1865 [('U3089/Q', 'Output Pin(NOR2XL)')]
U3090 :Q n1854 [('U3091/B1', 'Input Pin(OAI31X1)')]
U3091 :A1 n2462 [('U3066/Q', 'Output Pin(AOI21X1)')]
U3091 :A2 n1867 [('U2572/Q', 'Output Pin(NAND4X1)')]
U3091 :A3 n1855 [('U3087/Q', 'Output Pin(OAI22X1)')]
U3091 :B1 n1854 [('U3090/Q', 'Output Pin(NAND2XL)')]
U3091 :Q CONTROL_PART/LBDR_W/n51 [('CONTROL_PART/LBDR_W/Req_E_FF_reg/D', 'Input Pin(DFCX1)')]
U3092 :A n2462 [('U3066/Q', 'Output Pin(AOI21X1)')]
U3092 :Q n2813 [('U3097/B', 'Input Pin(NOR2XL)'), ('U3098/B2', 'Input Pin(AOI221X1)'), ('U3103/B2', 'Input Pin(AOI221X1)'), ('U3615/A2', 'Input Pin(AOI22X1)'), ('U4033/A2', 'Input Pin(AOI22X1)'), ('U4135/A2', 'Input Pin(AOI22X1)')]
U3093 :A FIFO_W/FIFO_MEM_3[13] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U3093 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3093 :Q n1857 [('U3095/A', 'Input Pin(NAND2XL)')]
U3094 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3094 :A2 FIFO_W/FIFO_MEM_2[13] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U3094 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3094 :B2 FIFO_W/FIFO_MEM_1[13] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U3094 :Q n1856 [('U3095/B', 'Input Pin(NAND2XL)')]
U3095 :A n1857 [('U3093/Q', 'Output Pin(NAND2XL)')]
U3095 :B n1856 [('U3094/Q', 'Output Pin(AOI22X1)')]
U3095 :Q n1858 [('U3096/B1', 'Input Pin(AOI21X1)')]
U3096 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3096 :A2 FIFO_W/FIFO_MEM_4[13] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U3096 :B1 n1858 [('U3095/Q', 'Output Pin(NAND2XL)')]
U3096 :Q n2823 [('U3097/A', 'Input Pin(NOR2XL)'), ('U3614/A1', 'Input Pin(OAI211X1)'), ('U3850/A1', 'Input Pin(OAI211X1)'), ('U4038/A1', 'Input Pin(OAI211X1)'), ('U4140/A1', 'Input Pin(OAI211X1)')]
U3097 :A n2823 [('U3096/Q', 'Output Pin(AOI21X1)')]
U3097 :B n2813 [('U3092/Q', 'Output Pin(INVXL)')]
U3097 :Q n1864 [('U3098/C1', 'Input Pin(AOI221X1)'), ('U3100/B', 'Input Pin(NAND2XL)'), ('U3103/C1', 'Input Pin(AOI221X1)')]
U3098 :A1 CONTROL_PART/LBDR_W/Rxy[1] [('CONTROL_PART/LBDR_W/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U3098 :A2 n2462 [('U3066/Q', 'Output Pin(AOI21X1)')]
U3098 :B1 CONTROL_PART/LBDR_W/Rxy[0] [('CONTROL_PART/LBDR_W/Rxy_reg[0]/Q', 'Output Pin(DFCPX1)')]
U3098 :B2 n2813 [('U3092/Q', 'Output Pin(INVXL)')]
U3098 :C1 n1864 [('U3097/Q', 'Output Pin(NOR2XL)')]
U3098 :Q n1861 [('U2611/A1', 'Input Pin(OAI31X1)')]
U3099 :A CONTROL_PART/Req_WN [('CONTROL_PART/LBDR_W/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U3099 :B n1865 [('U3089/Q', 'Output Pin(NOR2XL)')]
U3099 :Q n1859 [('U2611/B1', 'Input Pin(OAI31X1)')]
U3100 :A n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U3100 :B n1864 [('U3097/Q', 'Output Pin(NOR2XL)')]
U3100 :Q n1863 [('U3102/A3', 'Input Pin(OAI31X1)')]
U3101 :A CONTROL_PART/Req_WL [('CONTROL_PART/LBDR_W/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U3101 :B n1865 [('U3089/Q', 'Output Pin(NOR2XL)')]
U3101 :Q n1862 [('U3102/B1', 'Input Pin(OAI31X1)')]
U3102 :A1 n2262 [('U3085/Q', 'Output Pin(AOI21X1)')]
U3102 :A2 n1867 [('U2572/Q', 'Output Pin(NAND4X1)')]
U3102 :A3 n1863 [('U3100/Q', 'Output Pin(NAND2XL)')]
U3102 :B1 n1862 [('U3101/Q', 'Output Pin(NAND2XL)')]
U3102 :Q CONTROL_PART/LBDR_W/n49 [('CONTROL_PART/LBDR_W/Req_L_FF_reg/D', 'Input Pin(DFCX1)')]
U3103 :A1 CONTROL_PART/LBDR_W/Rxy[7] [('CONTROL_PART/LBDR_W/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U3103 :A2 n2462 [('U3066/Q', 'Output Pin(AOI21X1)')]
U3103 :B1 CONTROL_PART/LBDR_W/Rxy[6] [('CONTROL_PART/LBDR_W/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U3103 :B2 n2813 [('U3092/Q', 'Output Pin(INVXL)')]
U3103 :C1 n1864 [('U3097/Q', 'Output Pin(NOR2XL)')]
U3103 :Q n1868 [('U3105/A2', 'Input Pin(OAI31X1)')]
U3104 :A n1865 [('U3089/Q', 'Output Pin(NOR2XL)')]
U3104 :B n3083 [('CONTROL_PART/LBDR_W/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U3104 :Q n1866 [('U3105/B1', 'Input Pin(OAI31X1)')]
U3105 :A1 n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U3105 :A2 n1868 [('U3103/Q', 'Output Pin(AOI221X1)')]
U3105 :A3 n1867 [('U2572/Q', 'Output Pin(NAND4X1)')]
U3105 :B1 n1866 [('U3104/Q', 'Output Pin(NAND2XL)')]
U3105 :Q CONTROL_PART/LBDR_W/n50 [('CONTROL_PART/LBDR_W/Req_S_FF_reg/D', 'Input Pin(DFCX1)')]
U3106 :A n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3106 :B CONTROL_PART/LBDR_W/Rxy[0] [('CONTROL_PART/LBDR_W/Rxy_reg[0]/Q', 'Output Pin(DFCPX1)')]
U3106 :Q n1871 [('U3107/B1', 'Input Pin(OAI21X1)')]
U3107 :A1 n1555 [('U2840/Q', 'Output Pin(INVXL)')]
U3107 :A2 n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3107 :B1 n1871 [('U3106/Q', 'Output Pin(NAND2XL)')]
U3107 :Q CONTROL_PART/LBDR_W/n26 [('CONTROL_PART/LBDR_W/Rxy_reg[0]/D', 'Input Pin(DFCPX1)')]
U3108 :A n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3108 :B CONTROL_PART/LBDR_W/Rxy[1] [('CONTROL_PART/LBDR_W/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U3108 :Q n1872 [('U3109/B1', 'Input Pin(OAI21X1)')]
U3109 :A1 n1921 [('U3056/Q', 'Output Pin(INVXL)')]
U3109 :A2 n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3109 :B1 n1872 [('U3108/Q', 'Output Pin(NAND2XL)')]
U3109 :Q CONTROL_PART/LBDR_W/n27 [('CONTROL_PART/LBDR_W/Rxy_reg[1]/D', 'Input Pin(DFCPX1)')]
U3110 :A n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3110 :B CONTROL_PART/LBDR_W/Rxy[2] [('CONTROL_PART/LBDR_W/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3110 :Q n1873 [('U3111/B1', 'Input Pin(OAI21X1)')]
U3111 :A1 n1554 [('U2966/Q', 'Output Pin(INVXL)')]
U3111 :A2 n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3111 :B1 n1873 [('U3110/Q', 'Output Pin(NAND2XL)')]
U3111 :Q CONTROL_PART/LBDR_W/n28 [('CONTROL_PART/LBDR_W/Rxy_reg[2]/D', 'Input Pin(DFCPX1)')]
U3112 :A n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U3112 :B CONTROL_PART/LBDR_W/Rxy[3] [('CONTROL_PART/LBDR_W/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3112 :Q n1874 [('U2610/B1', 'Input Pin(OAI21X1)')]
U3113 :A CONTROL_PART/Req_SL [('CONTROL_PART/LBDR_S/Req_L_FF_reg/Q', 'Output Pin(DFCX1)')]
U3113 :B n2940 [('U2830/Q', 'Output Pin(NOR2XL)')]
U3113 :Q n1875 [('U3114/B1', 'Input Pin(OAI31X1)')]
U3114 :A1 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U3114 :A2 n2802 [('U2774/Q', 'Output Pin(NAND2XL)')]
U3114 :A3 n1876 [('U2571/Q', 'Output Pin(NAND3X1)')]
U3114 :B1 n1875 [('U3113/Q', 'Output Pin(NAND2XL)')]
U3114 :Q CONTROL_PART/LBDR_S/n50 [('CONTROL_PART/LBDR_S/Req_L_FF_reg/D', 'Input Pin(DFCX1)')]
U3115 :A n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3115 :B CONTROL_PART/LBDR_S/Rxy[1] [('CONTROL_PART/LBDR_S/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U3115 :Q n1877 [('U2609/B1', 'Input Pin(OAI21X1)')]
U3116 :A n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3116 :B CONTROL_PART/LBDR_S/Rxy[2] [('CONTROL_PART/LBDR_S/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3116 :Q n1878 [('U3117/B1', 'Input Pin(OAI21X1)')]
U3117 :A1 n1554 [('U2966/Q', 'Output Pin(INVXL)')]
U3117 :A2 n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3117 :B1 n1878 [('U3116/Q', 'Output Pin(NAND2XL)')]
U3117 :Q CONTROL_PART/LBDR_S/n29 [('CONTROL_PART/LBDR_S/Rxy_reg[2]/D', 'Input Pin(DFCPX1)')]
U3118 :A n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3118 :B CONTROL_PART/LBDR_S/Rxy[3] [('CONTROL_PART/LBDR_S/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3118 :Q n1879 [('U3119/B1', 'Input Pin(OAI21X1)')]
U3119 :A1 n1924 [('U3050/Q', 'Output Pin(INVXL)')]
U3119 :A2 n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3119 :B1 n1879 [('U3118/Q', 'Output Pin(NAND2XL)')]
U3119 :Q CONTROL_PART/LBDR_S/n30 [('CONTROL_PART/LBDR_S/Rxy_reg[3]/D', 'Input Pin(DFCPX1)')]
U3120 :A Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
U3120 :Q n1926 [('U3122/A1', 'Input Pin(OAI21X1)'), ('U3181/A1', 'Input Pin(OAI21X1)')]
U3121 :A n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3121 :B CONTROL_PART/LBDR_S/Rxy[5] [('CONTROL_PART/LBDR_S/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U3121 :Q n1880 [('U3122/B1', 'Input Pin(OAI21X1)')]
U3122 :A1 n1926 [('U3120/Q', 'Output Pin(INVXL)')]
U3122 :A2 n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U3122 :B1 n1880 [('U3121/Q', 'Output Pin(NAND2XL)')]
U3122 :Q CONTROL_PART/LBDR_S/n32 [('CONTROL_PART/LBDR_S/Rxy_reg[5]/D', 'Input Pin(DFCPX1)')]
U3123 :A n3060 [('FIFO_L/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U3123 :B n3059 [('FIFO_L/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U3123 :Q n1882 [('U3124/C', 'Input Pin(NOR3X2)'), ('U3128/C', 'Input Pin(NOR3X2)')]
U3124 :A FIFO_L/read_pointer[1] [('FIFO_L/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U3124 :B n3094 [('FIFO_L/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U3124 :C n1882 [('U3123/Q', 'Output Pin(NAND2XL)')]
U3124 :Q n2298 [('U3129/A', 'Input Pin(NOR3X2)'), ('U3132/A1', 'Input Pin(AOI21X1)'), ('U3136/A1', 'Input Pin(AOI21X1)'), ('U3141/A1', 'Input Pin(AOI21X1)'), ('U3144/A1', 'Input Pin(AOI22X1)'), ('U3147/A1', 'Input Pin(AOI22X1)'), ('U3154/A1', 'Input Pin(AOI21X1)'), ('U3158/A1', 'Input Pin(AOI21X1)'), ('U3274/A1', 'Input Pin(AOI22X1)'), ('U3291/A1', 'Input Pin(AOI22X1)'), ('U3307/A1', 'Input Pin(AOI22X1)'), ('U3323/A1', 'Input Pin(AOI22X1)'), ('U3339/A1', 'Input Pin(AOI22X1)'), ('U3354/A1', 'Input Pin(AOI22X1)'), ('U3370/A1', 'Input Pin(AOI22X1)'), ('U3386/A1', 'Input Pin(AOI22X1)'), ('U3402/A1', 'Input Pin(AOI22X1)'), ('U3416/A1', 'Input Pin(AOI22X1)'), ('U3426/A1', 'Input Pin(AOI22X1)'), ('U3442/A1', 'Input Pin(AOI22X1)'), ('U3458/A1', 'Input Pin(AOI22X1)'), ('U3473/A1', 'Input Pin(AOI22X1)'), ('U3489/A1', 'Input Pin(AOI22X1)'), ('U3505/A1', 'Input Pin(AOI22X1)'), ('U3521/A1', 'Input Pin(AOI22X1)'), ('U3537/A1', 'Input Pin(AOI22X1)'), ('U3553/A1', 'Input Pin(AOI22X1)'), ('U3569/A1', 'Input Pin(AOI22X1)'), ('U3585/A1', 'Input Pin(AOI22X1)'), ('U3600/A1', 'Input Pin(AOI22X1)'), ('U3630/A1', 'Input Pin(AOI22X1)'), ('U3646/A1', 'Input Pin(AOI22X1)'), ('U3662/A1', 'Input Pin(AOI22X1)')]
U3125 :A n3060 [('FIFO_L/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U3125 :B n3072 [('FIFO_L/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U3125 :Q n1881 [('U3126/C', 'Input Pin(NOR3X2)')]
U3126 :A FIFO_L/read_pointer[2] [('FIFO_L/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U3126 :B n3059 [('FIFO_L/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U3126 :C n1881 [('U3125/Q', 'Output Pin(NAND2XL)')]
U3126 :Q n2297 [('U3127/B', 'Input Pin(NAND2XL)'), ('U3129/B', 'Input Pin(NOR3X2)'), ('U3133/B', 'Input Pin(NAND2XL)'), ('U3138/B', 'Input Pin(NAND2XL)'), ('U3144/B1', 'Input Pin(AOI22X1)'), ('U3147/B1', 'Input Pin(AOI22X1)'), ('U3151/B', 'Input Pin(NAND2XL)'), ('U3155/B', 'Input Pin(NAND2XL)'), ('U3274/B1', 'Input Pin(AOI22X1)'), ('U3291/B1', 'Input Pin(AOI22X1)'), ('U3307/B1', 'Input Pin(AOI22X1)'), ('U3323/B1', 'Input Pin(AOI22X1)'), ('U3339/B1', 'Input Pin(AOI22X1)'), ('U3354/B1', 'Input Pin(AOI22X1)'), ('U3370/B1', 'Input Pin(AOI22X1)'), ('U3386/B1', 'Input Pin(AOI22X1)'), ('U3402/B1', 'Input Pin(AOI22X1)'), ('U3416/B1', 'Input Pin(AOI22X1)'), ('U3426/B1', 'Input Pin(AOI22X1)'), ('U3442/B1', 'Input Pin(AOI22X1)'), ('U3458/B1', 'Input Pin(AOI22X1)'), ('U3473/B1', 'Input Pin(AOI22X1)'), ('U3489/B1', 'Input Pin(AOI22X1)'), ('U3505/B1', 'Input Pin(AOI22X1)'), ('U3521/B1', 'Input Pin(AOI22X1)'), ('U3537/B1', 'Input Pin(AOI22X1)'), ('U3553/B1', 'Input Pin(AOI22X1)'), ('U3569/B1', 'Input Pin(AOI22X1)'), ('U3585/B1', 'Input Pin(AOI22X1)'), ('U3600/B1', 'Input Pin(AOI22X1)'), ('U3630/B1', 'Input Pin(AOI22X1)'), ('U3646/B1', 'Input Pin(AOI22X1)'), ('U3662/B1', 'Input Pin(AOI22X1)')]
U3127 :A FIFO_L/FIFO_MEM_4[16] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U3127 :B n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3127 :Q n1884 [('U3131/A', 'Input Pin(NAND2XL)')]
U3128 :A FIFO_L/read_pointer[2] [('FIFO_L/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U3128 :B n3072 [('FIFO_L/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U3128 :C n1882 [('U3123/Q', 'Output Pin(NAND2XL)')]
U3128 :Q n2296 [('U3129/C', 'Input Pin(NOR3X2)'), ('U3130/A1', 'Input Pin(AOI22X1)'), ('U3134/A1', 'Input Pin(AOI22X1)'), ('U3139/A1', 'Input Pin(AOI22X1)'), ('U3143/A1', 'Input Pin(AOI22X1)'), ('U3146/A1', 'Input Pin(AOI22X1)'), ('U3152/A1', 'Input Pin(AOI22X1)'), ('U3156/A1', 'Input Pin(AOI22X1)'), ('U3273/A1', 'Input Pin(AOI22X1)'), ('U3290/A1', 'Input Pin(AOI22X1)'), ('U3306/A1', 'Input Pin(AOI22X1)'), ('U3322/A1', 'Input Pin(AOI22X1)'), ('U3338/A1', 'Input Pin(AOI22X1)'), ('U3353/A1', 'Input Pin(AOI22X1)'), ('U3369/A1', 'Input Pin(AOI22X1)'), ('U3385/A1', 'Input Pin(AOI22X1)'), ('U3401/A1', 'Input Pin(AOI22X1)'), ('U3415/A1', 'Input Pin(AOI22X1)'), ('U3425/A1', 'Input Pin(AOI22X1)'), ('U3441/A1', 'Input Pin(AOI22X1)'), ('U3457/A1', 'Input Pin(AOI22X1)'), ('U3472/A1', 'Input Pin(AOI22X1)'), ('U3488/A1', 'Input Pin(AOI22X1)'), ('U3504/A1', 'Input Pin(AOI22X1)'), ('U3520/A1', 'Input Pin(AOI22X1)'), ('U3536/A1', 'Input Pin(AOI22X1)'), ('U3552/A1', 'Input Pin(AOI22X1)'), ('U3568/A1', 'Input Pin(AOI22X1)'), ('U3584/A1', 'Input Pin(AOI22X1)'), ('U3599/A1', 'Input Pin(AOI22X1)'), ('U3629/A1', 'Input Pin(AOI22X1)'), ('U3645/A1', 'Input Pin(AOI22X1)'), ('U3661/A1', 'Input Pin(AOI22X1)')]
U3129 :A n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3129 :B n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3129 :C n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3129 :Q n2295 [('U3130/B1', 'Input Pin(AOI22X1)'), ('U3134/B1', 'Input Pin(AOI22X1)'), ('U3139/B1', 'Input Pin(AOI22X1)'), ('U3143/B1', 'Input Pin(AOI22X1)'), ('U3146/B1', 'Input Pin(AOI22X1)'), ('U3152/B1', 'Input Pin(AOI22X1)'), ('U3156/B1', 'Input Pin(AOI22X1)'), ('U3273/B1', 'Input Pin(AOI22X1)'), ('U3290/B1', 'Input Pin(AOI22X1)'), ('U3306/B1', 'Input Pin(AOI22X1)'), ('U3322/B1', 'Input Pin(AOI22X1)'), ('U3338/B1', 'Input Pin(AOI22X1)'), ('U3353/B1', 'Input Pin(AOI22X1)'), ('U3369/B1', 'Input Pin(AOI22X1)'), ('U3385/B1', 'Input Pin(AOI22X1)'), ('U3401/B1', 'Input Pin(AOI22X1)'), ('U3415/B1', 'Input Pin(AOI22X1)'), ('U3425/B1', 'Input Pin(AOI22X1)'), ('U3441/B1', 'Input Pin(AOI22X1)'), ('U3457/B1', 'Input Pin(AOI22X1)'), ('U3472/B1', 'Input Pin(AOI22X1)'), ('U3488/B1', 'Input Pin(AOI22X1)'), ('U3504/B1', 'Input Pin(AOI22X1)'), ('U3520/B1', 'Input Pin(AOI22X1)'), ('U3536/B1', 'Input Pin(AOI22X1)'), ('U3552/B1', 'Input Pin(AOI22X1)'), ('U3568/B1', 'Input Pin(AOI22X1)'), ('U3584/B1', 'Input Pin(AOI22X1)'), ('U3599/B1', 'Input Pin(AOI22X1)'), ('U3629/B1', 'Input Pin(AOI22X1)'), ('U3645/B1', 'Input Pin(AOI22X1)'), ('U3661/B1', 'Input Pin(AOI22X1)')]
U3130 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3130 :A2 FIFO_L/FIFO_MEM_2[16] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U3130 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3130 :B2 FIFO_L/FIFO_MEM_1[16] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U3130 :Q n1883 [('U3131/B', 'Input Pin(NAND2XL)')]
U3131 :A n1884 [('U3127/Q', 'Output Pin(NAND2XL)')]
U3131 :B n1883 [('U3130/Q', 'Output Pin(AOI22X1)')]
U3131 :Q n1885 [('U3132/B1', 'Input Pin(AOI21X1)')]
U3132 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3132 :A2 FIFO_L/FIFO_MEM_3[16] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U3132 :B1 n1885 [('U3131/Q', 'Output Pin(NAND2XL)')]
U3132 :Q n2266 [('U3137/A', 'Input Pin(NAND2XL)'), ('U3164/B2', 'Input Pin(OAI22X1)'), ('U3167/B2', 'Input Pin(OAI22X1)'), ('U3172/A1', 'Input Pin(OAI31X1)'), ('U3622/A', 'Input Pin(INVXL)')]
U3133 :A FIFO_L/FIFO_MEM_4[15] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U3133 :B n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3133 :Q n1887 [('U3135/A', 'Input Pin(NAND2XL)')]
U3134 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3134 :A2 FIFO_L/FIFO_MEM_2[15] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U3134 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3134 :B2 FIFO_L/FIFO_MEM_1[15] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U3134 :Q n1886 [('U3135/B', 'Input Pin(NAND2XL)')]
U3135 :A n1887 [('U3133/Q', 'Output Pin(NAND2XL)')]
U3135 :B n1886 [('U3134/Q', 'Output Pin(AOI22X1)')]
U3135 :Q n1888 [('U3136/B1', 'Input Pin(AOI21X1)')]
U3136 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3136 :A2 FIFO_L/FIFO_MEM_3[15] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U3136 :B1 n1888 [('U3135/Q', 'Output Pin(NAND2XL)')]
U3136 :Q n2642 [('U2621/A1', 'Input Pin(OAI211X1)'), ('U3137/B', 'Input Pin(NAND2XL)'), ('U3621/A1', 'Input Pin(OAI211X1)'), ('U3853/B2', 'Input Pin(OA22X1)'), ('U3932/A1', 'Input Pin(OAI211X1)')]
U3137 :A n2266 [('U3132/Q', 'Output Pin(AOI21X1)')]
U3137 :B n2642 [('U3136/Q', 'Output Pin(AOI21X1)')]
U3137 :Q n1909 [('U2608/A1', 'Input Pin(OAI31X1)'), ('U3164/A2', 'Input Pin(OAI22X1)'), ('U3167/A2', 'Input Pin(OAI22X1)')]
U3138 :A FIFO_L/FIFO_MEM_4[31] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U3138 :B n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3138 :Q n1890 [('U3140/A', 'Input Pin(NAND2XL)')]
U3139 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3139 :A2 FIFO_L/FIFO_MEM_2[31] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U3139 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3139 :B2 FIFO_L/FIFO_MEM_1[31] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U3139 :Q n1889 [('U3140/B', 'Input Pin(NAND2XL)')]
U3140 :A n1890 [('U3138/Q', 'Output Pin(NAND2XL)')]
U3140 :B n1889 [('U3139/Q', 'Output Pin(AOI22X1)')]
U3140 :Q n1891 [('U3141/B1', 'Input Pin(AOI21X1)')]
U3141 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3141 :A2 FIFO_L/FIFO_MEM_3[31] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U3141 :B1 n1891 [('U3140/Q', 'Output Pin(NAND2XL)')]
U3141 :Q n2121 [('U3142/A', 'Input Pin(INVXL)'), ('U3161/A', 'Input Pin(NOR4X1)'), ('U3413/A1', 'Input Pin(OAI211X1)')]
U3142 :A n2121 [('U3141/Q', 'Output Pin(AOI21X1)')]
U3142 :Q n2579 [('U2562/A', 'Input Pin(NOR4X1)'), ('U3746/A2', 'Input Pin(AOI22X1)'), ('U3917/A2', 'Input Pin(AOI22X1)'), ('U3974/B', 'Input Pin(NAND2XL)')]
U3143 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3143 :A2 FIFO_L/FIFO_MEM_2[30] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U3143 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3143 :B2 FIFO_L/FIFO_MEM_1[30] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U3143 :Q n1893 [('U3145/A', 'Input Pin(NAND2XL)')]
U3144 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3144 :A2 FIFO_L/FIFO_MEM_3[30] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U3144 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3144 :B2 FIFO_L/FIFO_MEM_4[30] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U3144 :Q n1892 [('U3145/B', 'Input Pin(NAND2XL)')]
U3145 :A n1893 [('U3143/Q', 'Output Pin(AOI22X1)')]
U3145 :B n1892 [('U3144/Q', 'Output Pin(AOI22X1)')]
U3145 :Q n2582 [('U2562/B', 'Input Pin(NOR4X1)'), ('U2597/A2', 'Input Pin(AOI22X1)'), ('U3161/C', 'Input Pin(NOR4X1)'), ('U3408/B', 'Input Pin(NAND2XL)'), ('U3914/A2', 'Input Pin(AOI22X1)'), ('U3977/B', 'Input Pin(NAND2XL)')]
U3146 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3146 :A2 FIFO_L/FIFO_MEM_2[29] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U3146 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3146 :B2 FIFO_L/FIFO_MEM_1[29] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U3146 :Q n1895 [('U3148/A', 'Input Pin(NAND2XL)')]
U3147 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3147 :A2 FIFO_L/FIFO_MEM_3[29] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U3147 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3147 :B2 FIFO_L/FIFO_MEM_4[29] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U3147 :Q n1894 [('U3148/B', 'Input Pin(NAND2XL)')]
U3148 :A n1895 [('U3146/Q', 'Output Pin(AOI22X1)')]
U3148 :B n1894 [('U3147/Q', 'Output Pin(AOI22X1)')]
U3148 :Q n2585 [('U3149/A', 'Input Pin(INVXL)'), ('U3161/D', 'Input Pin(NOR4X1)'), ('U3406/B', 'Input Pin(NAND2XL)'), ('U3741/B2', 'Input Pin(AOI22X1)'), ('U3911/A2', 'Input Pin(AOI22X1)'), ('U3980/B', 'Input Pin(NAND2XL)')]
U3149 :A n2585 [('U3148/Q', 'Output Pin(NAND2XL)')]
U3149 :Q n1896 [('U2562/D', 'Input Pin(NOR4X1)')]
U3150 :A n1904 [('U2562/Q', 'Output Pin(NOR4X1)')]
U3150 :Q n1916 [('U2608/A2', 'Input Pin(OAI31X1)'), ('U3166/A2', 'Input Pin(OAI31X1)'), ('U3169/A2', 'Input Pin(OAI31X1)'), ('U3172/A2', 'Input Pin(OAI31X1)')]
U3151 :A FIFO_L/FIFO_MEM_4[14] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U3151 :B n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3151 :Q n1899 [('U3153/A', 'Input Pin(NAND2XL)')]
U3152 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3152 :A2 FIFO_L/FIFO_MEM_2[14] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U3152 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3152 :B2 FIFO_L/FIFO_MEM_1[14] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U3152 :Q n1898 [('U3153/B', 'Input Pin(NAND2XL)')]
U3153 :A n1899 [('U3151/Q', 'Output Pin(NAND2XL)')]
U3153 :B n1898 [('U3152/Q', 'Output Pin(AOI22X1)')]
U3153 :Q n1900 [('U3154/B1', 'Input Pin(AOI21X1)')]
U3154 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3154 :A2 FIFO_L/FIFO_MEM_3[14] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U3154 :B1 n1900 [('U3153/Q', 'Output Pin(NAND2XL)')]
U3154 :Q n2647 [('U3159/A', 'Input Pin(NAND2XL)'), ('U3160/A1', 'Input Pin(OAI22X1)'), ('U3166/A1', 'Input Pin(OAI31X1)'), ('U3170/B2', 'Input Pin(OAI22X1)'), ('U3617/A1', 'Input Pin(OAI211X1)'), ('U3851/B2', 'Input Pin(OA22X1)'), ('U3934/A1', 'Input Pin(OAI211X1)'), ('U4035/A1', 'Input Pin(OAI211X1)')]
U3155 :A FIFO_L/FIFO_MEM_4[13] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U3155 :B n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3155 :Q n1902 [('U3157/A', 'Input Pin(NAND2XL)')]
U3156 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3156 :A2 FIFO_L/FIFO_MEM_2[13] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U3156 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3156 :B2 FIFO_L/FIFO_MEM_1[13] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U3156 :Q n1901 [('U3157/B', 'Input Pin(NAND2XL)')]
U3157 :A n1902 [('U3155/Q', 'Output Pin(NAND2XL)')]
U3157 :B n1901 [('U3156/Q', 'Output Pin(AOI22X1)')]
U3157 :Q n1903 [('U3158/B1', 'Input Pin(AOI21X1)')]
U3158 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3158 :A2 FIFO_L/FIFO_MEM_3[13] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U3158 :B1 n1903 [('U3157/Q', 'Output Pin(NAND2XL)')]
U3158 :Q n2548 [('U2623/A1', 'Input Pin(OAI211X1)'), ('U3159/B', 'Input Pin(NAND2XL)'), ('U3611/A', 'Input Pin(INVXL)')]
U3159 :A n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U3159 :B n2548 [('U3158/Q', 'Output Pin(AOI21X1)')]
U3159 :Q n1912 [('U3160/B2', 'Input Pin(OAI22X1)'), ('U3169/A1', 'Input Pin(OAI31X1)'), ('U3170/A2', 'Input Pin(OAI22X1)')]
U3160 :A1 n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U3160 :A2 CONTROL_PART/LBDR_L/Rxy[0] [('CONTROL_PART/LBDR_L/Rxy_reg[0]/Q', 'Output Pin(DFCPX1)')]
U3160 :B1 CONTROL_PART/LBDR_L/Rxy[1] [('CONTROL_PART/LBDR_L/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U3160 :B2 n1912 [('U3159/Q', 'Output Pin(NAND2XL)')]
U3160 :Q n1906 [('U2608/A3', 'Input Pin(OAI31X1)')]
U3161 :A n2121 [('U3141/Q', 'Output Pin(AOI21X1)')]
U3161 :B n3000 [('U2575/Q', 'Output Pin(NOR4X1)')]
U3161 :C n2582 [('U3145/Q', 'Output Pin(NAND2XL)')]
U3161 :D n2585 [('U3148/Q', 'Output Pin(NAND2XL)')]
U3161 :Q n1917 [('U2513/A', 'Input Pin(NAND2X1)'), ('U3162/A', 'Input Pin(NOR2XL)')]
U3162 :A n1917 [('U3161/Q', 'Output Pin(NOR4X1)')]
U3162 :B n1904 [('U2562/Q', 'Output Pin(NOR4X1)')]
U3162 :Q n1913 [('U3163/B', 'Input Pin(NAND2XL)'), ('U3165/B', 'Input Pin(NAND2XL)'), ('U3168/B', 'Input Pin(NAND2XL)'), ('U3171/B', 'Input Pin(NAND2XL)')]
U3163 :A CONTROL_PART/Req_LN [('CONTROL_PART/LBDR_L/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U3163 :B n1913 [('U3162/Q', 'Output Pin(NOR2XL)')]
U3163 :Q n1905 [('U2608/B1', 'Input Pin(OAI31X1)')]
U3164 :A1 CONTROL_PART/LBDR_L/Rxy[2] [('CONTROL_PART/LBDR_L/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3164 :A2 n1909 [('U3137/Q', 'Output Pin(NAND2XL)')]
U3164 :B1 CONTROL_PART/LBDR_L/Rxy[3] [('CONTROL_PART/LBDR_L/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3164 :B2 n2266 [('U3132/Q', 'Output Pin(AOI21X1)')]
U3164 :Q n1908 [('U3166/A3', 'Input Pin(OAI31X1)')]
U3165 :A CONTROL_PART/Req_LE [('CONTROL_PART/LBDR_L/Req_E_FF_reg/Q', 'Output Pin(DFCX1)')]
U3165 :B n1913 [('U3162/Q', 'Output Pin(NOR2XL)')]
U3165 :Q n1907 [('U3166/B1', 'Input Pin(OAI31X1)')]
U3166 :A1 n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U3166 :A2 n1916 [('U3150/Q', 'Output Pin(INVXL)')]
U3166 :A3 n1908 [('U3164/Q', 'Output Pin(OAI22X1)')]
U3166 :B1 n1907 [('U3165/Q', 'Output Pin(NAND2XL)')]
U3166 :Q CONTROL_PART/LBDR_L/n57 [('CONTROL_PART/LBDR_L/Req_E_FF_reg/D', 'Input Pin(DFCX1)')]
U3167 :A1 CONTROL_PART/LBDR_L/Rxy[4] [('CONTROL_PART/LBDR_L/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U3167 :A2 n1909 [('U3137/Q', 'Output Pin(NAND2XL)')]
U3167 :B1 CONTROL_PART/LBDR_L/Rxy[5] [('CONTROL_PART/LBDR_L/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U3167 :B2 n2266 [('U3132/Q', 'Output Pin(AOI21X1)')]
U3167 :Q n1911 [('U3169/A3', 'Input Pin(OAI31X1)')]
U3168 :A CONTROL_PART/Req_LW [('CONTROL_PART/LBDR_L/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U3168 :B n1913 [('U3162/Q', 'Output Pin(NOR2XL)')]
U3168 :Q n1910 [('U3169/B1', 'Input Pin(OAI31X1)')]
U3169 :A1 n1912 [('U3159/Q', 'Output Pin(NAND2XL)')]
U3169 :A2 n1916 [('U3150/Q', 'Output Pin(INVXL)')]
U3169 :A3 n1911 [('U3167/Q', 'Output Pin(OAI22X1)')]
U3169 :B1 n1910 [('U3168/Q', 'Output Pin(NAND2XL)')]
U3169 :Q CONTROL_PART/LBDR_L/n56 [('CONTROL_PART/LBDR_L/Req_W_FF_reg/D', 'Input Pin(DFCX1)')]
U3170 :A1 CONTROL_PART/LBDR_L/Rxy[7] [('CONTROL_PART/LBDR_L/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U3170 :A2 n1912 [('U3159/Q', 'Output Pin(NAND2XL)')]
U3170 :B1 CONTROL_PART/LBDR_L/Rxy[6] [('CONTROL_PART/LBDR_L/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U3170 :B2 n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U3170 :Q n1915 [('U3172/A3', 'Input Pin(OAI31X1)')]
U3171 :A CONTROL_PART/Req_LS [('CONTROL_PART/LBDR_L/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U3171 :B n1913 [('U3162/Q', 'Output Pin(NOR2XL)')]
U3171 :Q n1914 [('U3172/B1', 'Input Pin(OAI31X1)')]
U3172 :A1 n2266 [('U3132/Q', 'Output Pin(AOI21X1)')]
U3172 :A2 n1916 [('U3150/Q', 'Output Pin(INVXL)')]
U3172 :A3 n1915 [('U3170/Q', 'Output Pin(OAI22X1)')]
U3172 :B1 n1914 [('U3171/Q', 'Output Pin(NAND2XL)')]
U3172 :Q CONTROL_PART/LBDR_L/n55 [('CONTROL_PART/LBDR_L/Req_S_FF_reg/D', 'Input Pin(DFCX1)')]
U3173 :A n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3173 :B CONTROL_PART/LBDR_L/Rxy[0] [('CONTROL_PART/LBDR_L/Rxy_reg[0]/Q', 'Output Pin(DFCPX1)')]
U3173 :Q n1919 [('U3174/B1', 'Input Pin(OAI21X1)')]
U3174 :A1 n1555 [('U2840/Q', 'Output Pin(INVXL)')]
U3174 :A2 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3174 :B1 n1919 [('U3173/Q', 'Output Pin(NAND2XL)')]
U3174 :Q CONTROL_PART/LBDR_L/n26 [('CONTROL_PART/LBDR_L/Rxy_reg[0]/D', 'Input Pin(DFCPX1)')]
U3175 :A n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3175 :B CONTROL_PART/LBDR_L/Rxy[1] [('CONTROL_PART/LBDR_L/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U3175 :Q n1920 [('U3176/B1', 'Input Pin(OAI21X1)')]
U3176 :A1 n1921 [('U3056/Q', 'Output Pin(INVXL)')]
U3176 :A2 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3176 :B1 n1920 [('U3175/Q', 'Output Pin(NAND2XL)')]
U3176 :Q CONTROL_PART/LBDR_L/n27 [('CONTROL_PART/LBDR_L/Rxy_reg[1]/D', 'Input Pin(DFCPX1)')]
U3177 :A n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3177 :B CONTROL_PART/LBDR_L/Rxy[2] [('CONTROL_PART/LBDR_L/Rxy_reg[2]/Q', 'Output Pin(DFCPX1)')]
U3177 :Q n1922 [('U3178/B1', 'Input Pin(OAI21X1)')]
U3178 :A1 n1554 [('U2966/Q', 'Output Pin(INVXL)')]
U3178 :A2 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3178 :B1 n1922 [('U3177/Q', 'Output Pin(NAND2XL)')]
U3178 :Q CONTROL_PART/LBDR_L/n28 [('CONTROL_PART/LBDR_L/Rxy_reg[2]/D', 'Input Pin(DFCPX1)')]
U3179 :A n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3179 :B CONTROL_PART/LBDR_L/Rxy[3] [('CONTROL_PART/LBDR_L/Rxy_reg[3]/Q', 'Output Pin(DFCPX1)')]
U3179 :Q n1923 [('U2607/B1', 'Input Pin(OAI21X1)')]
U3180 :A n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3180 :B CONTROL_PART/LBDR_L/Rxy[5] [('CONTROL_PART/LBDR_L/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U3180 :Q n1925 [('U3181/B1', 'Input Pin(OAI21X1)')]
U3181 :A1 n1926 [('U3120/Q', 'Output Pin(INVXL)')]
U3181 :A2 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U3181 :B1 n1925 [('U3180/Q', 'Output Pin(NAND2XL)')]
U3181 :Q CONTROL_PART/LBDR_L/n31 [('CONTROL_PART/LBDR_L/Rxy_reg[5]/D', 'Input Pin(DFCPX1)')]
U3182 :A CONTROL_PART/allocator_unit/credit_counter_S_out[0] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3182 :B credit_in_S [('credit_in_S', 'Input Port')]
U3182 :Q n2943 [('U2606/A2', 'Input Pin(OAI311X1)'), ('U3184/B1', 'Input Pin(OAI21X1)'), ('U4685/B2', 'Input Pin(AO22X1)')]
U3183 :A CONTROL_PART/allocator_unit/credit_counter_S_out[0] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3183 :B credit_in_S [('credit_in_S', 'Input Port')]
U3183 :Q n1928 [('U2606/A3', 'Input Pin(OAI311X1)'), ('U3185/B', 'Input Pin(NAND2XL)')]
U3184 :A1 CONTROL_PART/allocator_unit/credit_counter_S_out[1] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U3184 :A2 valid_out_S [('U2873/Q', 'Output Pin(NAND2XL)')]
U3184 :B1 n2943 [('U3182/Q', 'Output Pin(AND2X1)')]
U3184 :Q n1927 [('U2606/B1', 'Input Pin(OAI311X1)')]
U3185 :A valid_out_S [('U2873/Q', 'Output Pin(NAND2XL)')]
U3185 :B n1928 [('U3183/Q', 'Output Pin(NOR2XL)')]
U3185 :Q n2945 [('U2606/C1', 'Input Pin(OAI311X1)'), ('U4685/A2', 'Input Pin(AO22X1)')]
U3186 :A CONTROL_PART/allocator_unit/credit_counter_W_out[0] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3186 :B credit_in_W [('credit_in_W', 'Input Port')]
U3186 :Q n2946 [('U3188/B1', 'Input Pin(OAI21X1)'), ('U3190/A2', 'Input Pin(OAI311X1)'), ('U4687/B2', 'Input Pin(AO22X1)')]
U3187 :A CONTROL_PART/allocator_unit/credit_counter_W_out[0] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3187 :B credit_in_W [('credit_in_W', 'Input Port')]
U3187 :Q n1930 [('U3189/B', 'Input Pin(NAND2XL)'), ('U3190/A3', 'Input Pin(OAI311X1)')]
U3188 :A1 CONTROL_PART/allocator_unit/credit_counter_W_out[1] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U3188 :A2 valid_out_W [('U2970/Q', 'Output Pin(NAND2XL)')]
U3188 :B1 n2946 [('U3186/Q', 'Output Pin(AND2X1)')]
U3188 :Q n1929 [('U3190/B1', 'Input Pin(OAI311X1)')]
U3189 :A valid_out_W [('U2970/Q', 'Output Pin(NAND2XL)')]
U3189 :B n1930 [('U3187/Q', 'Output Pin(NOR2XL)')]
U3189 :Q n2948 [('U3190/C1', 'Input Pin(OAI311X1)'), ('U4687/A2', 'Input Pin(AO22X1)')]
U3190 :A1 valid_out_W [('U2970/Q', 'Output Pin(NAND2XL)')]
U3190 :A2 n2946 [('U3186/Q', 'Output Pin(AND2X1)')]
U3190 :A3 n1930 [('U3187/Q', 'Output Pin(NOR2XL)')]
U3190 :B1 n1929 [('U3188/Q', 'Output Pin(OAI21X1)')]
U3190 :C1 n2948 [('U3189/Q', 'Output Pin(NAND2XL)')]
U3190 :Q CONTROL_PART/allocator_unit/credit_counter_W_in[0] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[0]/D', 'Input Pin(DFPX1)')]
U3191 :A CONTROL_PART/allocator_unit/credit_counter_E_out[0] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3191 :B credit_in_E [('credit_in_E', 'Input Port')]
U3191 :Q n2949 [('U3193/B1', 'Input Pin(OAI21X1)'), ('U3195/A2', 'Input Pin(OAI311X1)'), ('U4689/B2', 'Input Pin(AO22X1)')]
U3192 :A CONTROL_PART/allocator_unit/credit_counter_E_out[0] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3192 :B credit_in_E [('credit_in_E', 'Input Port')]
U3192 :Q n1932 [('U3194/B', 'Input Pin(NAND2XL)'), ('U3195/A3', 'Input Pin(OAI311X1)')]
U3193 :A1 CONTROL_PART/allocator_unit/credit_counter_E_out[1] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U3193 :A2 valid_out_E [('U2893/Q', 'Output Pin(NAND2XL)')]
U3193 :B1 n2949 [('U3191/Q', 'Output Pin(AND2X1)')]
U3193 :Q n1931 [('U3195/B1', 'Input Pin(OAI311X1)')]
U3194 :A valid_out_E [('U2893/Q', 'Output Pin(NAND2XL)')]
U3194 :B n1932 [('U3192/Q', 'Output Pin(NOR2XL)')]
U3194 :Q n2951 [('U3195/C1', 'Input Pin(OAI311X1)'), ('U4689/A2', 'Input Pin(AO22X1)')]
U3195 :A1 valid_out_E [('U2893/Q', 'Output Pin(NAND2XL)')]
U3195 :A2 n2949 [('U3191/Q', 'Output Pin(AND2X1)')]
U3195 :A3 n1932 [('U3192/Q', 'Output Pin(NOR2XL)')]
U3195 :B1 n1931 [('U3193/Q', 'Output Pin(OAI21X1)')]
U3195 :C1 n2951 [('U3194/Q', 'Output Pin(NAND2XL)')]
U3195 :Q CONTROL_PART/allocator_unit/credit_counter_E_in[0] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[0]/D', 'Input Pin(DFPX1)')]
U3196 :A CONTROL_PART/allocator_unit/credit_counter_N_out[0] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3196 :B credit_in_N [('credit_in_N', 'Input Port')]
U3196 :Q n2952 [('U3198/B1', 'Input Pin(OAI21X1)'), ('U3200/A2', 'Input Pin(OAI311X1)'), ('U4690/B2', 'Input Pin(AO22X1)')]
U3197 :A CONTROL_PART/allocator_unit/credit_counter_N_out[0] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3197 :B credit_in_N [('credit_in_N', 'Input Port')]
U3197 :Q n1934 [('U3199/B', 'Input Pin(NAND2XL)'), ('U3200/A3', 'Input Pin(OAI311X1)')]
U3198 :A1 CONTROL_PART/allocator_unit/credit_counter_N_out[1] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U3198 :A2 valid_out_N [('U2968/Q', 'Output Pin(INVXL)')]
U3198 :B1 n2952 [('U3196/Q', 'Output Pin(AND2X1)')]
U3198 :Q n1933 [('U3200/B1', 'Input Pin(OAI311X1)')]
U3199 :A valid_out_N [('U2968/Q', 'Output Pin(INVXL)')]
U3199 :B n1934 [('U3197/Q', 'Output Pin(NOR2XL)')]
U3199 :Q n2954 [('U3200/C1', 'Input Pin(OAI311X1)'), ('U4690/A2', 'Input Pin(AO22X1)')]
U3200 :A1 valid_out_N [('U2968/Q', 'Output Pin(INVXL)')]
U3200 :A2 n2952 [('U3196/Q', 'Output Pin(AND2X1)')]
U3200 :A3 n1934 [('U3197/Q', 'Output Pin(NOR2XL)')]
U3200 :B1 n1933 [('U3198/Q', 'Output Pin(OAI21X1)')]
U3200 :C1 n2954 [('U3199/Q', 'Output Pin(NAND2XL)')]
U3200 :Q CONTROL_PART/allocator_unit/credit_counter_N_in[0] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[0]/D', 'Input Pin(DFPX1)')]
U3201 :A CONTROL_PART/allocator_unit/credit_counter_L_out[0] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3201 :B credit_in_L [('credit_in_L', 'Input Port')]
U3201 :Q n2956 [('U3203/B1', 'Input Pin(OAI21X1)'), ('U3205/A2', 'Input Pin(OAI311X1)'), ('U4692/B1', 'Input Pin(AO22X1)')]
U3202 :A CONTROL_PART/allocator_unit/credit_counter_L_out[0] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[0]/Q', 'Output Pin(DFPX1)')]
U3202 :B credit_in_L [('credit_in_L', 'Input Port')]
U3202 :Q n1936 [('U3204/B', 'Input Pin(NAND2XL)'), ('U3205/A3', 'Input Pin(OAI311X1)')]
U3203 :A1 CONTROL_PART/allocator_unit/credit_counter_L_out[1] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U3203 :A2 valid_out_L [('U2900/Q', 'Output Pin(NAND2XL)')]
U3203 :B1 n2956 [('U3201/Q', 'Output Pin(AND2X1)')]
U3203 :Q n1935 [('U3205/B1', 'Input Pin(OAI311X1)')]
U3204 :A valid_out_L [('U2900/Q', 'Output Pin(NAND2XL)')]
U3204 :B n1936 [('U3202/Q', 'Output Pin(NOR2XL)')]
U3204 :Q n2957 [('U3205/C1', 'Input Pin(OAI311X1)'), ('U4692/A2', 'Input Pin(AO22X1)')]
U3205 :A1 valid_out_L [('U2900/Q', 'Output Pin(NAND2XL)')]
U3205 :A2 n2956 [('U3201/Q', 'Output Pin(AND2X1)')]
U3205 :A3 n1936 [('U3202/Q', 'Output Pin(NOR2XL)')]
U3205 :B1 n1935 [('U3203/Q', 'Output Pin(OAI21X1)')]
U3205 :C1 n2957 [('U3204/Q', 'Output Pin(NAND2XL)')]
U3205 :Q CONTROL_PART/allocator_unit/credit_counter_L_in[0] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[0]/D', 'Input Pin(DFPX1)')]
U3206 :A1 CONTROL_PART/allocator_unit/arb_N_X/state[1] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[1]/Q', 'Output Pin(DFCX1)')]
U3206 :A2 n1939 [('U2648/Q', 'Output Pin(NAND2XL)')]
U3206 :B1 n3007 [('U2665/Q', 'Output Pin(NOR2XL)')]
U3206 :Q n1937 [('U3207/B1', 'Input Pin(AO211X1)')]
U3207 :A1 n1939 [('U2648/Q', 'Output Pin(NAND2XL)')]
U3207 :A2 n1938 [('U2656/Q', 'Output Pin(NOR2XL)')]
U3207 :B1 n1937 [('U3206/Q', 'Output Pin(OA21X1)')]
U3207 :C1 n3010 [('U2666/Q', 'Output Pin(NOR2XL)')]
U3207 :Q CONTROL_PART/allocator_unit/arb_N_X/n45 [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[1]/D', 'Input Pin(DFCX1)')]
U3208 :A CONTROL_PART/allocator_unit/arb_N_X/state[2] [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U3208 :B n3008 [('U2649/Q', 'Output Pin(INVXL)')]
U3208 :Q n1940 [('U3209/B1', 'Input Pin(OAI211X1)')]
U3209 :A1 n3007 [('U2665/Q', 'Output Pin(NOR2XL)')]
U3209 :A2 n1941 [('U2675/Q', 'Output Pin(NOR2XL)')]
U3209 :B1 n1940 [('U3208/Q', 'Output Pin(NAND2XL)')]
U3209 :C1 n3013 [('U2676/Q', 'Output Pin(OR3X1)')]
U3209 :Q CONTROL_PART/allocator_unit/arb_N_X/n44 [('CONTROL_PART/allocator_unit/arb_N_X/state_reg[2]/D', 'Input Pin(DFCX1)')]
U3210 :A1 n1943 [('U2539/Q', 'Output Pin(OR2X2)')]
U3210 :A2 n1942 [('U2694/Q', 'Output Pin(NAND2XL)')]
U3210 :B1 n1947 [('U2683/Q', 'Output Pin(NOR2XL)')]
U3210 :Q n1944 [('U3211/C1', 'Input Pin(AOI211X1)')]
U3211 :A1 n1945 [('U2681/Q', 'Output Pin(NOR2XL)')]
U3211 :A2 CONTROL_PART/Req_EW [('CONTROL_PART/LBDR_E/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U3211 :B1 CONTROL_PART/Req_ES [('CONTROL_PART/LBDR_E/Req_S_FF_reg/QN', 'Output Pin(DFCX1)')]
U3211 :C1 n1944 [('U3210/Q', 'Output Pin(AOI21X1)')]
U3211 :Q n1951 [('U3214/A1', 'Input Pin(OAI21X1)')]
U3212 :A n1947 [('U2683/Q', 'Output Pin(NOR2XL)')]
U3212 :B n1946 [('U2704/Q', 'Output Pin(INVXL)')]
U3212 :Q n1948 [('U3213/A', 'Input Pin(NOR2XL)')]
U3213 :A n1948 [('U3212/Q', 'Output Pin(NAND2XL)')]
U3213 :B CONTROL_PART/allocator_unit/arb_E_X/state[0] [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[0]/Q', 'Output Pin(DFCX1)')]
U3213 :Q n1950 [('U3214/A2', 'Input Pin(OAI21X1)')]
U3214 :A1 n1951 [('U3211/Q', 'Output Pin(AOI211X1)')]
U3214 :A2 n1950 [('U3213/Q', 'Output Pin(NOR2XL)')]
U3214 :B1 n1949 [('U2901/Q', 'Output Pin(INVXL)')]
U3214 :Q CONTROL_PART/allocator_unit/arb_E_X/n45 [('CONTROL_PART/allocator_unit/arb_E_X/state_reg[0]/D', 'Input Pin(DFCX1)')]
U3215 :A n1954 [('U2862/Q', 'Output Pin(NOR2XL)')]
U3215 :B n1957 [('U2874/Q', 'Output Pin(NOR2XL)')]
U3215 :Q n3027 [('U3216/A', 'Input Pin(OR2X1)'), ('U4941/A2', 'Input Pin(OA21X1)'), ('U4944/A2', 'Input Pin(OAI211X1)')]
U3216 :A n3027 [('U3215/Q', 'Output Pin(NAND2XL)')]
U3216 :B CONTROL_PART/allocator_unit/arb_W_X/n42 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U3216 :Q n1955 [('U3217/B1', 'Input Pin(OAI211X1)')]
U3217 :A1 n1957 [('U2874/Q', 'Output Pin(NOR2XL)')]
U3217 :A2 n1956 [('U2895/Q', 'Output Pin(NOR2XL)')]
U3217 :B1 n1955 [('U3216/Q', 'Output Pin(OR2X1)')]
U3217 :C1 n3020 [('U2896/Q', 'Output Pin(NAND2XL)')]
U3217 :Q CONTROL_PART/allocator_unit/arb_W_X/n46 [('CONTROL_PART/allocator_unit/arb_W_X/state_reg[2]/D', 'Input Pin(DFCX1)')]
U3218 :A CONTROL_PART/Req_LW [('CONTROL_PART/LBDR_L/Req_W_FF_reg/Q', 'Output Pin(DFCX1)')]
U3218 :B n1958 [('U2882/Q', 'Output Pin(INVXL)')]
U3218 :Q n1959 [('U3219/C1', 'Input Pin(OAI211X1)')]
U3219 :A1 n3108 [('CONTROL_PART/LBDR_L/Req_E_FF_reg/QN', 'Output Pin(DFCX1)')]
U3219 :A2 n1960 [('U2883/Q', 'Output Pin(NAND2XL)')]
U3219 :B1 CONTROL_PART/Req_LS [('CONTROL_PART/LBDR_L/Req_S_FF_reg/Q', 'Output Pin(DFCX1)')]
U3219 :C1 n1959 [('U3218/Q', 'Output Pin(NAND2XL)')]
U3219 :Q n1964 [('U3220/A2', 'Input Pin(AOI21X1)')]
U3220 :A1 n3082 [('CONTROL_PART/LBDR_L/Req_N_FF_reg/QN', 'Output Pin(DFCX1)')]
U3220 :A2 n1964 [('U3219/Q', 'Output Pin(OAI211X1)')]
U3220 :B1 n1963 [('U2561/Q', 'Output Pin(AOI21X1)')]
U3220 :Q n1965 [('U3221/B1', 'Input Pin(AOI21X1)')]
U3221 :A1 n1966 [('U2914/Q', 'Output Pin(NOR2XL)')]
U3221 :A2 n3131 [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U3221 :B1 n1965 [('U3220/Q', 'Output Pin(AOI21X1)')]
U3221 :Q CONTROL_PART/allocator_unit/arb_L_X/n38 [('CONTROL_PART/allocator_unit/arb_L_X/state_reg[1]/D', 'Input Pin(DFCX1)')]
U3222 :A1 n1969 [('U2939/Q', 'Output Pin(INVXL)')]
U3222 :A2 CONTROL_PART/allocator_unit/arb_X_E/state[2] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U3222 :B1 n1968 [('U2890/Q', 'Output Pin(OAI211X1)')]
U3222 :Q n1974 [('U3226/A3', 'Input Pin(OAI31X1)')]
U3223 :A n1967 [('U2671/Q', 'Output Pin(AOI32X1)')]
U3223 :Q n1970 [('U3224/A2', 'Input Pin(OAI31X1)')]
U3224 :A1 n1976 [('U2878/Q', 'Output Pin(INVXL)')]
U3224 :A2 n1970 [('U3223/Q', 'Output Pin(INVXL)')]
U3224 :A3 n1969 [('U2939/Q', 'Output Pin(INVXL)')]
U3224 :B1 n1968 [('U2890/Q', 'Output Pin(OAI211X1)')]
U3224 :Q n1971 [('U3225/A2', 'Input Pin(OAI21X1)')]
U3225 :A1 n1972 [('U2941/Q', 'Output Pin(INVXL)')]
U3225 :A2 n1971 [('U3224/Q', 'Output Pin(OAI31X1)')]
U3225 :B1 CONTROL_PART/allocator_unit/arb_X_E/state[2] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U3225 :Q n1973 [('U3226/B1', 'Input Pin(OAI31X1)')]
U3226 :A1 n1976 [('U2878/Q', 'Output Pin(INVXL)')]
U3226 :A2 n1975 [('U2672/Q', 'Output Pin(NOR2XL)')]
U3226 :A3 n1974 [('U3222/Q', 'Output Pin(OA21X1)')]
U3226 :B1 n1973 [('U3225/Q', 'Output Pin(OAI21X1)')]
U3226 :Q CONTROL_PART/allocator_unit/arb_X_E/state_in[2] [('CONTROL_PART/allocator_unit/arb_X_E/state_reg[2]/D', 'Input Pin(DFCX1)')]
U3227 :A n3031 [('U2667/Q', 'Output Pin(NOR2XL)')]
U3227 :Q n1977 [('U3229/A2', 'Input Pin(AOI21X1)')]
U3228 :A1 CONTROL_PART/allocator_unit/arb_X_W/n33 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[1]/QN', 'Output Pin(DFCX1)')]
U3228 :A2 CONTROL_PART/allocator_unit/arb_X_W/n32 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[0]/QN', 'Output Pin(DFCX1)')]
U3228 :B1 n3123 [('CONTROL_PART/allocator_unit/arb_X_W/state_reg[2]/QN', 'Output Pin(DFCX1)')]
U3228 :Q n3030 [('U3229/B1', 'Input Pin(AOI21X1)'), ('U4946/B2', 'Input Pin(OA22X1)')]
U3229 :A1 n3034 [('U2705/Q', 'Output Pin(OAI21X1)')]
U3229 :A2 n1977 [('U3227/Q', 'Output Pin(INVXL)')]
U3229 :B1 n3030 [('U3228/Q', 'Output Pin(OAI21X1)')]
U3229 :Q n1984 [('U2604/A1', 'Input Pin(OAI22X1)'), ('U3230/A', 'Input Pin(INVXL)')]
U3230 :A n1984 [('U3229/Q', 'Output Pin(AOI21X1)')]
U3230 :Q n1978 [('U3231/B2', 'Input Pin(AOI22X1)')]
U3231 :A1 n1980 [('U2560/Q', 'Output Pin(AOI221X1)')]
U3231 :A2 n3034 [('U2705/Q', 'Output Pin(OAI21X1)')]
U3231 :B1 n1979 [('U2960/Q', 'Output Pin(INVXL)')]
U3231 :B2 n1978 [('U3230/Q', 'Output Pin(INVXL)')]
U3231 :Q n1982 [('U2604/B1', 'Input Pin(OAI22X1)')]
U3232 :A n3036 [('U2697/Q', 'Output Pin(AOI21X1)')]
U3232 :Q n1985 [('U2567/B1', 'Input Pin(AOI22X1)')]
U3233 :A n1991 [('U2851/Q', 'Output Pin(NOR2XL)')]
U3233 :Q n3044 [('U2504/A1', 'Input Pin(AOI31X2)'), ('U3234/B1', 'Input Pin(OAI31X1)')]
U3234 :A1 n1987 [('U2869/Q', 'Output Pin(AOI21X1)')]
U3234 :A2 n1986 [('U2567/Q', 'Output Pin(AOI22X1)')]
U3234 :A3 n3038 [('U2850/Q', 'Output Pin(OAI21X1)')]
U3234 :B1 n3044 [('U3233/Q', 'Output Pin(INVXL)')]
U3234 :Q CONTROL_PART/allocator_unit/arb_X_S/state_in[2] [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[2]/D', 'Input Pin(DFCX1)')]
U3235 :A n1987 [('U2869/Q', 'Output Pin(AOI21X1)')]
U3235 :Q n3039 [('U2545/A2', 'Input Pin(AOI31X2)'), ('U3236/A2', 'Input Pin(OAI21X1)'), ('U4949/B', 'Input Pin(NAND2XL)')]
U3236 :A1 n3036 [('U2697/Q', 'Output Pin(AOI21X1)')]
U3236 :A2 n3039 [('U3235/Q', 'Output Pin(INVXL)')]
U3236 :B1 n3043 [('U2658/Q', 'Output Pin(AOI32X1)')]
U3236 :Q n1993 [('U3238/A2', 'Input Pin(AOI211X1)')]
U3237 :A n1989 [('U2699/Q', 'Output Pin(NOR2XL)')]
U3237 :B n1988 [('U2698/Q', 'Output Pin(NAND2XL)')]
U3237 :Q n1990 [('U2545/B1', 'Input Pin(AOI31X2)')]
U3238 :A1 n3037 [('U2700/Q', 'Output Pin(INVXL)')]
U3238 :A2 n1993 [('U3236/Q', 'Output Pin(OAI21X1)')]
U3238 :B1 n1992 [('U2545/Q', 'Output Pin(AOI31X2)')]
U3238 :C1 n1991 [('U2851/Q', 'Output Pin(NOR2XL)')]
U3238 :Q n1994 [('U3239/B1', 'Input Pin(OAI21X1)')]
U3239 :A1 n3036 [('U2697/Q', 'Output Pin(AOI21X1)')]
U3239 :A2 n3038 [('U2850/Q', 'Output Pin(OAI21X1)')]
U3239 :B1 n1994 [('U3238/Q', 'Output Pin(AOI211X1)')]
U3239 :Q CONTROL_PART/allocator_unit/arb_X_S/state_in[0] [('CONTROL_PART/allocator_unit/arb_X_S/state_reg[0]/D', 'Input Pin(DFCX1)')]
U3240 :A n3051 [('U2820/Q', 'Output Pin(NAND2XL)')]
U3240 :Q n2002 [('U3245/A1', 'Input Pin(OAI21X1)')]
U3241 :A1 n3048 [('U2510/Q', 'Output Pin(AOI31X1)')]
U3241 :A2 n3053 [('U2897/Q', 'Output Pin(OAI31X1)')]
U3241 :B1 n1996 [('U2688/Q', 'Output Pin(NAND2XL)')]
U3241 :B2 n1995 [('U2677/Q', 'Output Pin(OAI31X1)')]
U3241 :Q n2001 [('U3245/A2', 'Input Pin(OAI21X1)')]
U3242 :A n3052 [('U2997/Q', 'Output Pin(INVXL)')]
U3242 :B n3049 [('U2818/Q', 'Output Pin(AOI221X1)')]
U3242 :Q n1999 [('U3244/A1', 'Input Pin(OAI211X1)')]
U3243 :A n1997 [('U2687/Q', 'Output Pin(NOR2XL)')]
U3243 :Q n1998 [('U3244/C1', 'Input Pin(OAI211X1)')]
U3244 :A1 n1999 [('U3242/Q', 'Output Pin(NOR2XL)')]
U3244 :A2 n3053 [('U2897/Q', 'Output Pin(OAI31X1)')]
U3244 :B1 n3050 [('U2998/Q', 'Output Pin(INVXL)')]
U3244 :C1 n1998 [('U3243/Q', 'Output Pin(INVXL)')]
U3244 :Q n2000 [('U3245/B1', 'Input Pin(OAI21X1)')]
U3245 :A1 n2002 [('U3240/Q', 'Output Pin(INVXL)')]
U3245 :A2 n2001 [('U3241/Q', 'Output Pin(AOI22X1)')]
U3245 :B1 n2000 [('U3244/Q', 'Output Pin(OAI211X1)')]
U3245 :Q CONTROL_PART/allocator_unit/arb_X_L/state_in[0] [('CONTROL_PART/allocator_unit/arb_X_L/state_reg[0]/D', 'Input Pin(DFCX1)')]
U3246 :A FIFO_E/FIFO_MEM_4[0] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U3246 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3246 :Q n2004 [('U3248/A', 'Input Pin(NAND2XL)')]
U3247 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3247 :A2 FIFO_E/FIFO_MEM_2[0] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U3247 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3247 :B2 FIFO_E/FIFO_MEM_1[0] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U3247 :Q n2003 [('U3248/B', 'Input Pin(NAND2XL)')]
U3248 :A n2004 [('U3246/Q', 'Output Pin(NAND2XL)')]
U3248 :B n2003 [('U3247/Q', 'Output Pin(AOI22X1)')]
U3248 :Q n2005 [('U3249/B1', 'Input Pin(AOI21X1)')]
U3249 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3249 :A2 FIFO_E/FIFO_MEM_3[0] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U3249 :B1 n2005 [('U3248/Q', 'Output Pin(NAND2XL)')]
U3249 :Q n2709 [('U2617/A1', 'Input Pin(OAI211X1)'), ('U2620/A1', 'Input Pin(OAI211X1)'), ('U3749/A', 'Input Pin(INVXL)'), ('U3973/A1', 'Input Pin(OAI211X1)')]
U3250 :A n2819 [('U2537/Q', 'Output Pin(AND3X2)')]
U3250 :Q n2847 [('U2617/A2', 'Input Pin(OAI211X1)'), ('U2619/A2', 'Input Pin(OAI211X1)'), ('U4092/A2', 'Input Pin(OAI211X1)'), ('U4098/A2', 'Input Pin(OAI211X1)'), ('U4104/A2', 'Input Pin(OAI211X1)'), ('U4107/A2', 'Input Pin(OAI211X1)'), ('U4113/A2', 'Input Pin(OAI211X1)'), ('U4116/A2', 'Input Pin(OAI211X1)'), ('U4121/A2', 'Input Pin(OAI211X1)'), ('U4124/A2', 'Input Pin(OAI211X1)'), ('U4137/A2', 'Input Pin(OAI211X1)'), ('U4143/A2', 'Input Pin(OAI211X1)'), ('U4146/A2', 'Input Pin(OAI211X1)'), ('U4152/A2', 'Input Pin(OAI211X1)')]
U3251 :A FIFO_W/FIFO_MEM_3[0] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U3251 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3251 :Q n2007 [('U3253/A', 'Input Pin(NAND2XL)')]
U3252 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3252 :A2 FIFO_W/FIFO_MEM_2[0] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U3252 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3252 :B2 FIFO_W/FIFO_MEM_1[0] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U3252 :Q n2006 [('U3253/B', 'Input Pin(NAND2XL)')]
U3253 :A n2007 [('U3251/Q', 'Output Pin(NAND2XL)')]
U3253 :B n2006 [('U3252/Q', 'Output Pin(AOI22X1)')]
U3253 :Q n2008 [('U3254/B1', 'Input Pin(AOI21X1)')]
U3254 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3254 :A2 FIFO_W/FIFO_MEM_4[0] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U3254 :B1 n2008 [('U3253/Q', 'Output Pin(NAND2XL)')]
U3254 :Q n2384 [('U3255/A', 'Input Pin(INVXL)'), ('U3420/A1', 'Input Pin(OAI211X1)'), ('U3753/A1', 'Input Pin(OAI211X1)')]
U3255 :A n2384 [('U3254/Q', 'Output Pin(AOI21X1)')]
U3255 :Q n2704 [('U2577/A2', 'Input Pin(AOI22X1)'), ('U4085/A2', 'Input Pin(AOI22X1)')]
U3256 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3256 :A2 FIFO_N/FIFO_MEM_4[0] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U3256 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3256 :B2 FIFO_N/FIFO_MEM_1[0] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U3256 :Q n2010 [('U3258/A', 'Input Pin(NAND2XL)')]
U3257 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3257 :A2 FIFO_N/FIFO_MEM_2[0] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U3257 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3257 :B2 FIFO_N/FIFO_MEM_3[0] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U3257 :Q n2009 [('U3258/B', 'Input Pin(NAND2XL)')]
U3258 :A n2010 [('U3256/Q', 'Output Pin(AOI22X1)')]
U3258 :B n2009 [('U3257/Q', 'Output Pin(AOI22X1)')]
U3258 :Q n2703 [('U2577/B2', 'Input Pin(AOI22X1)'), ('U3419/B', 'Input Pin(NAND2XL)'), ('U3752/B2', 'Input Pin(AOI22X1)'), ('U3971/B2', 'Input Pin(AOI22X1)'), ('U4085/B2', 'Input Pin(AOI22X1)')]
U3259 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3259 :A2 FIFO_S/FIFO_MEM_2[0] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U3259 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3259 :B2 FIFO_S/FIFO_MEM_1[0] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U3259 :Q n2012 [('U3261/A', 'Input Pin(NAND2XL)')]
U3260 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3260 :A2 FIFO_S/FIFO_MEM_3[0] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U3260 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3260 :B2 FIFO_S/FIFO_MEM_4[0] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U3260 :Q n2011 [('U3261/B', 'Input Pin(NAND2XL)')]
U3261 :A n2012 [('U3259/Q', 'Output Pin(AOI22X1)')]
U3261 :B n2011 [('U3260/Q', 'Output Pin(AOI22X1)')]
U3261 :Q n2574 [('U3262/B', 'Input Pin(NAND2XL)'), ('U3418/B2', 'Input Pin(AOI22X1)'), ('U3752/A2', 'Input Pin(AOI22X1)'), ('U3971/A2', 'Input Pin(AOI22X1)')]
U3262 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U3262 :B n2574 [('U3261/Q', 'Output Pin(NAND2XL)')]
U3262 :Q n2013 [('U2617/C1', 'Input Pin(OAI211X1)')]
U3263 :A FIFO_E/FIFO_MEM_4[20] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U3263 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3263 :Q n2016 [('U3265/A', 'Input Pin(NAND2XL)')]
U3264 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3264 :A2 FIFO_E/FIFO_MEM_2[20] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U3264 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3264 :B2 FIFO_E/FIFO_MEM_1[20] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U3264 :Q n2015 [('U3265/B', 'Input Pin(NAND2XL)')]
U3265 :A n2016 [('U3263/Q', 'Output Pin(NAND2XL)')]
U3265 :B n2015 [('U3264/Q', 'Output Pin(AOI22X1)')]
U3265 :Q n2017 [('U3266/B1', 'Input Pin(AOI21X1)')]
U3266 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3266 :A2 FIFO_E/FIFO_MEM_3[20] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U3266 :B1 n2017 [('U3265/Q', 'Output Pin(NAND2XL)')]
U3266 :Q n2781 [('U3277/A1', 'Input Pin(OAI211X1)'), ('U3878/A', 'Input Pin(INVXL)'), ('U4016/A1', 'Input Pin(OAI211X1)'), ('U4121/A1', 'Input Pin(OAI211X1)')]
U3267 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3267 :A2 FIFO_S/FIFO_MEM_2[20] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U3267 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3267 :B2 FIFO_S/FIFO_MEM_1[20] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U3267 :Q n2019 [('U3269/A', 'Input Pin(NAND2XL)')]
U3268 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3268 :A2 FIFO_S/FIFO_MEM_3[20] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U3268 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3268 :B2 FIFO_S/FIFO_MEM_4[20] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U3268 :Q n2018 [('U3269/B', 'Input Pin(NAND2XL)')]
U3269 :A n2019 [('U3267/Q', 'Output Pin(AOI22X1)')]
U3269 :B n2018 [('U3268/Q', 'Output Pin(AOI22X1)')]
U3269 :Q n2778 [('U2590/A2', 'Input Pin(AOI22X1)'), ('U3677/B2', 'Input Pin(AOI22X1)'), ('U3880/A2', 'Input Pin(AOI22X1)'), ('U4120/B', 'Input Pin(NAND2XL)')]
U3270 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3270 :A2 FIFO_N/FIFO_MEM_4[20] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U3270 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3270 :B2 FIFO_N/FIFO_MEM_1[20] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U3270 :Q n2021 [('U3272/A', 'Input Pin(NAND2XL)')]
U3271 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3271 :A2 FIFO_N/FIFO_MEM_2[20] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U3271 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3271 :B2 FIFO_N/FIFO_MEM_3[20] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U3271 :Q n2020 [('U3272/B', 'Input Pin(NAND2XL)')]
U3272 :A n2021 [('U3270/Q', 'Output Pin(AOI22X1)')]
U3272 :B n2020 [('U3271/Q', 'Output Pin(AOI22X1)')]
U3272 :Q n2776 [('U2590/B2', 'Input Pin(AOI22X1)'), ('U3678/B', 'Input Pin(NAND2XL)'), ('U3880/B2', 'Input Pin(AOI22X1)'), ('U4014/B2', 'Input Pin(AOI22X1)'), ('U4119/B2', 'Input Pin(AOI22X1)')]
U3273 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3273 :A2 FIFO_L/FIFO_MEM_2[20] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U3273 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3273 :B2 FIFO_L/FIFO_MEM_1[20] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U3273 :Q n2023 [('U3275/A', 'Input Pin(NAND2XL)')]
U3274 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3274 :A2 FIFO_L/FIFO_MEM_3[20] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U3274 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3274 :B2 FIFO_L/FIFO_MEM_4[20] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U3274 :Q n2022 [('U3275/B', 'Input Pin(NAND2XL)')]
U3275 :A n2023 [('U3273/Q', 'Output Pin(AOI22X1)')]
U3275 :B n2022 [('U3274/Q', 'Output Pin(AOI22X1)')]
U3275 :Q n2621 [('U3276/B', 'Input Pin(NAND2XL)'), ('U3677/A2', 'Input Pin(AOI22X1)'), ('U3879/B2', 'Input Pin(AOI22X1)'), ('U4015/B', 'Input Pin(NAND2XL)')]
U3276 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3276 :B n2621 [('U3275/Q', 'Output Pin(NAND2XL)')]
U3276 :Q n2024 [('U3277/C1', 'Input Pin(OAI211X1)')]
U3277 :A1 n2781 [('U3266/Q', 'Output Pin(AOI21X1)')]
U3277 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3277 :B1 n2025 [('U2590/Q', 'Output Pin(AOI22X1)')]
U3277 :C1 n2024 [('U3276/Q', 'Output Pin(NAND2XL)')]
U3277 :Q TX_W[20] [('TX_W[20]', 'Output Port')]
U3278 :A FIFO_E/FIFO_MEM_4[21] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U3278 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3278 :Q n2027 [('U3280/A', 'Input Pin(NAND2XL)')]
U3279 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3279 :A2 FIFO_E/FIFO_MEM_2[21] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U3279 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3279 :B2 FIFO_E/FIFO_MEM_1[21] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U3279 :Q n2026 [('U3280/B', 'Input Pin(NAND2XL)')]
U3280 :A n2027 [('U3278/Q', 'Output Pin(NAND2XL)')]
U3280 :B n2026 [('U3279/Q', 'Output Pin(AOI22X1)')]
U3280 :Q n2028 [('U3281/B1', 'Input Pin(AOI21X1)')]
U3281 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3281 :A2 FIFO_E/FIFO_MEM_3[21] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U3281 :B1 n2028 [('U3280/Q', 'Output Pin(NAND2XL)')]
U3281 :Q n2775 [('U3294/A1', 'Input Pin(OAI211X1)'), ('U3882/A', 'Input Pin(INVXL)'), ('U4012/A1', 'Input Pin(OAI211X1)'), ('U4118/A1', 'Input Pin(OAI211X1)')]
U3282 :A n2544 [('U2708/Q', 'Output Pin(INVXL)')]
U3282 :Q n2578 [('U2624/A2', 'Input Pin(OAI211X1)'), ('U3294/A2', 'Input Pin(OAI211X1)'), ('U3342/A2', 'Input Pin(OAI211X1)'), ('U3389/A2', 'Input Pin(OAI211X1)'), ('U3407/A2', 'Input Pin(OAI211X1)'), ('U3922/A2', 'Input Pin(OAI211X1)'), ('U3945/A2', 'Input Pin(OAI211X1)'), ('U3950/A2', 'Input Pin(OAI211X1)'), ('U3953/A2', 'Input Pin(OAI211X1)'), ('U3956/A2', 'Input Pin(OAI211X1)'), ('U3959/A2', 'Input Pin(OAI211X1)'), ('U3961/A2', 'Input Pin(OAI211X1)'), ('U3964/A2', 'Input Pin(OAI211X1)'), ('U3967/A2', 'Input Pin(OAI211X1)'), ('U3970/A2', 'Input Pin(OAI211X1)'), ('U3973/A2', 'Input Pin(OAI211X1)')]
U3283 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3283 :A2 FIFO_S/FIFO_MEM_2[21] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U3283 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3283 :B2 FIFO_S/FIFO_MEM_1[21] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U3283 :Q n2030 [('U3285/A', 'Input Pin(NAND2XL)')]
U3284 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3284 :A2 FIFO_S/FIFO_MEM_3[21] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U3284 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3284 :B2 FIFO_S/FIFO_MEM_4[21] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U3284 :Q n2029 [('U3285/B', 'Input Pin(NAND2XL)')]
U3285 :A n2030 [('U3283/Q', 'Output Pin(AOI22X1)')]
U3285 :B n2029 [('U3284/Q', 'Output Pin(AOI22X1)')]
U3285 :Q n2772 [('U3289/A2', 'Input Pin(AOI22X1)'), ('U3684/B2', 'Input Pin(AOI22X1)'), ('U3884/A2', 'Input Pin(AOI22X1)'), ('U4117/B', 'Input Pin(NAND2XL)')]
U3286 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3286 :A2 FIFO_N/FIFO_MEM_4[21] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U3286 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3286 :B2 FIFO_N/FIFO_MEM_1[21] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U3286 :Q n2032 [('U3288/A', 'Input Pin(NAND2XL)')]
U3287 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3287 :A2 FIFO_N/FIFO_MEM_2[21] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U3287 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3287 :B2 FIFO_N/FIFO_MEM_3[21] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U3287 :Q n2031 [('U3288/B', 'Input Pin(NAND2XL)')]
U3288 :A n2032 [('U3286/Q', 'Output Pin(AOI22X1)')]
U3288 :B n2031 [('U3287/Q', 'Output Pin(AOI22X1)')]
U3288 :Q n2770 [('U2580/B2', 'Input Pin(AOI22X1)'), ('U3289/B2', 'Input Pin(AOI22X1)'), ('U3685/B', 'Input Pin(NAND2XL)'), ('U3884/B2', 'Input Pin(AOI22X1)'), ('U4010/B2', 'Input Pin(AOI22X1)')]
U3289 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3289 :A2 n2772 [('U3285/Q', 'Output Pin(NAND2XL)')]
U3289 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3289 :B2 n2770 [('U3288/Q', 'Output Pin(NAND2XL)')]
U3289 :Q n2036 [('U3294/B1', 'Input Pin(OAI211X1)')]
U3290 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3290 :A2 FIFO_L/FIFO_MEM_2[21] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U3290 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3290 :B2 FIFO_L/FIFO_MEM_1[21] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U3290 :Q n2034 [('U3292/A', 'Input Pin(NAND2XL)')]
U3291 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3291 :A2 FIFO_L/FIFO_MEM_3[21] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U3291 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3291 :B2 FIFO_L/FIFO_MEM_4[21] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U3291 :Q n2033 [('U3292/B', 'Input Pin(NAND2XL)')]
U3292 :A n2034 [('U3290/Q', 'Output Pin(AOI22X1)')]
U3292 :B n2033 [('U3291/Q', 'Output Pin(AOI22X1)')]
U3292 :Q n2617 [('U3293/B', 'Input Pin(NAND2XL)'), ('U3684/A2', 'Input Pin(AOI22X1)'), ('U3883/B2', 'Input Pin(AOI22X1)'), ('U4011/B', 'Input Pin(NAND2XL)')]
U3293 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3293 :B n2617 [('U3292/Q', 'Output Pin(NAND2XL)')]
U3293 :Q n2035 [('U3294/C1', 'Input Pin(OAI211X1)')]
U3294 :A1 n2775 [('U3281/Q', 'Output Pin(AOI21X1)')]
U3294 :A2 n2578 [('U3282/Q', 'Output Pin(INVX1)')]
U3294 :B1 n2036 [('U3289/Q', 'Output Pin(AOI22X1)')]
U3294 :C1 n2035 [('U3293/Q', 'Output Pin(NAND2XL)')]
U3294 :Q TX_W[21] [('TX_W[21]', 'Output Port')]
U3295 :A FIFO_E/FIFO_MEM_4[22] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U3295 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3295 :Q n2038 [('U3297/A', 'Input Pin(NAND2XL)')]
U3296 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3296 :A2 FIFO_E/FIFO_MEM_2[22] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U3296 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3296 :B2 FIFO_E/FIFO_MEM_1[22] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U3296 :Q n2037 [('U3297/B', 'Input Pin(NAND2XL)')]
U3297 :A n2038 [('U3295/Q', 'Output Pin(NAND2XL)')]
U3297 :B n2037 [('U3296/Q', 'Output Pin(AOI22X1)')]
U3297 :Q n2039 [('U3298/B1', 'Input Pin(AOI21X1)')]
U3298 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3298 :A2 FIFO_E/FIFO_MEM_3[22] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U3298 :B1 n2039 [('U3297/Q', 'Output Pin(NAND2XL)')]
U3298 :Q n2769 [('U3310/A1', 'Input Pin(OAI211X1)'), ('U3886/A', 'Input Pin(INVXL)'), ('U4008/A1', 'Input Pin(OAI211X1)'), ('U4116/A1', 'Input Pin(OAI211X1)')]
U3299 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3299 :A2 FIFO_S/FIFO_MEM_2[22] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U3299 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3299 :B2 FIFO_S/FIFO_MEM_1[22] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U3299 :Q n2041 [('U3301/A', 'Input Pin(NAND2XL)')]
U3300 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3300 :A2 FIFO_S/FIFO_MEM_3[22] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U3300 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3300 :B2 FIFO_S/FIFO_MEM_4[22] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U3300 :Q n2040 [('U3301/B', 'Input Pin(NAND2XL)')]
U3301 :A n2041 [('U3299/Q', 'Output Pin(AOI22X1)')]
U3301 :B n2040 [('U3300/Q', 'Output Pin(AOI22X1)')]
U3301 :Q n2766 [('U3305/A2', 'Input Pin(AOI22X1)'), ('U3691/B2', 'Input Pin(AOI22X1)'), ('U3888/A2', 'Input Pin(AOI22X1)'), ('U4115/B', 'Input Pin(NAND2XL)')]
U3302 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3302 :A2 FIFO_N/FIFO_MEM_4[22] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U3302 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3302 :B2 FIFO_N/FIFO_MEM_1[22] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U3302 :Q n2043 [('U3304/A', 'Input Pin(NAND2XL)')]
U3303 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3303 :A2 FIFO_N/FIFO_MEM_2[22] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U3303 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3303 :B2 FIFO_N/FIFO_MEM_3[22] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U3303 :Q n2042 [('U3304/B', 'Input Pin(NAND2XL)')]
U3304 :A n2043 [('U3302/Q', 'Output Pin(AOI22X1)')]
U3304 :B n2042 [('U3303/Q', 'Output Pin(AOI22X1)')]
U3304 :Q n2764 [('U3305/B2', 'Input Pin(AOI22X1)'), ('U3692/B', 'Input Pin(NAND2XL)'), ('U3888/B2', 'Input Pin(AOI22X1)'), ('U4006/B2', 'Input Pin(AOI22X1)'), ('U4114/B2', 'Input Pin(AOI22X1)')]
U3305 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3305 :A2 n2766 [('U3301/Q', 'Output Pin(NAND2XL)')]
U3305 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3305 :B2 n2764 [('U3304/Q', 'Output Pin(NAND2XL)')]
U3305 :Q n2047 [('U3310/B1', 'Input Pin(OAI211X1)')]
U3306 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3306 :A2 FIFO_L/FIFO_MEM_2[22] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U3306 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3306 :B2 FIFO_L/FIFO_MEM_1[22] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U3306 :Q n2045 [('U3308/A', 'Input Pin(NAND2XL)')]
U3307 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3307 :A2 FIFO_L/FIFO_MEM_3[22] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U3307 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3307 :B2 FIFO_L/FIFO_MEM_4[22] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U3307 :Q n2044 [('U3308/B', 'Input Pin(NAND2XL)')]
U3308 :A n2045 [('U3306/Q', 'Output Pin(AOI22X1)')]
U3308 :B n2044 [('U3307/Q', 'Output Pin(AOI22X1)')]
U3308 :Q n2613 [('U3309/B', 'Input Pin(NAND2XL)'), ('U3691/A2', 'Input Pin(AOI22X1)'), ('U3887/B2', 'Input Pin(AOI22X1)'), ('U4007/B', 'Input Pin(NAND2XL)')]
U3309 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3309 :B n2613 [('U3308/Q', 'Output Pin(NAND2XL)')]
U3309 :Q n2046 [('U3310/C1', 'Input Pin(OAI211X1)')]
U3310 :A1 n2769 [('U3298/Q', 'Output Pin(AOI21X1)')]
U3310 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3310 :B1 n2047 [('U3305/Q', 'Output Pin(AOI22X1)')]
U3310 :C1 n2046 [('U3309/Q', 'Output Pin(NAND2XL)')]
U3310 :Q TX_W[22] [('TX_W[22]', 'Output Port')]
U3311 :A FIFO_E/FIFO_MEM_4[23] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U3311 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3311 :Q n2049 [('U3313/A', 'Input Pin(NAND2XL)')]
U3312 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3312 :A2 FIFO_E/FIFO_MEM_2[23] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U3312 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3312 :B2 FIFO_E/FIFO_MEM_1[23] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U3312 :Q n2048 [('U3313/B', 'Input Pin(NAND2XL)')]
U3313 :A n2049 [('U3311/Q', 'Output Pin(NAND2XL)')]
U3313 :B n2048 [('U3312/Q', 'Output Pin(AOI22X1)')]
U3313 :Q n2050 [('U3314/B1', 'Input Pin(AOI21X1)')]
U3314 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3314 :A2 FIFO_E/FIFO_MEM_3[23] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U3314 :B1 n2050 [('U3313/Q', 'Output Pin(NAND2XL)')]
U3314 :Q n2763 [('U3326/A1', 'Input Pin(OAI211X1)'), ('U3890/A', 'Input Pin(INVXL)'), ('U4004/A1', 'Input Pin(OAI211X1)'), ('U4113/A1', 'Input Pin(OAI211X1)')]
U3315 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3315 :A2 FIFO_S/FIFO_MEM_2[23] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U3315 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3315 :B2 FIFO_S/FIFO_MEM_1[23] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U3315 :Q n2052 [('U3317/A', 'Input Pin(NAND2XL)')]
U3316 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3316 :A2 FIFO_S/FIFO_MEM_3[23] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U3316 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3316 :B2 FIFO_S/FIFO_MEM_4[23] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U3316 :Q n2051 [('U3317/B', 'Input Pin(NAND2XL)')]
U3317 :A n2052 [('U3315/Q', 'Output Pin(AOI22X1)')]
U3317 :B n2051 [('U3316/Q', 'Output Pin(AOI22X1)')]
U3317 :Q n2760 [('U2596/B2', 'Input Pin(AOI22X1)'), ('U3321/A2', 'Input Pin(AOI22X1)'), ('U3892/A2', 'Input Pin(AOI22X1)'), ('U4112/B', 'Input Pin(NAND2XL)')]
U3318 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3318 :A2 FIFO_N/FIFO_MEM_4[23] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U3318 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3318 :B2 FIFO_N/FIFO_MEM_1[23] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U3318 :Q n2054 [('U3320/A', 'Input Pin(NAND2XL)')]
U3319 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3319 :A2 FIFO_N/FIFO_MEM_2[23] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U3319 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3319 :B2 FIFO_N/FIFO_MEM_3[23] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U3319 :Q n2053 [('U3320/B', 'Input Pin(NAND2XL)')]
U3320 :A n2054 [('U3318/Q', 'Output Pin(AOI22X1)')]
U3320 :B n2053 [('U3319/Q', 'Output Pin(AOI22X1)')]
U3320 :Q n2758 [('U3321/B2', 'Input Pin(AOI22X1)'), ('U3698/B', 'Input Pin(NAND2XL)'), ('U3892/B2', 'Input Pin(AOI22X1)'), ('U4002/B2', 'Input Pin(AOI22X1)'), ('U4111/B2', 'Input Pin(AOI22X1)')]
U3321 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3321 :A2 n2760 [('U3317/Q', 'Output Pin(NAND2XL)')]
U3321 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3321 :B2 n2758 [('U3320/Q', 'Output Pin(NAND2XL)')]
U3321 :Q n2058 [('U3326/B1', 'Input Pin(OAI211X1)')]
U3322 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3322 :A2 FIFO_L/FIFO_MEM_2[23] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U3322 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3322 :B2 FIFO_L/FIFO_MEM_1[23] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U3322 :Q n2056 [('U3324/A', 'Input Pin(NAND2XL)')]
U3323 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3323 :A2 FIFO_L/FIFO_MEM_3[23] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U3323 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3323 :B2 FIFO_L/FIFO_MEM_4[23] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U3323 :Q n2055 [('U3324/B', 'Input Pin(NAND2XL)')]
U3324 :A n2056 [('U3322/Q', 'Output Pin(AOI22X1)')]
U3324 :B n2055 [('U3323/Q', 'Output Pin(AOI22X1)')]
U3324 :Q n2609 [('U2596/A2', 'Input Pin(AOI22X1)'), ('U3325/B', 'Input Pin(NAND2XL)'), ('U3891/B2', 'Input Pin(AOI22X1)'), ('U4003/B', 'Input Pin(NAND2XL)')]
U3325 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3325 :B n2609 [('U3324/Q', 'Output Pin(NAND2XL)')]
U3325 :Q n2057 [('U3326/C1', 'Input Pin(OAI211X1)')]
U3326 :A1 n2763 [('U3314/Q', 'Output Pin(AOI21X1)')]
U3326 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3326 :B1 n2058 [('U3321/Q', 'Output Pin(AOI22X1)')]
U3326 :C1 n2057 [('U3325/Q', 'Output Pin(NAND2XL)')]
U3326 :Q TX_W[23] [('TX_W[23]', 'Output Port')]
U3327 :A FIFO_E/FIFO_MEM_4[24] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U3327 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3327 :Q n2060 [('U3329/A', 'Input Pin(NAND2XL)')]
U3328 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3328 :A2 FIFO_E/FIFO_MEM_2[24] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U3328 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3328 :B2 FIFO_E/FIFO_MEM_1[24] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U3328 :Q n2059 [('U3329/B', 'Input Pin(NAND2XL)')]
U3329 :A n2060 [('U3327/Q', 'Output Pin(NAND2XL)')]
U3329 :B n2059 [('U3328/Q', 'Output Pin(AOI22X1)')]
U3329 :Q n2061 [('U3330/B1', 'Input Pin(AOI21X1)')]
U3330 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3330 :A2 FIFO_E/FIFO_MEM_3[24] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U3330 :B1 n2061 [('U3329/Q', 'Output Pin(NAND2XL)')]
U3330 :Q n2757 [('U3342/A1', 'Input Pin(OAI211X1)'), ('U3894/A', 'Input Pin(INVXL)'), ('U4000/A1', 'Input Pin(OAI211X1)'), ('U4110/A1', 'Input Pin(OAI211X1)')]
U3331 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3331 :A2 FIFO_S/FIFO_MEM_2[24] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U3331 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3331 :B2 FIFO_S/FIFO_MEM_1[24] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U3331 :Q n2063 [('U3333/A', 'Input Pin(NAND2XL)')]
U3332 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3332 :A2 FIFO_S/FIFO_MEM_3[24] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U3332 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3332 :B2 FIFO_S/FIFO_MEM_4[24] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U3332 :Q n2062 [('U3333/B', 'Input Pin(NAND2XL)')]
U3333 :A n2063 [('U3331/Q', 'Output Pin(AOI22X1)')]
U3333 :B n2062 [('U3332/Q', 'Output Pin(AOI22X1)')]
U3333 :Q n2754 [('U2602/A2', 'Input Pin(AOI22X1)'), ('U3337/A2', 'Input Pin(AOI22X1)'), ('U3704/B2', 'Input Pin(AOI22X1)'), ('U4109/B', 'Input Pin(NAND2XL)')]
U3334 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3334 :A2 FIFO_N/FIFO_MEM_4[24] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U3334 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3334 :B2 FIFO_N/FIFO_MEM_1[24] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U3334 :Q n2065 [('U3336/A', 'Input Pin(NAND2XL)')]
U3335 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3335 :A2 FIFO_N/FIFO_MEM_2[24] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U3335 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3335 :B2 FIFO_N/FIFO_MEM_3[24] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U3335 :Q n2064 [('U3336/B', 'Input Pin(NAND2XL)')]
U3336 :A n2065 [('U3334/Q', 'Output Pin(AOI22X1)')]
U3336 :B n2064 [('U3335/Q', 'Output Pin(AOI22X1)')]
U3336 :Q n2752 [('U2602/B2', 'Input Pin(AOI22X1)'), ('U3337/B2', 'Input Pin(AOI22X1)'), ('U3705/B', 'Input Pin(NAND2XL)'), ('U3998/B2', 'Input Pin(AOI22X1)'), ('U4108/B2', 'Input Pin(AOI22X1)')]
U3337 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3337 :A2 n2754 [('U3333/Q', 'Output Pin(NAND2XL)')]
U3337 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3337 :B2 n2752 [('U3336/Q', 'Output Pin(NAND2XL)')]
U3337 :Q n2069 [('U3342/B1', 'Input Pin(OAI211X1)')]
U3338 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3338 :A2 FIFO_L/FIFO_MEM_2[24] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U3338 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3338 :B2 FIFO_L/FIFO_MEM_1[24] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U3338 :Q n2067 [('U3340/A', 'Input Pin(NAND2XL)')]
U3339 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3339 :A2 FIFO_L/FIFO_MEM_3[24] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U3339 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3339 :B2 FIFO_L/FIFO_MEM_4[24] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U3339 :Q n2066 [('U3340/B', 'Input Pin(NAND2XL)')]
U3340 :A n2067 [('U3338/Q', 'Output Pin(AOI22X1)')]
U3340 :B n2066 [('U3339/Q', 'Output Pin(AOI22X1)')]
U3340 :Q n2605 [('U3341/B', 'Input Pin(NAND2XL)'), ('U3704/A2', 'Input Pin(AOI22X1)'), ('U3895/B2', 'Input Pin(AOI22X1)'), ('U3999/B', 'Input Pin(NAND2XL)')]
U3341 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3341 :B n2605 [('U3340/Q', 'Output Pin(NAND2XL)')]
U3341 :Q n2068 [('U3342/C1', 'Input Pin(OAI211X1)')]
U3342 :A1 n2757 [('U3330/Q', 'Output Pin(AOI21X1)')]
U3342 :A2 n2578 [('U3282/Q', 'Output Pin(INVX1)')]
U3342 :B1 n2069 [('U3337/Q', 'Output Pin(AOI22X1)')]
U3342 :C1 n2068 [('U3341/Q', 'Output Pin(NAND2XL)')]
U3342 :Q TX_W[24] [('TX_W[24]', 'Output Port')]
U3343 :A FIFO_E/FIFO_MEM_4[25] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U3343 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3343 :Q n2071 [('U3345/A', 'Input Pin(NAND2XL)')]
U3344 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3344 :A2 FIFO_E/FIFO_MEM_2[25] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U3344 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3344 :B2 FIFO_E/FIFO_MEM_1[25] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U3344 :Q n2070 [('U3345/B', 'Input Pin(NAND2XL)')]
U3345 :A n2071 [('U3343/Q', 'Output Pin(NAND2XL)')]
U3345 :B n2070 [('U3344/Q', 'Output Pin(AOI22X1)')]
U3345 :Q n2072 [('U3346/B1', 'Input Pin(AOI21X1)')]
U3346 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3346 :A2 FIFO_E/FIFO_MEM_3[25] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U3346 :B1 n2072 [('U3345/Q', 'Output Pin(NAND2XL)')]
U3346 :Q n2751 [('U3357/A1', 'Input Pin(OAI211X1)'), ('U3896/A', 'Input Pin(INVXL)'), ('U3996/A1', 'Input Pin(OAI211X1)'), ('U4107/A1', 'Input Pin(OAI211X1)')]
U3347 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3347 :A2 FIFO_S/FIFO_MEM_2[25] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U3347 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3347 :B2 FIFO_S/FIFO_MEM_1[25] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U3347 :Q n2074 [('U3349/A', 'Input Pin(NAND2XL)')]
U3348 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3348 :A2 FIFO_S/FIFO_MEM_3[25] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U3348 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3348 :B2 FIFO_S/FIFO_MEM_4[25] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U3348 :Q n2073 [('U3349/B', 'Input Pin(NAND2XL)')]
U3349 :A n2074 [('U3347/Q', 'Output Pin(AOI22X1)')]
U3349 :B n2073 [('U3348/Q', 'Output Pin(AOI22X1)')]
U3349 :Q n2748 [('U2591/A2', 'Input Pin(AOI22X1)'), ('U3711/B2', 'Input Pin(AOI22X1)'), ('U3898/A2', 'Input Pin(AOI22X1)'), ('U4106/B', 'Input Pin(NAND2XL)')]
U3350 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3350 :A2 FIFO_N/FIFO_MEM_4[25] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U3350 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3350 :B2 FIFO_N/FIFO_MEM_1[25] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U3350 :Q n2076 [('U3352/A', 'Input Pin(NAND2XL)')]
U3351 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3351 :A2 FIFO_N/FIFO_MEM_2[25] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U3351 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3351 :B2 FIFO_N/FIFO_MEM_3[25] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U3351 :Q n2075 [('U3352/B', 'Input Pin(NAND2XL)')]
U3352 :A n2076 [('U3350/Q', 'Output Pin(AOI22X1)')]
U3352 :B n2075 [('U3351/Q', 'Output Pin(AOI22X1)')]
U3352 :Q n2746 [('U2585/B2', 'Input Pin(AOI22X1)'), ('U2591/B2', 'Input Pin(AOI22X1)'), ('U3712/B', 'Input Pin(NAND2XL)'), ('U3898/B2', 'Input Pin(AOI22X1)'), ('U4105/B2', 'Input Pin(AOI22X1)')]
U3353 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3353 :A2 FIFO_L/FIFO_MEM_2[25] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U3353 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3353 :B2 FIFO_L/FIFO_MEM_1[25] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U3353 :Q n2078 [('U3355/A', 'Input Pin(NAND2XL)')]
U3354 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3354 :A2 FIFO_L/FIFO_MEM_3[25] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U3354 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3354 :B2 FIFO_L/FIFO_MEM_4[25] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U3354 :Q n2077 [('U3355/B', 'Input Pin(NAND2XL)')]
U3355 :A n2078 [('U3353/Q', 'Output Pin(AOI22X1)')]
U3355 :B n2077 [('U3354/Q', 'Output Pin(AOI22X1)')]
U3355 :Q n2601 [('U3356/B', 'Input Pin(NAND2XL)'), ('U3711/A2', 'Input Pin(AOI22X1)'), ('U3897/B2', 'Input Pin(AOI22X1)'), ('U3995/B', 'Input Pin(NAND2XL)')]
U3356 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3356 :B n2601 [('U3355/Q', 'Output Pin(NAND2XL)')]
U3356 :Q n2079 [('U3357/C1', 'Input Pin(OAI211X1)')]
U3357 :A1 n2751 [('U3346/Q', 'Output Pin(AOI21X1)')]
U3357 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3357 :B1 n2080 [('U2591/Q', 'Output Pin(AOI22X1)')]
U3357 :C1 n2079 [('U3356/Q', 'Output Pin(NAND2XL)')]
U3357 :Q TX_W[25] [('TX_W[25]', 'Output Port')]
U3358 :A FIFO_E/FIFO_MEM_4[26] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U3358 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3358 :Q n2082 [('U3360/A', 'Input Pin(NAND2XL)')]
U3359 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3359 :A2 FIFO_E/FIFO_MEM_2[26] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U3359 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3359 :B2 FIFO_E/FIFO_MEM_1[26] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U3359 :Q n2081 [('U3360/B', 'Input Pin(NAND2XL)')]
U3360 :A n2082 [('U3358/Q', 'Output Pin(NAND2XL)')]
U3360 :B n2081 [('U3359/Q', 'Output Pin(AOI22X1)')]
U3360 :Q n2083 [('U3361/B1', 'Input Pin(AOI21X1)')]
U3361 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3361 :A2 FIFO_E/FIFO_MEM_3[26] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U3361 :B1 n2083 [('U3360/Q', 'Output Pin(NAND2XL)')]
U3361 :Q n2745 [('U3373/A1', 'Input Pin(OAI211X1)'), ('U3900/A', 'Input Pin(INVXL)'), ('U3993/A1', 'Input Pin(OAI211X1)'), ('U4104/A1', 'Input Pin(OAI211X1)')]
U3362 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3362 :A2 FIFO_S/FIFO_MEM_2[26] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U3362 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3362 :B2 FIFO_S/FIFO_MEM_1[26] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U3362 :Q n2085 [('U3364/A', 'Input Pin(NAND2XL)')]
U3363 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3363 :A2 FIFO_S/FIFO_MEM_3[26] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U3363 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3363 :B2 FIFO_S/FIFO_MEM_4[26] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U3363 :Q n2084 [('U3364/B', 'Input Pin(NAND2XL)')]
U3364 :A n2085 [('U3362/Q', 'Output Pin(AOI22X1)')]
U3364 :B n2084 [('U3363/Q', 'Output Pin(AOI22X1)')]
U3364 :Q n2742 [('U3368/A2', 'Input Pin(AOI22X1)'), ('U3718/B2', 'Input Pin(AOI22X1)'), ('U3902/A2', 'Input Pin(AOI22X1)'), ('U4103/B', 'Input Pin(NAND2XL)')]
U3365 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3365 :A2 FIFO_N/FIFO_MEM_4[26] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U3365 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3365 :B2 FIFO_N/FIFO_MEM_1[26] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U3365 :Q n2087 [('U3367/A', 'Input Pin(NAND2XL)')]
U3366 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3366 :A2 FIFO_N/FIFO_MEM_2[26] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U3366 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3366 :B2 FIFO_N/FIFO_MEM_3[26] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U3366 :Q n2086 [('U3367/B', 'Input Pin(NAND2XL)')]
U3367 :A n2087 [('U3365/Q', 'Output Pin(AOI22X1)')]
U3367 :B n2086 [('U3366/Q', 'Output Pin(AOI22X1)')]
U3367 :Q n2740 [('U3368/B2', 'Input Pin(AOI22X1)'), ('U3719/B', 'Input Pin(NAND2XL)'), ('U3902/B2', 'Input Pin(AOI22X1)'), ('U3991/B2', 'Input Pin(AOI22X1)'), ('U4102/B2', 'Input Pin(AOI22X1)')]
U3368 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3368 :A2 n2742 [('U3364/Q', 'Output Pin(NAND2XL)')]
U3368 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3368 :B2 n2740 [('U3367/Q', 'Output Pin(NAND2XL)')]
U3368 :Q n2091 [('U3373/B1', 'Input Pin(OAI211X1)')]
U3369 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3369 :A2 FIFO_L/FIFO_MEM_2[26] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U3369 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3369 :B2 FIFO_L/FIFO_MEM_1[26] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U3369 :Q n2089 [('U3371/A', 'Input Pin(NAND2XL)')]
U3370 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3370 :A2 FIFO_L/FIFO_MEM_3[26] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U3370 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3370 :B2 FIFO_L/FIFO_MEM_4[26] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U3370 :Q n2088 [('U3371/B', 'Input Pin(NAND2XL)')]
U3371 :A n2089 [('U3369/Q', 'Output Pin(AOI22X1)')]
U3371 :B n2088 [('U3370/Q', 'Output Pin(AOI22X1)')]
U3371 :Q n2597 [('U3372/B', 'Input Pin(NAND2XL)'), ('U3718/A2', 'Input Pin(AOI22X1)'), ('U3901/B2', 'Input Pin(AOI22X1)'), ('U3992/B', 'Input Pin(NAND2XL)')]
U3372 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3372 :B n2597 [('U3371/Q', 'Output Pin(NAND2XL)')]
U3372 :Q n2090 [('U3373/C1', 'Input Pin(OAI211X1)')]
U3373 :A1 n2745 [('U3361/Q', 'Output Pin(AOI21X1)')]
U3373 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3373 :B1 n2091 [('U3368/Q', 'Output Pin(AOI22X1)')]
U3373 :C1 n2090 [('U3372/Q', 'Output Pin(NAND2XL)')]
U3373 :Q TX_W[26] [('TX_W[26]', 'Output Port')]
U3374 :A FIFO_E/FIFO_MEM_4[27] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U3374 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3374 :Q n2093 [('U3376/A', 'Input Pin(NAND2XL)')]
U3375 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3375 :A2 FIFO_E/FIFO_MEM_2[27] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U3375 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3375 :B2 FIFO_E/FIFO_MEM_1[27] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U3375 :Q n2092 [('U3376/B', 'Input Pin(NAND2XL)')]
U3376 :A n2093 [('U3374/Q', 'Output Pin(NAND2XL)')]
U3376 :B n2092 [('U3375/Q', 'Output Pin(AOI22X1)')]
U3376 :Q n2094 [('U3377/B1', 'Input Pin(AOI21X1)')]
U3377 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3377 :A2 FIFO_E/FIFO_MEM_3[27] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U3377 :B1 n2094 [('U3376/Q', 'Output Pin(NAND2XL)')]
U3377 :Q n2739 [('U3389/A1', 'Input Pin(OAI211X1)'), ('U3904/A', 'Input Pin(INVXL)'), ('U3989/A1', 'Input Pin(OAI211X1)'), ('U4101/A1', 'Input Pin(OAI211X1)')]
U3378 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3378 :A2 FIFO_S/FIFO_MEM_2[27] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U3378 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3378 :B2 FIFO_S/FIFO_MEM_1[27] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U3378 :Q n2096 [('U3380/A', 'Input Pin(NAND2XL)')]
U3379 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3379 :A2 FIFO_S/FIFO_MEM_3[27] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U3379 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3379 :B2 FIFO_S/FIFO_MEM_4[27] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U3379 :Q n2095 [('U3380/B', 'Input Pin(NAND2XL)')]
U3380 :A n2096 [('U3378/Q', 'Output Pin(AOI22X1)')]
U3380 :B n2095 [('U3379/Q', 'Output Pin(AOI22X1)')]
U3380 :Q n2736 [('U3384/A2', 'Input Pin(AOI22X1)'), ('U3724/B2', 'Input Pin(AOI22X1)'), ('U3906/A2', 'Input Pin(AOI22X1)'), ('U4100/B', 'Input Pin(NAND2XL)')]
U3381 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3381 :A2 FIFO_N/FIFO_MEM_4[27] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U3381 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3381 :B2 FIFO_N/FIFO_MEM_1[27] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U3381 :Q n2098 [('U3383/A', 'Input Pin(NAND2XL)')]
U3382 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3382 :A2 FIFO_N/FIFO_MEM_2[27] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U3382 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3382 :B2 FIFO_N/FIFO_MEM_3[27] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U3382 :Q n2097 [('U3383/B', 'Input Pin(NAND2XL)')]
U3383 :A n2098 [('U3381/Q', 'Output Pin(AOI22X1)')]
U3383 :B n2097 [('U3382/Q', 'Output Pin(AOI22X1)')]
U3383 :Q n2734 [('U3384/B2', 'Input Pin(AOI22X1)'), ('U3725/B', 'Input Pin(NAND2XL)'), ('U3906/B2', 'Input Pin(AOI22X1)'), ('U3987/B2', 'Input Pin(AOI22X1)'), ('U4099/B2', 'Input Pin(AOI22X1)')]
U3384 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3384 :A2 n2736 [('U3380/Q', 'Output Pin(NAND2XL)')]
U3384 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3384 :B2 n2734 [('U3383/Q', 'Output Pin(NAND2XL)')]
U3384 :Q n2102 [('U3389/B1', 'Input Pin(OAI211X1)')]
U3385 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3385 :A2 FIFO_L/FIFO_MEM_2[27] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U3385 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3385 :B2 FIFO_L/FIFO_MEM_1[27] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U3385 :Q n2100 [('U3387/A', 'Input Pin(NAND2XL)')]
U3386 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3386 :A2 FIFO_L/FIFO_MEM_3[27] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U3386 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3386 :B2 FIFO_L/FIFO_MEM_4[27] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U3386 :Q n2099 [('U3387/B', 'Input Pin(NAND2XL)')]
U3387 :A n2100 [('U3385/Q', 'Output Pin(AOI22X1)')]
U3387 :B n2099 [('U3386/Q', 'Output Pin(AOI22X1)')]
U3387 :Q n2593 [('U3388/B', 'Input Pin(NAND2XL)'), ('U3724/A2', 'Input Pin(AOI22X1)'), ('U3905/B2', 'Input Pin(AOI22X1)'), ('U3988/B', 'Input Pin(NAND2XL)')]
U3388 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3388 :B n2593 [('U3387/Q', 'Output Pin(NAND2XL)')]
U3388 :Q n2101 [('U3389/C1', 'Input Pin(OAI211X1)')]
U3389 :A1 n2739 [('U3377/Q', 'Output Pin(AOI21X1)')]
U3389 :A2 n2578 [('U3282/Q', 'Output Pin(INVX1)')]
U3389 :B1 n2102 [('U3384/Q', 'Output Pin(AOI22X1)')]
U3389 :C1 n2101 [('U3388/Q', 'Output Pin(NAND2XL)')]
U3389 :Q TX_W[27] [('TX_W[27]', 'Output Port')]
U3390 :A FIFO_E/FIFO_MEM_4[28] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U3390 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3390 :Q n2104 [('U3392/A', 'Input Pin(NAND2XL)')]
U3391 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3391 :A2 FIFO_E/FIFO_MEM_2[28] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U3391 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3391 :B2 FIFO_E/FIFO_MEM_1[28] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U3391 :Q n2103 [('U3392/B', 'Input Pin(NAND2XL)')]
U3392 :A n2104 [('U3390/Q', 'Output Pin(NAND2XL)')]
U3392 :B n2103 [('U3391/Q', 'Output Pin(AOI22X1)')]
U3392 :Q n2105 [('U3393/B1', 'Input Pin(AOI21X1)')]
U3393 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3393 :A2 FIFO_E/FIFO_MEM_3[28] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U3393 :B1 n2105 [('U3392/Q', 'Output Pin(NAND2XL)')]
U3393 :Q n2733 [('U2624/A1', 'Input Pin(OAI211X1)'), ('U3908/A', 'Input Pin(INVXL)'), ('U3985/A1', 'Input Pin(OAI211X1)'), ('U4098/A1', 'Input Pin(OAI211X1)')]
U3394 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3394 :A2 FIFO_S/FIFO_MEM_2[28] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U3394 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3394 :B2 FIFO_S/FIFO_MEM_1[28] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U3394 :Q n2107 [('U3396/A', 'Input Pin(NAND2XL)')]
U3395 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3395 :A2 FIFO_S/FIFO_MEM_3[28] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U3395 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3395 :B2 FIFO_S/FIFO_MEM_4[28] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U3395 :Q n2106 [('U3396/B', 'Input Pin(NAND2XL)')]
U3396 :A n2107 [('U3394/Q', 'Output Pin(AOI22X1)')]
U3396 :B n2106 [('U3395/Q', 'Output Pin(AOI22X1)')]
U3396 :Q n2730 [('U3400/A2', 'Input Pin(AOI22X1)'), ('U3738/B2', 'Input Pin(AOI22X1)'), ('U3909/A2', 'Input Pin(AOI22X1)'), ('U4097/B', 'Input Pin(NAND2XL)')]
U3397 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3397 :A2 FIFO_N/FIFO_MEM_4[28] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U3397 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3397 :B2 FIFO_N/FIFO_MEM_1[28] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U3397 :Q n2109 [('U3399/A', 'Input Pin(NAND2XL)')]
U3398 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3398 :A2 FIFO_N/FIFO_MEM_2[28] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U3398 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3398 :B2 FIFO_N/FIFO_MEM_3[28] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U3398 :Q n2108 [('U3399/B', 'Input Pin(NAND2XL)')]
U3399 :A n2109 [('U3397/Q', 'Output Pin(AOI22X1)')]
U3399 :B n2108 [('U3398/Q', 'Output Pin(AOI22X1)')]
U3399 :Q n2728 [('U3400/B2', 'Input Pin(AOI22X1)'), ('U3739/B', 'Input Pin(NAND2XL)'), ('U3909/B2', 'Input Pin(AOI22X1)'), ('U3983/B2', 'Input Pin(AOI22X1)'), ('U4096/B2', 'Input Pin(AOI22X1)')]
U3400 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3400 :A2 n2730 [('U3396/Q', 'Output Pin(NAND2XL)')]
U3400 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3400 :B2 n2728 [('U3399/Q', 'Output Pin(NAND2XL)')]
U3400 :Q n2113 [('U2624/B1', 'Input Pin(OAI211X1)')]
U3401 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3401 :A2 FIFO_L/FIFO_MEM_2[28] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U3401 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3401 :B2 FIFO_L/FIFO_MEM_1[28] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U3401 :Q n2111 [('U3403/A', 'Input Pin(NAND2XL)')]
U3402 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3402 :A2 FIFO_L/FIFO_MEM_3[28] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U3402 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3402 :B2 FIFO_L/FIFO_MEM_4[28] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U3402 :Q n2110 [('U3403/B', 'Input Pin(NAND2XL)')]
U3403 :A n2111 [('U3401/Q', 'Output Pin(AOI22X1)')]
U3403 :B n2110 [('U3402/Q', 'Output Pin(AOI22X1)')]
U3403 :Q n2589 [('U2603/B2', 'Input Pin(AOI22X1)'), ('U3404/B', 'Input Pin(NAND2XL)'), ('U3738/A2', 'Input Pin(AOI22X1)'), ('U3984/B', 'Input Pin(NAND2XL)')]
U3404 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3404 :B n2589 [('U3403/Q', 'Output Pin(NAND2XL)')]
U3404 :Q n2112 [('U2624/C1', 'Input Pin(OAI211X1)')]
U3405 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3405 :A2 n2724 [('U2785/Q', 'Output Pin(NAND2XL)')]
U3405 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3405 :B2 n2722 [('U3015/Q', 'Output Pin(NAND2XL)')]
U3405 :Q n2115 [('U3407/B1', 'Input Pin(OAI211X1)')]
U3406 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3406 :B n2585 [('U3148/Q', 'Output Pin(NAND2XL)')]
U3406 :Q n2114 [('U3407/C1', 'Input Pin(OAI211X1)')]
U3407 :A1 n2727 [('U2738/Q', 'Output Pin(AOI21X1)')]
U3407 :A2 n2578 [('U3282/Q', 'Output Pin(INVX1)')]
U3407 :B1 n2115 [('U3405/Q', 'Output Pin(AOI22X1)')]
U3407 :C1 n2114 [('U3406/Q', 'Output Pin(NAND2XL)')]
U3407 :Q TX_W[29] [('TX_W[29]', 'Output Port')]
U3408 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3408 :B n2582 [('U3145/Q', 'Output Pin(NAND2XL)')]
U3408 :Q n2116 [('U3409/C1', 'Input Pin(OAI211X1)')]
U3409 :A1 n2721 [('U2743/Q', 'Output Pin(INVXL)')]
U3409 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3409 :B1 n2117 [('U2592/Q', 'Output Pin(AOI22X1)')]
U3409 :C1 n2116 [('U3408/Q', 'Output Pin(NAND2XL)')]
U3409 :Q TX_W[30] [('TX_W[30]', 'Output Port')]
U3410 :A n2118 [('U3019/Q', 'Output Pin(AOI21X1)')]
U3410 :Q n2711 [('U2586/A2', 'Input Pin(AOI22X1)'), ('U3411/B2', 'Input Pin(AOI22X1)'), ('U3747/B', 'Input Pin(NAND2XL)'), ('U3918/B2', 'Input Pin(AOI22X1)'), ('U4087/A2', 'Input Pin(AOI22X1)')]
U3411 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3411 :A2 n2712 [('U2791/Q', 'Output Pin(INVXL)')]
U3411 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3411 :B2 n2711 [('U3410/Q', 'Output Pin(INVXL)')]
U3411 :Q n2120 [('U3413/B1', 'Input Pin(OAI211X1)')]
U3412 :A n2544 [('U2708/Q', 'Output Pin(INVXL)')]
U3412 :B n2710 [('U2746/Q', 'Output Pin(NAND2XL)')]
U3412 :Q n2119 [('U3413/C1', 'Input Pin(OAI211X1)')]
U3413 :A1 n2121 [('U3141/Q', 'Output Pin(AOI21X1)')]
U3413 :A2 n2547 [('U2962/Q', 'Output Pin(INVXL)')]
U3413 :B1 n2120 [('U3411/Q', 'Output Pin(AOI22X1)')]
U3413 :C1 n2119 [('U3412/Q', 'Output Pin(NAND2XL)')]
U3413 :Q TX_W[31] [('TX_W[31]', 'Output Port')]
U3414 :A n2371 [('U2880/Q', 'Output Pin(INVXL)')]
U3414 :Q n2269 [('U2626/A2', 'Input Pin(OAI211X1)'), ('U3745/A2', 'Input Pin(OAI211X1)'), ('U3748/A2', 'Input Pin(OAI211X1)'), ('U2625/A2', 'Input Pin(OAI211X1)'), ('U3420/A2', 'Input Pin(OAI211X1)'), ('U3436/A2', 'Input Pin(OAI211X1)'), ('U3452/A2', 'Input Pin(OAI211X1)'), ('U3467/A2', 'Input Pin(OAI211X1)'), ('U3483/A2', 'Input Pin(OAI211X1)'), ('U3499/A2', 'Input Pin(OAI211X1)'), ('U3515/A2', 'Input Pin(OAI211X1)'), ('U3531/A2', 'Input Pin(OAI211X1)'), ('U3547/A2', 'Input Pin(OAI211X1)'), ('U3563/A2', 'Input Pin(OAI211X1)'), ('U3610/A2', 'Input Pin(OAI211X1)'), ('U3614/A2', 'Input Pin(OAI211X1)'), ('U3624/A2', 'Input Pin(OAI211X1)')]
U3415 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3415 :A2 FIFO_L/FIFO_MEM_2[0] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U3415 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3415 :B2 FIFO_L/FIFO_MEM_1[0] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U3415 :Q n2123 [('U3417/A', 'Input Pin(NAND2XL)')]
U3416 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3416 :A2 FIFO_L/FIFO_MEM_3[0] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U3416 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3416 :B2 FIFO_L/FIFO_MEM_4[0] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U3416 :Q n2122 [('U3417/B', 'Input Pin(NAND2XL)')]
U3417 :A n2123 [('U3415/Q', 'Output Pin(AOI22X1)')]
U3417 :B n2122 [('U3416/Q', 'Output Pin(AOI22X1)')]
U3417 :Q n2705 [('U3418/A2', 'Input Pin(AOI22X1)'), ('U3750/B2', 'Input Pin(AOI22X1)'), ('U3972/B', 'Input Pin(NAND2XL)'), ('U4086/B', 'Input Pin(NAND2XL)')]
U3418 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3418 :A2 n2705 [('U3417/Q', 'Output Pin(NAND2XL)')]
U3418 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3418 :B2 n2574 [('U3261/Q', 'Output Pin(NAND2XL)')]
U3418 :Q n2125 [('U3420/B1', 'Input Pin(OAI211X1)')]
U3419 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3419 :B n2703 [('U3258/Q', 'Output Pin(NAND2XL)')]
U3419 :Q n2124 [('U3420/C1', 'Input Pin(OAI211X1)')]
U3420 :A1 n2384 [('U3254/Q', 'Output Pin(AOI21X1)')]
U3420 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3420 :B1 n2125 [('U3418/Q', 'Output Pin(AOI22X1)')]
U3420 :C1 n2124 [('U3419/Q', 'Output Pin(NAND2XL)')]
U3420 :Q TX_E[0] [('TX_E[0]', 'Output Port')]
U3421 :A FIFO_W/FIFO_MEM_3[1] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U3421 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3421 :Q n2127 [('U3423/A', 'Input Pin(NAND2XL)')]
U3422 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3422 :A2 FIFO_W/FIFO_MEM_2[1] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U3422 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3422 :B2 FIFO_W/FIFO_MEM_1[1] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U3422 :Q n2126 [('U3423/B', 'Input Pin(NAND2XL)')]
U3423 :A n2127 [('U3421/Q', 'Output Pin(NAND2XL)')]
U3423 :B n2126 [('U3422/Q', 'Output Pin(AOI22X1)')]
U3423 :Q n2128 [('U3424/B1', 'Input Pin(AOI21X1)')]
U3424 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3424 :A2 FIFO_W/FIFO_MEM_4[1] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U3424 :B1 n2128 [('U3423/Q', 'Output Pin(NAND2XL)')]
U3424 :Q n2697 [('U3436/A1', 'Input Pin(OAI211X1)'), ('U3762/A1', 'Input Pin(OAI211X1)'), ('U4081/A', 'Input Pin(INVXL)')]
U3425 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3425 :A2 FIFO_L/FIFO_MEM_2[1] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U3425 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3425 :B2 FIFO_L/FIFO_MEM_1[1] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U3425 :Q n2130 [('U3427/A', 'Input Pin(NAND2XL)')]
U3426 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3426 :A2 FIFO_L/FIFO_MEM_3[1] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U3426 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3426 :B2 FIFO_L/FIFO_MEM_4[1] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U3426 :Q n2129 [('U3427/B', 'Input Pin(NAND2XL)')]
U3427 :A n2130 [('U3425/Q', 'Output Pin(AOI22X1)')]
U3427 :B n2129 [('U3426/Q', 'Output Pin(AOI22X1)')]
U3427 :Q n2700 [('U3431/A2', 'Input Pin(AOI22X1)'), ('U3759/B2', 'Input Pin(AOI22X1)'), ('U3969/B', 'Input Pin(NAND2XL)'), ('U4083/B', 'Input Pin(NAND2XL)')]
U3428 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3428 :A2 FIFO_S/FIFO_MEM_2[1] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U3428 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3428 :B2 FIFO_S/FIFO_MEM_1[1] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U3428 :Q n2132 [('U3430/A', 'Input Pin(NAND2XL)')]
U3429 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3429 :A2 FIFO_S/FIFO_MEM_3[1] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U3429 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3429 :B2 FIFO_S/FIFO_MEM_4[1] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U3429 :Q n2131 [('U3430/B', 'Input Pin(NAND2XL)')]
U3430 :A n2132 [('U3428/Q', 'Output Pin(AOI22X1)')]
U3430 :B n2131 [('U3429/Q', 'Output Pin(AOI22X1)')]
U3430 :Q n2895 [('U3431/B2', 'Input Pin(AOI22X1)'), ('U3761/A2', 'Input Pin(AOI22X1)'), ('U3968/A2', 'Input Pin(AOI22X1)'), ('U4173/B', 'Input Pin(NAND2XL)')]
U3431 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3431 :A2 n2700 [('U3427/Q', 'Output Pin(NAND2XL)')]
U3431 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3431 :B2 n2895 [('U3430/Q', 'Output Pin(NAND2XL)')]
U3431 :Q n2136 [('U3436/B1', 'Input Pin(OAI211X1)')]
U3432 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3432 :A2 FIFO_N/FIFO_MEM_4[1] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U3432 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3432 :B2 FIFO_N/FIFO_MEM_1[1] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U3432 :Q n2134 [('U3434/A', 'Input Pin(NAND2XL)')]
U3433 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3433 :A2 FIFO_N/FIFO_MEM_2[1] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U3433 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3433 :B2 FIFO_N/FIFO_MEM_3[1] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U3433 :Q n2133 [('U3434/B', 'Input Pin(NAND2XL)')]
U3434 :A n2134 [('U3432/Q', 'Output Pin(AOI22X1)')]
U3434 :B n2133 [('U3433/Q', 'Output Pin(AOI22X1)')]
U3434 :Q n2892 [('U3435/B', 'Input Pin(NAND2XL)'), ('U3761/B2', 'Input Pin(AOI22X1)'), ('U3968/B2', 'Input Pin(AOI22X1)'), ('U4082/B2', 'Input Pin(AOI22X1)'), ('U4172/B2', 'Input Pin(AOI22X1)')]
U3435 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3435 :B n2892 [('U3434/Q', 'Output Pin(NAND2XL)')]
U3435 :Q n2135 [('U3436/C1', 'Input Pin(OAI211X1)')]
U3436 :A1 n2697 [('U3424/Q', 'Output Pin(AOI21X1)')]
U3436 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3436 :B1 n2136 [('U3431/Q', 'Output Pin(AOI22X1)')]
U3436 :C1 n2135 [('U3435/Q', 'Output Pin(NAND2XL)')]
U3436 :Q TX_E[1] [('TX_E[1]', 'Output Port')]
U3437 :A FIFO_W/FIFO_MEM_3[2] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U3437 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3437 :Q n2138 [('U3439/A', 'Input Pin(NAND2XL)')]
U3438 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3438 :A2 FIFO_W/FIFO_MEM_2[2] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U3438 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3438 :B2 FIFO_W/FIFO_MEM_1[2] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U3438 :Q n2137 [('U3439/B', 'Input Pin(NAND2XL)')]
U3439 :A n2138 [('U3437/Q', 'Output Pin(NAND2XL)')]
U3439 :B n2137 [('U3438/Q', 'Output Pin(AOI22X1)')]
U3439 :Q n2139 [('U3440/B1', 'Input Pin(AOI21X1)')]
U3440 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3440 :A2 FIFO_W/FIFO_MEM_4[2] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U3440 :B1 n2139 [('U3439/Q', 'Output Pin(NAND2XL)')]
U3440 :Q n2693 [('U3452/A1', 'Input Pin(OAI211X1)'), ('U3770/A1', 'Input Pin(OAI211X1)'), ('U4077/A', 'Input Pin(INVXL)')]
U3441 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3441 :A2 FIFO_L/FIFO_MEM_2[2] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U3441 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3441 :B2 FIFO_L/FIFO_MEM_1[2] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U3441 :Q n2141 [('U3443/A', 'Input Pin(NAND2XL)')]
U3442 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3442 :A2 FIFO_L/FIFO_MEM_3[2] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U3442 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3442 :B2 FIFO_L/FIFO_MEM_4[2] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U3442 :Q n2140 [('U3443/B', 'Input Pin(NAND2XL)')]
U3443 :A n2141 [('U3441/Q', 'Output Pin(AOI22X1)')]
U3443 :B n2140 [('U3442/Q', 'Output Pin(AOI22X1)')]
U3443 :Q n2694 [('U3447/A2', 'Input Pin(AOI22X1)'), ('U3768/B2', 'Input Pin(AOI22X1)'), ('U3966/B', 'Input Pin(NAND2XL)'), ('U4079/B', 'Input Pin(NAND2XL)')]
U3444 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3444 :A2 FIFO_S/FIFO_MEM_2[2] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U3444 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3444 :B2 FIFO_S/FIFO_MEM_1[2] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U3444 :Q n2143 [('U3446/A', 'Input Pin(NAND2XL)')]
U3445 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3445 :A2 FIFO_S/FIFO_MEM_3[2] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U3445 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3445 :B2 FIFO_S/FIFO_MEM_4[2] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U3445 :Q n2142 [('U3446/B', 'Input Pin(NAND2XL)')]
U3446 :A n2143 [('U3444/Q', 'Output Pin(AOI22X1)')]
U3446 :B n2142 [('U3445/Q', 'Output Pin(AOI22X1)')]
U3446 :Q n2888 [('U3447/B2', 'Input Pin(AOI22X1)'), ('U3769/A2', 'Input Pin(AOI22X1)'), ('U3965/A2', 'Input Pin(AOI22X1)'), ('U4171/B', 'Input Pin(NAND2XL)')]
U3447 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3447 :A2 n2694 [('U3443/Q', 'Output Pin(NAND2XL)')]
U3447 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3447 :B2 n2888 [('U3446/Q', 'Output Pin(NAND2XL)')]
U3447 :Q n2147 [('U3452/B1', 'Input Pin(OAI211X1)')]
U3448 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3448 :A2 FIFO_N/FIFO_MEM_4[2] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U3448 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3448 :B2 FIFO_N/FIFO_MEM_1[2] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U3448 :Q n2145 [('U3450/A', 'Input Pin(NAND2XL)')]
U3449 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3449 :A2 FIFO_N/FIFO_MEM_2[2] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U3449 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3449 :B2 FIFO_N/FIFO_MEM_3[2] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U3449 :Q n2144 [('U3450/B', 'Input Pin(NAND2XL)')]
U3450 :A n2145 [('U3448/Q', 'Output Pin(AOI22X1)')]
U3450 :B n2144 [('U3449/Q', 'Output Pin(AOI22X1)')]
U3450 :Q n2886 [('U3451/B', 'Input Pin(NAND2XL)'), ('U3769/B2', 'Input Pin(AOI22X1)'), ('U3965/B2', 'Input Pin(AOI22X1)'), ('U4078/B2', 'Input Pin(AOI22X1)'), ('U4170/B2', 'Input Pin(AOI22X1)')]
U3451 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3451 :B n2886 [('U3450/Q', 'Output Pin(NAND2XL)')]
U3451 :Q n2146 [('U3452/C1', 'Input Pin(OAI211X1)')]
U3452 :A1 n2693 [('U3440/Q', 'Output Pin(AOI21X1)')]
U3452 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3452 :B1 n2147 [('U3447/Q', 'Output Pin(AOI22X1)')]
U3452 :C1 n2146 [('U3451/Q', 'Output Pin(NAND2XL)')]
U3452 :Q TX_E[2] [('TX_E[2]', 'Output Port')]
U3453 :A FIFO_W/FIFO_MEM_3[3] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U3453 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3453 :Q n2149 [('U3455/A', 'Input Pin(NAND2XL)')]
U3454 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3454 :A2 FIFO_W/FIFO_MEM_2[3] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U3454 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3454 :B2 FIFO_W/FIFO_MEM_1[3] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U3454 :Q n2148 [('U3455/B', 'Input Pin(NAND2XL)')]
U3455 :A n2149 [('U3453/Q', 'Output Pin(NAND2XL)')]
U3455 :B n2148 [('U3454/Q', 'Output Pin(AOI22X1)')]
U3455 :Q n2150 [('U3456/B1', 'Input Pin(AOI21X1)')]
U3456 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3456 :A2 FIFO_W/FIFO_MEM_4[3] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U3456 :B1 n2150 [('U3455/Q', 'Output Pin(NAND2XL)')]
U3456 :Q n2689 [('U3467/A1', 'Input Pin(OAI211X1)'), ('U3778/A1', 'Input Pin(OAI211X1)'), ('U4074/A', 'Input Pin(INVXL)')]
U3457 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3457 :A2 FIFO_L/FIFO_MEM_2[3] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U3457 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3457 :B2 FIFO_L/FIFO_MEM_1[3] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U3457 :Q n2152 [('U3459/A', 'Input Pin(NAND2XL)')]
U3458 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3458 :A2 FIFO_L/FIFO_MEM_3[3] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U3458 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3458 :B2 FIFO_L/FIFO_MEM_4[3] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U3458 :Q n2151 [('U3459/B', 'Input Pin(NAND2XL)')]
U3459 :A n2152 [('U3457/Q', 'Output Pin(AOI22X1)')]
U3459 :B n2151 [('U3458/Q', 'Output Pin(AOI22X1)')]
U3459 :Q n2690 [('U2593/A2', 'Input Pin(AOI22X1)'), ('U3776/B2', 'Input Pin(AOI22X1)'), ('U3963/B', 'Input Pin(NAND2XL)'), ('U4075/B', 'Input Pin(NAND2XL)')]
U3460 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3460 :A2 FIFO_S/FIFO_MEM_2[3] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U3460 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3460 :B2 FIFO_S/FIFO_MEM_1[3] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U3460 :Q n2154 [('U3462/A', 'Input Pin(NAND2XL)')]
U3461 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3461 :A2 FIFO_S/FIFO_MEM_3[3] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U3461 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3461 :B2 FIFO_S/FIFO_MEM_4[3] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U3461 :Q n2153 [('U3462/B', 'Input Pin(NAND2XL)')]
U3462 :A n2154 [('U3460/Q', 'Output Pin(AOI22X1)')]
U3462 :B n2153 [('U3461/Q', 'Output Pin(AOI22X1)')]
U3462 :Q n2882 [('U2593/B2', 'Input Pin(AOI22X1)'), ('U3777/A2', 'Input Pin(AOI22X1)'), ('U3962/A2', 'Input Pin(AOI22X1)'), ('U4168/B', 'Input Pin(NAND2XL)')]
U3463 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3463 :A2 FIFO_N/FIFO_MEM_4[3] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U3463 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3463 :B2 FIFO_N/FIFO_MEM_1[3] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U3463 :Q n2156 [('U3465/A', 'Input Pin(NAND2XL)')]
U3464 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3464 :A2 FIFO_N/FIFO_MEM_2[3] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U3464 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3464 :B2 FIFO_N/FIFO_MEM_3[3] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U3464 :Q n2155 [('U3465/B', 'Input Pin(NAND2XL)')]
U3465 :A n2156 [('U3463/Q', 'Output Pin(AOI22X1)')]
U3465 :B n2155 [('U3464/Q', 'Output Pin(AOI22X1)')]
U3465 :Q n2879 [('U2582/B2', 'Input Pin(AOI22X1)'), ('U3466/B', 'Input Pin(NAND2XL)'), ('U3777/B2', 'Input Pin(AOI22X1)'), ('U3962/B2', 'Input Pin(AOI22X1)'), ('U4167/B2', 'Input Pin(AOI22X1)')]
U3466 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3466 :B n2879 [('U3465/Q', 'Output Pin(NAND2XL)')]
U3466 :Q n2157 [('U3467/C1', 'Input Pin(OAI211X1)')]
U3467 :A1 n2689 [('U3456/Q', 'Output Pin(AOI21X1)')]
U3467 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3467 :B1 n2158 [('U2593/Q', 'Output Pin(AOI22X1)')]
U3467 :C1 n2157 [('U3466/Q', 'Output Pin(NAND2XL)')]
U3467 :Q TX_E[3] [('TX_E[3]', 'Output Port')]
U3468 :A FIFO_W/FIFO_MEM_3[4] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U3468 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3468 :Q n2160 [('U3470/A', 'Input Pin(NAND2XL)')]
U3469 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3469 :A2 FIFO_W/FIFO_MEM_2[4] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U3469 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3469 :B2 FIFO_W/FIFO_MEM_1[4] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U3469 :Q n2159 [('U3470/B', 'Input Pin(NAND2XL)')]
U3470 :A n2160 [('U3468/Q', 'Output Pin(NAND2XL)')]
U3470 :B n2159 [('U3469/Q', 'Output Pin(AOI22X1)')]
U3470 :Q n2161 [('U3471/B1', 'Input Pin(AOI21X1)')]
U3471 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3471 :A2 FIFO_W/FIFO_MEM_4[4] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U3471 :B1 n2161 [('U3470/Q', 'Output Pin(NAND2XL)')]
U3471 :Q n2685 [('U3483/A1', 'Input Pin(OAI211X1)'), ('U3785/A1', 'Input Pin(OAI211X1)'), ('U4070/A', 'Input Pin(INVXL)')]
U3472 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3472 :A2 FIFO_L/FIFO_MEM_2[4] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U3472 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3472 :B2 FIFO_L/FIFO_MEM_1[4] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U3472 :Q n2163 [('U3474/A', 'Input Pin(NAND2XL)')]
U3473 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3473 :A2 FIFO_L/FIFO_MEM_3[4] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U3473 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3473 :B2 FIFO_L/FIFO_MEM_4[4] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U3473 :Q n2162 [('U3474/B', 'Input Pin(NAND2XL)')]
U3474 :A n2163 [('U3472/Q', 'Output Pin(AOI22X1)')]
U3474 :B n2162 [('U3473/Q', 'Output Pin(AOI22X1)')]
U3474 :Q n2686 [('U3478/A2', 'Input Pin(AOI22X1)'), ('U3784/B2', 'Input Pin(AOI22X1)'), ('U3960/B', 'Input Pin(NAND2XL)'), ('U4072/B', 'Input Pin(NAND2XL)')]
U3475 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3475 :A2 FIFO_S/FIFO_MEM_2[4] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U3475 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3475 :B2 FIFO_S/FIFO_MEM_1[4] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U3475 :Q n2165 [('U3477/A', 'Input Pin(NAND2XL)')]
U3476 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3476 :A2 FIFO_S/FIFO_MEM_3[4] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U3476 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3476 :B2 FIFO_S/FIFO_MEM_4[4] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U3476 :Q n2164 [('U3477/B', 'Input Pin(NAND2XL)')]
U3477 :A n2165 [('U3475/Q', 'Output Pin(AOI22X1)')]
U3477 :B n2164 [('U3476/Q', 'Output Pin(AOI22X1)')]
U3477 :Q n2875 [('U2587/A2', 'Input Pin(AOI22X1)'), ('U2598/A2', 'Input Pin(AOI22X1)'), ('U3478/B2', 'Input Pin(AOI22X1)'), ('U4165/B', 'Input Pin(NAND2XL)')]
U3478 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3478 :A2 n2686 [('U3474/Q', 'Output Pin(NAND2XL)')]
U3478 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3478 :B2 n2875 [('U3477/Q', 'Output Pin(NAND2XL)')]
U3478 :Q n2169 [('U3483/B1', 'Input Pin(OAI211X1)')]
U3479 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3479 :A2 FIFO_N/FIFO_MEM_4[4] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U3479 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3479 :B2 FIFO_N/FIFO_MEM_1[4] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U3479 :Q n2167 [('U3481/A', 'Input Pin(NAND2XL)')]
U3480 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3480 :A2 FIFO_N/FIFO_MEM_2[4] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U3480 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3480 :B2 FIFO_N/FIFO_MEM_3[4] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U3480 :Q n2166 [('U3481/B', 'Input Pin(NAND2XL)')]
U3481 :A n2167 [('U3479/Q', 'Output Pin(AOI22X1)')]
U3481 :B n2166 [('U3480/Q', 'Output Pin(AOI22X1)')]
U3481 :Q n2873 [('U2587/B2', 'Input Pin(AOI22X1)'), ('U2598/B2', 'Input Pin(AOI22X1)'), ('U3482/B', 'Input Pin(NAND2XL)'), ('U4071/B2', 'Input Pin(AOI22X1)'), ('U4164/B2', 'Input Pin(AOI22X1)')]
U3482 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3482 :B n2873 [('U3481/Q', 'Output Pin(NAND2XL)')]
U3482 :Q n2168 [('U3483/C1', 'Input Pin(OAI211X1)')]
U3483 :A1 n2685 [('U3471/Q', 'Output Pin(AOI21X1)')]
U3483 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3483 :B1 n2169 [('U3478/Q', 'Output Pin(AOI22X1)')]
U3483 :C1 n2168 [('U3482/Q', 'Output Pin(NAND2XL)')]
U3483 :Q TX_E[4] [('TX_E[4]', 'Output Port')]
U3484 :A FIFO_W/FIFO_MEM_3[5] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U3484 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3484 :Q n2171 [('U3486/A', 'Input Pin(NAND2XL)')]
U3485 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3485 :A2 FIFO_W/FIFO_MEM_2[5] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U3485 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3485 :B2 FIFO_W/FIFO_MEM_1[5] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U3485 :Q n2170 [('U3486/B', 'Input Pin(NAND2XL)')]
U3486 :A n2171 [('U3484/Q', 'Output Pin(NAND2XL)')]
U3486 :B n2170 [('U3485/Q', 'Output Pin(AOI22X1)')]
U3486 :Q n2172 [('U3487/B1', 'Input Pin(AOI21X1)')]
U3487 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3487 :A2 FIFO_W/FIFO_MEM_4[5] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U3487 :B1 n2172 [('U3486/Q', 'Output Pin(NAND2XL)')]
U3487 :Q n2681 [('U3499/A1', 'Input Pin(OAI211X1)'), ('U3793/A1', 'Input Pin(OAI211X1)'), ('U4066/A', 'Input Pin(INVXL)')]
U3488 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3488 :A2 FIFO_L/FIFO_MEM_2[5] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U3488 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3488 :B2 FIFO_L/FIFO_MEM_1[5] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U3488 :Q n2174 [('U3490/A', 'Input Pin(NAND2XL)')]
U3489 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3489 :A2 FIFO_L/FIFO_MEM_3[5] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U3489 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3489 :B2 FIFO_L/FIFO_MEM_4[5] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U3489 :Q n2173 [('U3490/B', 'Input Pin(NAND2XL)')]
U3490 :A n2174 [('U3488/Q', 'Output Pin(AOI22X1)')]
U3490 :B n2173 [('U3489/Q', 'Output Pin(AOI22X1)')]
U3490 :Q n2682 [('U3494/A2', 'Input Pin(AOI22X1)'), ('U3791/B2', 'Input Pin(AOI22X1)'), ('U3958/B', 'Input Pin(NAND2XL)'), ('U4068/B', 'Input Pin(NAND2XL)')]
U3491 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3491 :A2 FIFO_S/FIFO_MEM_2[5] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U3491 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3491 :B2 FIFO_S/FIFO_MEM_1[5] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U3491 :Q n2176 [('U3493/A', 'Input Pin(NAND2XL)')]
U3492 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3492 :A2 FIFO_S/FIFO_MEM_3[5] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U3492 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3492 :B2 FIFO_S/FIFO_MEM_4[5] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U3492 :Q n2175 [('U3493/B', 'Input Pin(NAND2XL)')]
U3493 :A n2176 [('U3491/Q', 'Output Pin(AOI22X1)')]
U3493 :B n2175 [('U3492/Q', 'Output Pin(AOI22X1)')]
U3493 :Q n2869 [('U3494/B2', 'Input Pin(AOI22X1)'), ('U3792/A2', 'Input Pin(AOI22X1)'), ('U3957/A2', 'Input Pin(AOI22X1)'), ('U4162/B', 'Input Pin(NAND2XL)')]
U3494 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3494 :A2 n2682 [('U3490/Q', 'Output Pin(NAND2XL)')]
U3494 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3494 :B2 n2869 [('U3493/Q', 'Output Pin(NAND2XL)')]
U3494 :Q n2180 [('U3499/B1', 'Input Pin(OAI211X1)')]
U3495 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3495 :A2 FIFO_N/FIFO_MEM_4[5] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U3495 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3495 :B2 FIFO_N/FIFO_MEM_1[5] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U3495 :Q n2178 [('U3497/A', 'Input Pin(NAND2XL)')]
U3496 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3496 :A2 FIFO_N/FIFO_MEM_2[5] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U3496 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3496 :B2 FIFO_N/FIFO_MEM_3[5] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U3496 :Q n2177 [('U3497/B', 'Input Pin(NAND2XL)')]
U3497 :A n2178 [('U3495/Q', 'Output Pin(AOI22X1)')]
U3497 :B n2177 [('U3496/Q', 'Output Pin(AOI22X1)')]
U3497 :Q n2867 [('U3498/B', 'Input Pin(NAND2XL)'), ('U3792/B2', 'Input Pin(AOI22X1)'), ('U3957/B2', 'Input Pin(AOI22X1)'), ('U4067/B2', 'Input Pin(AOI22X1)'), ('U4161/B2', 'Input Pin(AOI22X1)')]
U3498 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3498 :B n2867 [('U3497/Q', 'Output Pin(NAND2XL)')]
U3498 :Q n2179 [('U3499/C1', 'Input Pin(OAI211X1)')]
U3499 :A1 n2681 [('U3487/Q', 'Output Pin(AOI21X1)')]
U3499 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3499 :B1 n2180 [('U3494/Q', 'Output Pin(AOI22X1)')]
U3499 :C1 n2179 [('U3498/Q', 'Output Pin(NAND2XL)')]
U3499 :Q TX_E[5] [('TX_E[5]', 'Output Port')]
U3500 :A FIFO_W/FIFO_MEM_3[6] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U3500 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3500 :Q n2182 [('U3502/A', 'Input Pin(NAND2XL)')]
U3501 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3501 :A2 FIFO_W/FIFO_MEM_2[6] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U3501 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3501 :B2 FIFO_W/FIFO_MEM_1[6] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U3501 :Q n2181 [('U3502/B', 'Input Pin(NAND2XL)')]
U3502 :A n2182 [('U3500/Q', 'Output Pin(NAND2XL)')]
U3502 :B n2181 [('U3501/Q', 'Output Pin(AOI22X1)')]
U3502 :Q n2183 [('U3503/B1', 'Input Pin(AOI21X1)')]
U3503 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3503 :A2 FIFO_W/FIFO_MEM_4[6] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U3503 :B1 n2183 [('U3502/Q', 'Output Pin(NAND2XL)')]
U3503 :Q n2677 [('U3515/A1', 'Input Pin(OAI211X1)'), ('U3801/A1', 'Input Pin(OAI211X1)'), ('U4062/A', 'Input Pin(INVXL)')]
U3504 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3504 :A2 FIFO_L/FIFO_MEM_2[6] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U3504 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3504 :B2 FIFO_L/FIFO_MEM_1[6] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U3504 :Q n2185 [('U3506/A', 'Input Pin(NAND2XL)')]
U3505 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3505 :A2 FIFO_L/FIFO_MEM_3[6] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U3505 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3505 :B2 FIFO_L/FIFO_MEM_4[6] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U3505 :Q n2184 [('U3506/B', 'Input Pin(NAND2XL)')]
U3506 :A n2185 [('U3504/Q', 'Output Pin(AOI22X1)')]
U3506 :B n2184 [('U3505/Q', 'Output Pin(AOI22X1)')]
U3506 :Q n2678 [('U3510/A2', 'Input Pin(AOI22X1)'), ('U3799/B2', 'Input Pin(AOI22X1)'), ('U3955/B', 'Input Pin(NAND2XL)'), ('U4064/B', 'Input Pin(NAND2XL)')]
U3507 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3507 :A2 FIFO_S/FIFO_MEM_2[6] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U3507 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3507 :B2 FIFO_S/FIFO_MEM_1[6] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U3507 :Q n2187 [('U3509/A', 'Input Pin(NAND2XL)')]
U3508 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3508 :A2 FIFO_S/FIFO_MEM_3[6] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U3508 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3508 :B2 FIFO_S/FIFO_MEM_4[6] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U3508 :Q n2186 [('U3509/B', 'Input Pin(NAND2XL)')]
U3509 :A n2187 [('U3507/Q', 'Output Pin(AOI22X1)')]
U3509 :B n2186 [('U3508/Q', 'Output Pin(AOI22X1)')]
U3509 :Q n2863 [('U3510/B2', 'Input Pin(AOI22X1)'), ('U3800/A2', 'Input Pin(AOI22X1)'), ('U3954/A2', 'Input Pin(AOI22X1)'), ('U4159/B', 'Input Pin(NAND2XL)')]
U3510 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3510 :A2 n2678 [('U3506/Q', 'Output Pin(NAND2XL)')]
U3510 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3510 :B2 n2863 [('U3509/Q', 'Output Pin(NAND2XL)')]
U3510 :Q n2191 [('U3515/B1', 'Input Pin(OAI211X1)')]
U3511 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3511 :A2 FIFO_N/FIFO_MEM_4[6] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U3511 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3511 :B2 FIFO_N/FIFO_MEM_1[6] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U3511 :Q n2189 [('U3513/A', 'Input Pin(NAND2XL)')]
U3512 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3512 :A2 FIFO_N/FIFO_MEM_2[6] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U3512 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3512 :B2 FIFO_N/FIFO_MEM_3[6] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U3512 :Q n2188 [('U3513/B', 'Input Pin(NAND2XL)')]
U3513 :A n2189 [('U3511/Q', 'Output Pin(AOI22X1)')]
U3513 :B n2188 [('U3512/Q', 'Output Pin(AOI22X1)')]
U3513 :Q n2861 [('U3514/B', 'Input Pin(NAND2XL)'), ('U3800/B2', 'Input Pin(AOI22X1)'), ('U3954/B2', 'Input Pin(AOI22X1)'), ('U4063/B2', 'Input Pin(AOI22X1)'), ('U4158/B2', 'Input Pin(AOI22X1)')]
U3514 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3514 :B n2861 [('U3513/Q', 'Output Pin(NAND2XL)')]
U3514 :Q n2190 [('U3515/C1', 'Input Pin(OAI211X1)')]
U3515 :A1 n2677 [('U3503/Q', 'Output Pin(AOI21X1)')]
U3515 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3515 :B1 n2191 [('U3510/Q', 'Output Pin(AOI22X1)')]
U3515 :C1 n2190 [('U3514/Q', 'Output Pin(NAND2XL)')]
U3515 :Q TX_E[6] [('TX_E[6]', 'Output Port')]
U3516 :A FIFO_W/FIFO_MEM_3[7] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U3516 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3516 :Q n2193 [('U3518/A', 'Input Pin(NAND2XL)')]
U3517 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3517 :A2 FIFO_W/FIFO_MEM_2[7] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U3517 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3517 :B2 FIFO_W/FIFO_MEM_1[7] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U3517 :Q n2192 [('U3518/B', 'Input Pin(NAND2XL)')]
U3518 :A n2193 [('U3516/Q', 'Output Pin(NAND2XL)')]
U3518 :B n2192 [('U3517/Q', 'Output Pin(AOI22X1)')]
U3518 :Q n2194 [('U3519/B1', 'Input Pin(AOI21X1)')]
U3519 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3519 :A2 FIFO_W/FIFO_MEM_4[7] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U3519 :B1 n2194 [('U3518/Q', 'Output Pin(NAND2XL)')]
U3519 :Q n2673 [('U3531/A1', 'Input Pin(OAI211X1)'), ('U3809/A1', 'Input Pin(OAI211X1)'), ('U4058/A', 'Input Pin(INVXL)')]
U3520 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3520 :A2 FIFO_L/FIFO_MEM_2[7] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U3520 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3520 :B2 FIFO_L/FIFO_MEM_1[7] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U3520 :Q n2196 [('U3522/A', 'Input Pin(NAND2XL)')]
U3521 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3521 :A2 FIFO_L/FIFO_MEM_3[7] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U3521 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3521 :B2 FIFO_L/FIFO_MEM_4[7] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U3521 :Q n2195 [('U3522/B', 'Input Pin(NAND2XL)')]
U3522 :A n2196 [('U3520/Q', 'Output Pin(AOI22X1)')]
U3522 :B n2195 [('U3521/Q', 'Output Pin(AOI22X1)')]
U3522 :Q n2674 [('U3526/A2', 'Input Pin(AOI22X1)'), ('U3807/B2', 'Input Pin(AOI22X1)'), ('U3952/B', 'Input Pin(NAND2XL)'), ('U4060/B', 'Input Pin(NAND2XL)')]
U3523 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3523 :A2 FIFO_S/FIFO_MEM_2[7] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U3523 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3523 :B2 FIFO_S/FIFO_MEM_1[7] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U3523 :Q n2198 [('U3525/A', 'Input Pin(NAND2XL)')]
U3524 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3524 :A2 FIFO_S/FIFO_MEM_3[7] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U3524 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3524 :B2 FIFO_S/FIFO_MEM_4[7] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U3524 :Q n2197 [('U3525/B', 'Input Pin(NAND2XL)')]
U3525 :A n2198 [('U3523/Q', 'Output Pin(AOI22X1)')]
U3525 :B n2197 [('U3524/Q', 'Output Pin(AOI22X1)')]
U3525 :Q n2857 [('U3526/B2', 'Input Pin(AOI22X1)'), ('U3808/A2', 'Input Pin(AOI22X1)'), ('U3951/A2', 'Input Pin(AOI22X1)'), ('U4156/B', 'Input Pin(NAND2XL)')]
U3526 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3526 :A2 n2674 [('U3522/Q', 'Output Pin(NAND2XL)')]
U3526 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3526 :B2 n2857 [('U3525/Q', 'Output Pin(NAND2XL)')]
U3526 :Q n2202 [('U3531/B1', 'Input Pin(OAI211X1)')]
U3527 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3527 :A2 FIFO_N/FIFO_MEM_4[7] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U3527 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3527 :B2 FIFO_N/FIFO_MEM_1[7] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U3527 :Q n2200 [('U3529/A', 'Input Pin(NAND2XL)')]
U3528 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3528 :A2 FIFO_N/FIFO_MEM_2[7] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U3528 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3528 :B2 FIFO_N/FIFO_MEM_3[7] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U3528 :Q n2199 [('U3529/B', 'Input Pin(NAND2XL)')]
U3529 :A n2200 [('U3527/Q', 'Output Pin(AOI22X1)')]
U3529 :B n2199 [('U3528/Q', 'Output Pin(AOI22X1)')]
U3529 :Q n2855 [('U2578/B2', 'Input Pin(AOI22X1)'), ('U3530/B', 'Input Pin(NAND2XL)'), ('U3808/B2', 'Input Pin(AOI22X1)'), ('U3951/B2', 'Input Pin(AOI22X1)'), ('U4059/B2', 'Input Pin(AOI22X1)')]
U3530 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3530 :B n2855 [('U3529/Q', 'Output Pin(NAND2XL)')]
U3530 :Q n2201 [('U3531/C1', 'Input Pin(OAI211X1)')]
U3531 :A1 n2673 [('U3519/Q', 'Output Pin(AOI21X1)')]
U3531 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3531 :B1 n2202 [('U3526/Q', 'Output Pin(AOI22X1)')]
U3531 :C1 n2201 [('U3530/Q', 'Output Pin(NAND2XL)')]
U3531 :Q TX_E[7] [('TX_E[7]', 'Output Port')]
U3532 :A FIFO_W/FIFO_MEM_3[8] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U3532 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3532 :Q n2204 [('U3534/A', 'Input Pin(NAND2XL)')]
U3533 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3533 :A2 FIFO_W/FIFO_MEM_2[8] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U3533 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3533 :B2 FIFO_W/FIFO_MEM_1[8] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U3533 :Q n2203 [('U3534/B', 'Input Pin(NAND2XL)')]
U3534 :A n2204 [('U3532/Q', 'Output Pin(NAND2XL)')]
U3534 :B n2203 [('U3533/Q', 'Output Pin(AOI22X1)')]
U3534 :Q n2205 [('U3535/B1', 'Input Pin(AOI21X1)')]
U3535 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3535 :A2 FIFO_W/FIFO_MEM_4[8] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U3535 :B1 n2205 [('U3534/Q', 'Output Pin(NAND2XL)')]
U3535 :Q n2669 [('U3547/A1', 'Input Pin(OAI211X1)'), ('U3817/A1', 'Input Pin(OAI211X1)'), ('U4054/A', 'Input Pin(INVXL)')]
U3536 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3536 :A2 FIFO_L/FIFO_MEM_2[8] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U3536 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3536 :B2 FIFO_L/FIFO_MEM_1[8] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U3536 :Q n2207 [('U3538/A', 'Input Pin(NAND2XL)')]
U3537 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3537 :A2 FIFO_L/FIFO_MEM_3[8] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U3537 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3537 :B2 FIFO_L/FIFO_MEM_4[8] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U3537 :Q n2206 [('U3538/B', 'Input Pin(NAND2XL)')]
U3538 :A n2207 [('U3536/Q', 'Output Pin(AOI22X1)')]
U3538 :B n2206 [('U3537/Q', 'Output Pin(AOI22X1)')]
U3538 :Q n2670 [('U3542/A2', 'Input Pin(AOI22X1)'), ('U3815/B2', 'Input Pin(AOI22X1)'), ('U3949/B', 'Input Pin(NAND2XL)'), ('U4056/B', 'Input Pin(NAND2XL)')]
U3539 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3539 :A2 FIFO_S/FIFO_MEM_2[8] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U3539 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3539 :B2 FIFO_S/FIFO_MEM_1[8] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U3539 :Q n2209 [('U3541/A', 'Input Pin(NAND2XL)')]
U3540 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3540 :A2 FIFO_S/FIFO_MEM_3[8] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U3540 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3540 :B2 FIFO_S/FIFO_MEM_4[8] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U3540 :Q n2208 [('U3541/B', 'Input Pin(NAND2XL)')]
U3541 :A n2209 [('U3539/Q', 'Output Pin(AOI22X1)')]
U3541 :B n2208 [('U3540/Q', 'Output Pin(AOI22X1)')]
U3541 :Q n2851 [('U3542/B2', 'Input Pin(AOI22X1)'), ('U3816/A2', 'Input Pin(AOI22X1)'), ('U3948/A2', 'Input Pin(AOI22X1)'), ('U4154/B', 'Input Pin(NAND2XL)')]
U3542 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3542 :A2 n2670 [('U3538/Q', 'Output Pin(NAND2XL)')]
U3542 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3542 :B2 n2851 [('U3541/Q', 'Output Pin(NAND2XL)')]
U3542 :Q n2213 [('U3547/B1', 'Input Pin(OAI211X1)')]
U3543 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3543 :A2 FIFO_N/FIFO_MEM_4[8] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U3543 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3543 :B2 FIFO_N/FIFO_MEM_1[8] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U3543 :Q n2211 [('U3545/A', 'Input Pin(NAND2XL)')]
U3544 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3544 :A2 FIFO_N/FIFO_MEM_2[8] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U3544 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3544 :B2 FIFO_N/FIFO_MEM_3[8] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U3544 :Q n2210 [('U3545/B', 'Input Pin(NAND2XL)')]
U3545 :A n2211 [('U3543/Q', 'Output Pin(AOI22X1)')]
U3545 :B n2210 [('U3544/Q', 'Output Pin(AOI22X1)')]
U3545 :Q n2849 [('U3546/B', 'Input Pin(NAND2XL)'), ('U3816/B2', 'Input Pin(AOI22X1)'), ('U3948/B2', 'Input Pin(AOI22X1)'), ('U4055/B2', 'Input Pin(AOI22X1)'), ('U4153/B2', 'Input Pin(AOI22X1)')]
U3546 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3546 :B n2849 [('U3545/Q', 'Output Pin(NAND2XL)')]
U3546 :Q n2212 [('U3547/C1', 'Input Pin(OAI211X1)')]
U3547 :A1 n2669 [('U3535/Q', 'Output Pin(AOI21X1)')]
U3547 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3547 :B1 n2213 [('U3542/Q', 'Output Pin(AOI22X1)')]
U3547 :C1 n2212 [('U3546/Q', 'Output Pin(NAND2XL)')]
U3547 :Q TX_E[8] [('TX_E[8]', 'Output Port')]
U3548 :A FIFO_W/FIFO_MEM_3[9] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U3548 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3548 :Q n2215 [('U3550/A', 'Input Pin(NAND2XL)')]
U3549 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3549 :A2 FIFO_W/FIFO_MEM_2[9] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U3549 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3549 :B2 FIFO_W/FIFO_MEM_1[9] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U3549 :Q n2214 [('U3550/B', 'Input Pin(NAND2XL)')]
U3550 :A n2215 [('U3548/Q', 'Output Pin(NAND2XL)')]
U3550 :B n2214 [('U3549/Q', 'Output Pin(AOI22X1)')]
U3550 :Q n2216 [('U3551/B1', 'Input Pin(AOI21X1)')]
U3551 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3551 :A2 FIFO_W/FIFO_MEM_4[9] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U3551 :B1 n2216 [('U3550/Q', 'Output Pin(NAND2XL)')]
U3551 :Q n2665 [('U2627/A1', 'Input Pin(OAI211X1)'), ('U3563/A1', 'Input Pin(OAI211X1)'), ('U4050/A', 'Input Pin(INVXL)')]
U3552 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3552 :A2 FIFO_L/FIFO_MEM_2[9] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U3552 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3552 :B2 FIFO_L/FIFO_MEM_1[9] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U3552 :Q n2218 [('U3554/A', 'Input Pin(NAND2XL)')]
U3553 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3553 :A2 FIFO_L/FIFO_MEM_3[9] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U3553 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3553 :B2 FIFO_L/FIFO_MEM_4[9] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U3553 :Q n2217 [('U3554/B', 'Input Pin(NAND2XL)')]
U3554 :A n2218 [('U3552/Q', 'Output Pin(AOI22X1)')]
U3554 :B n2217 [('U3553/Q', 'Output Pin(AOI22X1)')]
U3554 :Q n2666 [('U3558/A2', 'Input Pin(AOI22X1)'), ('U3823/B2', 'Input Pin(AOI22X1)'), ('U3946/B', 'Input Pin(NAND2XL)'), ('U4052/B', 'Input Pin(NAND2XL)')]
U3555 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3555 :A2 FIFO_S/FIFO_MEM_2[9] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U3555 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3555 :B2 FIFO_S/FIFO_MEM_1[9] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U3555 :Q n2220 [('U3557/A', 'Input Pin(NAND2XL)')]
U3556 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3556 :A2 FIFO_S/FIFO_MEM_3[9] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U3556 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3556 :B2 FIFO_S/FIFO_MEM_4[9] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U3556 :Q n2219 [('U3557/B', 'Input Pin(NAND2XL)')]
U3557 :A n2220 [('U3555/Q', 'Output Pin(AOI22X1)')]
U3557 :B n2219 [('U3556/Q', 'Output Pin(AOI22X1)')]
U3557 :Q n2844 [('U2588/A2', 'Input Pin(AOI22X1)'), ('U2599/A2', 'Input Pin(AOI22X1)'), ('U3558/B2', 'Input Pin(AOI22X1)'), ('U4151/B', 'Input Pin(NAND2XL)')]
U3558 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3558 :A2 n2666 [('U3554/Q', 'Output Pin(NAND2XL)')]
U3558 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3558 :B2 n2844 [('U3557/Q', 'Output Pin(NAND2XL)')]
U3558 :Q n2224 [('U3563/B1', 'Input Pin(OAI211X1)')]
U3559 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3559 :A2 FIFO_N/FIFO_MEM_4[9] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U3559 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3559 :B2 FIFO_N/FIFO_MEM_1[9] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U3559 :Q n2222 [('U3561/A', 'Input Pin(NAND2XL)')]
U3560 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3560 :A2 FIFO_N/FIFO_MEM_2[9] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U3560 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3560 :B2 FIFO_N/FIFO_MEM_3[9] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U3560 :Q n2221 [('U3561/B', 'Input Pin(NAND2XL)')]
U3561 :A n2222 [('U3559/Q', 'Output Pin(AOI22X1)')]
U3561 :B n2221 [('U3560/Q', 'Output Pin(AOI22X1)')]
U3561 :Q n2842 [('U2588/B2', 'Input Pin(AOI22X1)'), ('U2599/B2', 'Input Pin(AOI22X1)'), ('U3562/B', 'Input Pin(NAND2XL)'), ('U4051/B2', 'Input Pin(AOI22X1)'), ('U4150/B2', 'Input Pin(AOI22X1)')]
U3562 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3562 :B n2842 [('U3561/Q', 'Output Pin(NAND2XL)')]
U3562 :Q n2223 [('U3563/C1', 'Input Pin(OAI211X1)')]
U3563 :A1 n2665 [('U3551/Q', 'Output Pin(AOI21X1)')]
U3563 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3563 :B1 n2224 [('U3558/Q', 'Output Pin(AOI22X1)')]
U3563 :C1 n2223 [('U3562/Q', 'Output Pin(NAND2XL)')]
U3563 :Q TX_E[9] [('TX_E[9]', 'Output Port')]
U3564 :A FIFO_W/FIFO_MEM_3[10] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U3564 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3564 :Q n2226 [('U3566/A', 'Input Pin(NAND2XL)')]
U3565 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3565 :A2 FIFO_W/FIFO_MEM_2[10] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U3565 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3565 :B2 FIFO_W/FIFO_MEM_1[10] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U3565 :Q n2225 [('U3566/B', 'Input Pin(NAND2XL)')]
U3566 :A n2226 [('U3564/Q', 'Output Pin(NAND2XL)')]
U3566 :B n2225 [('U3565/Q', 'Output Pin(AOI22X1)')]
U3566 :Q n2227 [('U3567/B1', 'Input Pin(AOI21X1)')]
U3567 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3567 :A2 FIFO_W/FIFO_MEM_4[10] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U3567 :B1 n2227 [('U3566/Q', 'Output Pin(NAND2XL)')]
U3567 :Q n2661 [('U3579/A1', 'Input Pin(OAI211X1)'), ('U3831/A1', 'Input Pin(OAI211X1)'), ('U4047/A', 'Input Pin(INVXL)')]
U3568 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3568 :A2 FIFO_L/FIFO_MEM_2[10] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U3568 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3568 :B2 FIFO_L/FIFO_MEM_1[10] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U3568 :Q n2229 [('U3570/A', 'Input Pin(NAND2XL)')]
U3569 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3569 :A2 FIFO_L/FIFO_MEM_3[10] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U3569 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3569 :B2 FIFO_L/FIFO_MEM_4[10] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U3569 :Q n2228 [('U3570/B', 'Input Pin(NAND2XL)')]
U3570 :A n2229 [('U3568/Q', 'Output Pin(AOI22X1)')]
U3570 :B n2228 [('U3569/Q', 'Output Pin(AOI22X1)')]
U3570 :Q n2662 [('U2594/A2', 'Input Pin(AOI22X1)'), ('U3829/B2', 'Input Pin(AOI22X1)'), ('U3944/B', 'Input Pin(NAND2XL)'), ('U4048/B', 'Input Pin(NAND2XL)')]
U3571 :A n2374 [('U2815/Q', 'Output Pin(OR3X1)')]
U3571 :Q n2377 [('U3724/B1', 'Input Pin(AOI22X1)'), ('U2892/C', 'Input Pin(NOR3X3)'), ('U2828/B', 'Input Pin(NOR4X1)'), ('U3447/B1', 'Input Pin(AOI22X1)'), ('U3431/B1', 'Input Pin(AOI22X1)'), ('U3418/B1', 'Input Pin(AOI22X1)'), ('U2593/B1', 'Input Pin(AOI22X1)'), ('U2595/B1', 'Input Pin(AOI22X1)'), ('U3478/B1', 'Input Pin(AOI22X1)'), ('U3494/B1', 'Input Pin(AOI22X1)'), ('U3510/B1', 'Input Pin(AOI22X1)'), ('U3526/B1', 'Input Pin(AOI22X1)'), ('U3542/B1', 'Input Pin(AOI22X1)'), ('U3558/B1', 'Input Pin(AOI22X1)'), ('U3590/B1', 'Input Pin(AOI22X1)'), ('U3605/B1', 'Input Pin(AOI22X1)'), ('U3612/B1', 'Input Pin(AOI22X1)'), ('U3615/B1', 'Input Pin(AOI22X1)'), ('U2594/B1', 'Input Pin(AOI22X1)'), ('U2596/B1', 'Input Pin(AOI22X1)'), ('U2597/B1', 'Input Pin(AOI22X1)'), ('U3619/B1', 'Input Pin(AOI22X1)'), ('U3635/B1', 'Input Pin(AOI22X1)'), ('U3651/B1', 'Input Pin(AOI22X1)'), ('U3667/B1', 'Input Pin(AOI22X1)'), ('U3677/B1', 'Input Pin(AOI22X1)'), ('U3684/B1', 'Input Pin(AOI22X1)'), ('U3691/B1', 'Input Pin(AOI22X1)'), ('U3704/B1', 'Input Pin(AOI22X1)'), ('U3711/B1', 'Input Pin(AOI22X1)'), ('U3718/B1', 'Input Pin(AOI22X1)'), ('U3738/B1', 'Input Pin(AOI22X1)'), ('U3746/B1', 'Input Pin(AOI22X1)')]
U3572 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3572 :A2 FIFO_S/FIFO_MEM_2[10] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U3572 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3572 :B2 FIFO_S/FIFO_MEM_1[10] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U3572 :Q n2231 [('U3574/A', 'Input Pin(NAND2XL)')]
U3573 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3573 :A2 FIFO_S/FIFO_MEM_3[10] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U3573 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3573 :B2 FIFO_S/FIFO_MEM_4[10] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U3573 :Q n2230 [('U3574/B', 'Input Pin(NAND2XL)')]
U3574 :A n2231 [('U3572/Q', 'Output Pin(AOI22X1)')]
U3574 :B n2230 [('U3573/Q', 'Output Pin(AOI22X1)')]
U3574 :Q n2838 [('U2594/B2', 'Input Pin(AOI22X1)'), ('U3830/A2', 'Input Pin(AOI22X1)'), ('U3943/A2', 'Input Pin(AOI22X1)'), ('U4148/B', 'Input Pin(NAND2XL)')]
U3575 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3575 :A2 FIFO_N/FIFO_MEM_4[10] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U3575 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3575 :B2 FIFO_N/FIFO_MEM_1[10] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U3575 :Q n2233 [('U3577/A', 'Input Pin(NAND2XL)')]
U3576 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3576 :A2 FIFO_N/FIFO_MEM_2[10] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U3576 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3576 :B2 FIFO_N/FIFO_MEM_3[10] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U3576 :Q n2232 [('U3577/B', 'Input Pin(NAND2XL)')]
U3577 :A n2233 [('U3575/Q', 'Output Pin(AOI22X1)')]
U3577 :B n2232 [('U3576/Q', 'Output Pin(AOI22X1)')]
U3577 :Q n2836 [('U2583/B2', 'Input Pin(AOI22X1)'), ('U3578/B', 'Input Pin(NAND2XL)'), ('U3830/B2', 'Input Pin(AOI22X1)'), ('U3943/B2', 'Input Pin(AOI22X1)'), ('U4147/B2', 'Input Pin(AOI22X1)')]
U3578 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3578 :B n2836 [('U3577/Q', 'Output Pin(NAND2XL)')]
U3578 :Q n2234 [('U3579/C1', 'Input Pin(OAI211X1)')]
U3579 :A1 n2661 [('U3567/Q', 'Output Pin(AOI21X1)')]
U3579 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3579 :B1 n2235 [('U2594/Q', 'Output Pin(AOI22X1)')]
U3579 :C1 n2234 [('U3578/Q', 'Output Pin(NAND2XL)')]
U3579 :Q TX_E[10] [('TX_E[10]', 'Output Port')]
U3580 :A FIFO_W/FIFO_MEM_3[11] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U3580 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3580 :Q n2237 [('U3582/A', 'Input Pin(NAND2XL)')]
U3581 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3581 :A2 FIFO_W/FIFO_MEM_2[11] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U3581 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3581 :B2 FIFO_W/FIFO_MEM_1[11] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U3581 :Q n2236 [('U3582/B', 'Input Pin(NAND2XL)')]
U3582 :A n2237 [('U3580/Q', 'Output Pin(NAND2XL)')]
U3582 :B n2236 [('U3581/Q', 'Output Pin(AOI22X1)')]
U3582 :Q n2238 [('U3583/B1', 'Input Pin(AOI21X1)')]
U3583 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3583 :A2 FIFO_W/FIFO_MEM_4[11] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U3583 :B1 n2238 [('U3582/Q', 'Output Pin(NAND2XL)')]
U3583 :Q n2657 [('U2625/A1', 'Input Pin(OAI211X1)'), ('U3839/A1', 'Input Pin(OAI211X1)'), ('U4043/A', 'Input Pin(INVXL)')]
U3584 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3584 :A2 FIFO_L/FIFO_MEM_2[11] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U3584 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3584 :B2 FIFO_L/FIFO_MEM_1[11] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U3584 :Q n2240 [('U3586/A', 'Input Pin(NAND2XL)')]
U3585 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3585 :A2 FIFO_L/FIFO_MEM_3[11] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U3585 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3585 :B2 FIFO_L/FIFO_MEM_4[11] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U3585 :Q n2239 [('U3586/B', 'Input Pin(NAND2XL)')]
U3586 :A n2240 [('U3584/Q', 'Output Pin(AOI22X1)')]
U3586 :B n2239 [('U3585/Q', 'Output Pin(AOI22X1)')]
U3586 :Q n2658 [('U3590/A2', 'Input Pin(AOI22X1)'), ('U3837/B2', 'Input Pin(AOI22X1)'), ('U3941/B', 'Input Pin(NAND2XL)'), ('U4045/B', 'Input Pin(NAND2XL)')]
U3587 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3587 :A2 FIFO_S/FIFO_MEM_2[11] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U3587 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3587 :B2 FIFO_S/FIFO_MEM_1[11] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U3587 :Q n2242 [('U3589/A', 'Input Pin(NAND2XL)')]
U3588 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3588 :A2 FIFO_S/FIFO_MEM_3[11] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U3588 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3588 :B2 FIFO_S/FIFO_MEM_4[11] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U3588 :Q n2241 [('U3589/B', 'Input Pin(NAND2XL)')]
U3589 :A n2242 [('U3587/Q', 'Output Pin(AOI22X1)')]
U3589 :B n2241 [('U3588/Q', 'Output Pin(AOI22X1)')]
U3589 :Q n2832 [('U3590/B2', 'Input Pin(AOI22X1)'), ('U3838/A2', 'Input Pin(AOI22X1)'), ('U3940/A2', 'Input Pin(AOI22X1)'), ('U4145/B', 'Input Pin(NAND2XL)')]
U3590 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3590 :A2 n2658 [('U3586/Q', 'Output Pin(NAND2XL)')]
U3590 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3590 :B2 n2832 [('U3589/Q', 'Output Pin(NAND2XL)')]
U3590 :Q n2246 [('U2625/B1', 'Input Pin(OAI211X1)')]
U3591 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3591 :A2 FIFO_N/FIFO_MEM_4[11] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U3591 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3591 :B2 FIFO_N/FIFO_MEM_1[11] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U3591 :Q n2244 [('U3593/A', 'Input Pin(NAND2XL)')]
U3592 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3592 :A2 FIFO_N/FIFO_MEM_2[11] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U3592 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3592 :B2 FIFO_N/FIFO_MEM_3[11] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U3592 :Q n2243 [('U3593/B', 'Input Pin(NAND2XL)')]
U3593 :A n2244 [('U3591/Q', 'Output Pin(AOI22X1)')]
U3593 :B n2243 [('U3592/Q', 'Output Pin(AOI22X1)')]
U3593 :Q n2830 [('U3594/B', 'Input Pin(NAND2XL)'), ('U3838/B2', 'Input Pin(AOI22X1)'), ('U3940/B2', 'Input Pin(AOI22X1)'), ('U4044/B2', 'Input Pin(AOI22X1)'), ('U4144/B2', 'Input Pin(AOI22X1)')]
U3594 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3594 :B n2830 [('U3593/Q', 'Output Pin(NAND2XL)')]
U3594 :Q n2245 [('U2625/C1', 'Input Pin(OAI211X1)')]
U3595 :A FIFO_W/FIFO_MEM_3[12] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U3595 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3595 :Q n2248 [('U3597/A', 'Input Pin(NAND2XL)')]
U3596 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3596 :A2 FIFO_W/FIFO_MEM_2[12] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U3596 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3596 :B2 FIFO_W/FIFO_MEM_1[12] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U3596 :Q n2247 [('U3597/B', 'Input Pin(NAND2XL)')]
U3597 :A n2248 [('U3595/Q', 'Output Pin(NAND2XL)')]
U3597 :B n2247 [('U3596/Q', 'Output Pin(AOI22X1)')]
U3597 :Q n2249 [('U3598/B1', 'Input Pin(AOI21X1)')]
U3598 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3598 :A2 FIFO_W/FIFO_MEM_4[12] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U3598 :B1 n2249 [('U3597/Q', 'Output Pin(NAND2XL)')]
U3598 :Q n2653 [('U3610/A1', 'Input Pin(OAI211X1)'), ('U3847/A1', 'Input Pin(OAI211X1)'), ('U4039/A', 'Input Pin(INVXL)')]
U3599 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3599 :A2 FIFO_L/FIFO_MEM_2[12] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U3599 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3599 :B2 FIFO_L/FIFO_MEM_1[12] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U3599 :Q n2251 [('U3601/A', 'Input Pin(NAND2XL)')]
U3600 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3600 :A2 FIFO_L/FIFO_MEM_3[12] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U3600 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3600 :B2 FIFO_L/FIFO_MEM_4[12] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U3600 :Q n2250 [('U3601/B', 'Input Pin(NAND2XL)')]
U3601 :A n2251 [('U3599/Q', 'Output Pin(AOI22X1)')]
U3601 :B n2250 [('U3600/Q', 'Output Pin(AOI22X1)')]
U3601 :Q n2654 [('U3605/A2', 'Input Pin(AOI22X1)'), ('U3845/B2', 'Input Pin(AOI22X1)'), ('U3938/B', 'Input Pin(NAND2XL)'), ('U4041/B', 'Input Pin(NAND2XL)')]
U3602 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3602 :A2 FIFO_S/FIFO_MEM_2[12] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U3602 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3602 :B2 FIFO_S/FIFO_MEM_1[12] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U3602 :Q n2253 [('U3604/A', 'Input Pin(NAND2XL)')]
U3603 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3603 :A2 FIFO_S/FIFO_MEM_3[12] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U3603 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3603 :B2 FIFO_S/FIFO_MEM_4[12] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U3603 :Q n2252 [('U3604/B', 'Input Pin(NAND2XL)')]
U3604 :A n2253 [('U3602/Q', 'Output Pin(AOI22X1)')]
U3604 :B n2252 [('U3603/Q', 'Output Pin(AOI22X1)')]
U3604 :Q n2826 [('U3605/B2', 'Input Pin(AOI22X1)'), ('U3846/A2', 'Input Pin(AOI22X1)'), ('U3937/A2', 'Input Pin(AOI22X1)'), ('U4142/B', 'Input Pin(NAND2XL)')]
U3605 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3605 :A2 n2654 [('U3601/Q', 'Output Pin(NAND2XL)')]
U3605 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3605 :B2 n2826 [('U3604/Q', 'Output Pin(NAND2XL)')]
U3605 :Q n2257 [('U3610/B1', 'Input Pin(OAI211X1)')]
U3606 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3606 :A2 FIFO_N/FIFO_MEM_4[12] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U3606 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3606 :B2 FIFO_N/FIFO_MEM_1[12] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U3606 :Q n2255 [('U3608/A', 'Input Pin(NAND2XL)')]
U3607 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3607 :A2 FIFO_N/FIFO_MEM_2[12] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U3607 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3607 :B2 FIFO_N/FIFO_MEM_3[12] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U3607 :Q n2254 [('U3608/B', 'Input Pin(NAND2XL)')]
U3608 :A n2255 [('U3606/Q', 'Output Pin(AOI22X1)')]
U3608 :B n2254 [('U3607/Q', 'Output Pin(AOI22X1)')]
U3608 :Q n2824 [('U3609/B', 'Input Pin(NAND2XL)'), ('U3846/B2', 'Input Pin(AOI22X1)'), ('U3937/B2', 'Input Pin(AOI22X1)'), ('U4040/B2', 'Input Pin(AOI22X1)'), ('U4141/B2', 'Input Pin(AOI22X1)')]
U3609 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3609 :B n2824 [('U3608/Q', 'Output Pin(NAND2XL)')]
U3609 :Q n2256 [('U3610/C1', 'Input Pin(OAI211X1)')]
U3610 :A1 n2653 [('U3598/Q', 'Output Pin(AOI21X1)')]
U3610 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3610 :B1 n2257 [('U3605/Q', 'Output Pin(AOI22X1)')]
U3610 :C1 n2256 [('U3609/Q', 'Output Pin(NAND2XL)')]
U3610 :Q TX_E[12] [('TX_E[12]', 'Output Port')]
U3611 :A n2548 [('U3158/Q', 'Output Pin(AOI21X1)')]
U3611 :Q n2649 [('U3612/A2', 'Input Pin(AOI22X1)'), ('U3848/B2', 'Input Pin(AOI22X1)'), ('U4037/B', 'Input Pin(NAND2XL)')]
U3612 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3612 :A2 n2649 [('U3611/Q', 'Output Pin(INVXL)')]
U3612 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3612 :B2 n2935 [('U2836/Q', 'Output Pin(NAND2XL)')]
U3612 :Q n2259 [('U3614/B1', 'Input Pin(OAI211X1)')]
U3613 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3613 :B n2817 [('U3027/Q', 'Output Pin(NAND2XL)')]
U3613 :Q n2258 [('U3614/C1', 'Input Pin(OAI211X1)')]
U3614 :A1 n2823 [('U3096/Q', 'Output Pin(AOI21X1)')]
U3614 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3614 :B1 n2259 [('U3612/Q', 'Output Pin(AOI22X1)')]
U3614 :C1 n2258 [('U3613/Q', 'Output Pin(NAND2XL)')]
U3614 :Q TX_E[13] [('TX_E[13]', 'Output Port')]
U3615 :A1 n2371 [('U2880/Q', 'Output Pin(INVXL)')]
U3615 :A2 n2813 [('U3092/Q', 'Output Pin(INVXL)')]
U3615 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3615 :B2 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U3615 :Q n2261 [('U3617/B1', 'Input Pin(OAI211X1)')]
U3616 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3616 :B n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U3616 :Q n2260 [('U3617/C1', 'Input Pin(OAI211X1)')]
U3617 :A1 n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U3617 :A2 n2265 [('U2963/Q', 'Output Pin(INVXL)')]
U3617 :B1 n2261 [('U3615/Q', 'Output Pin(AOI22X1)')]
U3617 :C1 n2260 [('U3616/Q', 'Output Pin(NAND2XL)')]
U3617 :Q TX_E[14] [('TX_E[14]', 'Output Port')]
U3618 :A n2262 [('U3085/Q', 'Output Pin(AOI21X1)')]
U3618 :Q n2807 [('U2579/A2', 'Input Pin(AOI22X1)'), ('U3619/A2', 'Input Pin(AOI22X1)'), ('U3854/A2', 'Input Pin(AOI22X1)'), ('U4031/A2', 'Input Pin(AOI22X1)')]
U3619 :A1 n2371 [('U2880/Q', 'Output Pin(INVXL)')]
U3619 :A2 n2807 [('U3618/Q', 'Output Pin(INVXL)')]
U3619 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3619 :B2 n2808 [('U2770/Q', 'Output Pin(NAND2XL)')]
U3619 :Q n2264 [('U3621/B1', 'Input Pin(OAI211X1)')]
U3620 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3620 :B n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U3620 :Q n2263 [('U3621/C1', 'Input Pin(OAI211X1)')]
U3621 :A1 n2642 [('U3136/Q', 'Output Pin(AOI21X1)')]
U3621 :A2 n2265 [('U2963/Q', 'Output Pin(INVXL)')]
U3621 :B1 n2264 [('U3619/Q', 'Output Pin(AOI22X1)')]
U3621 :C1 n2263 [('U3620/Q', 'Output Pin(NAND2XL)')]
U3621 :Q TX_E[15] [('TX_E[15]', 'Output Port')]
U3622 :A n2266 [('U3132/Q', 'Output Pin(AOI21X1)')]
U3622 :Q n2636 [('U2595/A2', 'Input Pin(AOI22X1)'), ('U3856/B2', 'Input Pin(AOI22X1)'), ('U3927/B', 'Input Pin(NAND2XL)'), ('U4029/B', 'Input Pin(NAND2XL)')]
U3623 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3623 :B n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U3623 :Q n2267 [('U3624/C1', 'Input Pin(OAI211X1)')]
U3624 :A1 n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U3624 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3624 :B1 n2268 [('U2595/Q', 'Output Pin(AOI22X1)')]
U3624 :C1 n2267 [('U3623/Q', 'Output Pin(NAND2XL)')]
U3624 :Q TX_E[16] [('TX_E[16]', 'Output Port')]
U3625 :A FIFO_W/FIFO_MEM_3[17] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U3625 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3625 :Q n2271 [('U3627/A', 'Input Pin(NAND2XL)')]
U3626 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3626 :A2 FIFO_W/FIFO_MEM_2[17] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U3626 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3626 :B2 FIFO_W/FIFO_MEM_1[17] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U3626 :Q n2270 [('U3627/B', 'Input Pin(NAND2XL)')]
U3627 :A n2271 [('U3625/Q', 'Output Pin(NAND2XL)')]
U3627 :B n2270 [('U3626/Q', 'Output Pin(AOI22X1)')]
U3627 :Q n2272 [('U3628/B1', 'Input Pin(AOI21X1)')]
U3628 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3628 :A2 FIFO_W/FIFO_MEM_4[17] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U3628 :B1 n2272 [('U3627/Q', 'Output Pin(NAND2XL)')]
U3628 :Q n2632 [('U3640/A1', 'Input Pin(OAI211X1)'), ('U3866/A1', 'Input Pin(OAI211X1)'), ('U4025/A', 'Input Pin(INVXL)')]
U3629 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3629 :A2 FIFO_L/FIFO_MEM_2[17] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U3629 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3629 :B2 FIFO_L/FIFO_MEM_1[17] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U3629 :Q n2274 [('U3631/A', 'Input Pin(NAND2XL)')]
U3630 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3630 :A2 FIFO_L/FIFO_MEM_3[17] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U3630 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3630 :B2 FIFO_L/FIFO_MEM_4[17] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U3630 :Q n2273 [('U3631/B', 'Input Pin(NAND2XL)')]
U3631 :A n2274 [('U3629/Q', 'Output Pin(AOI22X1)')]
U3631 :B n2273 [('U3630/Q', 'Output Pin(AOI22X1)')]
U3631 :Q n2633 [('U3635/A2', 'Input Pin(AOI22X1)'), ('U3864/B2', 'Input Pin(AOI22X1)'), ('U3924/B', 'Input Pin(NAND2XL)'), ('U4026/B', 'Input Pin(NAND2XL)')]
U3632 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3632 :A2 FIFO_S/FIFO_MEM_2[17] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U3632 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3632 :B2 FIFO_S/FIFO_MEM_1[17] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U3632 :Q n2276 [('U3634/A', 'Input Pin(NAND2XL)')]
U3633 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3633 :A2 FIFO_S/FIFO_MEM_3[17] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U3633 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3633 :B2 FIFO_S/FIFO_MEM_4[17] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U3633 :Q n2275 [('U3634/B', 'Input Pin(NAND2XL)')]
U3634 :A n2276 [('U3632/Q', 'Output Pin(AOI22X1)')]
U3634 :B n2275 [('U3633/Q', 'Output Pin(AOI22X1)')]
U3634 :Q n2796 [('U3635/B2', 'Input Pin(AOI22X1)'), ('U3865/A2', 'Input Pin(AOI22X1)'), ('U3923/A2', 'Input Pin(AOI22X1)'), ('U4129/B', 'Input Pin(NAND2XL)')]
U3635 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3635 :A2 n2633 [('U3631/Q', 'Output Pin(NAND2XL)')]
U3635 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3635 :B2 n2796 [('U3634/Q', 'Output Pin(NAND2XL)')]
U3635 :Q n2280 [('U3640/B1', 'Input Pin(OAI211X1)')]
U3636 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3636 :A2 FIFO_N/FIFO_MEM_4[17] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U3636 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3636 :B2 FIFO_N/FIFO_MEM_1[17] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U3636 :Q n2278 [('U3638/A', 'Input Pin(NAND2XL)')]
U3637 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3637 :A2 FIFO_N/FIFO_MEM_2[17] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U3637 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3637 :B2 FIFO_N/FIFO_MEM_3[17] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U3637 :Q n2277 [('U3638/B', 'Input Pin(NAND2XL)')]
U3638 :A n2278 [('U3636/Q', 'Output Pin(AOI22X1)')]
U3638 :B n2277 [('U3637/Q', 'Output Pin(AOI22X1)')]
U3638 :Q n2794 [('U2584/B2', 'Input Pin(AOI22X1)'), ('U3639/B', 'Input Pin(NAND2XL)'), ('U3865/B2', 'Input Pin(AOI22X1)'), ('U3923/B2', 'Input Pin(AOI22X1)'), ('U4128/B2', 'Input Pin(AOI22X1)')]
U3639 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3639 :B n2794 [('U3638/Q', 'Output Pin(NAND2XL)')]
U3639 :Q n2279 [('U3640/C1', 'Input Pin(OAI211X1)')]
U3640 :A1 n2632 [('U3628/Q', 'Output Pin(AOI21X1)')]
U3640 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3640 :B1 n2280 [('U3635/Q', 'Output Pin(AOI22X1)')]
U3640 :C1 n2279 [('U3639/Q', 'Output Pin(NAND2XL)')]
U3640 :Q TX_E[17] [('TX_E[17]', 'Output Port')]
U3641 :A FIFO_W/FIFO_MEM_3[18] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U3641 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3641 :Q n2282 [('U3643/A', 'Input Pin(NAND2XL)')]
U3642 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3642 :A2 FIFO_W/FIFO_MEM_2[18] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U3642 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3642 :B2 FIFO_W/FIFO_MEM_1[18] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U3642 :Q n2281 [('U3643/B', 'Input Pin(NAND2XL)')]
U3643 :A n2282 [('U3641/Q', 'Output Pin(NAND2XL)')]
U3643 :B n2281 [('U3642/Q', 'Output Pin(AOI22X1)')]
U3643 :Q n2283 [('U3644/B1', 'Input Pin(AOI21X1)')]
U3644 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3644 :A2 FIFO_W/FIFO_MEM_4[18] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U3644 :B1 n2283 [('U3643/Q', 'Output Pin(NAND2XL)')]
U3644 :Q n2628 [('U3656/A1', 'Input Pin(OAI211X1)'), ('U3874/A1', 'Input Pin(OAI211X1)'), ('U4021/A', 'Input Pin(INVXL)')]
U3645 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3645 :A2 FIFO_L/FIFO_MEM_2[18] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U3645 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3645 :B2 FIFO_L/FIFO_MEM_1[18] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U3645 :Q n2285 [('U3647/A', 'Input Pin(NAND2XL)')]
U3646 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3646 :A2 FIFO_L/FIFO_MEM_3[18] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U3646 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3646 :B2 FIFO_L/FIFO_MEM_4[18] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U3646 :Q n2284 [('U3647/B', 'Input Pin(NAND2XL)')]
U3647 :A n2285 [('U3645/Q', 'Output Pin(AOI22X1)')]
U3647 :B n2284 [('U3646/Q', 'Output Pin(AOI22X1)')]
U3647 :Q n2629 [('U3651/A2', 'Input Pin(AOI22X1)'), ('U3872/B2', 'Input Pin(AOI22X1)'), ('U3921/B', 'Input Pin(NAND2XL)'), ('U4023/B', 'Input Pin(NAND2XL)')]
U3648 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3648 :A2 FIFO_S/FIFO_MEM_2[18] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U3648 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3648 :B2 FIFO_S/FIFO_MEM_1[18] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U3648 :Q n2287 [('U3650/A', 'Input Pin(NAND2XL)')]
U3649 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3649 :A2 FIFO_S/FIFO_MEM_3[18] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U3649 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3649 :B2 FIFO_S/FIFO_MEM_4[18] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U3649 :Q n2286 [('U3650/B', 'Input Pin(NAND2XL)')]
U3650 :A n2287 [('U3648/Q', 'Output Pin(AOI22X1)')]
U3650 :B n2286 [('U3649/Q', 'Output Pin(AOI22X1)')]
U3650 :Q n2790 [('U3651/B2', 'Input Pin(AOI22X1)'), ('U3873/A2', 'Input Pin(AOI22X1)'), ('U3920/A2', 'Input Pin(AOI22X1)'), ('U4126/B', 'Input Pin(NAND2XL)')]
U3651 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3651 :A2 n2629 [('U3647/Q', 'Output Pin(NAND2XL)')]
U3651 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3651 :B2 n2790 [('U3650/Q', 'Output Pin(NAND2XL)')]
U3651 :Q n2291 [('U3656/B1', 'Input Pin(OAI211X1)')]
U3652 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3652 :A2 FIFO_N/FIFO_MEM_4[18] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U3652 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3652 :B2 FIFO_N/FIFO_MEM_1[18] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U3652 :Q n2289 [('U3654/A', 'Input Pin(NAND2XL)')]
U3653 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3653 :A2 FIFO_N/FIFO_MEM_2[18] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U3653 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3653 :B2 FIFO_N/FIFO_MEM_3[18] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U3653 :Q n2288 [('U3654/B', 'Input Pin(NAND2XL)')]
U3654 :A n2289 [('U3652/Q', 'Output Pin(AOI22X1)')]
U3654 :B n2288 [('U3653/Q', 'Output Pin(AOI22X1)')]
U3654 :Q n2788 [('U3655/B', 'Input Pin(NAND2XL)'), ('U3873/B2', 'Input Pin(AOI22X1)'), ('U3920/B2', 'Input Pin(AOI22X1)'), ('U4022/B2', 'Input Pin(AOI22X1)'), ('U4125/B2', 'Input Pin(AOI22X1)')]
U3655 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3655 :B n2788 [('U3654/Q', 'Output Pin(NAND2XL)')]
U3655 :Q n2290 [('U3656/C1', 'Input Pin(OAI211X1)')]
U3656 :A1 n2628 [('U3644/Q', 'Output Pin(AOI21X1)')]
U3656 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3656 :B1 n2291 [('U3651/Q', 'Output Pin(AOI22X1)')]
U3656 :C1 n2290 [('U3655/Q', 'Output Pin(NAND2XL)')]
U3656 :Q TX_E[18] [('TX_E[18]', 'Output Port')]
U3657 :A FIFO_W/FIFO_MEM_3[19] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U3657 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3657 :Q n2293 [('U3659/A', 'Input Pin(NAND2XL)')]
U3658 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3658 :A2 FIFO_W/FIFO_MEM_2[19] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U3658 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3658 :B2 FIFO_W/FIFO_MEM_1[19] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U3658 :Q n2292 [('U3659/B', 'Input Pin(NAND2XL)')]
U3659 :A n2293 [('U3657/Q', 'Output Pin(NAND2XL)')]
U3659 :B n2292 [('U3658/Q', 'Output Pin(AOI22X1)')]
U3659 :Q n2294 [('U3660/B1', 'Input Pin(AOI21X1)')]
U3660 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3660 :A2 FIFO_W/FIFO_MEM_4[19] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U3660 :B1 n2294 [('U3659/Q', 'Output Pin(NAND2XL)')]
U3660 :Q n2624 [('U3672/A1', 'Input Pin(OAI211X1)'), ('U3877/A1', 'Input Pin(OAI211X1)'), ('U4017/A', 'Input Pin(INVXL)')]
U3661 :A1 n2296 [('U3128/Q', 'Output Pin(NOR3X2)')]
U3661 :A2 FIFO_L/FIFO_MEM_2[19] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U3661 :B1 n2295 [('U3129/Q', 'Output Pin(NOR3X2)')]
U3661 :B2 FIFO_L/FIFO_MEM_1[19] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U3661 :Q n2300 [('U3663/A', 'Input Pin(NAND2XL)')]
U3662 :A1 n2298 [('U3124/Q', 'Output Pin(NOR3X2)')]
U3662 :A2 FIFO_L/FIFO_MEM_3[19] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U3662 :B1 n2297 [('U3126/Q', 'Output Pin(NOR3X2)')]
U3662 :B2 FIFO_L/FIFO_MEM_4[19] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U3662 :Q n2299 [('U3663/B', 'Input Pin(NAND2XL)')]
U3663 :A n2300 [('U3661/Q', 'Output Pin(AOI22X1)')]
U3663 :B n2299 [('U3662/Q', 'Output Pin(AOI22X1)')]
U3663 :Q n2625 [('U3667/A2', 'Input Pin(AOI22X1)'), ('U3732/B', 'Input Pin(NAND2XL)'), ('U3876/B2', 'Input Pin(AOI22X1)'), ('U4019/B', 'Input Pin(NAND2XL)')]
U3664 :A1 n2302 [('U2763/Q', 'Output Pin(NOR4X3)')]
U3664 :A2 FIFO_S/FIFO_MEM_2[19] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U3664 :B1 n2301 [('U2767/Q', 'Output Pin(NOR3X2)')]
U3664 :B2 FIFO_S/FIFO_MEM_1[19] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U3664 :Q n2306 [('U3666/A', 'Input Pin(NAND2XL)')]
U3665 :A1 n2304 [('U2765/Q', 'Output Pin(NOR3X2)')]
U3665 :A2 FIFO_S/FIFO_MEM_3[19] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U3665 :B1 n2303 [('U2766/Q', 'Output Pin(NOR3X2)')]
U3665 :B2 FIFO_S/FIFO_MEM_4[19] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U3665 :Q n2305 [('U3666/B', 'Input Pin(NAND2XL)')]
U3666 :A n2306 [('U3664/Q', 'Output Pin(AOI22X1)')]
U3666 :B n2305 [('U3665/Q', 'Output Pin(AOI22X1)')]
U3666 :Q n2784 [('U2601/A2', 'Input Pin(AOI22X1)'), ('U3667/B2', 'Input Pin(AOI22X1)'), ('U3731/A2', 'Input Pin(AOI22X1)'), ('U4123/B', 'Input Pin(NAND2XL)')]
U3667 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3667 :A2 n2625 [('U3663/Q', 'Output Pin(NAND2XL)')]
U3667 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3667 :B2 n2784 [('U3666/Q', 'Output Pin(NAND2XL)')]
U3667 :Q n2314 [('U3672/B1', 'Input Pin(OAI211X1)')]
U3668 :A1 n2308 [('U3004/Q', 'Output Pin(NOR3X2)')]
U3668 :A2 FIFO_N/FIFO_MEM_4[19] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U3668 :B1 n2307 [('U3007/Q', 'Output Pin(NOR3X2)')]
U3668 :B2 FIFO_N/FIFO_MEM_1[19] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U3668 :Q n2312 [('U3670/A', 'Input Pin(NAND2XL)')]
U3669 :A1 n2310 [('U3005/Q', 'Output Pin(NOR4X3)')]
U3669 :A2 FIFO_N/FIFO_MEM_2[19] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U3669 :B1 n2309 [('U3006/Q', 'Output Pin(NOR3X2)')]
U3669 :B2 FIFO_N/FIFO_MEM_3[19] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U3669 :Q n2311 [('U3670/B', 'Input Pin(NAND2XL)')]
U3670 :A n2312 [('U3668/Q', 'Output Pin(AOI22X1)')]
U3670 :B n2311 [('U3669/Q', 'Output Pin(AOI22X1)')]
U3670 :Q n2782 [('U2601/B2', 'Input Pin(AOI22X1)'), ('U3671/B', 'Input Pin(NAND2XL)'), ('U3731/B2', 'Input Pin(AOI22X1)'), ('U4018/B2', 'Input Pin(AOI22X1)'), ('U4122/B2', 'Input Pin(AOI22X1)')]
U3671 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3671 :B n2782 [('U3670/Q', 'Output Pin(NAND2XL)')]
U3671 :Q n2313 [('U3672/C1', 'Input Pin(OAI211X1)')]
U3672 :A1 n2624 [('U3660/Q', 'Output Pin(AOI21X1)')]
U3672 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3672 :B1 n2314 [('U3667/Q', 'Output Pin(AOI22X1)')]
U3672 :C1 n2313 [('U3671/Q', 'Output Pin(NAND2XL)')]
U3672 :Q TX_E[19] [('TX_E[19]', 'Output Port')]
U3673 :A FIFO_W/FIFO_MEM_3[20] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U3673 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3673 :Q n2316 [('U3675/A', 'Input Pin(NAND2XL)')]
U3674 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3674 :A2 FIFO_W/FIFO_MEM_2[20] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U3674 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3674 :B2 FIFO_W/FIFO_MEM_1[20] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U3674 :Q n2315 [('U3675/B', 'Input Pin(NAND2XL)')]
U3675 :A n2316 [('U3673/Q', 'Output Pin(NAND2XL)')]
U3675 :B n2315 [('U3674/Q', 'Output Pin(AOI22X1)')]
U3675 :Q n2317 [('U3676/B1', 'Input Pin(AOI21X1)')]
U3676 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3676 :A2 FIFO_W/FIFO_MEM_4[20] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U3676 :B1 n2317 [('U3675/Q', 'Output Pin(NAND2XL)')]
U3676 :Q n2620 [('U3679/A1', 'Input Pin(OAI211X1)'), ('U3881/A1', 'Input Pin(OAI211X1)'), ('U4013/A', 'Input Pin(INVXL)')]
U3677 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3677 :A2 n2621 [('U3275/Q', 'Output Pin(NAND2XL)')]
U3677 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3677 :B2 n2778 [('U3269/Q', 'Output Pin(NAND2XL)')]
U3677 :Q n2319 [('U3679/B1', 'Input Pin(OAI211X1)')]
U3678 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3678 :B n2776 [('U3272/Q', 'Output Pin(NAND2XL)')]
U3678 :Q n2318 [('U3679/C1', 'Input Pin(OAI211X1)')]
U3679 :A1 n2620 [('U3676/Q', 'Output Pin(AOI21X1)')]
U3679 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3679 :B1 n2319 [('U3677/Q', 'Output Pin(AOI22X1)')]
U3679 :C1 n2318 [('U3678/Q', 'Output Pin(NAND2XL)')]
U3679 :Q TX_E[20] [('TX_E[20]', 'Output Port')]
U3680 :A FIFO_W/FIFO_MEM_3[21] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U3680 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3680 :Q n2321 [('U3682/A', 'Input Pin(NAND2XL)')]
U3681 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3681 :A2 FIFO_W/FIFO_MEM_2[21] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U3681 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3681 :B2 FIFO_W/FIFO_MEM_1[21] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U3681 :Q n2320 [('U3682/B', 'Input Pin(NAND2XL)')]
U3682 :A n2321 [('U3680/Q', 'Output Pin(NAND2XL)')]
U3682 :B n2320 [('U3681/Q', 'Output Pin(AOI22X1)')]
U3682 :Q n2322 [('U3683/B1', 'Input Pin(AOI21X1)')]
U3683 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3683 :A2 FIFO_W/FIFO_MEM_4[21] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U3683 :B1 n2322 [('U3682/Q', 'Output Pin(NAND2XL)')]
U3683 :Q n2616 [('U3686/A1', 'Input Pin(OAI211X1)'), ('U3885/A1', 'Input Pin(OAI211X1)'), ('U4009/A', 'Input Pin(INVXL)')]
U3684 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3684 :A2 n2617 [('U3292/Q', 'Output Pin(NAND2XL)')]
U3684 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3684 :B2 n2772 [('U3285/Q', 'Output Pin(NAND2XL)')]
U3684 :Q n2324 [('U3686/B1', 'Input Pin(OAI211X1)')]
U3685 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3685 :B n2770 [('U3288/Q', 'Output Pin(NAND2XL)')]
U3685 :Q n2323 [('U3686/C1', 'Input Pin(OAI211X1)')]
U3686 :A1 n2616 [('U3683/Q', 'Output Pin(AOI21X1)')]
U3686 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3686 :B1 n2324 [('U3684/Q', 'Output Pin(AOI22X1)')]
U3686 :C1 n2323 [('U3685/Q', 'Output Pin(NAND2XL)')]
U3686 :Q TX_E[21] [('TX_E[21]', 'Output Port')]
U3687 :A FIFO_W/FIFO_MEM_3[22] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U3687 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3687 :Q n2326 [('U3689/A', 'Input Pin(NAND2XL)')]
U3688 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3688 :A2 FIFO_W/FIFO_MEM_2[22] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U3688 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3688 :B2 FIFO_W/FIFO_MEM_1[22] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U3688 :Q n2325 [('U3689/B', 'Input Pin(NAND2XL)')]
U3689 :A n2326 [('U3687/Q', 'Output Pin(NAND2XL)')]
U3689 :B n2325 [('U3688/Q', 'Output Pin(AOI22X1)')]
U3689 :Q n2327 [('U3690/B1', 'Input Pin(AOI21X1)')]
U3690 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3690 :A2 FIFO_W/FIFO_MEM_4[22] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U3690 :B1 n2327 [('U3689/Q', 'Output Pin(NAND2XL)')]
U3690 :Q n2612 [('U3693/A1', 'Input Pin(OAI211X1)'), ('U3889/A1', 'Input Pin(OAI211X1)'), ('U4005/A', 'Input Pin(INVXL)')]
U3691 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3691 :A2 n2613 [('U3308/Q', 'Output Pin(NAND2XL)')]
U3691 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3691 :B2 n2766 [('U3301/Q', 'Output Pin(NAND2XL)')]
U3691 :Q n2329 [('U3693/B1', 'Input Pin(OAI211X1)')]
U3692 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3692 :B n2764 [('U3304/Q', 'Output Pin(NAND2XL)')]
U3692 :Q n2328 [('U3693/C1', 'Input Pin(OAI211X1)')]
U3693 :A1 n2612 [('U3690/Q', 'Output Pin(AOI21X1)')]
U3693 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3693 :B1 n2329 [('U3691/Q', 'Output Pin(AOI22X1)')]
U3693 :C1 n2328 [('U3692/Q', 'Output Pin(NAND2XL)')]
U3693 :Q TX_E[22] [('TX_E[22]', 'Output Port')]
U3694 :A FIFO_W/FIFO_MEM_3[23] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U3694 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3694 :Q n2331 [('U3696/A', 'Input Pin(NAND2XL)')]
U3695 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3695 :A2 FIFO_W/FIFO_MEM_2[23] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U3695 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3695 :B2 FIFO_W/FIFO_MEM_1[23] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U3695 :Q n2330 [('U3696/B', 'Input Pin(NAND2XL)')]
U3696 :A n2331 [('U3694/Q', 'Output Pin(NAND2XL)')]
U3696 :B n2330 [('U3695/Q', 'Output Pin(AOI22X1)')]
U3696 :Q n2332 [('U3697/B1', 'Input Pin(AOI21X1)')]
U3697 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3697 :A2 FIFO_W/FIFO_MEM_4[23] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U3697 :B1 n2332 [('U3696/Q', 'Output Pin(NAND2XL)')]
U3697 :Q n2608 [('U3699/A1', 'Input Pin(OAI211X1)'), ('U3893/A1', 'Input Pin(OAI211X1)'), ('U4001/A', 'Input Pin(INVXL)')]
U3698 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3698 :B n2758 [('U3320/Q', 'Output Pin(NAND2XL)')]
U3698 :Q n2333 [('U3699/C1', 'Input Pin(OAI211X1)')]
U3699 :A1 n2608 [('U3697/Q', 'Output Pin(AOI21X1)')]
U3699 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3699 :B1 n2334 [('U2596/Q', 'Output Pin(AOI22X1)')]
U3699 :C1 n2333 [('U3698/Q', 'Output Pin(NAND2XL)')]
U3699 :Q TX_E[23] [('TX_E[23]', 'Output Port')]
U3700 :A FIFO_W/FIFO_MEM_3[24] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U3700 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3700 :Q n2336 [('U3702/A', 'Input Pin(NAND2XL)')]
U3701 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3701 :A2 FIFO_W/FIFO_MEM_2[24] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U3701 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3701 :B2 FIFO_W/FIFO_MEM_1[24] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U3701 :Q n2335 [('U3702/B', 'Input Pin(NAND2XL)')]
U3702 :A n2336 [('U3700/Q', 'Output Pin(NAND2XL)')]
U3702 :B n2335 [('U3701/Q', 'Output Pin(AOI22X1)')]
U3702 :Q n2337 [('U3703/B1', 'Input Pin(AOI21X1)')]
U3703 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3703 :A2 FIFO_W/FIFO_MEM_4[24] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U3703 :B1 n2337 [('U3702/Q', 'Output Pin(NAND2XL)')]
U3703 :Q n2604 [('U2628/A1', 'Input Pin(OAI211X1)'), ('U3706/A1', 'Input Pin(OAI211X1)'), ('U3997/A', 'Input Pin(INVXL)')]
U3704 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3704 :A2 n2605 [('U3340/Q', 'Output Pin(NAND2XL)')]
U3704 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3704 :B2 n2754 [('U3333/Q', 'Output Pin(NAND2XL)')]
U3704 :Q n2339 [('U3706/B1', 'Input Pin(OAI211X1)')]
U3705 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3705 :B n2752 [('U3336/Q', 'Output Pin(NAND2XL)')]
U3705 :Q n2338 [('U3706/C1', 'Input Pin(OAI211X1)')]
U3706 :A1 n2604 [('U3703/Q', 'Output Pin(AOI21X1)')]
U3706 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3706 :B1 n2339 [('U3704/Q', 'Output Pin(AOI22X1)')]
U3706 :C1 n2338 [('U3705/Q', 'Output Pin(NAND2XL)')]
U3706 :Q TX_E[24] [('TX_E[24]', 'Output Port')]
U3707 :A FIFO_W/FIFO_MEM_3[25] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U3707 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3707 :Q n2341 [('U3709/A', 'Input Pin(NAND2XL)')]
U3708 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3708 :A2 FIFO_W/FIFO_MEM_2[25] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U3708 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3708 :B2 FIFO_W/FIFO_MEM_1[25] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U3708 :Q n2340 [('U3709/B', 'Input Pin(NAND2XL)')]
U3709 :A n2341 [('U3707/Q', 'Output Pin(NAND2XL)')]
U3709 :B n2340 [('U3708/Q', 'Output Pin(AOI22X1)')]
U3709 :Q n2342 [('U3710/B1', 'Input Pin(AOI21X1)')]
U3710 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3710 :A2 FIFO_W/FIFO_MEM_4[25] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U3710 :B1 n2342 [('U3709/Q', 'Output Pin(NAND2XL)')]
U3710 :Q n2600 [('U3713/A1', 'Input Pin(OAI211X1)'), ('U3899/A1', 'Input Pin(OAI211X1)'), ('U3994/A', 'Input Pin(INVXL)')]
U3711 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3711 :A2 n2601 [('U3355/Q', 'Output Pin(NAND2XL)')]
U3711 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3711 :B2 n2748 [('U3349/Q', 'Output Pin(NAND2XL)')]
U3711 :Q n2344 [('U3713/B1', 'Input Pin(OAI211X1)')]
U3712 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3712 :B n2746 [('U3352/Q', 'Output Pin(NAND2XL)')]
U3712 :Q n2343 [('U3713/C1', 'Input Pin(OAI211X1)')]
U3713 :A1 n2600 [('U3710/Q', 'Output Pin(AOI21X1)')]
U3713 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3713 :B1 n2344 [('U3711/Q', 'Output Pin(AOI22X1)')]
U3713 :C1 n2343 [('U3712/Q', 'Output Pin(NAND2XL)')]
U3713 :Q TX_E[25] [('TX_E[25]', 'Output Port')]
U3714 :A FIFO_W/FIFO_MEM_3[26] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U3714 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3714 :Q n2346 [('U3716/A', 'Input Pin(NAND2XL)')]
U3715 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3715 :A2 FIFO_W/FIFO_MEM_2[26] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U3715 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3715 :B2 FIFO_W/FIFO_MEM_1[26] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U3715 :Q n2345 [('U3716/B', 'Input Pin(NAND2XL)')]
U3716 :A n2346 [('U3714/Q', 'Output Pin(NAND2XL)')]
U3716 :B n2345 [('U3715/Q', 'Output Pin(AOI22X1)')]
U3716 :Q n2347 [('U3717/B1', 'Input Pin(AOI21X1)')]
U3717 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3717 :A2 FIFO_W/FIFO_MEM_4[26] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U3717 :B1 n2347 [('U3716/Q', 'Output Pin(NAND2XL)')]
U3717 :Q n2596 [('U2626/A1', 'Input Pin(OAI211X1)'), ('U3903/A1', 'Input Pin(OAI211X1)'), ('U3990/A', 'Input Pin(INVXL)')]
U3718 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3718 :A2 n2597 [('U3371/Q', 'Output Pin(NAND2XL)')]
U3718 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3718 :B2 n2742 [('U3364/Q', 'Output Pin(NAND2XL)')]
U3718 :Q n2349 [('U2626/B1', 'Input Pin(OAI211X1)')]
U3719 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3719 :B n2740 [('U3367/Q', 'Output Pin(NAND2XL)')]
U3719 :Q n2348 [('U2626/C1', 'Input Pin(OAI211X1)')]
U3720 :A FIFO_W/FIFO_MEM_3[27] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U3720 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3720 :Q n2351 [('U3722/A', 'Input Pin(NAND2XL)')]
U3721 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3721 :A2 FIFO_W/FIFO_MEM_2[27] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U3721 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3721 :B2 FIFO_W/FIFO_MEM_1[27] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U3721 :Q n2350 [('U3722/B', 'Input Pin(NAND2XL)')]
U3722 :A n2351 [('U3720/Q', 'Output Pin(NAND2XL)')]
U3722 :B n2350 [('U3721/Q', 'Output Pin(AOI22X1)')]
U3722 :Q n2352 [('U3723/B1', 'Input Pin(AOI21X1)')]
U3723 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3723 :A2 FIFO_W/FIFO_MEM_4[27] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U3723 :B1 n2352 [('U3722/Q', 'Output Pin(NAND2XL)')]
U3723 :Q n2592 [('U3726/A1', 'Input Pin(OAI211X1)'), ('U3907/A1', 'Input Pin(OAI211X1)'), ('U3986/A', 'Input Pin(INVXL)')]
U3724 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3724 :A2 n2593 [('U3387/Q', 'Output Pin(NAND2XL)')]
U3724 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3724 :B2 n2736 [('U3380/Q', 'Output Pin(NAND2XL)')]
U3724 :Q n2354 [('U3726/B1', 'Input Pin(OAI211X1)')]
U3725 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3725 :B n2734 [('U3383/Q', 'Output Pin(NAND2XL)')]
U3725 :Q n2353 [('U3726/C1', 'Input Pin(OAI211X1)')]
U3726 :A1 n2592 [('U3723/Q', 'Output Pin(AOI21X1)')]
U3726 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3726 :B1 n2354 [('U3724/Q', 'Output Pin(AOI22X1)')]
U3726 :C1 n2353 [('U3725/Q', 'Output Pin(NAND2XL)')]
U3726 :Q TX_E[27] [('TX_E[27]', 'Output Port')]
U3727 :A FIFO_E/FIFO_MEM_4[19] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U3727 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3727 :Q n2356 [('U3729/A', 'Input Pin(NAND2XL)')]
U3728 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3728 :A2 FIFO_E/FIFO_MEM_2[19] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U3728 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3728 :B2 FIFO_E/FIFO_MEM_1[19] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U3728 :Q n2355 [('U3729/B', 'Input Pin(NAND2XL)')]
U3729 :A n2356 [('U3727/Q', 'Output Pin(NAND2XL)')]
U3729 :B n2355 [('U3728/Q', 'Output Pin(AOI22X1)')]
U3729 :Q n2357 [('U3730/B1', 'Input Pin(AOI21X1)')]
U3730 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3730 :A2 FIFO_E/FIFO_MEM_3[19] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U3730 :B1 n2357 [('U3729/Q', 'Output Pin(NAND2XL)')]
U3730 :Q n2787 [('U3733/A1', 'Input Pin(OAI211X1)'), ('U3875/A', 'Input Pin(INVXL)'), ('U4020/A1', 'Input Pin(OAI211X1)'), ('U4124/A1', 'Input Pin(OAI211X1)')]
U3731 :A1 n2575 [('U2809/Q', 'Output Pin(NOR3X3)')]
U3731 :A2 n2784 [('U3666/Q', 'Output Pin(NAND2XL)')]
U3731 :B1 n2571 [('U2969/Q', 'Output Pin(NOR3X3)')]
U3731 :B2 n2782 [('U3670/Q', 'Output Pin(NAND2XL)')]
U3731 :Q n2360 [('U3733/B1', 'Input Pin(OAI211X1)')]
U3732 :A n1774 [('U2961/Q', 'Output Pin(NOR4X3)')]
U3732 :B n2625 [('U3663/Q', 'Output Pin(NAND2XL)')]
U3732 :Q n2359 [('U3733/C1', 'Input Pin(OAI211X1)')]
U3733 :A1 n2787 [('U3730/Q', 'Output Pin(AOI21X1)')]
U3733 :A2 n1600 [('U2707/Q', 'Output Pin(NAND4X1)')]
U3733 :B1 n2360 [('U3731/Q', 'Output Pin(AOI22X1)')]
U3733 :C1 n2359 [('U3732/Q', 'Output Pin(NAND2XL)')]
U3733 :Q TX_W[19] [('TX_W[19]', 'Output Port')]
U3734 :A FIFO_W/FIFO_MEM_3[28] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U3734 :B n2361 [('U3060/Q', 'Output Pin(NOR4X3)')]
U3734 :Q n2365 [('U3736/A', 'Input Pin(NAND2XL)')]
U3735 :A1 n2363 [('U3062/Q', 'Output Pin(NOR3X2)')]
U3735 :A2 FIFO_W/FIFO_MEM_2[28] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U3735 :B1 n2362 [('U3063/Q', 'Output Pin(NOR3X2)')]
U3735 :B2 FIFO_W/FIFO_MEM_1[28] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U3735 :Q n2364 [('U3736/B', 'Input Pin(NAND2XL)')]
U3736 :A n2365 [('U3734/Q', 'Output Pin(NAND2XL)')]
U3736 :B n2364 [('U3735/Q', 'Output Pin(AOI22X1)')]
U3736 :Q n2366 [('U3737/B1', 'Input Pin(AOI21X1)')]
U3737 :A1 n2367 [('U3059/Q', 'Output Pin(NOR3X2)')]
U3737 :A2 FIFO_W/FIFO_MEM_4[28] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U3737 :B1 n2366 [('U3736/Q', 'Output Pin(NAND2XL)')]
U3737 :Q n2588 [('U3740/A1', 'Input Pin(OAI211X1)'), ('U3910/A1', 'Input Pin(OAI211X1)'), ('U3982/A', 'Input Pin(INVXL)')]
U3738 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3738 :A2 n2589 [('U3403/Q', 'Output Pin(NAND2XL)')]
U3738 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3738 :B2 n2730 [('U3396/Q', 'Output Pin(NAND2XL)')]
U3738 :Q n2369 [('U3740/B1', 'Input Pin(OAI211X1)')]
U3739 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3739 :B n2728 [('U3399/Q', 'Output Pin(NAND2XL)')]
U3739 :Q n2368 [('U3740/C1', 'Input Pin(OAI211X1)')]
U3740 :A1 n2588 [('U3737/Q', 'Output Pin(AOI21X1)')]
U3740 :A2 n1698 [('U2879/Q', 'Output Pin(NAND4X1)')]
U3740 :B1 n2369 [('U3738/Q', 'Output Pin(AOI22X1)')]
U3740 :C1 n2368 [('U3739/Q', 'Output Pin(NAND2XL)')]
U3740 :Q TX_E[28] [('TX_E[28]', 'Output Port')]
U3741 :A1 n2371 [('U2880/Q', 'Output Pin(INVXL)')]
U3741 :A2 n2723 [('U3077/Q', 'Output Pin(NAND2XL)')]
U3741 :B1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3741 :B2 n2585 [('U3148/Q', 'Output Pin(NAND2XL)')]
U3741 :Q n2373 [('U3743/B1', 'Input Pin(OAI211X1)')]
U3742 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3742 :B n2722 [('U3015/Q', 'Output Pin(NAND2XL)')]
U3742 :Q n2372 [('U3743/C1', 'Input Pin(OAI211X1)')]
U3743 :A1 n2524 [('U2786/Q', 'Output Pin(INVXL)')]
U3743 :A2 n2374 [('U2815/Q', 'Output Pin(OR3X1)')]
U3743 :B1 n2373 [('U3741/Q', 'Output Pin(AOI22X1)')]
U3743 :C1 n2372 [('U3742/Q', 'Output Pin(NAND2XL)')]
U3743 :Q TX_E[29] [('TX_E[29]', 'Output Port')]
U3744 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3744 :B n2716 [('U3022/Q', 'Output Pin(NAND2XL)')]
U3744 :Q n2375 [('U3745/C1', 'Input Pin(OAI211X1)')]
U3745 :A1 n2528 [('U3074/Q', 'Output Pin(INVXL)')]
U3745 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3745 :B1 n2376 [('U2597/Q', 'Output Pin(AOI22X1)')]
U3745 :C1 n2375 [('U3744/Q', 'Output Pin(NAND2XL)')]
U3745 :Q TX_E[30] [('TX_E[30]', 'Output Port')]
U3746 :A1 n2370 [('U2891/Q', 'Output Pin(NOR4X3)')]
U3746 :A2 n2579 [('U3142/Q', 'Output Pin(INVXL)')]
U3746 :B1 n2377 [('U3571/Q', 'Output Pin(INVX2)')]
U3746 :B2 n2712 [('U2791/Q', 'Output Pin(INVXL)')]
U3746 :Q n2380 [('U3748/B1', 'Input Pin(OAI211X1)')]
U3747 :A n2378 [('U2892/Q', 'Output Pin(NOR3X3)')]
U3747 :B n2711 [('U3410/Q', 'Output Pin(INVXL)')]
U3747 :Q n2379 [('U3748/C1', 'Input Pin(OAI211X1)')]
U3748 :A1 n2715 [('U3070/Q', 'Output Pin(AOI21X1)')]
U3748 :A2 n2269 [('U3414/Q', 'Output Pin(INVX1)')]
U3748 :B1 n2380 [('U3746/Q', 'Output Pin(AOI22X1)')]
U3748 :C1 n2379 [('U3747/Q', 'Output Pin(NAND2XL)')]
U3748 :Q TX_E[31] [('TX_E[31]', 'Output Port')]
U3749 :A n2709 [('U3249/Q', 'Output Pin(AOI21X1)')]
U3749 :Q n2381 [('U3750/A2', 'Input Pin(AOI22X1)')]
U3750 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3750 :A2 n2381 [('U3749/Q', 'Output Pin(INVXL)')]
U3750 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3750 :B2 n2705 [('U3417/Q', 'Output Pin(NAND2XL)')]
U3750 :Q n2383 [('U3753/B1', 'Input Pin(OAI211X1)')]
U3751 :A n2529 [('U2827/Q', 'Output Pin(NOR4X1)')]
U3751 :Q n2523 [('U3760/A', 'Input Pin(INVX2)'), ('U3855/A2', 'Input Pin(OAI211X1)'), ('U3913/A2', 'Input Pin(OAI211X1)')]
U3752 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3752 :A2 n2574 [('U3261/Q', 'Output Pin(NAND2XL)')]
U3752 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3752 :B2 n2703 [('U3258/Q', 'Output Pin(NAND2XL)')]
U3752 :Q n2382 [('U3753/C1', 'Input Pin(OAI211X1)')]
U3753 :A1 n2384 [('U3254/Q', 'Output Pin(AOI21X1)')]
U3753 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3753 :B1 n2383 [('U3750/Q', 'Output Pin(AOI22X1)')]
U3753 :C1 n2382 [('U3752/Q', 'Output Pin(AOI22X1)')]
U3753 :Q TX_N[0] [('TX_N[0]', 'Output Port')]
U3754 :A FIFO_E/FIFO_MEM_4[1] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U3754 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3754 :Q n2386 [('U3756/A', 'Input Pin(NAND2XL)')]
U3755 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3755 :A2 FIFO_E/FIFO_MEM_2[1] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U3755 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3755 :B2 FIFO_E/FIFO_MEM_1[1] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U3755 :Q n2385 [('U3756/B', 'Input Pin(NAND2XL)')]
U3756 :A n2386 [('U3754/Q', 'Output Pin(NAND2XL)')]
U3756 :B n2385 [('U3755/Q', 'Output Pin(AOI22X1)')]
U3756 :Q n2387 [('U3757/B1', 'Input Pin(AOI21X1)')]
U3757 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3757 :A2 FIFO_E/FIFO_MEM_3[1] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U3757 :B1 n2387 [('U3756/Q', 'Output Pin(NAND2XL)')]
U3757 :Q n2900 [('U3758/A', 'Input Pin(INVXL)'), ('U3970/A1', 'Input Pin(OAI211X1)'), ('U4084/A1', 'Input Pin(OAI211X1)'), ('U4174/A1', 'Input Pin(OAI211X1)')]
U3758 :A n2900 [('U3757/Q', 'Output Pin(AOI21X1)')]
U3758 :Q n2388 [('U3759/A2', 'Input Pin(AOI22X1)')]
U3759 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3759 :A2 n2388 [('U3758/Q', 'Output Pin(INVXL)')]
U3759 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3759 :B2 n2700 [('U3427/Q', 'Output Pin(NAND2XL)')]
U3759 :Q n2390 [('U3762/B1', 'Input Pin(OAI211X1)')]
U3760 :A n2523 [('U3751/Q', 'Output Pin(INVXL)')]
U3760 :Q n2502 [('U3909/A1', 'Input Pin(AOI22X1)'), ('U3902/A1', 'Input Pin(AOI22X1)'), ('U3892/A1', 'Input Pin(AOI22X1)'), ('U3884/A1', 'Input Pin(AOI22X1)'), ('U3865/A1', 'Input Pin(AOI22X1)'), ('U3752/A1', 'Input Pin(AOI22X1)'), ('U2601/A1', 'Input Pin(AOI22X1)'), ('U2599/A1', 'Input Pin(AOI22X1)'), ('U2598/A1', 'Input Pin(AOI22X1)'), ('U2600/A1', 'Input Pin(AOI22X1)'), ('U2602/A1', 'Input Pin(AOI22X1)'), ('U3761/A1', 'Input Pin(AOI22X1)'), ('U3769/A1', 'Input Pin(AOI22X1)'), ('U3777/A1', 'Input Pin(AOI22X1)'), ('U3792/A1', 'Input Pin(AOI22X1)'), ('U3800/A1', 'Input Pin(AOI22X1)'), ('U3808/A1', 'Input Pin(AOI22X1)'), ('U3816/A1', 'Input Pin(AOI22X1)'), ('U3830/A1', 'Input Pin(AOI22X1)'), ('U3838/A1', 'Input Pin(AOI22X1)'), ('U3846/A1', 'Input Pin(AOI22X1)'), ('U3849/A1', 'Input Pin(AOI22X1)'), ('U3857/A1', 'Input Pin(AOI22X1)')]
U3761 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3761 :A2 n2895 [('U3430/Q', 'Output Pin(NAND2XL)')]
U3761 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3761 :B2 n2892 [('U3434/Q', 'Output Pin(NAND2XL)')]
U3761 :Q n2389 [('U3762/C1', 'Input Pin(OAI211X1)')]
U3762 :A1 n2697 [('U3424/Q', 'Output Pin(AOI21X1)')]
U3762 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3762 :B1 n2390 [('U3759/Q', 'Output Pin(AOI22X1)')]
U3762 :C1 n2389 [('U3761/Q', 'Output Pin(AOI22X1)')]
U3762 :Q TX_N[1] [('TX_N[1]', 'Output Port')]
U3763 :A FIFO_E/FIFO_MEM_4[2] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U3763 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3763 :Q n2392 [('U3765/A', 'Input Pin(NAND2XL)')]
U3764 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3764 :A2 FIFO_E/FIFO_MEM_2[2] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U3764 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3764 :B2 FIFO_E/FIFO_MEM_1[2] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U3764 :Q n2391 [('U3765/B', 'Input Pin(NAND2XL)')]
U3765 :A n2392 [('U3763/Q', 'Output Pin(NAND2XL)')]
U3765 :B n2391 [('U3764/Q', 'Output Pin(AOI22X1)')]
U3765 :Q n2393 [('U3766/B1', 'Input Pin(AOI21X1)')]
U3766 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3766 :A2 FIFO_E/FIFO_MEM_3[2] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U3766 :B1 n2393 [('U3765/Q', 'Output Pin(NAND2XL)')]
U3766 :Q n2891 [('U2618/A1', 'Input Pin(OAI211X1)'), ('U3767/A', 'Input Pin(INVXL)'), ('U3967/A1', 'Input Pin(OAI211X1)'), ('U4080/A1', 'Input Pin(OAI211X1)')]
U3767 :A n2891 [('U3766/Q', 'Output Pin(AOI21X1)')]
U3767 :Q n2394 [('U3768/A2', 'Input Pin(AOI22X1)')]
U3768 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3768 :A2 n2394 [('U3767/Q', 'Output Pin(INVXL)')]
U3768 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3768 :B2 n2694 [('U3443/Q', 'Output Pin(NAND2XL)')]
U3768 :Q n2396 [('U3770/B1', 'Input Pin(OAI211X1)')]
U3769 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3769 :A2 n2888 [('U3446/Q', 'Output Pin(NAND2XL)')]
U3769 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3769 :B2 n2886 [('U3450/Q', 'Output Pin(NAND2XL)')]
U3769 :Q n2395 [('U3770/C1', 'Input Pin(OAI211X1)')]
U3770 :A1 n2693 [('U3440/Q', 'Output Pin(AOI21X1)')]
U3770 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3770 :B1 n2396 [('U3768/Q', 'Output Pin(AOI22X1)')]
U3770 :C1 n2395 [('U3769/Q', 'Output Pin(AOI22X1)')]
U3770 :Q TX_N[2] [('TX_N[2]', 'Output Port')]
U3771 :A FIFO_E/FIFO_MEM_4[3] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U3771 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3771 :Q n2398 [('U3773/A', 'Input Pin(NAND2XL)')]
U3772 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3772 :A2 FIFO_E/FIFO_MEM_2[3] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U3772 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3772 :B2 FIFO_E/FIFO_MEM_1[3] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U3772 :Q n2397 [('U3773/B', 'Input Pin(NAND2XL)')]
U3773 :A n2398 [('U3771/Q', 'Output Pin(NAND2XL)')]
U3773 :B n2397 [('U3772/Q', 'Output Pin(AOI22X1)')]
U3773 :Q n2399 [('U3774/B1', 'Input Pin(AOI21X1)')]
U3774 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3774 :A2 FIFO_E/FIFO_MEM_3[3] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U3774 :B1 n2399 [('U3773/Q', 'Output Pin(NAND2XL)')]
U3774 :Q n2885 [('U3775/A', 'Input Pin(INVXL)'), ('U3964/A1', 'Input Pin(OAI211X1)'), ('U4076/A1', 'Input Pin(OAI211X1)'), ('U4169/A1', 'Input Pin(OAI211X1)')]
U3775 :A n2885 [('U3774/Q', 'Output Pin(AOI21X1)')]
U3775 :Q n2400 [('U3776/A2', 'Input Pin(AOI22X1)')]
U3776 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3776 :A2 n2400 [('U3775/Q', 'Output Pin(INVXL)')]
U3776 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3776 :B2 n2690 [('U3459/Q', 'Output Pin(NAND2XL)')]
U3776 :Q n2402 [('U3778/B1', 'Input Pin(OAI211X1)')]
U3777 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3777 :A2 n2882 [('U3462/Q', 'Output Pin(NAND2XL)')]
U3777 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3777 :B2 n2879 [('U3465/Q', 'Output Pin(NAND2XL)')]
U3777 :Q n2401 [('U3778/C1', 'Input Pin(OAI211X1)')]
U3778 :A1 n2689 [('U3456/Q', 'Output Pin(AOI21X1)')]
U3778 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3778 :B1 n2402 [('U3776/Q', 'Output Pin(AOI22X1)')]
U3778 :C1 n2401 [('U3777/Q', 'Output Pin(AOI22X1)')]
U3778 :Q TX_N[3] [('TX_N[3]', 'Output Port')]
U3779 :A FIFO_E/FIFO_MEM_4[4] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U3779 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3779 :Q n2404 [('U3781/A', 'Input Pin(NAND2XL)')]
U3780 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3780 :A2 FIFO_E/FIFO_MEM_2[4] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U3780 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3780 :B2 FIFO_E/FIFO_MEM_1[4] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U3780 :Q n2403 [('U3781/B', 'Input Pin(NAND2XL)')]
U3781 :A n2404 [('U3779/Q', 'Output Pin(NAND2XL)')]
U3781 :B n2403 [('U3780/Q', 'Output Pin(AOI22X1)')]
U3781 :Q n2405 [('U3782/B1', 'Input Pin(AOI21X1)')]
U3782 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3782 :A2 FIFO_E/FIFO_MEM_3[4] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U3782 :B1 n2405 [('U3781/Q', 'Output Pin(NAND2XL)')]
U3782 :Q n2878 [('U3783/A', 'Input Pin(INVXL)'), ('U3961/A1', 'Input Pin(OAI211X1)'), ('U4073/A1', 'Input Pin(OAI211X1)'), ('U4166/A1', 'Input Pin(OAI211X1)')]
U3783 :A n2878 [('U3782/Q', 'Output Pin(AOI21X1)')]
U3783 :Q n2406 [('U3784/A2', 'Input Pin(AOI22X1)')]
U3784 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3784 :A2 n2406 [('U3783/Q', 'Output Pin(INVXL)')]
U3784 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3784 :B2 n2686 [('U3474/Q', 'Output Pin(NAND2XL)')]
U3784 :Q n2408 [('U3785/B1', 'Input Pin(OAI211X1)')]
U3785 :A1 n2685 [('U3471/Q', 'Output Pin(AOI21X1)')]
U3785 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3785 :B1 n2408 [('U3784/Q', 'Output Pin(AOI22X1)')]
U3785 :C1 n2407 [('U2598/Q', 'Output Pin(AOI22X1)')]
U3785 :Q TX_N[4] [('TX_N[4]', 'Output Port')]
U3786 :A FIFO_E/FIFO_MEM_4[5] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U3786 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3786 :Q n2410 [('U3788/A', 'Input Pin(NAND2XL)')]
U3787 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3787 :A2 FIFO_E/FIFO_MEM_2[5] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U3787 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3787 :B2 FIFO_E/FIFO_MEM_1[5] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U3787 :Q n2409 [('U3788/B', 'Input Pin(NAND2XL)')]
U3788 :A n2410 [('U3786/Q', 'Output Pin(NAND2XL)')]
U3788 :B n2409 [('U3787/Q', 'Output Pin(AOI22X1)')]
U3788 :Q n2411 [('U3789/B1', 'Input Pin(AOI21X1)')]
U3789 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3789 :A2 FIFO_E/FIFO_MEM_3[5] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U3789 :B1 n2411 [('U3788/Q', 'Output Pin(NAND2XL)')]
U3789 :Q n2872 [('U3790/A', 'Input Pin(INVXL)'), ('U3959/A1', 'Input Pin(OAI211X1)'), ('U4069/A1', 'Input Pin(OAI211X1)'), ('U4163/A1', 'Input Pin(OAI211X1)')]
U3790 :A n2872 [('U3789/Q', 'Output Pin(AOI21X1)')]
U3790 :Q n2412 [('U3791/A2', 'Input Pin(AOI22X1)')]
U3791 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3791 :A2 n2412 [('U3790/Q', 'Output Pin(INVXL)')]
U3791 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3791 :B2 n2682 [('U3490/Q', 'Output Pin(NAND2XL)')]
U3791 :Q n2414 [('U3793/B1', 'Input Pin(OAI211X1)')]
U3792 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3792 :A2 n2869 [('U3493/Q', 'Output Pin(NAND2XL)')]
U3792 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3792 :B2 n2867 [('U3497/Q', 'Output Pin(NAND2XL)')]
U3792 :Q n2413 [('U3793/C1', 'Input Pin(OAI211X1)')]
U3793 :A1 n2681 [('U3487/Q', 'Output Pin(AOI21X1)')]
U3793 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3793 :B1 n2414 [('U3791/Q', 'Output Pin(AOI22X1)')]
U3793 :C1 n2413 [('U3792/Q', 'Output Pin(AOI22X1)')]
U3793 :Q TX_N[5] [('TX_N[5]', 'Output Port')]
U3794 :A FIFO_E/FIFO_MEM_4[6] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U3794 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3794 :Q n2416 [('U3796/A', 'Input Pin(NAND2XL)')]
U3795 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3795 :A2 FIFO_E/FIFO_MEM_2[6] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U3795 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3795 :B2 FIFO_E/FIFO_MEM_1[6] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U3795 :Q n2415 [('U3796/B', 'Input Pin(NAND2XL)')]
U3796 :A n2416 [('U3794/Q', 'Output Pin(NAND2XL)')]
U3796 :B n2415 [('U3795/Q', 'Output Pin(AOI22X1)')]
U3796 :Q n2417 [('U3797/B1', 'Input Pin(AOI21X1)')]
U3797 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3797 :A2 FIFO_E/FIFO_MEM_3[6] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U3797 :B1 n2417 [('U3796/Q', 'Output Pin(NAND2XL)')]
U3797 :Q n2866 [('U3798/A', 'Input Pin(INVXL)'), ('U3956/A1', 'Input Pin(OAI211X1)'), ('U4065/A1', 'Input Pin(OAI211X1)'), ('U4160/A1', 'Input Pin(OAI211X1)')]
U3798 :A n2866 [('U3797/Q', 'Output Pin(AOI21X1)')]
U3798 :Q n2418 [('U3799/A2', 'Input Pin(AOI22X1)')]
U3799 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3799 :A2 n2418 [('U3798/Q', 'Output Pin(INVXL)')]
U3799 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3799 :B2 n2678 [('U3506/Q', 'Output Pin(NAND2XL)')]
U3799 :Q n2420 [('U3801/B1', 'Input Pin(OAI211X1)')]
U3800 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3800 :A2 n2863 [('U3509/Q', 'Output Pin(NAND2XL)')]
U3800 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3800 :B2 n2861 [('U3513/Q', 'Output Pin(NAND2XL)')]
U3800 :Q n2419 [('U3801/C1', 'Input Pin(OAI211X1)')]
U3801 :A1 n2677 [('U3503/Q', 'Output Pin(AOI21X1)')]
U3801 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3801 :B1 n2420 [('U3799/Q', 'Output Pin(AOI22X1)')]
U3801 :C1 n2419 [('U3800/Q', 'Output Pin(AOI22X1)')]
U3801 :Q TX_N[6] [('TX_N[6]', 'Output Port')]
U3802 :A FIFO_E/FIFO_MEM_4[7] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U3802 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3802 :Q n2422 [('U3804/A', 'Input Pin(NAND2XL)')]
U3803 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3803 :A2 FIFO_E/FIFO_MEM_2[7] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U3803 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3803 :B2 FIFO_E/FIFO_MEM_1[7] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U3803 :Q n2421 [('U3804/B', 'Input Pin(NAND2XL)')]
U3804 :A n2422 [('U3802/Q', 'Output Pin(NAND2XL)')]
U3804 :B n2421 [('U3803/Q', 'Output Pin(AOI22X1)')]
U3804 :Q n2423 [('U3805/B1', 'Input Pin(AOI21X1)')]
U3805 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3805 :A2 FIFO_E/FIFO_MEM_3[7] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U3805 :B1 n2423 [('U3804/Q', 'Output Pin(NAND2XL)')]
U3805 :Q n2860 [('U3806/A', 'Input Pin(INVXL)'), ('U3953/A1', 'Input Pin(OAI211X1)'), ('U4061/A1', 'Input Pin(OAI211X1)'), ('U4157/A1', 'Input Pin(OAI211X1)')]
U3806 :A n2860 [('U3805/Q', 'Output Pin(AOI21X1)')]
U3806 :Q n2424 [('U3807/A2', 'Input Pin(AOI22X1)')]
U3807 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3807 :A2 n2424 [('U3806/Q', 'Output Pin(INVXL)')]
U3807 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3807 :B2 n2674 [('U3522/Q', 'Output Pin(NAND2XL)')]
U3807 :Q n2426 [('U3809/B1', 'Input Pin(OAI211X1)')]
U3808 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3808 :A2 n2857 [('U3525/Q', 'Output Pin(NAND2XL)')]
U3808 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3808 :B2 n2855 [('U3529/Q', 'Output Pin(NAND2XL)')]
U3808 :Q n2425 [('U3809/C1', 'Input Pin(OAI211X1)')]
U3809 :A1 n2673 [('U3519/Q', 'Output Pin(AOI21X1)')]
U3809 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3809 :B1 n2426 [('U3807/Q', 'Output Pin(AOI22X1)')]
U3809 :C1 n2425 [('U3808/Q', 'Output Pin(AOI22X1)')]
U3809 :Q TX_N[7] [('TX_N[7]', 'Output Port')]
U3810 :A FIFO_E/FIFO_MEM_4[8] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U3810 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3810 :Q n2428 [('U3812/A', 'Input Pin(NAND2XL)')]
U3811 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3811 :A2 FIFO_E/FIFO_MEM_2[8] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U3811 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3811 :B2 FIFO_E/FIFO_MEM_1[8] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U3811 :Q n2427 [('U3812/B', 'Input Pin(NAND2XL)')]
U3812 :A n2428 [('U3810/Q', 'Output Pin(NAND2XL)')]
U3812 :B n2427 [('U3811/Q', 'Output Pin(AOI22X1)')]
U3812 :Q n2429 [('U3813/B1', 'Input Pin(AOI21X1)')]
U3813 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3813 :A2 FIFO_E/FIFO_MEM_3[8] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U3813 :B1 n2429 [('U3812/Q', 'Output Pin(NAND2XL)')]
U3813 :Q n2854 [('U3814/A', 'Input Pin(INVXL)'), ('U3950/A1', 'Input Pin(OAI211X1)'), ('U4057/A1', 'Input Pin(OAI211X1)'), ('U4155/A1', 'Input Pin(OAI211X1)')]
U3814 :A n2854 [('U3813/Q', 'Output Pin(AOI21X1)')]
U3814 :Q n2430 [('U3815/A2', 'Input Pin(AOI22X1)')]
U3815 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3815 :A2 n2430 [('U3814/Q', 'Output Pin(INVXL)')]
U3815 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3815 :B2 n2670 [('U3538/Q', 'Output Pin(NAND2XL)')]
U3815 :Q n2432 [('U3817/B1', 'Input Pin(OAI211X1)')]
U3816 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3816 :A2 n2851 [('U3541/Q', 'Output Pin(NAND2XL)')]
U3816 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3816 :B2 n2849 [('U3545/Q', 'Output Pin(NAND2XL)')]
U3816 :Q n2431 [('U3817/C1', 'Input Pin(OAI211X1)')]
U3817 :A1 n2669 [('U3535/Q', 'Output Pin(AOI21X1)')]
U3817 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3817 :B1 n2432 [('U3815/Q', 'Output Pin(AOI22X1)')]
U3817 :C1 n2431 [('U3816/Q', 'Output Pin(AOI22X1)')]
U3817 :Q TX_N[8] [('TX_N[8]', 'Output Port')]
U3818 :A FIFO_E/FIFO_MEM_4[9] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U3818 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3818 :Q n2434 [('U3820/A', 'Input Pin(NAND2XL)')]
U3819 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3819 :A2 FIFO_E/FIFO_MEM_2[9] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U3819 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3819 :B2 FIFO_E/FIFO_MEM_1[9] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U3819 :Q n2433 [('U3820/B', 'Input Pin(NAND2XL)')]
U3820 :A n2434 [('U3818/Q', 'Output Pin(NAND2XL)')]
U3820 :B n2433 [('U3819/Q', 'Output Pin(AOI22X1)')]
U3820 :Q n2435 [('U3821/B1', 'Input Pin(AOI21X1)')]
U3821 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3821 :A2 FIFO_E/FIFO_MEM_3[9] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U3821 :B1 n2435 [('U3820/Q', 'Output Pin(NAND2XL)')]
U3821 :Q n2848 [('U3822/A', 'Input Pin(INVXL)'), ('U3947/A1', 'Input Pin(OAI211X1)'), ('U4053/A1', 'Input Pin(OAI211X1)'), ('U4152/A1', 'Input Pin(OAI211X1)')]
U3822 :A n2848 [('U3821/Q', 'Output Pin(AOI21X1)')]
U3822 :Q n2436 [('U3823/A2', 'Input Pin(AOI22X1)')]
U3823 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3823 :A2 n2436 [('U3822/Q', 'Output Pin(INVXL)')]
U3823 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3823 :B2 n2666 [('U3554/Q', 'Output Pin(NAND2XL)')]
U3823 :Q n2438 [('U2627/B1', 'Input Pin(OAI211X1)')]
U3824 :A FIFO_E/FIFO_MEM_4[10] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U3824 :B n2439 [('U2721/Q', 'Output Pin(NOR3X1)')]
U3824 :Q n2441 [('U3826/A', 'Input Pin(NAND2XL)')]
U3825 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3825 :A2 FIFO_E/FIFO_MEM_2[10] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U3825 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3825 :B2 FIFO_E/FIFO_MEM_1[10] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U3825 :Q n2440 [('U3826/B', 'Input Pin(NAND2XL)')]
U3826 :A n2441 [('U3824/Q', 'Output Pin(NAND2XL)')]
U3826 :B n2440 [('U3825/Q', 'Output Pin(AOI22X1)')]
U3826 :Q n2442 [('U3827/B1', 'Input Pin(AOI21X1)')]
U3827 :A1 n2358 [('U2719/Q', 'Output Pin(INVX1)')]
U3827 :A2 FIFO_E/FIFO_MEM_3[10] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U3827 :B1 n2442 [('U3826/Q', 'Output Pin(NAND2XL)')]
U3827 :Q n2841 [('U3828/A', 'Input Pin(INVXL)'), ('U3945/A1', 'Input Pin(OAI211X1)'), ('U4049/A1', 'Input Pin(OAI211X1)'), ('U4149/A1', 'Input Pin(OAI211X1)')]
U3828 :A n2841 [('U3827/Q', 'Output Pin(AOI21X1)')]
U3828 :Q n2443 [('U3829/A2', 'Input Pin(AOI22X1)')]
U3829 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3829 :A2 n2443 [('U3828/Q', 'Output Pin(INVXL)')]
U3829 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3829 :B2 n2662 [('U3570/Q', 'Output Pin(NAND2XL)')]
U3829 :Q n2445 [('U3831/B1', 'Input Pin(OAI211X1)')]
U3830 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3830 :A2 n2838 [('U3574/Q', 'Output Pin(NAND2XL)')]
U3830 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3830 :B2 n2836 [('U3577/Q', 'Output Pin(NAND2XL)')]
U3830 :Q n2444 [('U3831/C1', 'Input Pin(OAI211X1)')]
U3831 :A1 n2661 [('U3567/Q', 'Output Pin(AOI21X1)')]
U3831 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3831 :B1 n2445 [('U3829/Q', 'Output Pin(AOI22X1)')]
U3831 :C1 n2444 [('U3830/Q', 'Output Pin(AOI22X1)')]
U3831 :Q TX_N[10] [('TX_N[10]', 'Output Port')]
U3832 :A FIFO_E/FIFO_MEM_4[11] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U3832 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3832 :Q n2447 [('U3834/A', 'Input Pin(NAND2XL)')]
U3833 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3833 :A2 FIFO_E/FIFO_MEM_2[11] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U3833 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3833 :B2 FIFO_E/FIFO_MEM_1[11] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U3833 :Q n2446 [('U3834/B', 'Input Pin(NAND2XL)')]
U3834 :A n2447 [('U3832/Q', 'Output Pin(NAND2XL)')]
U3834 :B n2446 [('U3833/Q', 'Output Pin(AOI22X1)')]
U3834 :Q n2448 [('U3835/B1', 'Input Pin(AOI21X1)')]
U3835 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3835 :A2 FIFO_E/FIFO_MEM_3[11] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U3835 :B1 n2448 [('U3834/Q', 'Output Pin(NAND2XL)')]
U3835 :Q n2835 [('U3836/A', 'Input Pin(INVXL)'), ('U3942/A1', 'Input Pin(OAI211X1)'), ('U4046/A1', 'Input Pin(OAI211X1)'), ('U4146/A1', 'Input Pin(OAI211X1)')]
U3836 :A n2835 [('U3835/Q', 'Output Pin(AOI21X1)')]
U3836 :Q n2449 [('U3837/A2', 'Input Pin(AOI22X1)')]
U3837 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3837 :A2 n2449 [('U3836/Q', 'Output Pin(INVXL)')]
U3837 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3837 :B2 n2658 [('U3586/Q', 'Output Pin(NAND2XL)')]
U3837 :Q n2451 [('U3839/B1', 'Input Pin(OAI211X1)')]
U3838 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3838 :A2 n2832 [('U3589/Q', 'Output Pin(NAND2XL)')]
U3838 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3838 :B2 n2830 [('U3593/Q', 'Output Pin(NAND2XL)')]
U3838 :Q n2450 [('U3839/C1', 'Input Pin(OAI211X1)')]
U3839 :A1 n2657 [('U3583/Q', 'Output Pin(AOI21X1)')]
U3839 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3839 :B1 n2451 [('U3837/Q', 'Output Pin(AOI22X1)')]
U3839 :C1 n2450 [('U3838/Q', 'Output Pin(AOI22X1)')]
U3839 :Q TX_N[11] [('TX_N[11]', 'Output Port')]
U3840 :A FIFO_E/FIFO_MEM_4[12] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U3840 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3840 :Q n2453 [('U3842/A', 'Input Pin(NAND2XL)')]
U3841 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3841 :A2 FIFO_E/FIFO_MEM_2[12] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U3841 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3841 :B2 FIFO_E/FIFO_MEM_1[12] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U3841 :Q n2452 [('U3842/B', 'Input Pin(NAND2XL)')]
U3842 :A n2453 [('U3840/Q', 'Output Pin(NAND2XL)')]
U3842 :B n2452 [('U3841/Q', 'Output Pin(AOI22X1)')]
U3842 :Q n2454 [('U3843/B1', 'Input Pin(AOI21X1)')]
U3843 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3843 :A2 FIFO_E/FIFO_MEM_3[12] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U3843 :B1 n2454 [('U3842/Q', 'Output Pin(NAND2XL)')]
U3843 :Q n2829 [('U3844/A', 'Input Pin(INVXL)'), ('U3939/A1', 'Input Pin(OAI211X1)'), ('U4042/A1', 'Input Pin(OAI211X1)'), ('U4143/A1', 'Input Pin(OAI211X1)')]
U3844 :A n2829 [('U3843/Q', 'Output Pin(AOI21X1)')]
U3844 :Q n2455 [('U3845/A2', 'Input Pin(AOI22X1)')]
U3845 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3845 :A2 n2455 [('U3844/Q', 'Output Pin(INVXL)')]
U3845 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3845 :B2 n2654 [('U3601/Q', 'Output Pin(NAND2XL)')]
U3845 :Q n2457 [('U3847/B1', 'Input Pin(OAI211X1)')]
U3846 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3846 :A2 n2826 [('U3604/Q', 'Output Pin(NAND2XL)')]
U3846 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3846 :B2 n2824 [('U3608/Q', 'Output Pin(NAND2XL)')]
U3846 :Q n2456 [('U3847/C1', 'Input Pin(OAI211X1)')]
U3847 :A1 n2653 [('U3598/Q', 'Output Pin(AOI21X1)')]
U3847 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3847 :B1 n2457 [('U3845/Q', 'Output Pin(AOI22X1)')]
U3847 :C1 n2456 [('U3846/Q', 'Output Pin(AOI22X1)')]
U3847 :Q TX_N[12] [('TX_N[12]', 'Output Port')]
U3848 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3848 :A2 n2818 [('U2735/Q', 'Output Pin(NAND2XL)')]
U3848 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3848 :B2 n2649 [('U3611/Q', 'Output Pin(INVXL)')]
U3848 :Q n2459 [('U3850/B1', 'Input Pin(OAI211X1)')]
U3849 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3849 :A2 n2935 [('U2836/Q', 'Output Pin(NAND2XL)')]
U3849 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3849 :B2 n2817 [('U3027/Q', 'Output Pin(NAND2XL)')]
U3849 :Q n2458 [('U3850/C1', 'Input Pin(OAI211X1)')]
U3850 :A1 n2823 [('U3096/Q', 'Output Pin(AOI21X1)')]
U3850 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3850 :B1 n2459 [('U3848/Q', 'Output Pin(AOI22X1)')]
U3850 :C1 n2458 [('U3849/Q', 'Output Pin(AOI22X1)')]
U3850 :Q TX_N[13] [('TX_N[13]', 'Output Port')]
U3851 :A1 n2464 [('U2566/Q', 'Output Pin(NAND3X1)')]
U3851 :A2 n2816 [('U2754/Q', 'Output Pin(INVXL)')]
U3851 :B1 n2463 [('U2964/Q', 'Output Pin(OAI211X1)')]
U3851 :B2 n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U3851 :Q n2461 [('U3852/B1', 'Input Pin(OAI211X1)')]
U3852 :A1 n2462 [('U3066/Q', 'Output Pin(AOI21X1)')]
U3852 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3852 :B1 n2461 [('U3851/Q', 'Output Pin(OA22X1)')]
U3852 :C1 n2460 [('U2600/Q', 'Output Pin(AOI22X1)')]
U3852 :Q TX_N[14] [('TX_N[14]', 'Output Port')]
U3853 :A1 n2464 [('U2566/Q', 'Output Pin(NAND3X1)')]
U3853 :A2 n2811 [('U2728/Q', 'Output Pin(AOI21X1)')]
U3853 :B1 n2463 [('U2964/Q', 'Output Pin(OAI211X1)')]
U3853 :B2 n2642 [('U3136/Q', 'Output Pin(AOI21X1)')]
U3853 :Q n2466 [('U3855/B1', 'Input Pin(OAI211X1)')]
U3854 :A1 n2520 [('U2956/Q', 'Output Pin(INVXL)')]
U3854 :A2 n2807 [('U3618/Q', 'Output Pin(INVXL)')]
U3854 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3854 :B2 n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U3854 :Q n2465 [('U3855/C1', 'Input Pin(OAI211X1)')]
U3855 :A1 n2467 [('U2771/Q', 'Output Pin(INVXL)')]
U3855 :A2 n2523 [('U3751/Q', 'Output Pin(INVXL)')]
U3855 :B1 n2466 [('U3853/Q', 'Output Pin(OA22X1)')]
U3855 :C1 n2465 [('U3854/Q', 'Output Pin(AOI22X1)')]
U3855 :Q TX_N[15] [('TX_N[15]', 'Output Port')]
U3856 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3856 :A2 n2801 [('U2760/Q', 'Output Pin(INVXL)')]
U3856 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3856 :B2 n2636 [('U3622/Q', 'Output Pin(INVXL)')]
U3856 :Q n2469 [('U3858/B1', 'Input Pin(OAI211X1)')]
U3857 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3857 :A2 n2802 [('U2774/Q', 'Output Pin(NAND2XL)')]
U3857 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3857 :B2 n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U3857 :Q n2468 [('U3858/C1', 'Input Pin(OAI211X1)')]
U3858 :A1 n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U3858 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3858 :B1 n2469 [('U3856/Q', 'Output Pin(AOI22X1)')]
U3858 :C1 n2468 [('U3857/Q', 'Output Pin(AOI22X1)')]
U3858 :Q TX_N[16] [('TX_N[16]', 'Output Port')]
U3859 :A FIFO_E/FIFO_MEM_4[17] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U3859 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3859 :Q n2471 [('U3861/A', 'Input Pin(NAND2XL)')]
U3860 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3860 :A2 FIFO_E/FIFO_MEM_2[17] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U3860 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3860 :B2 FIFO_E/FIFO_MEM_1[17] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U3860 :Q n2470 [('U3861/B', 'Input Pin(NAND2XL)')]
U3861 :A n2471 [('U3859/Q', 'Output Pin(NAND2XL)')]
U3861 :B n2470 [('U3860/Q', 'Output Pin(AOI22X1)')]
U3861 :Q n2472 [('U3862/B1', 'Input Pin(AOI21X1)')]
U3862 :A1 n2482 [('U2717/Q', 'Output Pin(NOR3X1)')]
U3862 :A2 FIFO_E/FIFO_MEM_3[17] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U3862 :B1 n2472 [('U3861/Q', 'Output Pin(NAND2XL)')]
U3862 :Q n2799 [('U2619/A1', 'Input Pin(OAI211X1)'), ('U3863/A', 'Input Pin(INVXL)'), ('U3925/A1', 'Input Pin(OAI211X1)'), ('U4027/A1', 'Input Pin(OAI211X1)')]
U3863 :A n2799 [('U3862/Q', 'Output Pin(AOI21X1)')]
U3863 :Q n2473 [('U3864/A2', 'Input Pin(AOI22X1)')]
U3864 :A1 n2519 [('U2508/Q', 'Output Pin(CLKINVX2)')]
U3864 :A2 n2473 [('U3863/Q', 'Output Pin(INVXL)')]
U3864 :B1 n2511 [('U2505/Q', 'Output Pin(CLKINVX2)')]
U3864 :B2 n2633 [('U3631/Q', 'Output Pin(NAND2XL)')]
U3864 :Q n2475 [('U3866/B1', 'Input Pin(OAI211X1)')]
U3865 :A1 n2502 [('U3760/Q', 'Output Pin(INVX2)')]
U3865 :A2 n2796 [('U3634/Q', 'Output Pin(NAND2XL)')]
U3865 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U3865 :B2 n2794 [('U3638/Q', 'Output Pin(NAND2XL)')]
U3865 :Q n2474 [('U3866/C1', 'Input Pin(OAI211X1)')]
U3866 :A1 n2632 [('U3628/Q', 'Output Pin(AOI21X1)')]
U3866 :A2 n2532 [('U2536/Q', 'Output Pin(NAND4X2)')]
U3866 :B1 n2475 [('U3864/Q', 'Output Pin(AOI22X1)')]
U3866 :C1 n2474 [('U3865/Q', 'Output Pin(AOI22X1)')]
U3866 :Q TX_N[17] [('TX_N[17]', 'Output Port')]
U3867 :A FIFO_E/FIFO_MEM_4[18] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U3867 :B n2476 [('U2731/Q', 'Output Pin(INVX1)')]
U3867 :Q n2480 [('U3869/A', 'Input Pin(NAND2XL)')]
U3868 :A1 n2478 [('U2723/Q', 'Output Pin(NOR3X2)')]
U3868 :A2 FIFO_E/FIFO_MEM_2[18] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U3868 :B1 n2477 [('U2724/Q', 'Output Pin(NOR3X2)')]
U3868 :B2 FIFO_E/FIFO_MEM_1[18] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U3868 :Q n2479 [('U3869/B', 'Input Pin(NAND2XL)')]
U3869 :A n2480 [('U3867/Q', 'Output Pin(NAND2XL)')]
U3869 :B n2479 [('U3868/Q', 'Output Pin(AOI22X1)')]
U3869 :Q n2481 [('U3870/B1', 'Input Pin(AOI21X1)')]
U4000 :A1 n2757 [('U3330/Q', 'Output Pin(AOI21X1)')]
U4000 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4000 :B1 n2607 [('U3998/Q', 'Output Pin(AOI22X1)')]
U4000 :C1 n2606 [('U3999/Q', 'Output Pin(NAND2XL)')]
U4000 :Q TX_S[24] [('TX_S[24]', 'Output Port')]
U4001 :A n2608 [('U3697/Q', 'Output Pin(AOI21X1)')]
U4001 :Q n2759 [('U4002/A2', 'Input Pin(AOI22X1)'), ('U4111/A2', 'Input Pin(AOI22X1)')]
U4002 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4002 :A2 n2759 [('U4001/Q', 'Output Pin(INVXL)')]
U4002 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4002 :B2 n2758 [('U3320/Q', 'Output Pin(NAND2XL)')]
U4002 :Q n2611 [('U4004/B1', 'Input Pin(OAI211X1)')]
U4003 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4003 :B n2609 [('U3324/Q', 'Output Pin(NAND2XL)')]
U4003 :Q n2610 [('U4004/C1', 'Input Pin(OAI211X1)')]
U4004 :A1 n2763 [('U3314/Q', 'Output Pin(AOI21X1)')]
U4004 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4004 :B1 n2611 [('U4002/Q', 'Output Pin(AOI22X1)')]
U4004 :C1 n2610 [('U4003/Q', 'Output Pin(NAND2XL)')]
U4004 :Q TX_S[23] [('TX_S[23]', 'Output Port')]
U4005 :A n2612 [('U3690/Q', 'Output Pin(AOI21X1)')]
U4005 :Q n2765 [('U4006/A2', 'Input Pin(AOI22X1)'), ('U4114/A2', 'Input Pin(AOI22X1)')]
U4006 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4006 :A2 n2765 [('U4005/Q', 'Output Pin(INVXL)')]
U4006 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4006 :B2 n2764 [('U3304/Q', 'Output Pin(NAND2XL)')]
U4006 :Q n2615 [('U4008/B1', 'Input Pin(OAI211X1)')]
U4007 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4007 :B n2613 [('U3308/Q', 'Output Pin(NAND2XL)')]
U4007 :Q n2614 [('U4008/C1', 'Input Pin(OAI211X1)')]
U4008 :A1 n2769 [('U3298/Q', 'Output Pin(AOI21X1)')]
U4008 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4008 :B1 n2615 [('U4006/Q', 'Output Pin(AOI22X1)')]
U4008 :C1 n2614 [('U4007/Q', 'Output Pin(NAND2XL)')]
U4008 :Q TX_S[22] [('TX_S[22]', 'Output Port')]
U4009 :A n2616 [('U3683/Q', 'Output Pin(AOI21X1)')]
U4009 :Q n2771 [('U2580/A2', 'Input Pin(AOI22X1)'), ('U4010/A2', 'Input Pin(AOI22X1)')]
U4010 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4010 :A2 n2771 [('U4009/Q', 'Output Pin(INVXL)')]
U4010 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4010 :B2 n2770 [('U3288/Q', 'Output Pin(NAND2XL)')]
U4010 :Q n2619 [('U4012/B1', 'Input Pin(OAI211X1)')]
U4011 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4011 :B n2617 [('U3292/Q', 'Output Pin(NAND2XL)')]
U4011 :Q n2618 [('U4012/C1', 'Input Pin(OAI211X1)')]
U4012 :A1 n2775 [('U3281/Q', 'Output Pin(AOI21X1)')]
U4012 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4012 :B1 n2619 [('U4010/Q', 'Output Pin(AOI22X1)')]
U4012 :C1 n2618 [('U4011/Q', 'Output Pin(NAND2XL)')]
U4012 :Q TX_S[21] [('TX_S[21]', 'Output Port')]
U4013 :A n2620 [('U3676/Q', 'Output Pin(AOI21X1)')]
U4013 :Q n2777 [('U4014/A2', 'Input Pin(AOI22X1)'), ('U4119/A2', 'Input Pin(AOI22X1)')]
U4014 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4014 :A2 n2777 [('U4013/Q', 'Output Pin(INVXL)')]
U4014 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4014 :B2 n2776 [('U3272/Q', 'Output Pin(NAND2XL)')]
U4014 :Q n2623 [('U4016/B1', 'Input Pin(OAI211X1)')]
U4015 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4015 :B n2621 [('U3275/Q', 'Output Pin(NAND2XL)')]
U4015 :Q n2622 [('U4016/C1', 'Input Pin(OAI211X1)')]
U4016 :A1 n2781 [('U3266/Q', 'Output Pin(AOI21X1)')]
U4016 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4016 :B1 n2623 [('U4014/Q', 'Output Pin(AOI22X1)')]
U4016 :C1 n2622 [('U4015/Q', 'Output Pin(NAND2XL)')]
U4016 :Q TX_S[20] [('TX_S[20]', 'Output Port')]
U4017 :A n2624 [('U3660/Q', 'Output Pin(AOI21X1)')]
U4017 :Q n2783 [('U4018/A2', 'Input Pin(AOI22X1)'), ('U4122/A2', 'Input Pin(AOI22X1)')]
U4018 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4018 :A2 n2783 [('U4017/Q', 'Output Pin(INVXL)')]
U4018 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4018 :B2 n2782 [('U3670/Q', 'Output Pin(NAND2XL)')]
U4018 :Q n2627 [('U4020/B1', 'Input Pin(OAI211X1)')]
U4019 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4019 :B n2625 [('U3663/Q', 'Output Pin(NAND2XL)')]
U4019 :Q n2626 [('U4020/C1', 'Input Pin(OAI211X1)')]
U4020 :A1 n2787 [('U3730/Q', 'Output Pin(AOI21X1)')]
U4020 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4020 :B1 n2627 [('U4018/Q', 'Output Pin(AOI22X1)')]
U4020 :C1 n2626 [('U4019/Q', 'Output Pin(NAND2XL)')]
U4020 :Q TX_S[19] [('TX_S[19]', 'Output Port')]
U4021 :A n2628 [('U3644/Q', 'Output Pin(AOI21X1)')]
U4021 :Q n2789 [('U4022/A2', 'Input Pin(AOI22X1)'), ('U4125/A2', 'Input Pin(AOI22X1)')]
U4022 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4022 :A2 n2789 [('U4021/Q', 'Output Pin(INVXL)')]
U4022 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4022 :B2 n2788 [('U3654/Q', 'Output Pin(NAND2XL)')]
U4022 :Q n2631 [('U4024/B1', 'Input Pin(OAI211X1)')]
U4023 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4023 :B n2629 [('U3647/Q', 'Output Pin(NAND2XL)')]
U4023 :Q n2630 [('U4024/C1', 'Input Pin(OAI211X1)')]
U4024 :A1 n2793 [('U3870/Q', 'Output Pin(AOI21X1)')]
U4024 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4024 :B1 n2631 [('U4022/Q', 'Output Pin(AOI22X1)')]
U4024 :C1 n2630 [('U4023/Q', 'Output Pin(NAND2XL)')]
U4024 :Q TX_S[18] [('TX_S[18]', 'Output Port')]
U4025 :A n2632 [('U3628/Q', 'Output Pin(AOI21X1)')]
U4025 :Q n2795 [('U2584/A2', 'Input Pin(AOI22X1)'), ('U4128/A2', 'Input Pin(AOI22X1)')]
U4026 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4026 :B n2633 [('U3631/Q', 'Output Pin(NAND2XL)')]
U4026 :Q n2634 [('U4027/C1', 'Input Pin(OAI211X1)')]
U4027 :A1 n2799 [('U3862/Q', 'Output Pin(AOI21X1)')]
U4027 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4027 :B1 n2635 [('U2584/Q', 'Output Pin(AOI22X1)')]
U4027 :C1 n2634 [('U4026/Q', 'Output Pin(NAND2XL)')]
U4027 :Q TX_S[17] [('TX_S[17]', 'Output Port')]
U4028 :A1 n2648 [('U2702/Q', 'Output Pin(OA211X1)')]
U4028 :A2 n2801 [('U2760/Q', 'Output Pin(INVXL)')]
U4028 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4028 :B2 n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U4028 :Q n2638 [('U4030/B1', 'Input Pin(OAI211X1)')]
U4029 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4029 :B n2636 [('U3622/Q', 'Output Pin(INVXL)')]
U4029 :Q n2637 [('U4030/C1', 'Input Pin(OAI211X1)')]
U4030 :A1 n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U4030 :A2 n2652 [('U2541/Q', 'Output Pin(NAND3X1)')]
U4030 :B1 n2638 [('U4028/Q', 'Output Pin(AOI22X1)')]
U4030 :C1 n2637 [('U4029/Q', 'Output Pin(NAND2XL)')]
U4030 :Q TX_S[16] [('TX_S[16]', 'Output Port')]
U4031 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4031 :A2 n2807 [('U3618/Q', 'Output Pin(INVXL)')]
U4031 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4031 :B2 n2806 [('U3030/Q', 'Output Pin(NAND2XL)')]
U4031 :Q n2641 [('U2621/B1', 'Input Pin(OAI211X1)')]
U4032 :A n2648 [('U2702/Q', 'Output Pin(OA211X1)')]
U4032 :B n2639 [('U3930/Q', 'Output Pin(INVXL)')]
U4032 :Q n2640 [('U2621/C1', 'Input Pin(OAI211X1)')]
U4033 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4033 :A2 n2813 [('U3092/Q', 'Output Pin(INVXL)')]
U4033 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4033 :B2 n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U4033 :Q n2645 [('U4035/B1', 'Input Pin(OAI211X1)')]
U4034 :A n2648 [('U2702/Q', 'Output Pin(OA211X1)')]
U4034 :B n2643 [('U2565/Q', 'Output Pin(OAI211X1)')]
U4034 :Q n2644 [('U4035/C1', 'Input Pin(OAI211X1)')]
U4035 :A1 n2647 [('U3154/Q', 'Output Pin(AOI21X1)')]
U4035 :A2 n2646 [('U2857/Q', 'Output Pin(AO211X1)')]
U4035 :B1 n2645 [('U4033/Q', 'Output Pin(AOI22X1)')]
U4035 :C1 n2644 [('U4034/Q', 'Output Pin(NAND2XL)')]
U4035 :Q TX_S[14] [('TX_S[14]', 'Output Port')]
U4036 :A1 n2648 [('U2702/Q', 'Output Pin(OA211X1)')]
U4036 :A2 n2818 [('U2735/Q', 'Output Pin(NAND2XL)')]
U4036 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4036 :B2 n2817 [('U3027/Q', 'Output Pin(NAND2XL)')]
U4036 :Q n2651 [('U4038/B1', 'Input Pin(OAI211X1)')]
U4037 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4037 :B n2649 [('U3611/Q', 'Output Pin(INVXL)')]
U4037 :Q n2650 [('U4038/C1', 'Input Pin(OAI211X1)')]
U4038 :A1 n2823 [('U3096/Q', 'Output Pin(AOI21X1)')]
U4038 :A2 n2652 [('U2541/Q', 'Output Pin(NAND3X1)')]
U4038 :B1 n2651 [('U4036/Q', 'Output Pin(AOI22X1)')]
U4038 :C1 n2650 [('U4037/Q', 'Output Pin(NAND2XL)')]
U4038 :Q TX_S[13] [('TX_S[13]', 'Output Port')]
U4039 :A n2653 [('U3598/Q', 'Output Pin(AOI21X1)')]
U4039 :Q n2825 [('U4040/A2', 'Input Pin(AOI22X1)'), ('U4141/A2', 'Input Pin(AOI22X1)')]
U4040 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4040 :A2 n2825 [('U4039/Q', 'Output Pin(INVXL)')]
U4040 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4040 :B2 n2824 [('U3608/Q', 'Output Pin(NAND2XL)')]
U4040 :Q n2656 [('U4042/B1', 'Input Pin(OAI211X1)')]
U4041 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4041 :B n2654 [('U3601/Q', 'Output Pin(NAND2XL)')]
U4041 :Q n2655 [('U4042/C1', 'Input Pin(OAI211X1)')]
U4042 :A1 n2829 [('U3843/Q', 'Output Pin(AOI21X1)')]
U4042 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4042 :B1 n2656 [('U4040/Q', 'Output Pin(AOI22X1)')]
U4042 :C1 n2655 [('U4041/Q', 'Output Pin(NAND2XL)')]
U4042 :Q TX_S[12] [('TX_S[12]', 'Output Port')]
U4043 :A n2657 [('U3583/Q', 'Output Pin(AOI21X1)')]
U4043 :Q n2831 [('U4044/A2', 'Input Pin(AOI22X1)'), ('U4144/A2', 'Input Pin(AOI22X1)')]
U4044 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4044 :A2 n2831 [('U4043/Q', 'Output Pin(INVXL)')]
U4044 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4044 :B2 n2830 [('U3593/Q', 'Output Pin(NAND2XL)')]
U4044 :Q n2660 [('U4046/B1', 'Input Pin(OAI211X1)')]
U4045 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4045 :B n2658 [('U3586/Q', 'Output Pin(NAND2XL)')]
U4045 :Q n2659 [('U4046/C1', 'Input Pin(OAI211X1)')]
U4046 :A1 n2835 [('U3835/Q', 'Output Pin(AOI21X1)')]
U4046 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4046 :B1 n2660 [('U4044/Q', 'Output Pin(AOI22X1)')]
U4046 :C1 n2659 [('U4045/Q', 'Output Pin(NAND2XL)')]
U4046 :Q TX_S[11] [('TX_S[11]', 'Output Port')]
U4047 :A n2661 [('U3567/Q', 'Output Pin(AOI21X1)')]
U4047 :Q n2837 [('U2583/A2', 'Input Pin(AOI22X1)'), ('U4147/A2', 'Input Pin(AOI22X1)')]
U4048 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4048 :B n2662 [('U3570/Q', 'Output Pin(NAND2XL)')]
U4048 :Q n2663 [('U4049/C1', 'Input Pin(OAI211X1)')]
U4049 :A1 n2841 [('U3827/Q', 'Output Pin(AOI21X1)')]
U4049 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4049 :B1 n2664 [('U2583/Q', 'Output Pin(AOI22X1)')]
U4049 :C1 n2663 [('U4048/Q', 'Output Pin(NAND2XL)')]
U4049 :Q TX_S[10] [('TX_S[10]', 'Output Port')]
U4050 :A n2665 [('U3551/Q', 'Output Pin(AOI21X1)')]
U4050 :Q n2843 [('U4051/A2', 'Input Pin(AOI22X1)'), ('U4150/A2', 'Input Pin(AOI22X1)')]
U4051 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4051 :A2 n2843 [('U4050/Q', 'Output Pin(INVXL)')]
U4051 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4051 :B2 n2842 [('U3561/Q', 'Output Pin(NAND2XL)')]
U4051 :Q n2668 [('U4053/B1', 'Input Pin(OAI211X1)')]
U4052 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4052 :B n2666 [('U3554/Q', 'Output Pin(NAND2XL)')]
U4052 :Q n2667 [('U4053/C1', 'Input Pin(OAI211X1)')]
U4053 :A1 n2848 [('U3821/Q', 'Output Pin(AOI21X1)')]
U4053 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4053 :B1 n2668 [('U4051/Q', 'Output Pin(AOI22X1)')]
U4053 :C1 n2667 [('U4052/Q', 'Output Pin(NAND2XL)')]
U4053 :Q TX_S[9] [('TX_S[9]', 'Output Port')]
U4054 :A n2669 [('U3535/Q', 'Output Pin(AOI21X1)')]
U4054 :Q n2850 [('U4055/A2', 'Input Pin(AOI22X1)'), ('U4153/A2', 'Input Pin(AOI22X1)')]
U4055 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4055 :A2 n2850 [('U4054/Q', 'Output Pin(INVXL)')]
U4055 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4055 :B2 n2849 [('U3545/Q', 'Output Pin(NAND2XL)')]
U4055 :Q n2672 [('U4057/B1', 'Input Pin(OAI211X1)')]
U4056 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4056 :B n2670 [('U3538/Q', 'Output Pin(NAND2XL)')]
U4056 :Q n2671 [('U4057/C1', 'Input Pin(OAI211X1)')]
U4057 :A1 n2854 [('U3813/Q', 'Output Pin(AOI21X1)')]
U4057 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4057 :B1 n2672 [('U4055/Q', 'Output Pin(AOI22X1)')]
U4057 :C1 n2671 [('U4056/Q', 'Output Pin(NAND2XL)')]
U4057 :Q TX_S[8] [('TX_S[8]', 'Output Port')]
U4058 :A n2673 [('U3519/Q', 'Output Pin(AOI21X1)')]
U4058 :Q n2856 [('U2578/A2', 'Input Pin(AOI22X1)'), ('U4059/A2', 'Input Pin(AOI22X1)')]
U4059 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4059 :A2 n2856 [('U4058/Q', 'Output Pin(INVXL)')]
U4059 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4059 :B2 n2855 [('U3529/Q', 'Output Pin(NAND2XL)')]
U4059 :Q n2676 [('U4061/B1', 'Input Pin(OAI211X1)')]
U4060 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4060 :B n2674 [('U3522/Q', 'Output Pin(NAND2XL)')]
U4060 :Q n2675 [('U4061/C1', 'Input Pin(OAI211X1)')]
U4061 :A1 n2860 [('U3805/Q', 'Output Pin(AOI21X1)')]
U4061 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4061 :B1 n2676 [('U4059/Q', 'Output Pin(AOI22X1)')]
U4061 :C1 n2675 [('U4060/Q', 'Output Pin(NAND2XL)')]
U4061 :Q TX_S[7] [('TX_S[7]', 'Output Port')]
U4062 :A n2677 [('U3503/Q', 'Output Pin(AOI21X1)')]
U4062 :Q n2862 [('U4063/A2', 'Input Pin(AOI22X1)'), ('U4158/A2', 'Input Pin(AOI22X1)')]
U4063 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4063 :A2 n2862 [('U4062/Q', 'Output Pin(INVXL)')]
U4063 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4063 :B2 n2861 [('U3513/Q', 'Output Pin(NAND2XL)')]
U4063 :Q n2680 [('U4065/B1', 'Input Pin(OAI211X1)')]
U4064 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4064 :B n2678 [('U3506/Q', 'Output Pin(NAND2XL)')]
U4064 :Q n2679 [('U4065/C1', 'Input Pin(OAI211X1)')]
U4065 :A1 n2866 [('U3797/Q', 'Output Pin(AOI21X1)')]
U4065 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4065 :B1 n2680 [('U4063/Q', 'Output Pin(AOI22X1)')]
U4065 :C1 n2679 [('U4064/Q', 'Output Pin(NAND2XL)')]
U4065 :Q TX_S[6] [('TX_S[6]', 'Output Port')]
U4066 :A n2681 [('U3487/Q', 'Output Pin(AOI21X1)')]
U4066 :Q n2868 [('U4067/A2', 'Input Pin(AOI22X1)'), ('U4161/A2', 'Input Pin(AOI22X1)')]
U4067 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4067 :A2 n2868 [('U4066/Q', 'Output Pin(INVXL)')]
U4067 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4067 :B2 n2867 [('U3497/Q', 'Output Pin(NAND2XL)')]
U4067 :Q n2684 [('U4069/B1', 'Input Pin(OAI211X1)')]
U4068 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4068 :B n2682 [('U3490/Q', 'Output Pin(NAND2XL)')]
U4068 :Q n2683 [('U4069/C1', 'Input Pin(OAI211X1)')]
U4069 :A1 n2872 [('U3789/Q', 'Output Pin(AOI21X1)')]
U4069 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4069 :B1 n2684 [('U4067/Q', 'Output Pin(AOI22X1)')]
U4069 :C1 n2683 [('U4068/Q', 'Output Pin(NAND2XL)')]
U4069 :Q TX_S[5] [('TX_S[5]', 'Output Port')]
U4070 :A n2685 [('U3471/Q', 'Output Pin(AOI21X1)')]
U4070 :Q n2874 [('U4071/A2', 'Input Pin(AOI22X1)'), ('U4164/A2', 'Input Pin(AOI22X1)')]
U4071 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4071 :A2 n2874 [('U4070/Q', 'Output Pin(INVXL)')]
U4071 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4071 :B2 n2873 [('U3481/Q', 'Output Pin(NAND2XL)')]
U4071 :Q n2688 [('U4073/B1', 'Input Pin(OAI211X1)')]
U4072 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4072 :B n2686 [('U3474/Q', 'Output Pin(NAND2XL)')]
U4072 :Q n2687 [('U4073/C1', 'Input Pin(OAI211X1)')]
U4073 :A1 n2878 [('U3782/Q', 'Output Pin(AOI21X1)')]
U4073 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4073 :B1 n2688 [('U4071/Q', 'Output Pin(AOI22X1)')]
U4073 :C1 n2687 [('U4072/Q', 'Output Pin(NAND2XL)')]
U4073 :Q TX_S[4] [('TX_S[4]', 'Output Port')]
U4074 :A n2689 [('U3456/Q', 'Output Pin(AOI21X1)')]
U4074 :Q n2880 [('U2582/A2', 'Input Pin(AOI22X1)'), ('U4167/A2', 'Input Pin(AOI22X1)')]
U4075 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4075 :B n2690 [('U3459/Q', 'Output Pin(NAND2XL)')]
U4075 :Q n2691 [('U4076/C1', 'Input Pin(OAI211X1)')]
U4076 :A1 n2885 [('U3774/Q', 'Output Pin(AOI21X1)')]
U4076 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4076 :B1 n2692 [('U2582/Q', 'Output Pin(AOI22X1)')]
U4076 :C1 n2691 [('U4075/Q', 'Output Pin(NAND2XL)')]
U4076 :Q TX_S[3] [('TX_S[3]', 'Output Port')]
U4077 :A n2693 [('U3440/Q', 'Output Pin(AOI21X1)')]
U4077 :Q n2887 [('U4078/A2', 'Input Pin(AOI22X1)'), ('U4170/A2', 'Input Pin(AOI22X1)')]
U4078 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4078 :A2 n2887 [('U4077/Q', 'Output Pin(INVXL)')]
U4078 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4078 :B2 n2886 [('U3450/Q', 'Output Pin(NAND2XL)')]
U4078 :Q n2696 [('U4080/B1', 'Input Pin(OAI211X1)')]
U4079 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4079 :B n2694 [('U3443/Q', 'Output Pin(NAND2XL)')]
U4079 :Q n2695 [('U4080/C1', 'Input Pin(OAI211X1)')]
U4080 :A1 n2891 [('U3766/Q', 'Output Pin(AOI21X1)')]
U4080 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4080 :B1 n2696 [('U4078/Q', 'Output Pin(AOI22X1)')]
U4080 :C1 n2695 [('U4079/Q', 'Output Pin(NAND2XL)')]
U4080 :Q TX_S[2] [('TX_S[2]', 'Output Port')]
U4081 :A n2697 [('U3424/Q', 'Output Pin(AOI21X1)')]
U4081 :Q n2894 [('U4082/A2', 'Input Pin(AOI22X1)'), ('U4172/A2', 'Input Pin(AOI22X1)')]
U4082 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4082 :A2 n2894 [('U4081/Q', 'Output Pin(INVXL)')]
U4082 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4082 :B2 n2892 [('U3434/Q', 'Output Pin(NAND2XL)')]
U4082 :Q n2702 [('U4084/B1', 'Input Pin(OAI211X1)')]
U4083 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4083 :B n2700 [('U3427/Q', 'Output Pin(NAND2XL)')]
U4083 :Q n2701 [('U4084/C1', 'Input Pin(OAI211X1)')]
U4084 :A1 n2900 [('U3757/Q', 'Output Pin(AOI21X1)')]
U4084 :A2 n2708 [('U3978/Q', 'Output Pin(INVX2)')]
U4084 :B1 n2702 [('U4082/Q', 'Output Pin(AOI22X1)')]
U4084 :C1 n2701 [('U4083/Q', 'Output Pin(NAND2XL)')]
U4084 :Q TX_S[1] [('TX_S[1]', 'Output Port')]
U4085 :A1 n2699 [('U2507/Q', 'Output Pin(INVX2)')]
U4085 :A2 n2704 [('U3255/Q', 'Output Pin(INVXL)')]
U4085 :B1 n2698 [('U2872/Q', 'Output Pin(NOR3X3)')]
U4085 :B2 n2703 [('U3258/Q', 'Output Pin(NAND2XL)')]
U4085 :Q n2707 [('U2620/B1', 'Input Pin(OAI211X1)')]
U4086 :A n1556 [('U2515/Q', 'Output Pin(CLKINVX2)')]
U4086 :B n2705 [('U3417/Q', 'Output Pin(NAND2XL)')]
U4086 :Q n2706 [('U2620/C1', 'Input Pin(OAI211X1)')]
U4087 :A1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4087 :A2 n2711 [('U3410/Q', 'Output Pin(INVXL)')]
U4087 :B1 n2819 [('U2537/Q', 'Output Pin(AND3X2)')]
U4087 :B2 n2710 [('U2746/Q', 'Output Pin(NAND2XL)')]
U4087 :Q n2714 [('U4089/B1', 'Input Pin(OAI211X1)')]
U4088 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4088 :B n2712 [('U2791/Q', 'Output Pin(INVXL)')]
U4088 :Q n2713 [('U4089/C1', 'Input Pin(OAI211X1)')]
U4089 :A1 n2715 [('U3070/Q', 'Output Pin(AOI21X1)')]
U4089 :A2 n2822 [('U2898/Q', 'Output Pin(NAND4X1)')]
U4089 :B1 n2714 [('U4087/Q', 'Output Pin(AOI22X1)')]
U4089 :C1 n2713 [('U4088/Q', 'Output Pin(NAND2XL)')]
U4089 :Q TX_L[31] [('TX_L[31]', 'Output Port')]
U4090 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4090 :A2 n2717 [('U3073/Q', 'Output Pin(NAND2XL)')]
U4090 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4090 :B2 n2716 [('U3022/Q', 'Output Pin(NAND2XL)')]
U4090 :Q n2720 [('U4092/B1', 'Input Pin(OAI211X1)')]
U4091 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4091 :B n2718 [('U2794/Q', 'Output Pin(NAND2XL)')]
U4091 :Q n2719 [('U4092/C1', 'Input Pin(OAI211X1)')]
U4092 :A1 n2721 [('U2743/Q', 'Output Pin(INVXL)')]
U4092 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4092 :B1 n2720 [('U4090/Q', 'Output Pin(AOI22X1)')]
U4092 :C1 n2719 [('U4091/Q', 'Output Pin(NAND2XL)')]
U4092 :Q TX_L[30] [('TX_L[30]', 'Output Port')]
U4093 :A n2819 [('U2537/Q', 'Output Pin(AND3X2)')]
U4093 :Q n2899 [('U2618/A2', 'Input Pin(OAI211X1)'), ('U4095/A2', 'Input Pin(OAI211X1)'), ('U4101/A2', 'Input Pin(OAI211X1)'), ('U4110/A2', 'Input Pin(OAI211X1)'), ('U4118/A2', 'Input Pin(OAI211X1)'), ('U4127/A2', 'Input Pin(OAI211X1)'), ('U4134/A2', 'Input Pin(OAI211X1)'), ('U4149/A2', 'Input Pin(OAI211X1)'), ('U4155/A2', 'Input Pin(OAI211X1)'), ('U4157/A2', 'Input Pin(OAI211X1)'), ('U4160/A2', 'Input Pin(OAI211X1)'), ('U4163/A2', 'Input Pin(OAI211X1)'), ('U4166/A2', 'Input Pin(OAI211X1)'), ('U4169/A2', 'Input Pin(OAI211X1)'), ('U4174/A2', 'Input Pin(OAI211X1)')]
U4094 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4094 :B n2724 [('U2785/Q', 'Output Pin(NAND2XL)')]
U4094 :Q n2725 [('U4095/C1', 'Input Pin(OAI211X1)')]
U4095 :A1 n2727 [('U2738/Q', 'Output Pin(AOI21X1)')]
U4095 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4095 :B1 n2726 [('U2581/Q', 'Output Pin(AOI22X1)')]
U4095 :C1 n2725 [('U4094/Q', 'Output Pin(NAND2XL)')]
U4095 :Q TX_L[29] [('TX_L[29]', 'Output Port')]
U4096 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4096 :A2 n2729 [('U3982/Q', 'Output Pin(INVXL)')]
U4096 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4096 :B2 n2728 [('U3399/Q', 'Output Pin(NAND2XL)')]
U4096 :Q n2732 [('U4098/B1', 'Input Pin(OAI211X1)')]
U4097 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4097 :B n2730 [('U3396/Q', 'Output Pin(NAND2XL)')]
U4097 :Q n2731 [('U4098/C1', 'Input Pin(OAI211X1)')]
U4098 :A1 n2733 [('U3393/Q', 'Output Pin(AOI21X1)')]
U4098 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4098 :B1 n2732 [('U4096/Q', 'Output Pin(AOI22X1)')]
U4098 :C1 n2731 [('U4097/Q', 'Output Pin(NAND2XL)')]
U4098 :Q TX_L[28] [('TX_L[28]', 'Output Port')]
U4099 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4099 :A2 n2735 [('U3986/Q', 'Output Pin(INVXL)')]
U4099 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4099 :B2 n2734 [('U3383/Q', 'Output Pin(NAND2XL)')]
U4099 :Q n2738 [('U4101/B1', 'Input Pin(OAI211X1)')]
U4100 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4100 :B n2736 [('U3380/Q', 'Output Pin(NAND2XL)')]
U4100 :Q n2737 [('U4101/C1', 'Input Pin(OAI211X1)')]
U4101 :A1 n2739 [('U3377/Q', 'Output Pin(AOI21X1)')]
U4101 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4101 :B1 n2738 [('U4099/Q', 'Output Pin(AOI22X1)')]
U4101 :C1 n2737 [('U4100/Q', 'Output Pin(NAND2XL)')]
U4101 :Q TX_L[27] [('TX_L[27]', 'Output Port')]
U4102 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4102 :A2 n2741 [('U3990/Q', 'Output Pin(INVXL)')]
U4102 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4102 :B2 n2740 [('U3367/Q', 'Output Pin(NAND2XL)')]
U4102 :Q n2744 [('U4104/B1', 'Input Pin(OAI211X1)')]
U4103 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4103 :B n2742 [('U3364/Q', 'Output Pin(NAND2XL)')]
U4103 :Q n2743 [('U4104/C1', 'Input Pin(OAI211X1)')]
U4104 :A1 n2745 [('U3361/Q', 'Output Pin(AOI21X1)')]
U4104 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4104 :B1 n2744 [('U4102/Q', 'Output Pin(AOI22X1)')]
U4104 :C1 n2743 [('U4103/Q', 'Output Pin(NAND2XL)')]
U4104 :Q TX_L[26] [('TX_L[26]', 'Output Port')]
U4105 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4105 :A2 n2747 [('U3994/Q', 'Output Pin(INVXL)')]
U4105 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4105 :B2 n2746 [('U3352/Q', 'Output Pin(NAND2XL)')]
U4105 :Q n2750 [('U4107/B1', 'Input Pin(OAI211X1)')]
U4106 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4106 :B n2748 [('U3349/Q', 'Output Pin(NAND2XL)')]
U4106 :Q n2749 [('U4107/C1', 'Input Pin(OAI211X1)')]
U4107 :A1 n2751 [('U3346/Q', 'Output Pin(AOI21X1)')]
U4107 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4107 :B1 n2750 [('U4105/Q', 'Output Pin(AOI22X1)')]
U4107 :C1 n2749 [('U4106/Q', 'Output Pin(NAND2XL)')]
U4107 :Q TX_L[25] [('TX_L[25]', 'Output Port')]
U4108 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4108 :A2 n2753 [('U3997/Q', 'Output Pin(INVXL)')]
U4108 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4108 :B2 n2752 [('U3336/Q', 'Output Pin(NAND2XL)')]
U4108 :Q n2756 [('U4110/B1', 'Input Pin(OAI211X1)')]
U4109 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4109 :B n2754 [('U3333/Q', 'Output Pin(NAND2XL)')]
U4109 :Q n2755 [('U4110/C1', 'Input Pin(OAI211X1)')]
U4110 :A1 n2757 [('U3330/Q', 'Output Pin(AOI21X1)')]
U4110 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4110 :B1 n2756 [('U4108/Q', 'Output Pin(AOI22X1)')]
U4110 :C1 n2755 [('U4109/Q', 'Output Pin(NAND2XL)')]
U4110 :Q TX_L[24] [('TX_L[24]', 'Output Port')]
U4111 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4111 :A2 n2759 [('U4001/Q', 'Output Pin(INVXL)')]
U4111 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4111 :B2 n2758 [('U3320/Q', 'Output Pin(NAND2XL)')]
U4111 :Q n2762 [('U4113/B1', 'Input Pin(OAI211X1)')]
U4112 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4112 :B n2760 [('U3317/Q', 'Output Pin(NAND2XL)')]
U4112 :Q n2761 [('U4113/C1', 'Input Pin(OAI211X1)')]
U4113 :A1 n2763 [('U3314/Q', 'Output Pin(AOI21X1)')]
U4113 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4113 :B1 n2762 [('U4111/Q', 'Output Pin(AOI22X1)')]
U4113 :C1 n2761 [('U4112/Q', 'Output Pin(NAND2XL)')]
U4113 :Q TX_L[23] [('TX_L[23]', 'Output Port')]
U4114 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4114 :A2 n2765 [('U4005/Q', 'Output Pin(INVXL)')]
U4114 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4114 :B2 n2764 [('U3304/Q', 'Output Pin(NAND2XL)')]
U4114 :Q n2768 [('U4116/B1', 'Input Pin(OAI211X1)')]
U4115 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4115 :B n2766 [('U3301/Q', 'Output Pin(NAND2XL)')]
U4115 :Q n2767 [('U4116/C1', 'Input Pin(OAI211X1)')]
U4116 :A1 n2769 [('U3298/Q', 'Output Pin(AOI21X1)')]
U4116 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4116 :B1 n2768 [('U4114/Q', 'Output Pin(AOI22X1)')]
U4116 :C1 n2767 [('U4115/Q', 'Output Pin(NAND2XL)')]
U4116 :Q TX_L[22] [('TX_L[22]', 'Output Port')]
U4117 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4117 :B n2772 [('U3285/Q', 'Output Pin(NAND2XL)')]
U4117 :Q n2773 [('U4118/C1', 'Input Pin(OAI211X1)')]
U4118 :A1 n2775 [('U3281/Q', 'Output Pin(AOI21X1)')]
U4118 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4118 :B1 n2774 [('U2580/Q', 'Output Pin(AOI22X1)')]
U4118 :C1 n2773 [('U4117/Q', 'Output Pin(NAND2XL)')]
U4118 :Q TX_L[21] [('TX_L[21]', 'Output Port')]
U4119 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4119 :A2 n2777 [('U4013/Q', 'Output Pin(INVXL)')]
U4119 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4119 :B2 n2776 [('U3272/Q', 'Output Pin(NAND2XL)')]
U4119 :Q n2780 [('U4121/B1', 'Input Pin(OAI211X1)')]
U4120 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4120 :B n2778 [('U3269/Q', 'Output Pin(NAND2XL)')]
U4120 :Q n2779 [('U4121/C1', 'Input Pin(OAI211X1)')]
U4121 :A1 n2781 [('U3266/Q', 'Output Pin(AOI21X1)')]
U4121 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4121 :B1 n2780 [('U4119/Q', 'Output Pin(AOI22X1)')]
U4121 :C1 n2779 [('U4120/Q', 'Output Pin(NAND2XL)')]
U4121 :Q TX_L[20] [('TX_L[20]', 'Output Port')]
U4122 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4122 :A2 n2783 [('U4017/Q', 'Output Pin(INVXL)')]
U4122 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4122 :B2 n2782 [('U3670/Q', 'Output Pin(NAND2XL)')]
U4122 :Q n2786 [('U4124/B1', 'Input Pin(OAI211X1)')]
U4123 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4123 :B n2784 [('U3666/Q', 'Output Pin(NAND2XL)')]
U4123 :Q n2785 [('U4124/C1', 'Input Pin(OAI211X1)')]
U4124 :A1 n2787 [('U3730/Q', 'Output Pin(AOI21X1)')]
U4124 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4124 :B1 n2786 [('U4122/Q', 'Output Pin(AOI22X1)')]
U4124 :C1 n2785 [('U4123/Q', 'Output Pin(NAND2XL)')]
U4124 :Q TX_L[19] [('TX_L[19]', 'Output Port')]
U4125 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4125 :A2 n2789 [('U4021/Q', 'Output Pin(INVXL)')]
U4125 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4125 :B2 n2788 [('U3654/Q', 'Output Pin(NAND2XL)')]
U4125 :Q n2792 [('U4127/B1', 'Input Pin(OAI211X1)')]
U4126 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4126 :B n2790 [('U3650/Q', 'Output Pin(NAND2XL)')]
U4126 :Q n2791 [('U4127/C1', 'Input Pin(OAI211X1)')]
U4127 :A1 n2793 [('U3870/Q', 'Output Pin(AOI21X1)')]
U4127 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4127 :B1 n2792 [('U4125/Q', 'Output Pin(AOI22X1)')]
U4127 :C1 n2791 [('U4126/Q', 'Output Pin(NAND2XL)')]
U4127 :Q TX_L[18] [('TX_L[18]', 'Output Port')]
U4128 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4128 :A2 n2795 [('U4025/Q', 'Output Pin(INVXL)')]
U4128 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4128 :B2 n2794 [('U3638/Q', 'Output Pin(NAND2XL)')]
U4128 :Q n2798 [('U2619/B1', 'Input Pin(OAI211X1)')]
U4129 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4129 :B n2796 [('U3634/Q', 'Output Pin(NAND2XL)')]
U4129 :Q n2797 [('U2619/C1', 'Input Pin(OAI211X1)')]
U4130 :A1 n2819 [('U2537/Q', 'Output Pin(AND3X2)')]
U4130 :A2 n2801 [('U2760/Q', 'Output Pin(INVXL)')]
U4130 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4130 :B2 n2800 [('U2550/Q', 'Output Pin(NAND2X1)')]
U4130 :Q n2804 [('U4132/B1', 'Input Pin(OAI211X1)')]
U4131 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4131 :B n2802 [('U2774/Q', 'Output Pin(NAND2XL)')]
U4131 :Q n2803 [('U4132/C1', 'Input Pin(OAI211X1)')]
U4132 :A1 n2805 [('U3081/Q', 'Output Pin(AOI21X1)')]
U4132 :A2 n2822 [('U2898/Q', 'Output Pin(NAND4X1)')]
U4132 :B1 n2804 [('U4130/Q', 'Output Pin(AOI22X1)')]
U4132 :C1 n2803 [('U4131/Q', 'Output Pin(NAND2XL)')]
U4132 :Q TX_L[16] [('TX_L[16]', 'Output Port')]
U4133 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4133 :B n2808 [('U2770/Q', 'Output Pin(NAND2XL)')]
U4133 :Q n2809 [('U4134/C1', 'Input Pin(OAI211X1)')]
U4134 :A1 n2811 [('U2728/Q', 'Output Pin(AOI21X1)')]
U4134 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4134 :B1 n2810 [('U2579/Q', 'Output Pin(AOI22X1)')]
U4134 :C1 n2809 [('U4133/Q', 'Output Pin(NAND2XL)')]
U4134 :Q TX_L[15] [('TX_L[15]', 'Output Port')]
U4135 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4135 :A2 n2813 [('U3092/Q', 'Output Pin(INVXL)')]
U4135 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4135 :B2 n2812 [('U3010/Q', 'Output Pin(NAND2XL)')]
U4135 :Q n2815 [('U4137/B1', 'Input Pin(OAI211X1)')]
U4136 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4136 :B n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U4136 :Q n2814 [('U4137/C1', 'Input Pin(OAI211X1)')]
U4137 :A1 n2816 [('U2754/Q', 'Output Pin(INVXL)')]
U4137 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4137 :B1 n2815 [('U4135/Q', 'Output Pin(AOI22X1)')]
U4137 :C1 n2814 [('U4136/Q', 'Output Pin(NAND2XL)')]
U4137 :Q TX_L[14] [('TX_L[14]', 'Output Port')]
U4138 :A1 n2819 [('U2537/Q', 'Output Pin(AND3X2)')]
U4138 :A2 n2818 [('U2735/Q', 'Output Pin(NAND2XL)')]
U4138 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4138 :B2 n2817 [('U3027/Q', 'Output Pin(NAND2XL)')]
U4138 :Q n2821 [('U4140/B1', 'Input Pin(OAI211X1)')]
U4139 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4139 :B n2935 [('U2836/Q', 'Output Pin(NAND2XL)')]
U4139 :Q n2820 [('U4140/C1', 'Input Pin(OAI211X1)')]
U4140 :A1 n2823 [('U3096/Q', 'Output Pin(AOI21X1)')]
U4140 :A2 n2822 [('U2898/Q', 'Output Pin(NAND4X1)')]
U4140 :B1 n2821 [('U4138/Q', 'Output Pin(AOI22X1)')]
U4140 :C1 n2820 [('U4139/Q', 'Output Pin(NAND2XL)')]
U4140 :Q TX_L[13] [('TX_L[13]', 'Output Port')]
U4141 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4141 :A2 n2825 [('U4039/Q', 'Output Pin(INVXL)')]
U4141 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4141 :B2 n2824 [('U3608/Q', 'Output Pin(NAND2XL)')]
U4141 :Q n2828 [('U4143/B1', 'Input Pin(OAI211X1)')]
U4142 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4142 :B n2826 [('U3604/Q', 'Output Pin(NAND2XL)')]
U4142 :Q n2827 [('U4143/C1', 'Input Pin(OAI211X1)')]
U4143 :A1 n2829 [('U3843/Q', 'Output Pin(AOI21X1)')]
U4143 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4143 :B1 n2828 [('U4141/Q', 'Output Pin(AOI22X1)')]
U4143 :C1 n2827 [('U4142/Q', 'Output Pin(NAND2XL)')]
U4143 :Q TX_L[12] [('TX_L[12]', 'Output Port')]
U4144 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4144 :A2 n2831 [('U4043/Q', 'Output Pin(INVXL)')]
U4144 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4144 :B2 n2830 [('U3593/Q', 'Output Pin(NAND2XL)')]
U4144 :Q n2834 [('U4146/B1', 'Input Pin(OAI211X1)')]
U4145 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4145 :B n2832 [('U3589/Q', 'Output Pin(NAND2XL)')]
U4145 :Q n2833 [('U4146/C1', 'Input Pin(OAI211X1)')]
U4146 :A1 n2835 [('U3835/Q', 'Output Pin(AOI21X1)')]
U4146 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4146 :B1 n2834 [('U4144/Q', 'Output Pin(AOI22X1)')]
U4146 :C1 n2833 [('U4145/Q', 'Output Pin(NAND2XL)')]
U4146 :Q TX_L[11] [('TX_L[11]', 'Output Port')]
U4147 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4147 :A2 n2837 [('U4047/Q', 'Output Pin(INVXL)')]
U4147 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4147 :B2 n2836 [('U3577/Q', 'Output Pin(NAND2XL)')]
U4147 :Q n2840 [('U4149/B1', 'Input Pin(OAI211X1)')]
U4148 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4148 :B n2838 [('U3574/Q', 'Output Pin(NAND2XL)')]
U4148 :Q n2839 [('U4149/C1', 'Input Pin(OAI211X1)')]
U4149 :A1 n2841 [('U3827/Q', 'Output Pin(AOI21X1)')]
U4149 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4149 :B1 n2840 [('U4147/Q', 'Output Pin(AOI22X1)')]
U4149 :C1 n2839 [('U4148/Q', 'Output Pin(NAND2XL)')]
U4149 :Q TX_L[10] [('TX_L[10]', 'Output Port')]
U4150 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4150 :A2 n2843 [('U4050/Q', 'Output Pin(INVXL)')]
U4150 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4150 :B2 n2842 [('U3561/Q', 'Output Pin(NAND2XL)')]
U4150 :Q n2846 [('U4152/B1', 'Input Pin(OAI211X1)')]
U4151 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4151 :B n2844 [('U3557/Q', 'Output Pin(NAND2XL)')]
U4151 :Q n2845 [('U4152/C1', 'Input Pin(OAI211X1)')]
U4152 :A1 n2848 [('U3821/Q', 'Output Pin(AOI21X1)')]
U4152 :A2 n2847 [('U3250/Q', 'Output Pin(INVX1)')]
U4152 :B1 n2846 [('U4150/Q', 'Output Pin(AOI22X1)')]
U4152 :C1 n2845 [('U4151/Q', 'Output Pin(NAND2XL)')]
U4152 :Q TX_L[9] [('TX_L[9]', 'Output Port')]
U4153 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4153 :A2 n2850 [('U4054/Q', 'Output Pin(INVXL)')]
U4153 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4153 :B2 n2849 [('U3545/Q', 'Output Pin(NAND2XL)')]
U4153 :Q n2853 [('U4155/B1', 'Input Pin(OAI211X1)')]
U4154 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4154 :B n2851 [('U3541/Q', 'Output Pin(NAND2XL)')]
U4154 :Q n2852 [('U4155/C1', 'Input Pin(OAI211X1)')]
U4155 :A1 n2854 [('U3813/Q', 'Output Pin(AOI21X1)')]
U4155 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4155 :B1 n2853 [('U4153/Q', 'Output Pin(AOI22X1)')]
U4155 :C1 n2852 [('U4154/Q', 'Output Pin(NAND2XL)')]
U4155 :Q TX_L[8] [('TX_L[8]', 'Output Port')]
U4156 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4156 :B n2857 [('U3525/Q', 'Output Pin(NAND2XL)')]
U4156 :Q n2858 [('U4157/C1', 'Input Pin(OAI211X1)')]
U4157 :A1 n2860 [('U3805/Q', 'Output Pin(AOI21X1)')]
U4157 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4157 :B1 n2859 [('U2578/Q', 'Output Pin(AOI22X1)')]
U4157 :C1 n2858 [('U4156/Q', 'Output Pin(NAND2XL)')]
U4157 :Q TX_L[7] [('TX_L[7]', 'Output Port')]
U4158 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4158 :A2 n2862 [('U4062/Q', 'Output Pin(INVXL)')]
U4158 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4158 :B2 n2861 [('U3513/Q', 'Output Pin(NAND2XL)')]
U4158 :Q n2865 [('U4160/B1', 'Input Pin(OAI211X1)')]
U4159 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4159 :B n2863 [('U3509/Q', 'Output Pin(NAND2XL)')]
U4159 :Q n2864 [('U4160/C1', 'Input Pin(OAI211X1)')]
U4160 :A1 n2866 [('U3797/Q', 'Output Pin(AOI21X1)')]
U4160 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4160 :B1 n2865 [('U4158/Q', 'Output Pin(AOI22X1)')]
U4160 :C1 n2864 [('U4159/Q', 'Output Pin(NAND2XL)')]
U4160 :Q TX_L[6] [('TX_L[6]', 'Output Port')]
U4161 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4161 :A2 n2868 [('U4066/Q', 'Output Pin(INVXL)')]
U4161 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4161 :B2 n2867 [('U3497/Q', 'Output Pin(NAND2XL)')]
U4161 :Q n2871 [('U4163/B1', 'Input Pin(OAI211X1)')]
U4162 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4162 :B n2869 [('U3493/Q', 'Output Pin(NAND2XL)')]
U4162 :Q n2870 [('U4163/C1', 'Input Pin(OAI211X1)')]
U4163 :A1 n2872 [('U3789/Q', 'Output Pin(AOI21X1)')]
U4163 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4163 :B1 n2871 [('U4161/Q', 'Output Pin(AOI22X1)')]
U4163 :C1 n2870 [('U4162/Q', 'Output Pin(NAND2XL)')]
U4163 :Q TX_L[5] [('TX_L[5]', 'Output Port')]
U4164 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4164 :A2 n2874 [('U4070/Q', 'Output Pin(INVXL)')]
U4164 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4164 :B2 n2873 [('U3481/Q', 'Output Pin(NAND2XL)')]
U4164 :Q n2877 [('U4166/B1', 'Input Pin(OAI211X1)')]
U4165 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4165 :B n2875 [('U3477/Q', 'Output Pin(NAND2XL)')]
U4165 :Q n2876 [('U4166/C1', 'Input Pin(OAI211X1)')]
U4166 :A1 n2878 [('U3782/Q', 'Output Pin(AOI21X1)')]
U4166 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4166 :B1 n2877 [('U4164/Q', 'Output Pin(AOI22X1)')]
U4166 :C1 n2876 [('U4165/Q', 'Output Pin(NAND2XL)')]
U4166 :Q TX_L[4] [('TX_L[4]', 'Output Port')]
U4167 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4167 :A2 n2880 [('U4074/Q', 'Output Pin(INVXL)')]
U4167 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4167 :B2 n2879 [('U3465/Q', 'Output Pin(NAND2XL)')]
U4167 :Q n2884 [('U4169/B1', 'Input Pin(OAI211X1)')]
U4168 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4168 :B n2882 [('U3462/Q', 'Output Pin(NAND2XL)')]
U4168 :Q n2883 [('U4169/C1', 'Input Pin(OAI211X1)')]
U4169 :A1 n2885 [('U3774/Q', 'Output Pin(AOI21X1)')]
U4169 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4169 :B1 n2884 [('U4167/Q', 'Output Pin(AOI22X1)')]
U4169 :C1 n2883 [('U4168/Q', 'Output Pin(NAND2XL)')]
U4169 :Q TX_L[3] [('TX_L[3]', 'Output Port')]
U4170 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4170 :A2 n2887 [('U4077/Q', 'Output Pin(INVXL)')]
U4170 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4170 :B2 n2886 [('U3450/Q', 'Output Pin(NAND2XL)')]
U4170 :Q n2890 [('U2618/B1', 'Input Pin(OAI211X1)')]
U4171 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4171 :B n2888 [('U3446/Q', 'Output Pin(NAND2XL)')]
U4171 :Q n2889 [('U2618/C1', 'Input Pin(OAI211X1)')]
U4172 :A1 n2881 [('U2506/Q', 'Output Pin(INVX2)')]
U4172 :A2 n2894 [('U4081/Q', 'Output Pin(INVXL)')]
U4172 :B1 n2893 [('U2899/Q', 'Output Pin(NOR3X3)')]
U4172 :B2 n2892 [('U3434/Q', 'Output Pin(NAND2XL)')]
U4172 :Q n2898 [('U4174/B1', 'Input Pin(OAI211X1)')]
U4173 :A n2896 [('U2821/Q', 'Output Pin(NOR3X3)')]
U4173 :B n2895 [('U3430/Q', 'Output Pin(NAND2XL)')]
U4173 :Q n2897 [('U4174/C1', 'Input Pin(OAI211X1)')]
U4174 :A1 n2900 [('U3757/Q', 'Output Pin(AOI21X1)')]
U4174 :A2 n2899 [('U4093/Q', 'Output Pin(INVX1)')]
U4174 :B1 n2898 [('U4172/Q', 'Output Pin(AOI22X1)')]
U4174 :C1 n2897 [('U4173/Q', 'Output Pin(NAND2XL)')]
U4174 :Q TX_L[1] [('TX_L[1]', 'Output Port')]
U4175 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4175 :A2 RX_E[23] [('RX_E[23]', 'Input Port')]
U4175 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4175 :B2 FIFO_E/FIFO_MEM_3[23] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U4175 :Q FIFO_E/FIFO_MEM_3_enabled[23] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[23]/D', 'Input Pin(DFCX1)')]
U4176 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4176 :A2 RX_E[24] [('RX_E[24]', 'Input Port')]
U4176 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4176 :B2 FIFO_E/FIFO_MEM_3[24] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U4176 :Q FIFO_E/FIFO_MEM_3_enabled[24] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[24]/D', 'Input Pin(DFCX1)')]
U4177 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4177 :A2 RX_E[25] [('RX_E[25]', 'Input Port')]
U4177 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4177 :B2 FIFO_E/FIFO_MEM_3[25] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U4177 :Q FIFO_E/FIFO_MEM_3_enabled[25] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[25]/D', 'Input Pin(DFCX1)')]
U4178 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4178 :A2 RX_E[26] [('RX_E[26]', 'Input Port')]
U4178 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4178 :B2 FIFO_E/FIFO_MEM_3[26] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U4178 :Q FIFO_E/FIFO_MEM_3_enabled[26] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[26]/D', 'Input Pin(DFCX1)')]
U4179 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4179 :A2 RX_E[27] [('RX_E[27]', 'Input Port')]
U4179 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4179 :B2 FIFO_E/FIFO_MEM_3[27] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U4179 :Q FIFO_E/FIFO_MEM_3_enabled[27] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[27]/D', 'Input Pin(DFCX1)')]
U4180 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4180 :A2 RX_E[28] [('RX_E[28]', 'Input Port')]
U4180 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4180 :B2 FIFO_E/FIFO_MEM_3[28] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U4180 :Q FIFO_E/FIFO_MEM_3_enabled[28] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[28]/D', 'Input Pin(DFCX1)')]
U4181 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4181 :A2 RX_E[30] [('RX_E[30]', 'Input Port')]
U4181 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4181 :B2 FIFO_E/FIFO_MEM_3[30] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U4181 :Q FIFO_E/FIFO_MEM_3_enabled[30] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[30]/D', 'Input Pin(DFCX1)')]
U4182 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4182 :A2 RX_E[31] [('RX_E[31]', 'Input Port')]
U4182 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4182 :B2 FIFO_E/FIFO_MEM_3[31] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U4182 :Q FIFO_E/FIFO_MEM_3_enabled[31] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[31]/D', 'Input Pin(DFCX1)')]
U4183 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4183 :A2 RX_E[1] [('RX_E[1]', 'Input Port')]
U4183 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4183 :B2 FIFO_E/FIFO_MEM_4[1] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U4183 :Q FIFO_E/FIFO_MEM_4_enabled[1] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[1]/D', 'Input Pin(DFCX1)')]
U4184 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4184 :A2 RX_E[2] [('RX_E[2]', 'Input Port')]
U4184 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4184 :B2 FIFO_E/FIFO_MEM_4[2] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U4184 :Q FIFO_E/FIFO_MEM_4_enabled[2] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[2]/D', 'Input Pin(DFCX1)')]
U4185 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4185 :A2 RX_E[3] [('RX_E[3]', 'Input Port')]
U4185 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4185 :B2 FIFO_E/FIFO_MEM_4[3] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U4185 :Q FIFO_E/FIFO_MEM_4_enabled[3] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[3]/D', 'Input Pin(DFCX1)')]
U4186 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4186 :A2 RX_E[4] [('RX_E[4]', 'Input Port')]
U4186 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4186 :B2 FIFO_E/FIFO_MEM_4[4] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U4186 :Q FIFO_E/FIFO_MEM_4_enabled[4] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[4]/D', 'Input Pin(DFCX1)')]
U4187 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4187 :A2 RX_E[5] [('RX_E[5]', 'Input Port')]
U4187 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4187 :B2 FIFO_E/FIFO_MEM_4[5] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U4187 :Q FIFO_E/FIFO_MEM_4_enabled[5] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[5]/D', 'Input Pin(DFCX1)')]
U4188 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4188 :A2 RX_E[6] [('RX_E[6]', 'Input Port')]
U4188 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4188 :B2 FIFO_E/FIFO_MEM_4[6] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U4188 :Q FIFO_E/FIFO_MEM_4_enabled[6] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[6]/D', 'Input Pin(DFCX1)')]
U4189 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4189 :A2 RX_E[7] [('RX_E[7]', 'Input Port')]
U4189 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4189 :B2 FIFO_E/FIFO_MEM_4[7] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U4189 :Q FIFO_E/FIFO_MEM_4_enabled[7] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[7]/D', 'Input Pin(DFCX1)')]
U4190 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4190 :A2 RX_E[8] [('RX_E[8]', 'Input Port')]
U4190 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4190 :B2 FIFO_E/FIFO_MEM_4[8] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U4190 :Q FIFO_E/FIFO_MEM_4_enabled[8] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[8]/D', 'Input Pin(DFCX1)')]
U4191 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4191 :A2 RX_E[9] [('RX_E[9]', 'Input Port')]
U4191 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4191 :B2 FIFO_E/FIFO_MEM_4[9] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U4191 :Q FIFO_E/FIFO_MEM_4_enabled[9] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[9]/D', 'Input Pin(DFCX1)')]
U4192 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4192 :A2 RX_E[10] [('RX_E[10]', 'Input Port')]
U4192 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4192 :B2 FIFO_E/FIFO_MEM_4[10] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U4192 :Q FIFO_E/FIFO_MEM_4_enabled[10] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[10]/D', 'Input Pin(DFCX1)')]
U4193 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4193 :A2 RX_E[11] [('RX_E[11]', 'Input Port')]
U4193 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4193 :B2 FIFO_E/FIFO_MEM_4[11] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U4193 :Q FIFO_E/FIFO_MEM_4_enabled[11] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[11]/D', 'Input Pin(DFCX1)')]
U4194 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4194 :A2 RX_E[12] [('RX_E[12]', 'Input Port')]
U4194 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4194 :B2 FIFO_E/FIFO_MEM_4[12] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U4194 :Q FIFO_E/FIFO_MEM_4_enabled[12] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[12]/D', 'Input Pin(DFCX1)')]
U4195 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4195 :A2 RX_E[13] [('RX_E[13]', 'Input Port')]
U4195 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4195 :B2 FIFO_E/FIFO_MEM_4[13] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U4195 :Q FIFO_E/FIFO_MEM_4_enabled[13] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[13]/D', 'Input Pin(DFCX1)')]
U4196 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4196 :A2 RX_E[14] [('RX_E[14]', 'Input Port')]
U4196 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4196 :B2 FIFO_E/FIFO_MEM_4[14] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U4196 :Q FIFO_E/FIFO_MEM_4_enabled[14] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[14]/D', 'Input Pin(DFCX1)')]
U4197 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4197 :A2 RX_E[17] [('RX_E[17]', 'Input Port')]
U4197 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4197 :B2 FIFO_E/FIFO_MEM_4[17] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U4197 :Q FIFO_E/FIFO_MEM_4_enabled[17] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[17]/D', 'Input Pin(DFCX1)')]
U4198 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4198 :A2 RX_E[18] [('RX_E[18]', 'Input Port')]
U4198 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4198 :B2 FIFO_E/FIFO_MEM_4[18] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U4198 :Q FIFO_E/FIFO_MEM_4_enabled[18] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[18]/D', 'Input Pin(DFCX1)')]
U4199 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4199 :A2 RX_E[19] [('RX_E[19]', 'Input Port')]
U4199 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4199 :B2 FIFO_E/FIFO_MEM_4[19] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U4199 :Q FIFO_E/FIFO_MEM_4_enabled[19] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[19]/D', 'Input Pin(DFCX1)')]
U4200 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4200 :A2 RX_E[20] [('RX_E[20]', 'Input Port')]
U4200 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4200 :B2 FIFO_E/FIFO_MEM_4[20] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U4200 :Q FIFO_E/FIFO_MEM_4_enabled[20] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[20]/D', 'Input Pin(DFCX1)')]
U4201 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4201 :A2 RX_E[21] [('RX_E[21]', 'Input Port')]
U4201 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4201 :B2 FIFO_E/FIFO_MEM_4[21] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U4201 :Q FIFO_E/FIFO_MEM_4_enabled[21] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[21]/D', 'Input Pin(DFCX1)')]
U4202 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4202 :A2 RX_E[22] [('RX_E[22]', 'Input Port')]
U4202 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4202 :B2 FIFO_E/FIFO_MEM_4[22] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U4202 :Q FIFO_E/FIFO_MEM_4_enabled[22] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[22]/D', 'Input Pin(DFCX1)')]
U4203 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4203 :A2 RX_E[23] [('RX_E[23]', 'Input Port')]
U4203 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4203 :B2 FIFO_E/FIFO_MEM_4[23] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U4203 :Q FIFO_E/FIFO_MEM_4_enabled[23] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[23]/D', 'Input Pin(DFCX1)')]
U4204 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4204 :A2 RX_E[24] [('RX_E[24]', 'Input Port')]
U4204 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4204 :B2 FIFO_E/FIFO_MEM_4[24] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U4204 :Q FIFO_E/FIFO_MEM_4_enabled[24] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[24]/D', 'Input Pin(DFCX1)')]
U4205 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4205 :A2 RX_E[25] [('RX_E[25]', 'Input Port')]
U4205 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4205 :B2 FIFO_E/FIFO_MEM_4[25] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U4205 :Q FIFO_E/FIFO_MEM_4_enabled[25] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[25]/D', 'Input Pin(DFCX1)')]
U4206 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4206 :A2 RX_E[26] [('RX_E[26]', 'Input Port')]
U4206 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4206 :B2 FIFO_E/FIFO_MEM_4[26] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U4206 :Q FIFO_E/FIFO_MEM_4_enabled[26] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[26]/D', 'Input Pin(DFCX1)')]
U4207 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4207 :A2 RX_E[27] [('RX_E[27]', 'Input Port')]
U4207 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4207 :B2 FIFO_E/FIFO_MEM_4[27] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U4207 :Q FIFO_E/FIFO_MEM_4_enabled[27] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[27]/D', 'Input Pin(DFCX1)')]
U4208 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4208 :A2 RX_E[28] [('RX_E[28]', 'Input Port')]
U4208 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4208 :B2 FIFO_E/FIFO_MEM_4[28] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U4208 :Q FIFO_E/FIFO_MEM_4_enabled[28] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[28]/D', 'Input Pin(DFCX1)')]
U4209 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4209 :A2 RX_E[30] [('RX_E[30]', 'Input Port')]
U4209 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4209 :B2 FIFO_E/FIFO_MEM_4[30] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U4209 :Q FIFO_E/FIFO_MEM_4_enabled[30] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[30]/D', 'Input Pin(DFCX1)')]
U4210 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4210 :A2 RX_E[31] [('RX_E[31]', 'Input Port')]
U4210 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4210 :B2 FIFO_E/FIFO_MEM_4[31] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U4210 :Q FIFO_E/FIFO_MEM_4_enabled[31] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[31]/D', 'Input Pin(DFCX1)')]
U4211 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4211 :A2 RX_E[0] [('RX_E[0]', 'Input Port')]
U4211 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4211 :B2 FIFO_E/FIFO_MEM_2[0] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U4211 :Q FIFO_E/FIFO_MEM_2_enabled[0] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[0]/D', 'Input Pin(DFCX1)')]
U4212 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4212 :A2 RX_E[1] [('RX_E[1]', 'Input Port')]
U4212 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4212 :B2 FIFO_E/FIFO_MEM_2[1] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U4212 :Q FIFO_E/FIFO_MEM_2_enabled[1] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[1]/D', 'Input Pin(DFCX1)')]
U4213 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4213 :A2 RX_E[2] [('RX_E[2]', 'Input Port')]
U4213 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4213 :B2 FIFO_E/FIFO_MEM_2[2] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U4213 :Q FIFO_E/FIFO_MEM_2_enabled[2] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[2]/D', 'Input Pin(DFCX1)')]
U4214 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4214 :A2 RX_E[3] [('RX_E[3]', 'Input Port')]
U4214 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4214 :B2 FIFO_E/FIFO_MEM_2[3] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U4214 :Q FIFO_E/FIFO_MEM_2_enabled[3] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[3]/D', 'Input Pin(DFCX1)')]
U4215 :A n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4215 :Q n2901 [('U4216/B1', 'Input Pin(AO22X1)'), ('U4219/B1', 'Input Pin(AO22X1)'), ('U4220/B1', 'Input Pin(AO22X1)'), ('U4221/B1', 'Input Pin(AO22X1)'), ('U4222/B1', 'Input Pin(AO22X1)'), ('U4224/B1', 'Input Pin(AO22X1)'), ('U4225/B1', 'Input Pin(AO22X1)'), ('U4226/B1', 'Input Pin(AO22X1)'), ('U4227/B1', 'Input Pin(AO22X1)'), ('U4228/B1', 'Input Pin(AO22X1)'), ('U4229/B1', 'Input Pin(AO22X1)'), ('U4230/B1', 'Input Pin(AO22X1)'), ('U4231/B1', 'Input Pin(AO22X1)'), ('U4232/B1', 'Input Pin(AO22X1)'), ('U4233/B1', 'Input Pin(AO22X1)')]
U4216 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4216 :A2 RX_E[4] [('RX_E[4]', 'Input Port')]
U4216 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4216 :B2 FIFO_E/FIFO_MEM_2[4] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U4216 :Q FIFO_E/FIFO_MEM_2_enabled[4] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[4]/D', 'Input Pin(DFCX1)')]
U4217 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4217 :A2 RX_E[5] [('RX_E[5]', 'Input Port')]
U4217 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4217 :B2 FIFO_E/FIFO_MEM_2[5] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U4217 :Q FIFO_E/FIFO_MEM_2_enabled[5] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[5]/D', 'Input Pin(DFCX1)')]
U4218 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4218 :A2 RX_E[6] [('RX_E[6]', 'Input Port')]
U4218 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4218 :B2 FIFO_E/FIFO_MEM_2[6] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U4218 :Q FIFO_E/FIFO_MEM_2_enabled[6] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[6]/D', 'Input Pin(DFCX1)')]
U4219 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4219 :A2 RX_E[7] [('RX_E[7]', 'Input Port')]
U4219 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4219 :B2 FIFO_E/FIFO_MEM_2[7] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U4219 :Q FIFO_E/FIFO_MEM_2_enabled[7] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[7]/D', 'Input Pin(DFCX1)')]
U4220 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4220 :A2 RX_E[8] [('RX_E[8]', 'Input Port')]
U4220 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4220 :B2 FIFO_E/FIFO_MEM_2[8] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U4220 :Q FIFO_E/FIFO_MEM_2_enabled[8] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[8]/D', 'Input Pin(DFCX1)')]
U4221 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4221 :A2 RX_E[9] [('RX_E[9]', 'Input Port')]
U4221 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4221 :B2 FIFO_E/FIFO_MEM_2[9] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U4221 :Q FIFO_E/FIFO_MEM_2_enabled[9] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[9]/D', 'Input Pin(DFCX1)')]
U4222 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4222 :A2 RX_E[10] [('RX_E[10]', 'Input Port')]
U4222 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4222 :B2 FIFO_E/FIFO_MEM_2[10] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U4222 :Q FIFO_E/FIFO_MEM_2_enabled[10] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[10]/D', 'Input Pin(DFCX1)')]
U4223 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4223 :A2 RX_E[11] [('RX_E[11]', 'Input Port')]
U4223 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4223 :B2 FIFO_E/FIFO_MEM_2[11] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U4223 :Q FIFO_E/FIFO_MEM_2_enabled[11] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[11]/D', 'Input Pin(DFCX1)')]
U4224 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4224 :A2 RX_E[12] [('RX_E[12]', 'Input Port')]
U4224 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4224 :B2 FIFO_E/FIFO_MEM_2[12] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U4224 :Q FIFO_E/FIFO_MEM_2_enabled[12] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[12]/D', 'Input Pin(DFCX1)')]
U4225 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4225 :A2 RX_E[13] [('RX_E[13]', 'Input Port')]
U4225 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4225 :B2 FIFO_E/FIFO_MEM_2[13] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U4225 :Q FIFO_E/FIFO_MEM_2_enabled[13] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[13]/D', 'Input Pin(DFCX1)')]
U4226 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4226 :A2 RX_E[17] [('RX_E[17]', 'Input Port')]
U4226 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4226 :B2 FIFO_E/FIFO_MEM_2[17] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U4226 :Q FIFO_E/FIFO_MEM_2_enabled[17] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[17]/D', 'Input Pin(DFCX1)')]
U4227 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4227 :A2 RX_E[18] [('RX_E[18]', 'Input Port')]
U4227 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4227 :B2 FIFO_E/FIFO_MEM_2[18] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U4227 :Q FIFO_E/FIFO_MEM_2_enabled[18] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[18]/D', 'Input Pin(DFCX1)')]
U4228 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4228 :A2 RX_E[19] [('RX_E[19]', 'Input Port')]
U4228 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4228 :B2 FIFO_E/FIFO_MEM_2[19] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U4228 :Q FIFO_E/FIFO_MEM_2_enabled[19] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[19]/D', 'Input Pin(DFCX1)')]
U4229 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4229 :A2 RX_E[20] [('RX_E[20]', 'Input Port')]
U4229 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4229 :B2 FIFO_E/FIFO_MEM_2[20] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U4229 :Q FIFO_E/FIFO_MEM_2_enabled[20] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[20]/D', 'Input Pin(DFCX1)')]
U4230 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4230 :A2 RX_E[21] [('RX_E[21]', 'Input Port')]
U4230 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4230 :B2 FIFO_E/FIFO_MEM_2[21] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U4230 :Q FIFO_E/FIFO_MEM_2_enabled[21] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[21]/D', 'Input Pin(DFCX1)')]
U4231 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4231 :A2 RX_E[22] [('RX_E[22]', 'Input Port')]
U4231 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4231 :B2 FIFO_E/FIFO_MEM_2[22] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U4231 :Q FIFO_E/FIFO_MEM_2_enabled[22] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[22]/D', 'Input Pin(DFCX1)')]
U4232 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4232 :A2 RX_E[23] [('RX_E[23]', 'Input Port')]
U4232 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4232 :B2 FIFO_E/FIFO_MEM_2[23] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U4232 :Q FIFO_E/FIFO_MEM_2_enabled[23] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[23]/D', 'Input Pin(DFCX1)')]
U4233 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4233 :A2 RX_E[24] [('RX_E[24]', 'Input Port')]
U4233 :B1 n2901 [('U4215/Q', 'Output Pin(INVX1)')]
U4233 :B2 FIFO_E/FIFO_MEM_2[24] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U4233 :Q FIFO_E/FIFO_MEM_2_enabled[24] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[24]/D', 'Input Pin(DFCX1)')]
U4234 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4234 :A2 RX_E[25] [('RX_E[25]', 'Input Port')]
U4234 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4234 :B2 FIFO_E/FIFO_MEM_2[25] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U4234 :Q FIFO_E/FIFO_MEM_2_enabled[25] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[25]/D', 'Input Pin(DFCX1)')]
U4235 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4235 :A2 RX_E[26] [('RX_E[26]', 'Input Port')]
U4235 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4235 :B2 FIFO_E/FIFO_MEM_2[26] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U4235 :Q FIFO_E/FIFO_MEM_2_enabled[26] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[26]/D', 'Input Pin(DFCX1)')]
U4236 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4236 :A2 RX_E[27] [('RX_E[27]', 'Input Port')]
U4236 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4236 :B2 FIFO_E/FIFO_MEM_2[27] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U4236 :Q FIFO_E/FIFO_MEM_2_enabled[27] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[27]/D', 'Input Pin(DFCX1)')]
U4237 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4237 :A2 RX_E[28] [('RX_E[28]', 'Input Port')]
U4237 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4237 :B2 FIFO_E/FIFO_MEM_2[28] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U4237 :Q FIFO_E/FIFO_MEM_2_enabled[28] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[28]/D', 'Input Pin(DFCX1)')]
U4238 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4238 :A2 RX_E[30] [('RX_E[30]', 'Input Port')]
U4238 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4238 :B2 FIFO_E/FIFO_MEM_2[30] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U4238 :Q FIFO_E/FIFO_MEM_2_enabled[30] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[30]/D', 'Input Pin(DFCX1)')]
U4239 :A1 n2902 [('U2977/Q', 'Output Pin(NOR3X2)')]
U4239 :A2 RX_E[31] [('RX_E[31]', 'Input Port')]
U4239 :B1 n1568 [('U2527/Q', 'Output Pin(INVX2)')]
U4239 :B2 FIFO_E/FIFO_MEM_2[31] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U4239 :Q FIFO_E/FIFO_MEM_2_enabled[31] [('FIFO_E/FIFO_seq/FIFO_MEM_2_reg[31]/D', 'Input Pin(DFCX1)')]
U4240 :A1 n2903 [('U2636/Q', 'Output Pin(NOR3X2)')]
U4240 :A2 RX_E[0] [('RX_E[0]', 'Input Port')]
U4240 :B1 n1563 [('U2522/Q', 'Output Pin(INVX2)')]
U4240 :B2 FIFO_E/FIFO_MEM_4[0] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U4240 :Q FIFO_E/FIFO_MEM_4_enabled[0] [('FIFO_E/FIFO_seq/FIFO_MEM_4_reg[0]/D', 'Input Pin(DFCX1)')]
U4241 :A1 n3097 [('FIFO_W/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4241 :A2 FIFO_W/write_pointer[0] [('FIFO_W/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4241 :B1 n3062 [('FIFO_W/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4241 :B2 FIFO_W/write_pointer[2] [('FIFO_W/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4241 :Q n2904 [('U4242/C1', 'Input Pin(OAI221X1)')]
U4242 :A1 n3097 [('FIFO_W/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4242 :A2 FIFO_W/write_pointer[0] [('FIFO_W/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4242 :B1 n3062 [('FIFO_W/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4242 :B2 FIFO_W/write_pointer[2] [('FIFO_W/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4242 :C1 n2904 [('U4241/Q', 'Output Pin(AOI22X1)')]
U4242 :Q n2905 [('U4243/C1', 'Input Pin(AOI221X1)')]
U4243 :A1 FIFO_W/write_pointer[1] [('FIFO_W/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4243 :A2 n3058 [('FIFO_W/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4243 :B1 n3068 [('FIFO_W/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4243 :B2 FIFO_W/read_pointer[2] [('FIFO_W/FIFO_seq/read_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4243 :C1 n2905 [('U4242/Q', 'Output Pin(OAI221X1)')]
U4243 :Q n2906 [('U4244/C1', 'Input Pin(OAI221X1)')]
U4244 :A1 FIFO_W/write_pointer[3] [('FIFO_W/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4244 :A2 n3074 [('FIFO_W/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4244 :B1 n3104 [('FIFO_W/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4244 :B2 FIFO_W/read_pointer[0] [('FIFO_W/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4244 :C1 n2906 [('U4243/Q', 'Output Pin(AOI221X1)')]
U4244 :Q n2907 [('U4245/B', 'Input Pin(NAND2XL)')]
U4245 :A valid_in_W [('valid_in_W', 'Input Port')]
U4245 :B n2907 [('U4244/Q', 'Output Pin(OAI221X1)')]
U4245 :Q n2989 [('U4246/B', 'Input Pin(NOR2XL)'), ('U4315/B', 'Input Pin(NOR2XL)'), ('U4903/A2', 'Input Pin(AOI21X1)'), ('U4908/A2', 'Input Pin(AOI21X1)'), ('U4909/A', 'Input Pin(INVXL)'), ('U4910/B2', 'Input Pin(AOI22X1)'), ('U4911/B2', 'Input Pin(AOI22X1)')]
U4246 :A FIFO_W/write_pointer[3] [('FIFO_W/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4246 :B n2989 [('U4245/Q', 'Output Pin(NAND2XL)')]
U4246 :Q n2988 [('U4247/A', 'Input Pin(NAND2XL)'), ('U4908/B1', 'Input Pin(AOI21X1)')]
U4247 :A n2988 [('U4246/Q', 'Output Pin(NOR2XL)')]
U4247 :B n3068 [('FIFO_W/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4247 :Q n2909 [('U4248/C', 'Input Pin(NOR3X2)'), ('U4282/C', 'Input Pin(NOR3X2)')]
U4248 :A FIFO_W/write_pointer[2] [('FIFO_W/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4248 :B n3114 [('FIFO_W/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4248 :C n2909 [('U4247/Q', 'Output Pin(NAND2XL)')]
U4248 :Q n2908 [('U2535/A', 'Input Pin(INVX2)'), ('U4249/A1', 'Input Pin(AO22X1)'), ('U4250/A1', 'Input Pin(AO22X1)'), ('U4251/A1', 'Input Pin(AO22X1)'), ('U4252/A1', 'Input Pin(AO22X1)'), ('U4253/A1', 'Input Pin(AO22X1)'), ('U4254/A1', 'Input Pin(AO22X1)'), ('U4255/A1', 'Input Pin(AO22X1)'), ('U4256/A1', 'Input Pin(AO22X1)'), ('U4257/A1', 'Input Pin(AO22X1)'), ('U4258/A1', 'Input Pin(AO22X1)'), ('U4259/A1', 'Input Pin(AO22X1)'), ('U4260/A1', 'Input Pin(AO22X1)'), ('U4261/A1', 'Input Pin(AO22X1)'), ('U4262/A1', 'Input Pin(AO22X1)'), ('U4263/A1', 'Input Pin(AO22X1)'), ('U4265/A1', 'Input Pin(AO22X1)'), ('U4266/A1', 'Input Pin(AO22X1)'), ('U4267/A1', 'Input Pin(AO22X1)'), ('U4268/A1', 'Input Pin(AO22X1)'), ('U4269/A1', 'Input Pin(AO22X1)'), ('U4270/A1', 'Input Pin(AO22X1)'), ('U4271/A1', 'Input Pin(AO22X1)'), ('U4272/A1', 'Input Pin(AO22X1)'), ('U4273/A1', 'Input Pin(AO22X1)'), ('U4274/A1', 'Input Pin(AO22X1)'), ('U4275/A1', 'Input Pin(AO22X1)'), ('U4276/A1', 'Input Pin(AO22X1)'), ('U4277/A1', 'Input Pin(AO22X1)'), ('U4278/A1', 'Input Pin(AO22X1)'), ('U4279/A1', 'Input Pin(AO22X1)'), ('U4280/A1', 'Input Pin(AO22X1)'), ('U4281/A1', 'Input Pin(AO22X1)')]
U4249 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4249 :A2 RX_W[0] [('RX_W[0]', 'Input Port')]
U4249 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4249 :B2 FIFO_W/FIFO_MEM_1[0] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U4249 :Q FIFO_W/FIFO_MEM_1_enabled[0] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[0]/D', 'Input Pin(DFCX1)')]
U4250 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4250 :A2 RX_W[1] [('RX_W[1]', 'Input Port')]
U4250 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4250 :B2 FIFO_W/FIFO_MEM_1[1] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U4250 :Q FIFO_W/FIFO_MEM_1_enabled[1] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[1]/D', 'Input Pin(DFCX1)')]
U4251 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4251 :A2 RX_W[2] [('RX_W[2]', 'Input Port')]
U4251 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4251 :B2 FIFO_W/FIFO_MEM_1[2] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U4251 :Q FIFO_W/FIFO_MEM_1_enabled[2] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[2]/D', 'Input Pin(DFCX1)')]
U4252 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4252 :A2 RX_W[3] [('RX_W[3]', 'Input Port')]
U4252 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4252 :B2 FIFO_W/FIFO_MEM_1[3] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U4252 :Q FIFO_W/FIFO_MEM_1_enabled[3] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[3]/D', 'Input Pin(DFCX1)')]
U4253 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4253 :A2 RX_W[4] [('RX_W[4]', 'Input Port')]
U4253 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4253 :B2 FIFO_W/FIFO_MEM_1[4] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U4253 :Q FIFO_W/FIFO_MEM_1_enabled[4] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[4]/D', 'Input Pin(DFCX1)')]
U4254 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4254 :A2 RX_W[5] [('RX_W[5]', 'Input Port')]
U4254 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4254 :B2 FIFO_W/FIFO_MEM_1[5] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U4254 :Q FIFO_W/FIFO_MEM_1_enabled[5] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[5]/D', 'Input Pin(DFCX1)')]
U4255 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4255 :A2 RX_W[6] [('RX_W[6]', 'Input Port')]
U4255 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4255 :B2 FIFO_W/FIFO_MEM_1[6] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U4255 :Q FIFO_W/FIFO_MEM_1_enabled[6] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[6]/D', 'Input Pin(DFCX1)')]
U4256 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4256 :A2 RX_W[7] [('RX_W[7]', 'Input Port')]
U4256 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4256 :B2 FIFO_W/FIFO_MEM_1[7] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U4256 :Q FIFO_W/FIFO_MEM_1_enabled[7] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[7]/D', 'Input Pin(DFCX1)')]
U4257 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4257 :A2 RX_W[8] [('RX_W[8]', 'Input Port')]
U4257 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4257 :B2 FIFO_W/FIFO_MEM_1[8] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U4257 :Q FIFO_W/FIFO_MEM_1_enabled[8] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[8]/D', 'Input Pin(DFCX1)')]
U4258 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4258 :A2 RX_W[9] [('RX_W[9]', 'Input Port')]
U4258 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4258 :B2 FIFO_W/FIFO_MEM_1[9] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U4258 :Q FIFO_W/FIFO_MEM_1_enabled[9] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[9]/D', 'Input Pin(DFCX1)')]
U4259 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4259 :A2 RX_W[10] [('RX_W[10]', 'Input Port')]
U4259 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4259 :B2 FIFO_W/FIFO_MEM_1[10] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U4259 :Q FIFO_W/FIFO_MEM_1_enabled[10] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[10]/D', 'Input Pin(DFCX1)')]
U4260 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4260 :A2 RX_W[11] [('RX_W[11]', 'Input Port')]
U4260 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4260 :B2 FIFO_W/FIFO_MEM_1[11] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U4260 :Q FIFO_W/FIFO_MEM_1_enabled[11] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[11]/D', 'Input Pin(DFCX1)')]
U4261 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4261 :A2 RX_W[12] [('RX_W[12]', 'Input Port')]
U4261 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4261 :B2 FIFO_W/FIFO_MEM_1[12] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U4261 :Q FIFO_W/FIFO_MEM_1_enabled[12] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[12]/D', 'Input Pin(DFCX1)')]
U4262 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4262 :A2 RX_W[13] [('RX_W[13]', 'Input Port')]
U4262 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4262 :B2 FIFO_W/FIFO_MEM_1[13] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U4262 :Q FIFO_W/FIFO_MEM_1_enabled[13] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[13]/D', 'Input Pin(DFCX1)')]
U4263 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4263 :A2 RX_W[14] [('RX_W[14]', 'Input Port')]
U4263 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4263 :B2 FIFO_W/FIFO_MEM_1[14] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U4263 :Q FIFO_W/FIFO_MEM_1_enabled[14] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[14]/D', 'Input Pin(DFCX1)')]
U4264 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4264 :A2 RX_E[22] [('RX_E[22]', 'Input Port')]
U4264 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4264 :B2 FIFO_E/FIFO_MEM_3[22] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U4264 :Q FIFO_E/FIFO_MEM_3_enabled[22] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[22]/D', 'Input Pin(DFCX1)')]
U4265 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4265 :A2 RX_W[15] [('RX_W[15]', 'Input Port')]
U4265 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4265 :B2 FIFO_W/FIFO_MEM_1[15] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U4265 :Q FIFO_W/FIFO_MEM_1_enabled[15] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[15]/D', 'Input Pin(DFCX1)')]
U4266 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4266 :A2 RX_W[16] [('RX_W[16]', 'Input Port')]
U4266 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4266 :B2 FIFO_W/FIFO_MEM_1[16] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U4266 :Q FIFO_W/FIFO_MEM_1_enabled[16] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[16]/D', 'Input Pin(DFCX1)')]
U4267 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4267 :A2 RX_W[17] [('RX_W[17]', 'Input Port')]
U4267 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4267 :B2 FIFO_W/FIFO_MEM_1[17] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U4267 :Q FIFO_W/FIFO_MEM_1_enabled[17] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[17]/D', 'Input Pin(DFCX1)')]
U4268 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4268 :A2 RX_W[18] [('RX_W[18]', 'Input Port')]
U4268 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4268 :B2 FIFO_W/FIFO_MEM_1[18] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U4268 :Q FIFO_W/FIFO_MEM_1_enabled[18] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[18]/D', 'Input Pin(DFCX1)')]
U4269 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4269 :A2 RX_W[19] [('RX_W[19]', 'Input Port')]
U4269 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4269 :B2 FIFO_W/FIFO_MEM_1[19] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U4269 :Q FIFO_W/FIFO_MEM_1_enabled[19] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[19]/D', 'Input Pin(DFCX1)')]
U4270 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4270 :A2 RX_W[20] [('RX_W[20]', 'Input Port')]
U4270 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4270 :B2 FIFO_W/FIFO_MEM_1[20] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U4270 :Q FIFO_W/FIFO_MEM_1_enabled[20] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[20]/D', 'Input Pin(DFCX1)')]
U4271 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4271 :A2 RX_W[21] [('RX_W[21]', 'Input Port')]
U4271 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4271 :B2 FIFO_W/FIFO_MEM_1[21] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U4271 :Q FIFO_W/FIFO_MEM_1_enabled[21] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[21]/D', 'Input Pin(DFCX1)')]
U4272 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4272 :A2 RX_W[22] [('RX_W[22]', 'Input Port')]
U4272 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4272 :B2 FIFO_W/FIFO_MEM_1[22] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U4272 :Q FIFO_W/FIFO_MEM_1_enabled[22] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[22]/D', 'Input Pin(DFCX1)')]
U4273 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4273 :A2 RX_W[23] [('RX_W[23]', 'Input Port')]
U4273 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4273 :B2 FIFO_W/FIFO_MEM_1[23] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U4273 :Q FIFO_W/FIFO_MEM_1_enabled[23] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[23]/D', 'Input Pin(DFCX1)')]
U4274 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4274 :A2 RX_W[24] [('RX_W[24]', 'Input Port')]
U4274 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4274 :B2 FIFO_W/FIFO_MEM_1[24] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U4274 :Q FIFO_W/FIFO_MEM_1_enabled[24] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[24]/D', 'Input Pin(DFCX1)')]
U4275 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4275 :A2 RX_W[25] [('RX_W[25]', 'Input Port')]
U4275 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4275 :B2 FIFO_W/FIFO_MEM_1[25] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U4275 :Q FIFO_W/FIFO_MEM_1_enabled[25] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[25]/D', 'Input Pin(DFCX1)')]
U4276 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4276 :A2 RX_W[26] [('RX_W[26]', 'Input Port')]
U4276 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4276 :B2 FIFO_W/FIFO_MEM_1[26] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U4276 :Q FIFO_W/FIFO_MEM_1_enabled[26] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[26]/D', 'Input Pin(DFCX1)')]
U4277 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4277 :A2 RX_W[27] [('RX_W[27]', 'Input Port')]
U4277 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4277 :B2 FIFO_W/FIFO_MEM_1[27] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U4277 :Q FIFO_W/FIFO_MEM_1_enabled[27] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[27]/D', 'Input Pin(DFCX1)')]
U4278 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4278 :A2 RX_W[28] [('RX_W[28]', 'Input Port')]
U4278 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4278 :B2 FIFO_W/FIFO_MEM_1[28] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U4278 :Q FIFO_W/FIFO_MEM_1_enabled[28] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[28]/D', 'Input Pin(DFCX1)')]
U4279 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4279 :A2 RX_W[29] [('RX_W[29]', 'Input Port')]
U4279 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4279 :B2 FIFO_W/FIFO_MEM_1[29] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U4279 :Q FIFO_W/FIFO_MEM_1_enabled[29] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[29]/D', 'Input Pin(DFCX1)')]
U4280 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4280 :A2 RX_W[30] [('RX_W[30]', 'Input Port')]
U4280 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4280 :B2 FIFO_W/FIFO_MEM_1[30] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U4280 :Q FIFO_W/FIFO_MEM_1_enabled[30] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[30]/D', 'Input Pin(DFCX1)')]
U4281 :A1 n2908 [('U4248/Q', 'Output Pin(NOR3X2)')]
U4281 :A2 RX_W[31] [('RX_W[31]', 'Input Port')]
U4281 :B1 n1576 [('U2535/Q', 'Output Pin(INVX2)')]
U4281 :B2 FIFO_W/FIFO_MEM_1[31] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U4281 :Q FIFO_W/FIFO_MEM_1_enabled[31] [('FIFO_W/FIFO_seq/FIFO_MEM_1_reg[31]/D', 'Input Pin(DFCX1)')]
U4282 :A FIFO_W/write_pointer[0] [('FIFO_W/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4282 :B n3077 [('FIFO_W/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4282 :C n2909 [('U4247/Q', 'Output Pin(NAND2XL)')]
U4282 :Q n2910 [('U2534/A', 'Input Pin(INVX2)'), ('U4283/A1', 'Input Pin(AO22X1)'), ('U4284/A1', 'Input Pin(AO22X1)'), ('U4285/A1', 'Input Pin(AO22X1)'), ('U4286/A1', 'Input Pin(AO22X1)'), ('U4287/A1', 'Input Pin(AO22X1)'), ('U4288/A1', 'Input Pin(AO22X1)'), ('U4289/A1', 'Input Pin(AO22X1)'), ('U4290/A1', 'Input Pin(AO22X1)'), ('U4291/A1', 'Input Pin(AO22X1)'), ('U4292/A1', 'Input Pin(AO22X1)'), ('U4293/A1', 'Input Pin(AO22X1)'), ('U4294/A1', 'Input Pin(AO22X1)'), ('U4295/A1', 'Input Pin(AO22X1)'), ('U4296/A1', 'Input Pin(AO22X1)'), ('U4297/A1', 'Input Pin(AO22X1)'), ('U4298/A1', 'Input Pin(AO22X1)'), ('U4299/A1', 'Input Pin(AO22X1)'), ('U4300/A1', 'Input Pin(AO22X1)'), ('U4301/A1', 'Input Pin(AO22X1)'), ('U4302/A1', 'Input Pin(AO22X1)'), ('U4303/A1', 'Input Pin(AO22X1)'), ('U4304/A1', 'Input Pin(AO22X1)'), ('U4305/A1', 'Input Pin(AO22X1)'), ('U4306/A1', 'Input Pin(AO22X1)'), ('U4307/A1', 'Input Pin(AO22X1)'), ('U4308/A1', 'Input Pin(AO22X1)'), ('U4309/A1', 'Input Pin(AO22X1)'), ('U4310/A1', 'Input Pin(AO22X1)'), ('U4311/A1', 'Input Pin(AO22X1)'), ('U4312/A1', 'Input Pin(AO22X1)'), ('U4313/A1', 'Input Pin(AO22X1)'), ('U4314/A1', 'Input Pin(AO22X1)')]
U4283 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4283 :A2 RX_W[0] [('RX_W[0]', 'Input Port')]
U4283 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4283 :B2 FIFO_W/FIFO_MEM_3[0] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U4283 :Q FIFO_W/FIFO_MEM_3_enabled[0] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[0]/D', 'Input Pin(DFCX1)')]
U4284 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4284 :A2 RX_W[1] [('RX_W[1]', 'Input Port')]
U4284 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4284 :B2 FIFO_W/FIFO_MEM_3[1] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U4284 :Q FIFO_W/FIFO_MEM_3_enabled[1] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[1]/D', 'Input Pin(DFCX1)')]
U4285 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4285 :A2 RX_W[2] [('RX_W[2]', 'Input Port')]
U4285 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4285 :B2 FIFO_W/FIFO_MEM_3[2] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U4285 :Q FIFO_W/FIFO_MEM_3_enabled[2] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[2]/D', 'Input Pin(DFCX1)')]
U4286 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4286 :A2 RX_W[3] [('RX_W[3]', 'Input Port')]
U4286 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4286 :B2 FIFO_W/FIFO_MEM_3[3] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U4286 :Q FIFO_W/FIFO_MEM_3_enabled[3] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[3]/D', 'Input Pin(DFCX1)')]
U4287 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4287 :A2 RX_W[4] [('RX_W[4]', 'Input Port')]
U4287 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4287 :B2 FIFO_W/FIFO_MEM_3[4] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U4287 :Q FIFO_W/FIFO_MEM_3_enabled[4] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[4]/D', 'Input Pin(DFCX1)')]
U4288 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4288 :A2 RX_W[5] [('RX_W[5]', 'Input Port')]
U4288 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4288 :B2 FIFO_W/FIFO_MEM_3[5] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U4288 :Q FIFO_W/FIFO_MEM_3_enabled[5] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[5]/D', 'Input Pin(DFCX1)')]
U4289 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4289 :A2 RX_W[6] [('RX_W[6]', 'Input Port')]
U4289 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4289 :B2 FIFO_W/FIFO_MEM_3[6] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U4289 :Q FIFO_W/FIFO_MEM_3_enabled[6] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[6]/D', 'Input Pin(DFCX1)')]
U4290 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4290 :A2 RX_W[7] [('RX_W[7]', 'Input Port')]
U4290 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4290 :B2 FIFO_W/FIFO_MEM_3[7] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U4290 :Q FIFO_W/FIFO_MEM_3_enabled[7] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[7]/D', 'Input Pin(DFCX1)')]
U4291 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4291 :A2 RX_W[8] [('RX_W[8]', 'Input Port')]
U4291 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4291 :B2 FIFO_W/FIFO_MEM_3[8] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U4291 :Q FIFO_W/FIFO_MEM_3_enabled[8] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[8]/D', 'Input Pin(DFCX1)')]
U4292 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4292 :A2 RX_W[9] [('RX_W[9]', 'Input Port')]
U4292 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4292 :B2 FIFO_W/FIFO_MEM_3[9] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U4292 :Q FIFO_W/FIFO_MEM_3_enabled[9] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[9]/D', 'Input Pin(DFCX1)')]
U4293 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4293 :A2 RX_W[10] [('RX_W[10]', 'Input Port')]
U4293 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4293 :B2 FIFO_W/FIFO_MEM_3[10] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U4293 :Q FIFO_W/FIFO_MEM_3_enabled[10] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[10]/D', 'Input Pin(DFCX1)')]
U4294 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4294 :A2 RX_W[11] [('RX_W[11]', 'Input Port')]
U4294 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4294 :B2 FIFO_W/FIFO_MEM_3[11] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U4294 :Q FIFO_W/FIFO_MEM_3_enabled[11] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[11]/D', 'Input Pin(DFCX1)')]
U4295 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4295 :A2 RX_W[12] [('RX_W[12]', 'Input Port')]
U4295 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4295 :B2 FIFO_W/FIFO_MEM_3[12] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U4295 :Q FIFO_W/FIFO_MEM_3_enabled[12] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[12]/D', 'Input Pin(DFCX1)')]
U4296 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4296 :A2 RX_W[13] [('RX_W[13]', 'Input Port')]
U4296 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4296 :B2 FIFO_W/FIFO_MEM_3[13] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U4296 :Q FIFO_W/FIFO_MEM_3_enabled[13] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[13]/D', 'Input Pin(DFCX1)')]
U4297 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4297 :A2 RX_W[14] [('RX_W[14]', 'Input Port')]
U4297 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4297 :B2 FIFO_W/FIFO_MEM_3[14] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U4297 :Q FIFO_W/FIFO_MEM_3_enabled[14] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[14]/D', 'Input Pin(DFCX1)')]
U4298 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4298 :A2 RX_W[15] [('RX_W[15]', 'Input Port')]
U4298 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4298 :B2 FIFO_W/FIFO_MEM_3[15] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U4298 :Q FIFO_W/FIFO_MEM_3_enabled[15] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[15]/D', 'Input Pin(DFCX1)')]
U4299 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4299 :A2 RX_W[16] [('RX_W[16]', 'Input Port')]
U4299 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4299 :B2 FIFO_W/FIFO_MEM_3[16] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U4299 :Q FIFO_W/FIFO_MEM_3_enabled[16] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[16]/D', 'Input Pin(DFCX1)')]
U4300 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4300 :A2 RX_W[17] [('RX_W[17]', 'Input Port')]
U4300 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4300 :B2 FIFO_W/FIFO_MEM_3[17] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U4300 :Q FIFO_W/FIFO_MEM_3_enabled[17] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[17]/D', 'Input Pin(DFCX1)')]
U4301 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4301 :A2 RX_W[18] [('RX_W[18]', 'Input Port')]
U4301 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4301 :B2 FIFO_W/FIFO_MEM_3[18] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U4301 :Q FIFO_W/FIFO_MEM_3_enabled[18] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[18]/D', 'Input Pin(DFCX1)')]
U4302 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4302 :A2 RX_W[19] [('RX_W[19]', 'Input Port')]
U4302 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4302 :B2 FIFO_W/FIFO_MEM_3[19] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U4302 :Q FIFO_W/FIFO_MEM_3_enabled[19] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[19]/D', 'Input Pin(DFCX1)')]
U4303 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4303 :A2 RX_W[20] [('RX_W[20]', 'Input Port')]
U4303 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4303 :B2 FIFO_W/FIFO_MEM_3[20] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U4303 :Q FIFO_W/FIFO_MEM_3_enabled[20] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[20]/D', 'Input Pin(DFCX1)')]
U4304 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4304 :A2 RX_W[21] [('RX_W[21]', 'Input Port')]
U4304 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4304 :B2 FIFO_W/FIFO_MEM_3[21] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U4304 :Q FIFO_W/FIFO_MEM_3_enabled[21] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[21]/D', 'Input Pin(DFCX1)')]
U4305 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4305 :A2 RX_W[22] [('RX_W[22]', 'Input Port')]
U4305 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4305 :B2 FIFO_W/FIFO_MEM_3[22] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U4305 :Q FIFO_W/FIFO_MEM_3_enabled[22] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[22]/D', 'Input Pin(DFCX1)')]
U4306 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4306 :A2 RX_W[23] [('RX_W[23]', 'Input Port')]
U4306 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4306 :B2 FIFO_W/FIFO_MEM_3[23] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U4306 :Q FIFO_W/FIFO_MEM_3_enabled[23] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[23]/D', 'Input Pin(DFCX1)')]
U4307 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4307 :A2 RX_W[24] [('RX_W[24]', 'Input Port')]
U4307 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4307 :B2 FIFO_W/FIFO_MEM_3[24] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U4307 :Q FIFO_W/FIFO_MEM_3_enabled[24] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[24]/D', 'Input Pin(DFCX1)')]
U4308 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4308 :A2 RX_W[25] [('RX_W[25]', 'Input Port')]
U4308 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4308 :B2 FIFO_W/FIFO_MEM_3[25] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U4308 :Q FIFO_W/FIFO_MEM_3_enabled[25] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[25]/D', 'Input Pin(DFCX1)')]
U4309 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4309 :A2 RX_W[26] [('RX_W[26]', 'Input Port')]
U4309 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4309 :B2 FIFO_W/FIFO_MEM_3[26] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U4309 :Q FIFO_W/FIFO_MEM_3_enabled[26] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[26]/D', 'Input Pin(DFCX1)')]
U4310 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4310 :A2 RX_W[27] [('RX_W[27]', 'Input Port')]
U4310 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4310 :B2 FIFO_W/FIFO_MEM_3[27] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U4310 :Q FIFO_W/FIFO_MEM_3_enabled[27] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[27]/D', 'Input Pin(DFCX1)')]
U4311 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4311 :A2 RX_W[28] [('RX_W[28]', 'Input Port')]
U4311 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4311 :B2 FIFO_W/FIFO_MEM_3[28] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U4311 :Q FIFO_W/FIFO_MEM_3_enabled[28] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[28]/D', 'Input Pin(DFCX1)')]
U4312 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4312 :A2 RX_W[29] [('RX_W[29]', 'Input Port')]
U4312 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4312 :B2 FIFO_W/FIFO_MEM_3[29] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U4312 :Q FIFO_W/FIFO_MEM_3_enabled[29] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[29]/D', 'Input Pin(DFCX1)')]
U4313 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4313 :A2 RX_W[30] [('RX_W[30]', 'Input Port')]
U4313 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4313 :B2 FIFO_W/FIFO_MEM_3[30] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U4313 :Q FIFO_W/FIFO_MEM_3_enabled[30] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[30]/D', 'Input Pin(DFCX1)')]
U4314 :A1 n2910 [('U4282/Q', 'Output Pin(NOR3X2)')]
U4314 :A2 RX_W[31] [('RX_W[31]', 'Input Port')]
U4314 :B1 n1575 [('U2534/Q', 'Output Pin(INVX2)')]
U4314 :B2 FIFO_W/FIFO_MEM_3[31] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U4314 :Q FIFO_W/FIFO_MEM_3_enabled[31] [('FIFO_W/FIFO_seq/FIFO_MEM_3_reg[31]/D', 'Input Pin(DFCX1)')]
U4315 :A FIFO_W/write_pointer[0] [('FIFO_W/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4315 :B n2989 [('U4245/Q', 'Output Pin(NAND2XL)')]
U4315 :Q n2986 [('U4316/A', 'Input Pin(NAND2XL)'), ('U4903/B1', 'Input Pin(AOI21X1)')]
U4316 :A n2986 [('U4315/Q', 'Output Pin(NOR2XL)')]
U4316 :B n3077 [('FIFO_W/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4316 :Q n2911 [('U4317/C', 'Input Pin(NOR3X2)'), ('U4349/C', 'Input Pin(NOR3X2)')]
U4317 :A FIFO_W/write_pointer[1] [('FIFO_W/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4317 :B n3104 [('FIFO_W/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4317 :C n2911 [('U4316/Q', 'Output Pin(NAND2XL)')]
U4317 :Q n2959 [('U2521/A', 'Input Pin(INVX2)'), ('U4318/A1', 'Input Pin(AO22X1)'), ('U4319/A1', 'Input Pin(AO22X1)'), ('U4320/A1', 'Input Pin(AO22X1)'), ('U4321/A1', 'Input Pin(AO22X1)'), ('U4322/A1', 'Input Pin(AO22X1)'), ('U4323/A1', 'Input Pin(AO22X1)'), ('U4324/A1', 'Input Pin(AO22X1)'), ('U4325/A1', 'Input Pin(AO22X1)'), ('U4326/A1', 'Input Pin(AO22X1)'), ('U4327/A1', 'Input Pin(AO22X1)'), ('U4328/A1', 'Input Pin(AO22X1)'), ('U4329/A1', 'Input Pin(AO22X1)'), ('U4330/A1', 'Input Pin(AO22X1)'), ('U4331/A1', 'Input Pin(AO22X1)'), ('U4332/A1', 'Input Pin(AO22X1)'), ('U4333/A1', 'Input Pin(AO22X1)'), ('U4334/A1', 'Input Pin(AO22X1)'), ('U4335/A1', 'Input Pin(AO22X1)'), ('U4336/A1', 'Input Pin(AO22X1)'), ('U4337/A1', 'Input Pin(AO22X1)'), ('U4338/A1', 'Input Pin(AO22X1)'), ('U4339/A1', 'Input Pin(AO22X1)'), ('U4340/A1', 'Input Pin(AO22X1)'), ('U4341/A1', 'Input Pin(AO22X1)'), ('U4342/A1', 'Input Pin(AO22X1)'), ('U4343/A1', 'Input Pin(AO22X1)'), ('U4344/A1', 'Input Pin(AO22X1)'), ('U4345/A1', 'Input Pin(AO22X1)'), ('U4346/A1', 'Input Pin(AO22X1)'), ('U4347/A1', 'Input Pin(AO22X1)'), ('U4348/A1', 'Input Pin(AO22X1)'), ('U4707/A1', 'Input Pin(AO22X1)')]
U4318 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4318 :A2 RX_W[1] [('RX_W[1]', 'Input Port')]
U4318 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4318 :B2 FIFO_W/FIFO_MEM_4[1] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U4318 :Q FIFO_W/FIFO_MEM_4_enabled[1] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[1]/D', 'Input Pin(DFCX1)')]
U4319 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4319 :A2 RX_W[2] [('RX_W[2]', 'Input Port')]
U4319 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4319 :B2 FIFO_W/FIFO_MEM_4[2] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U4319 :Q FIFO_W/FIFO_MEM_4_enabled[2] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[2]/D', 'Input Pin(DFCX1)')]
U4320 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4320 :A2 RX_W[3] [('RX_W[3]', 'Input Port')]
U4320 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4320 :B2 FIFO_W/FIFO_MEM_4[3] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U4320 :Q FIFO_W/FIFO_MEM_4_enabled[3] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[3]/D', 'Input Pin(DFCX1)')]
U4321 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4321 :A2 RX_W[4] [('RX_W[4]', 'Input Port')]
U4321 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4321 :B2 FIFO_W/FIFO_MEM_4[4] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U4321 :Q FIFO_W/FIFO_MEM_4_enabled[4] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[4]/D', 'Input Pin(DFCX1)')]
U4322 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4322 :A2 RX_W[5] [('RX_W[5]', 'Input Port')]
U4322 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4322 :B2 FIFO_W/FIFO_MEM_4[5] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U4322 :Q FIFO_W/FIFO_MEM_4_enabled[5] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[5]/D', 'Input Pin(DFCX1)')]
U4323 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4323 :A2 RX_W[6] [('RX_W[6]', 'Input Port')]
U4323 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4323 :B2 FIFO_W/FIFO_MEM_4[6] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U4323 :Q FIFO_W/FIFO_MEM_4_enabled[6] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[6]/D', 'Input Pin(DFCX1)')]
U4324 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4324 :A2 RX_W[7] [('RX_W[7]', 'Input Port')]
U4324 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4324 :B2 FIFO_W/FIFO_MEM_4[7] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U4324 :Q FIFO_W/FIFO_MEM_4_enabled[7] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[7]/D', 'Input Pin(DFCX1)')]
U4325 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4325 :A2 RX_W[8] [('RX_W[8]', 'Input Port')]
U4325 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4325 :B2 FIFO_W/FIFO_MEM_4[8] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U4325 :Q FIFO_W/FIFO_MEM_4_enabled[8] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[8]/D', 'Input Pin(DFCX1)')]
U4326 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4326 :A2 RX_W[9] [('RX_W[9]', 'Input Port')]
U4326 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4326 :B2 FIFO_W/FIFO_MEM_4[9] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U4326 :Q FIFO_W/FIFO_MEM_4_enabled[9] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[9]/D', 'Input Pin(DFCX1)')]
U4327 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4327 :A2 RX_W[10] [('RX_W[10]', 'Input Port')]
U4327 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4327 :B2 FIFO_W/FIFO_MEM_4[10] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U4327 :Q FIFO_W/FIFO_MEM_4_enabled[10] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[10]/D', 'Input Pin(DFCX1)')]
U4328 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4328 :A2 RX_W[11] [('RX_W[11]', 'Input Port')]
U4328 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4328 :B2 FIFO_W/FIFO_MEM_4[11] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U4328 :Q FIFO_W/FIFO_MEM_4_enabled[11] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[11]/D', 'Input Pin(DFCX1)')]
U4329 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4329 :A2 RX_W[12] [('RX_W[12]', 'Input Port')]
U4329 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4329 :B2 FIFO_W/FIFO_MEM_4[12] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U4329 :Q FIFO_W/FIFO_MEM_4_enabled[12] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[12]/D', 'Input Pin(DFCX1)')]
U4330 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4330 :A2 RX_W[13] [('RX_W[13]', 'Input Port')]
U4330 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4330 :B2 FIFO_W/FIFO_MEM_4[13] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U4330 :Q FIFO_W/FIFO_MEM_4_enabled[13] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[13]/D', 'Input Pin(DFCX1)')]
U4331 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4331 :A2 RX_W[14] [('RX_W[14]', 'Input Port')]
U4331 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4331 :B2 FIFO_W/FIFO_MEM_4[14] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U4331 :Q FIFO_W/FIFO_MEM_4_enabled[14] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[14]/D', 'Input Pin(DFCX1)')]
U4332 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4332 :A2 RX_W[15] [('RX_W[15]', 'Input Port')]
U4332 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4332 :B2 FIFO_W/FIFO_MEM_4[15] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U4332 :Q FIFO_W/FIFO_MEM_4_enabled[15] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[15]/D', 'Input Pin(DFCX1)')]
U4333 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4333 :A2 RX_W[16] [('RX_W[16]', 'Input Port')]
U4333 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4333 :B2 FIFO_W/FIFO_MEM_4[16] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U4333 :Q FIFO_W/FIFO_MEM_4_enabled[16] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[16]/D', 'Input Pin(DFCX1)')]
U4334 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4334 :A2 RX_W[17] [('RX_W[17]', 'Input Port')]
U4334 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4334 :B2 FIFO_W/FIFO_MEM_4[17] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U4334 :Q FIFO_W/FIFO_MEM_4_enabled[17] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[17]/D', 'Input Pin(DFCX1)')]
U4335 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4335 :A2 RX_W[18] [('RX_W[18]', 'Input Port')]
U4335 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4335 :B2 FIFO_W/FIFO_MEM_4[18] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U4335 :Q FIFO_W/FIFO_MEM_4_enabled[18] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[18]/D', 'Input Pin(DFCX1)')]
U4336 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4336 :A2 RX_W[19] [('RX_W[19]', 'Input Port')]
U4336 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4336 :B2 FIFO_W/FIFO_MEM_4[19] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U4336 :Q FIFO_W/FIFO_MEM_4_enabled[19] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[19]/D', 'Input Pin(DFCX1)')]
U4337 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4337 :A2 RX_W[20] [('RX_W[20]', 'Input Port')]
U4337 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4337 :B2 FIFO_W/FIFO_MEM_4[20] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U4337 :Q FIFO_W/FIFO_MEM_4_enabled[20] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[20]/D', 'Input Pin(DFCX1)')]
U4338 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4338 :A2 RX_W[21] [('RX_W[21]', 'Input Port')]
U4338 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4338 :B2 FIFO_W/FIFO_MEM_4[21] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U4338 :Q FIFO_W/FIFO_MEM_4_enabled[21] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[21]/D', 'Input Pin(DFCX1)')]
U4339 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4339 :A2 RX_W[22] [('RX_W[22]', 'Input Port')]
U4339 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4339 :B2 FIFO_W/FIFO_MEM_4[22] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U4339 :Q FIFO_W/FIFO_MEM_4_enabled[22] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[22]/D', 'Input Pin(DFCX1)')]
U4340 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4340 :A2 RX_W[23] [('RX_W[23]', 'Input Port')]
U4340 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4340 :B2 FIFO_W/FIFO_MEM_4[23] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U4340 :Q FIFO_W/FIFO_MEM_4_enabled[23] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[23]/D', 'Input Pin(DFCX1)')]
U4341 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4341 :A2 RX_W[24] [('RX_W[24]', 'Input Port')]
U4341 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4341 :B2 FIFO_W/FIFO_MEM_4[24] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U4341 :Q FIFO_W/FIFO_MEM_4_enabled[24] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[24]/D', 'Input Pin(DFCX1)')]
U4342 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4342 :A2 RX_W[25] [('RX_W[25]', 'Input Port')]
U4342 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4342 :B2 FIFO_W/FIFO_MEM_4[25] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U4342 :Q FIFO_W/FIFO_MEM_4_enabled[25] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[25]/D', 'Input Pin(DFCX1)')]
U4343 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4343 :A2 RX_W[26] [('RX_W[26]', 'Input Port')]
U4343 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4343 :B2 FIFO_W/FIFO_MEM_4[26] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U4343 :Q FIFO_W/FIFO_MEM_4_enabled[26] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[26]/D', 'Input Pin(DFCX1)')]
U4344 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4344 :A2 RX_W[27] [('RX_W[27]', 'Input Port')]
U4344 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4344 :B2 FIFO_W/FIFO_MEM_4[27] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U4344 :Q FIFO_W/FIFO_MEM_4_enabled[27] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[27]/D', 'Input Pin(DFCX1)')]
U4345 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4345 :A2 RX_W[28] [('RX_W[28]', 'Input Port')]
U4345 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4345 :B2 FIFO_W/FIFO_MEM_4[28] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U4345 :Q FIFO_W/FIFO_MEM_4_enabled[28] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[28]/D', 'Input Pin(DFCX1)')]
U4346 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4346 :A2 RX_W[29] [('RX_W[29]', 'Input Port')]
U4346 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4346 :B2 FIFO_W/FIFO_MEM_4[29] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U4346 :Q FIFO_W/FIFO_MEM_4_enabled[29] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[29]/D', 'Input Pin(DFCX1)')]
U4347 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4347 :A2 RX_W[30] [('RX_W[30]', 'Input Port')]
U4347 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4347 :B2 FIFO_W/FIFO_MEM_4[30] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U4347 :Q FIFO_W/FIFO_MEM_4_enabled[30] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[30]/D', 'Input Pin(DFCX1)')]
U4348 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4348 :A2 RX_W[31] [('RX_W[31]', 'Input Port')]
U4348 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4348 :B2 FIFO_W/FIFO_MEM_4[31] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U4348 :Q FIFO_W/FIFO_MEM_4_enabled[31] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[31]/D', 'Input Pin(DFCX1)')]
U4349 :A FIFO_W/write_pointer[3] [('FIFO_W/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4349 :B n3068 [('FIFO_W/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4349 :C n2911 [('U4316/Q', 'Output Pin(NAND2XL)')]
U4349 :Q n2967 [('U2518/A', 'Input Pin(INVX2)'), ('U4350/A1', 'Input Pin(AO22X1)'), ('U4351/A1', 'Input Pin(AO22X1)'), ('U4352/A1', 'Input Pin(AO22X1)'), ('U4353/A1', 'Input Pin(AO22X1)'), ('U4354/A1', 'Input Pin(AO22X1)'), ('U4355/A1', 'Input Pin(AO22X1)'), ('U4356/A1', 'Input Pin(AO22X1)'), ('U4357/A1', 'Input Pin(AO22X1)'), ('U4358/A1', 'Input Pin(AO22X1)'), ('U4359/A1', 'Input Pin(AO22X1)'), ('U4360/A1', 'Input Pin(AO22X1)'), ('U4361/A1', 'Input Pin(AO22X1)'), ('U4362/A1', 'Input Pin(AO22X1)'), ('U4363/A1', 'Input Pin(AO22X1)'), ('U4364/A1', 'Input Pin(AO22X1)'), ('U4365/A1', 'Input Pin(AO22X1)'), ('U4366/A1', 'Input Pin(AO22X1)'), ('U4556/A1', 'Input Pin(AO22X1)'), ('U4694/A1', 'Input Pin(AO22X1)'), ('U4695/A1', 'Input Pin(AO22X1)'), ('U4696/A1', 'Input Pin(AO22X1)'), ('U4697/A1', 'Input Pin(AO22X1)'), ('U4698/A1', 'Input Pin(AO22X1)'), ('U4699/A1', 'Input Pin(AO22X1)'), ('U4700/A1', 'Input Pin(AO22X1)'), ('U4701/A1', 'Input Pin(AO22X1)'), ('U4702/A1', 'Input Pin(AO22X1)'), ('U4703/A1', 'Input Pin(AO22X1)'), ('U4704/A1', 'Input Pin(AO22X1)'), ('U4705/A1', 'Input Pin(AO22X1)'), ('U4706/A1', 'Input Pin(AO22X1)'), ('U4793/A1', 'Input Pin(AO22X1)')]
U4350 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4350 :A2 RX_W[0] [('RX_W[0]', 'Input Port')]
U4350 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4350 :B2 FIFO_W/FIFO_MEM_2[0] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U4350 :Q FIFO_W/FIFO_MEM_2_enabled[0] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[0]/D', 'Input Pin(DFCX1)')]
U4351 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4351 :A2 RX_W[1] [('RX_W[1]', 'Input Port')]
U4351 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4351 :B2 FIFO_W/FIFO_MEM_2[1] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U4351 :Q FIFO_W/FIFO_MEM_2_enabled[1] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[1]/D', 'Input Pin(DFCX1)')]
U4352 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4352 :A2 RX_W[2] [('RX_W[2]', 'Input Port')]
U4352 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4352 :B2 FIFO_W/FIFO_MEM_2[2] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U4352 :Q FIFO_W/FIFO_MEM_2_enabled[2] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[2]/D', 'Input Pin(DFCX1)')]
U4353 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4353 :A2 RX_W[3] [('RX_W[3]', 'Input Port')]
U4353 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4353 :B2 FIFO_W/FIFO_MEM_2[3] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U4353 :Q FIFO_W/FIFO_MEM_2_enabled[3] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[3]/D', 'Input Pin(DFCX1)')]
U4354 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4354 :A2 RX_W[4] [('RX_W[4]', 'Input Port')]
U4354 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4354 :B2 FIFO_W/FIFO_MEM_2[4] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U4354 :Q FIFO_W/FIFO_MEM_2_enabled[4] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[4]/D', 'Input Pin(DFCX1)')]
U4355 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4355 :A2 RX_W[5] [('RX_W[5]', 'Input Port')]
U4355 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4355 :B2 FIFO_W/FIFO_MEM_2[5] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U4355 :Q FIFO_W/FIFO_MEM_2_enabled[5] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[5]/D', 'Input Pin(DFCX1)')]
U4356 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4356 :A2 RX_W[6] [('RX_W[6]', 'Input Port')]
U4356 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4356 :B2 FIFO_W/FIFO_MEM_2[6] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U4356 :Q FIFO_W/FIFO_MEM_2_enabled[6] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[6]/D', 'Input Pin(DFCX1)')]
U4357 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4357 :A2 RX_W[7] [('RX_W[7]', 'Input Port')]
U4357 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4357 :B2 FIFO_W/FIFO_MEM_2[7] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U4357 :Q FIFO_W/FIFO_MEM_2_enabled[7] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[7]/D', 'Input Pin(DFCX1)')]
U4358 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4358 :A2 RX_W[8] [('RX_W[8]', 'Input Port')]
U4358 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4358 :B2 FIFO_W/FIFO_MEM_2[8] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U4358 :Q FIFO_W/FIFO_MEM_2_enabled[8] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[8]/D', 'Input Pin(DFCX1)')]
U4359 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4359 :A2 RX_W[9] [('RX_W[9]', 'Input Port')]
U4359 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4359 :B2 FIFO_W/FIFO_MEM_2[9] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U4359 :Q FIFO_W/FIFO_MEM_2_enabled[9] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[9]/D', 'Input Pin(DFCX1)')]
U4360 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4360 :A2 RX_W[10] [('RX_W[10]', 'Input Port')]
U4360 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4360 :B2 FIFO_W/FIFO_MEM_2[10] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U4360 :Q FIFO_W/FIFO_MEM_2_enabled[10] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[10]/D', 'Input Pin(DFCX1)')]
U4361 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4361 :A2 RX_W[11] [('RX_W[11]', 'Input Port')]
U4361 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4361 :B2 FIFO_W/FIFO_MEM_2[11] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U4361 :Q FIFO_W/FIFO_MEM_2_enabled[11] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[11]/D', 'Input Pin(DFCX1)')]
U4362 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4362 :A2 RX_W[12] [('RX_W[12]', 'Input Port')]
U4362 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4362 :B2 FIFO_W/FIFO_MEM_2[12] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U4362 :Q FIFO_W/FIFO_MEM_2_enabled[12] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[12]/D', 'Input Pin(DFCX1)')]
U4363 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4363 :A2 RX_W[13] [('RX_W[13]', 'Input Port')]
U4363 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4363 :B2 FIFO_W/FIFO_MEM_2[13] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U4363 :Q FIFO_W/FIFO_MEM_2_enabled[13] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[13]/D', 'Input Pin(DFCX1)')]
U4364 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4364 :A2 RX_W[14] [('RX_W[14]', 'Input Port')]
U4364 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4364 :B2 FIFO_W/FIFO_MEM_2[14] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U4364 :Q FIFO_W/FIFO_MEM_2_enabled[14] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[14]/D', 'Input Pin(DFCX1)')]
U4365 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4365 :A2 RX_W[15] [('RX_W[15]', 'Input Port')]
U4365 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4365 :B2 FIFO_W/FIFO_MEM_2[15] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U4365 :Q FIFO_W/FIFO_MEM_2_enabled[15] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[15]/D', 'Input Pin(DFCX1)')]
U4366 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4366 :A2 RX_W[16] [('RX_W[16]', 'Input Port')]
U4366 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4366 :B2 FIFO_W/FIFO_MEM_2[16] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U4366 :Q FIFO_W/FIFO_MEM_2_enabled[16] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[16]/D', 'Input Pin(DFCX1)')]
U4367 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4367 :A2 RX_E[21] [('RX_E[21]', 'Input Port')]
U4367 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4367 :B2 FIFO_E/FIFO_MEM_3[21] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U4367 :Q FIFO_E/FIFO_MEM_3_enabled[21] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[21]/D', 'Input Pin(DFCX1)')]
U4368 :A1 n3096 [('FIFO_N/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4368 :A2 FIFO_N/write_pointer[3] [('FIFO_N/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4368 :B1 n3061 [('FIFO_N/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4368 :B2 FIFO_N/write_pointer[1] [('FIFO_N/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4368 :Q n2912 [('U4369/C1', 'Input Pin(OAI221X1)')]
U4369 :A1 n3096 [('FIFO_N/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4369 :A2 FIFO_N/write_pointer[3] [('FIFO_N/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4369 :B1 n3061 [('FIFO_N/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4369 :B2 FIFO_N/write_pointer[1] [('FIFO_N/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4369 :C1 n2912 [('U4368/Q', 'Output Pin(AOI22X1)')]
U4369 :Q n2913 [('U4370/C1', 'Input Pin(AOI221X1)')]
U4370 :A1 FIFO_N/write_pointer[0] [('FIFO_N/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4370 :A2 n3057 [('FIFO_N/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4370 :B1 n3066 [('FIFO_N/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4370 :B2 FIFO_N/read_pointer[1] [('FIFO_N/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4370 :C1 n2913 [('U4369/Q', 'Output Pin(OAI221X1)')]
U4370 :Q n2914 [('U4371/C1', 'Input Pin(OAI221X1)')]
U4371 :A1 FIFO_N/write_pointer[2] [('FIFO_N/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4371 :A2 n3073 [('FIFO_N/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4371 :B1 n3103 [('FIFO_N/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4371 :B2 FIFO_N/read_pointer[3] [('FIFO_N/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4371 :C1 n2914 [('U4370/Q', 'Output Pin(AOI221X1)')]
U4371 :Q n2915 [('U4372/B', 'Input Pin(NAND2XL)')]
U4372 :A valid_in_N [('valid_in_N', 'Input Port')]
U4372 :B n2915 [('U4371/Q', 'Output Pin(OAI221X1)')]
U4372 :Q n2978 [('U4373/B', 'Input Pin(NOR2XL)'), ('U4441/B', 'Input Pin(NOR2XL)'), ('U4884/A', 'Input Pin(INVXL)'), ('U4885/B2', 'Input Pin(AOI22X1)'), ('U4889/B2', 'Input Pin(AOI22X1)'), ('U4890/A2', 'Input Pin(AOI21X1)'), ('U4892/A2', 'Input Pin(AOI21X1)')]
U4373 :A FIFO_N/write_pointer[3] [('FIFO_N/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4373 :B n2978 [('U4372/Q', 'Output Pin(NAND2XL)')]
U4373 :Q n2975 [('U4374/A', 'Input Pin(NAND2XL)'), ('U4890/B1', 'Input Pin(AOI21X1)')]
U4374 :A n2975 [('U4373/Q', 'Output Pin(NOR2XL)')]
U4374 :B n3076 [('FIFO_N/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4374 :Q n2917 [('U4375/C', 'Input Pin(NOR3X2)'), ('U4408/C', 'Input Pin(NOR3X2)')]
U4375 :A FIFO_N/write_pointer[2] [('FIFO_N/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4375 :B n3066 [('FIFO_N/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4375 :C n2917 [('U4374/Q', 'Output Pin(NAND2XL)')]
U4375 :Q n2916 [('U2531/A', 'Input Pin(INVX2)'), ('U4376/A1', 'Input Pin(AO22X1)'), ('U4377/A1', 'Input Pin(AO22X1)'), ('U4378/A1', 'Input Pin(AO22X1)'), ('U4379/A1', 'Input Pin(AO22X1)'), ('U4380/A1', 'Input Pin(AO22X1)'), ('U4381/A1', 'Input Pin(AO22X1)'), ('U4382/A1', 'Input Pin(AO22X1)'), ('U4383/A1', 'Input Pin(AO22X1)'), ('U4384/A1', 'Input Pin(AO22X1)'), ('U4385/A1', 'Input Pin(AO22X1)'), ('U4386/A1', 'Input Pin(AO22X1)'), ('U4387/A1', 'Input Pin(AO22X1)'), ('U4388/A1', 'Input Pin(AO22X1)'), ('U4389/A1', 'Input Pin(AO22X1)'), ('U4390/A1', 'Input Pin(AO22X1)'), ('U4391/A1', 'Input Pin(AO22X1)'), ('U4392/A1', 'Input Pin(AO22X1)'), ('U4393/A1', 'Input Pin(AO22X1)'), ('U4394/A1', 'Input Pin(AO22X1)'), ('U4395/A1', 'Input Pin(AO22X1)'), ('U4396/A1', 'Input Pin(AO22X1)'), ('U4397/A1', 'Input Pin(AO22X1)'), ('U4398/A1', 'Input Pin(AO22X1)'), ('U4399/A1', 'Input Pin(AO22X1)'), ('U4400/A1', 'Input Pin(AO22X1)'), ('U4401/A1', 'Input Pin(AO22X1)'), ('U4402/A1', 'Input Pin(AO22X1)'), ('U4403/A1', 'Input Pin(AO22X1)'), ('U4404/A1', 'Input Pin(AO22X1)'), ('U4405/A1', 'Input Pin(AO22X1)'), ('U4406/A1', 'Input Pin(AO22X1)'), ('U4407/A1', 'Input Pin(AO22X1)')]
U4376 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4376 :A2 RX_N[0] [('RX_N[0]', 'Input Port')]
U4376 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4376 :B2 FIFO_N/FIFO_MEM_1[0] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U4376 :Q FIFO_N/FIFO_MEM_1_enabled[0] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[0]/D', 'Input Pin(DFCX1)')]
U4377 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4377 :A2 RX_N[1] [('RX_N[1]', 'Input Port')]
U4377 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4377 :B2 FIFO_N/FIFO_MEM_1[1] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U4377 :Q FIFO_N/FIFO_MEM_1_enabled[1] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[1]/D', 'Input Pin(DFCX1)')]
U4378 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4378 :A2 RX_N[2] [('RX_N[2]', 'Input Port')]
U4378 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4378 :B2 FIFO_N/FIFO_MEM_1[2] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U4378 :Q FIFO_N/FIFO_MEM_1_enabled[2] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[2]/D', 'Input Pin(DFCX1)')]
U4379 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4379 :A2 RX_N[3] [('RX_N[3]', 'Input Port')]
U4379 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4379 :B2 FIFO_N/FIFO_MEM_1[3] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U4379 :Q FIFO_N/FIFO_MEM_1_enabled[3] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[3]/D', 'Input Pin(DFCX1)')]
U4380 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4380 :A2 RX_N[4] [('RX_N[4]', 'Input Port')]
U4380 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4380 :B2 FIFO_N/FIFO_MEM_1[4] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U4380 :Q FIFO_N/FIFO_MEM_1_enabled[4] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[4]/D', 'Input Pin(DFCX1)')]
U4381 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4381 :A2 RX_N[5] [('RX_N[5]', 'Input Port')]
U4381 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4381 :B2 FIFO_N/FIFO_MEM_1[5] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U4381 :Q FIFO_N/FIFO_MEM_1_enabled[5] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[5]/D', 'Input Pin(DFCX1)')]
U4382 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4382 :A2 RX_N[6] [('RX_N[6]', 'Input Port')]
U4382 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4382 :B2 FIFO_N/FIFO_MEM_1[6] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U4382 :Q FIFO_N/FIFO_MEM_1_enabled[6] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[6]/D', 'Input Pin(DFCX1)')]
U4383 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4383 :A2 RX_N[7] [('RX_N[7]', 'Input Port')]
U4383 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4383 :B2 FIFO_N/FIFO_MEM_1[7] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U4383 :Q FIFO_N/FIFO_MEM_1_enabled[7] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[7]/D', 'Input Pin(DFCX1)')]
U4384 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4384 :A2 RX_N[8] [('RX_N[8]', 'Input Port')]
U4384 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4384 :B2 FIFO_N/FIFO_MEM_1[8] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U4384 :Q FIFO_N/FIFO_MEM_1_enabled[8] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[8]/D', 'Input Pin(DFCX1)')]
U4385 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4385 :A2 RX_N[9] [('RX_N[9]', 'Input Port')]
U4385 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4385 :B2 FIFO_N/FIFO_MEM_1[9] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U4385 :Q FIFO_N/FIFO_MEM_1_enabled[9] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[9]/D', 'Input Pin(DFCX1)')]
U4386 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4386 :A2 RX_N[10] [('RX_N[10]', 'Input Port')]
U4386 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4386 :B2 FIFO_N/FIFO_MEM_1[10] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U4386 :Q FIFO_N/FIFO_MEM_1_enabled[10] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[10]/D', 'Input Pin(DFCX1)')]
U4387 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4387 :A2 RX_N[11] [('RX_N[11]', 'Input Port')]
U4387 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4387 :B2 FIFO_N/FIFO_MEM_1[11] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U4387 :Q FIFO_N/FIFO_MEM_1_enabled[11] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[11]/D', 'Input Pin(DFCX1)')]
U4388 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4388 :A2 RX_N[12] [('RX_N[12]', 'Input Port')]
U4388 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4388 :B2 FIFO_N/FIFO_MEM_1[12] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U4388 :Q FIFO_N/FIFO_MEM_1_enabled[12] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[12]/D', 'Input Pin(DFCX1)')]
U4389 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4389 :A2 RX_N[13] [('RX_N[13]', 'Input Port')]
U4389 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4389 :B2 FIFO_N/FIFO_MEM_1[13] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U4389 :Q FIFO_N/FIFO_MEM_1_enabled[13] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[13]/D', 'Input Pin(DFCX1)')]
U4390 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4390 :A2 RX_N[14] [('RX_N[14]', 'Input Port')]
U4390 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4390 :B2 FIFO_N/FIFO_MEM_1[14] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U4390 :Q FIFO_N/FIFO_MEM_1_enabled[14] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[14]/D', 'Input Pin(DFCX1)')]
U4391 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4391 :A2 RX_N[15] [('RX_N[15]', 'Input Port')]
U4391 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4391 :B2 FIFO_N/FIFO_MEM_1[15] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U4391 :Q FIFO_N/FIFO_MEM_1_enabled[15] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[15]/D', 'Input Pin(DFCX1)')]
U4392 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4392 :A2 RX_N[16] [('RX_N[16]', 'Input Port')]
U4392 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4392 :B2 FIFO_N/FIFO_MEM_1[16] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U4392 :Q FIFO_N/FIFO_MEM_1_enabled[16] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[16]/D', 'Input Pin(DFCX1)')]
U4393 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4393 :A2 RX_N[17] [('RX_N[17]', 'Input Port')]
U4393 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4393 :B2 FIFO_N/FIFO_MEM_1[17] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U4393 :Q FIFO_N/FIFO_MEM_1_enabled[17] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[17]/D', 'Input Pin(DFCX1)')]
U4394 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4394 :A2 RX_N[18] [('RX_N[18]', 'Input Port')]
U4394 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4394 :B2 FIFO_N/FIFO_MEM_1[18] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U4394 :Q FIFO_N/FIFO_MEM_1_enabled[18] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[18]/D', 'Input Pin(DFCX1)')]
U4395 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4395 :A2 RX_N[19] [('RX_N[19]', 'Input Port')]
U4395 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4395 :B2 FIFO_N/FIFO_MEM_1[19] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U4395 :Q FIFO_N/FIFO_MEM_1_enabled[19] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[19]/D', 'Input Pin(DFCX1)')]
U4396 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4396 :A2 RX_N[20] [('RX_N[20]', 'Input Port')]
U4396 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4396 :B2 FIFO_N/FIFO_MEM_1[20] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U4396 :Q FIFO_N/FIFO_MEM_1_enabled[20] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[20]/D', 'Input Pin(DFCX1)')]
U4397 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4397 :A2 RX_N[21] [('RX_N[21]', 'Input Port')]
U4397 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4397 :B2 FIFO_N/FIFO_MEM_1[21] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U4397 :Q FIFO_N/FIFO_MEM_1_enabled[21] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[21]/D', 'Input Pin(DFCX1)')]
U4398 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4398 :A2 RX_N[22] [('RX_N[22]', 'Input Port')]
U4398 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4398 :B2 FIFO_N/FIFO_MEM_1[22] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U4398 :Q FIFO_N/FIFO_MEM_1_enabled[22] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[22]/D', 'Input Pin(DFCX1)')]
U4399 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4399 :A2 RX_N[23] [('RX_N[23]', 'Input Port')]
U4399 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4399 :B2 FIFO_N/FIFO_MEM_1[23] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U4399 :Q FIFO_N/FIFO_MEM_1_enabled[23] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[23]/D', 'Input Pin(DFCX1)')]
U4400 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4400 :A2 RX_N[24] [('RX_N[24]', 'Input Port')]
U4400 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4400 :B2 FIFO_N/FIFO_MEM_1[24] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U4400 :Q FIFO_N/FIFO_MEM_1_enabled[24] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[24]/D', 'Input Pin(DFCX1)')]
U4401 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4401 :A2 RX_N[25] [('RX_N[25]', 'Input Port')]
U4401 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4401 :B2 FIFO_N/FIFO_MEM_1[25] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U4401 :Q FIFO_N/FIFO_MEM_1_enabled[25] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[25]/D', 'Input Pin(DFCX1)')]
U4402 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4402 :A2 RX_N[26] [('RX_N[26]', 'Input Port')]
U4402 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4402 :B2 FIFO_N/FIFO_MEM_1[26] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U4402 :Q FIFO_N/FIFO_MEM_1_enabled[26] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[26]/D', 'Input Pin(DFCX1)')]
U4403 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4403 :A2 RX_N[27] [('RX_N[27]', 'Input Port')]
U4403 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4403 :B2 FIFO_N/FIFO_MEM_1[27] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U4403 :Q FIFO_N/FIFO_MEM_1_enabled[27] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[27]/D', 'Input Pin(DFCX1)')]
U4404 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4404 :A2 RX_N[28] [('RX_N[28]', 'Input Port')]
U4404 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4404 :B2 FIFO_N/FIFO_MEM_1[28] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U4404 :Q FIFO_N/FIFO_MEM_1_enabled[28] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[28]/D', 'Input Pin(DFCX1)')]
U4405 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4405 :A2 RX_N[29] [('RX_N[29]', 'Input Port')]
U4405 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4405 :B2 FIFO_N/FIFO_MEM_1[29] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U4405 :Q FIFO_N/FIFO_MEM_1_enabled[29] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[29]/D', 'Input Pin(DFCX1)')]
U4406 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4406 :A2 RX_N[30] [('RX_N[30]', 'Input Port')]
U4406 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4406 :B2 FIFO_N/FIFO_MEM_1[30] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U4406 :Q FIFO_N/FIFO_MEM_1_enabled[30] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[30]/D', 'Input Pin(DFCX1)')]
U4407 :A1 n2916 [('U4375/Q', 'Output Pin(NOR3X2)')]
U4407 :A2 RX_N[31] [('RX_N[31]', 'Input Port')]
U4407 :B1 n1572 [('U2531/Q', 'Output Pin(INVX2)')]
U4407 :B2 FIFO_N/FIFO_MEM_1[31] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U4407 :Q FIFO_N/FIFO_MEM_1_enabled[31] [('FIFO_N/FIFO_seq/FIFO_MEM_1_reg[31]/D', 'Input Pin(DFCX1)')]
U4408 :A FIFO_N/write_pointer[0] [('FIFO_N/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4408 :B n3103 [('FIFO_N/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4408 :C n2917 [('U4374/Q', 'Output Pin(NAND2XL)')]
U4408 :Q n2918 [('U2529/A', 'Input Pin(INVX2)'), ('U4409/A1', 'Input Pin(AO22X1)'), ('U4410/A1', 'Input Pin(AO22X1)'), ('U4411/A1', 'Input Pin(AO22X1)'), ('U4412/A1', 'Input Pin(AO22X1)'), ('U4413/A1', 'Input Pin(AO22X1)'), ('U4414/A1', 'Input Pin(AO22X1)'), ('U4415/A1', 'Input Pin(AO22X1)'), ('U4416/A1', 'Input Pin(AO22X1)'), ('U4417/A1', 'Input Pin(AO22X1)'), ('U4418/A1', 'Input Pin(AO22X1)'), ('U4419/A1', 'Input Pin(AO22X1)'), ('U4420/A1', 'Input Pin(AO22X1)'), ('U4421/A1', 'Input Pin(AO22X1)'), ('U4422/A1', 'Input Pin(AO22X1)'), ('U4423/A1', 'Input Pin(AO22X1)'), ('U4424/A1', 'Input Pin(AO22X1)'), ('U4425/A1', 'Input Pin(AO22X1)'), ('U4426/A1', 'Input Pin(AO22X1)'), ('U4427/A1', 'Input Pin(AO22X1)'), ('U4428/A1', 'Input Pin(AO22X1)'), ('U4429/A1', 'Input Pin(AO22X1)'), ('U4430/A1', 'Input Pin(AO22X1)'), ('U4431/A1', 'Input Pin(AO22X1)'), ('U4432/A1', 'Input Pin(AO22X1)'), ('U4433/A1', 'Input Pin(AO22X1)'), ('U4434/A1', 'Input Pin(AO22X1)'), ('U4435/A1', 'Input Pin(AO22X1)'), ('U4436/A1', 'Input Pin(AO22X1)'), ('U4437/A1', 'Input Pin(AO22X1)'), ('U4438/A1', 'Input Pin(AO22X1)'), ('U4439/A1', 'Input Pin(AO22X1)'), ('U4440/A1', 'Input Pin(AO22X1)')]
U4409 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4409 :A2 RX_N[0] [('RX_N[0]', 'Input Port')]
U4409 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4409 :B2 FIFO_N/FIFO_MEM_3[0] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U4409 :Q FIFO_N/FIFO_MEM_3_enabled[0] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[0]/D', 'Input Pin(DFCX1)')]
U4410 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4410 :A2 RX_N[1] [('RX_N[1]', 'Input Port')]
U4410 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4410 :B2 FIFO_N/FIFO_MEM_3[1] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U4410 :Q FIFO_N/FIFO_MEM_3_enabled[1] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[1]/D', 'Input Pin(DFCX1)')]
U4411 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4411 :A2 RX_N[2] [('RX_N[2]', 'Input Port')]
U4411 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4411 :B2 FIFO_N/FIFO_MEM_3[2] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U4411 :Q FIFO_N/FIFO_MEM_3_enabled[2] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[2]/D', 'Input Pin(DFCX1)')]
U4412 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4412 :A2 RX_N[3] [('RX_N[3]', 'Input Port')]
U4412 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4412 :B2 FIFO_N/FIFO_MEM_3[3] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U4412 :Q FIFO_N/FIFO_MEM_3_enabled[3] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[3]/D', 'Input Pin(DFCX1)')]
U4413 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4413 :A2 RX_N[4] [('RX_N[4]', 'Input Port')]
U4413 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4413 :B2 FIFO_N/FIFO_MEM_3[4] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U4413 :Q FIFO_N/FIFO_MEM_3_enabled[4] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[4]/D', 'Input Pin(DFCX1)')]
U4414 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4414 :A2 RX_N[5] [('RX_N[5]', 'Input Port')]
U4414 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4414 :B2 FIFO_N/FIFO_MEM_3[5] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U4414 :Q FIFO_N/FIFO_MEM_3_enabled[5] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[5]/D', 'Input Pin(DFCX1)')]
U4415 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4415 :A2 RX_N[6] [('RX_N[6]', 'Input Port')]
U4415 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4415 :B2 FIFO_N/FIFO_MEM_3[6] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U4415 :Q FIFO_N/FIFO_MEM_3_enabled[6] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[6]/D', 'Input Pin(DFCX1)')]
U4416 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4416 :A2 RX_N[7] [('RX_N[7]', 'Input Port')]
U4416 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4416 :B2 FIFO_N/FIFO_MEM_3[7] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U4416 :Q FIFO_N/FIFO_MEM_3_enabled[7] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[7]/D', 'Input Pin(DFCX1)')]
U4417 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4417 :A2 RX_N[8] [('RX_N[8]', 'Input Port')]
U4417 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4417 :B2 FIFO_N/FIFO_MEM_3[8] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U4417 :Q FIFO_N/FIFO_MEM_3_enabled[8] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[8]/D', 'Input Pin(DFCX1)')]
U4418 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4418 :A2 RX_N[9] [('RX_N[9]', 'Input Port')]
U4418 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4418 :B2 FIFO_N/FIFO_MEM_3[9] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U4418 :Q FIFO_N/FIFO_MEM_3_enabled[9] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[9]/D', 'Input Pin(DFCX1)')]
U4419 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4419 :A2 RX_N[10] [('RX_N[10]', 'Input Port')]
U4419 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4419 :B2 FIFO_N/FIFO_MEM_3[10] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U4419 :Q FIFO_N/FIFO_MEM_3_enabled[10] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[10]/D', 'Input Pin(DFCX1)')]
U4420 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4420 :A2 RX_N[11] [('RX_N[11]', 'Input Port')]
U4420 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4420 :B2 FIFO_N/FIFO_MEM_3[11] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U4420 :Q FIFO_N/FIFO_MEM_3_enabled[11] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[11]/D', 'Input Pin(DFCX1)')]
U4421 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4421 :A2 RX_N[12] [('RX_N[12]', 'Input Port')]
U4421 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4421 :B2 FIFO_N/FIFO_MEM_3[12] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U4421 :Q FIFO_N/FIFO_MEM_3_enabled[12] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[12]/D', 'Input Pin(DFCX1)')]
U4422 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4422 :A2 RX_N[13] [('RX_N[13]', 'Input Port')]
U4422 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4422 :B2 FIFO_N/FIFO_MEM_3[13] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U4422 :Q FIFO_N/FIFO_MEM_3_enabled[13] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[13]/D', 'Input Pin(DFCX1)')]
U4423 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4423 :A2 RX_N[14] [('RX_N[14]', 'Input Port')]
U4423 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4423 :B2 FIFO_N/FIFO_MEM_3[14] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U4423 :Q FIFO_N/FIFO_MEM_3_enabled[14] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[14]/D', 'Input Pin(DFCX1)')]
U4424 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4424 :A2 RX_N[15] [('RX_N[15]', 'Input Port')]
U4424 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4424 :B2 FIFO_N/FIFO_MEM_3[15] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U4424 :Q FIFO_N/FIFO_MEM_3_enabled[15] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[15]/D', 'Input Pin(DFCX1)')]
U4425 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4425 :A2 RX_N[16] [('RX_N[16]', 'Input Port')]
U4425 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4425 :B2 FIFO_N/FIFO_MEM_3[16] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U4425 :Q FIFO_N/FIFO_MEM_3_enabled[16] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[16]/D', 'Input Pin(DFCX1)')]
U4426 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4426 :A2 RX_N[17] [('RX_N[17]', 'Input Port')]
U4426 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4426 :B2 FIFO_N/FIFO_MEM_3[17] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U4426 :Q FIFO_N/FIFO_MEM_3_enabled[17] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[17]/D', 'Input Pin(DFCX1)')]
U4427 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4427 :A2 RX_N[18] [('RX_N[18]', 'Input Port')]
U4427 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4427 :B2 FIFO_N/FIFO_MEM_3[18] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U4427 :Q FIFO_N/FIFO_MEM_3_enabled[18] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[18]/D', 'Input Pin(DFCX1)')]
U4428 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4428 :A2 RX_N[19] [('RX_N[19]', 'Input Port')]
U4428 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4428 :B2 FIFO_N/FIFO_MEM_3[19] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U4428 :Q FIFO_N/FIFO_MEM_3_enabled[19] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[19]/D', 'Input Pin(DFCX1)')]
U4429 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4429 :A2 RX_N[20] [('RX_N[20]', 'Input Port')]
U4429 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4429 :B2 FIFO_N/FIFO_MEM_3[20] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U4429 :Q FIFO_N/FIFO_MEM_3_enabled[20] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[20]/D', 'Input Pin(DFCX1)')]
U4430 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4430 :A2 RX_N[21] [('RX_N[21]', 'Input Port')]
U4430 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4430 :B2 FIFO_N/FIFO_MEM_3[21] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U4430 :Q FIFO_N/FIFO_MEM_3_enabled[21] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[21]/D', 'Input Pin(DFCX1)')]
U4431 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4431 :A2 RX_N[22] [('RX_N[22]', 'Input Port')]
U4431 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4431 :B2 FIFO_N/FIFO_MEM_3[22] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U4431 :Q FIFO_N/FIFO_MEM_3_enabled[22] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[22]/D', 'Input Pin(DFCX1)')]
U4432 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4432 :A2 RX_N[23] [('RX_N[23]', 'Input Port')]
U4432 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4432 :B2 FIFO_N/FIFO_MEM_3[23] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U4432 :Q FIFO_N/FIFO_MEM_3_enabled[23] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[23]/D', 'Input Pin(DFCX1)')]
U4433 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4433 :A2 RX_N[24] [('RX_N[24]', 'Input Port')]
U4433 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4433 :B2 FIFO_N/FIFO_MEM_3[24] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U4433 :Q FIFO_N/FIFO_MEM_3_enabled[24] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[24]/D', 'Input Pin(DFCX1)')]
U4434 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4434 :A2 RX_N[25] [('RX_N[25]', 'Input Port')]
U4434 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4434 :B2 FIFO_N/FIFO_MEM_3[25] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U4434 :Q FIFO_N/FIFO_MEM_3_enabled[25] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[25]/D', 'Input Pin(DFCX1)')]
U4435 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4435 :A2 RX_N[26] [('RX_N[26]', 'Input Port')]
U4435 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4435 :B2 FIFO_N/FIFO_MEM_3[26] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U4435 :Q FIFO_N/FIFO_MEM_3_enabled[26] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[26]/D', 'Input Pin(DFCX1)')]
U4436 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4436 :A2 RX_N[27] [('RX_N[27]', 'Input Port')]
U4436 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4436 :B2 FIFO_N/FIFO_MEM_3[27] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U4436 :Q FIFO_N/FIFO_MEM_3_enabled[27] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[27]/D', 'Input Pin(DFCX1)')]
U4437 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4437 :A2 RX_N[28] [('RX_N[28]', 'Input Port')]
U4437 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4437 :B2 FIFO_N/FIFO_MEM_3[28] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U4437 :Q FIFO_N/FIFO_MEM_3_enabled[28] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[28]/D', 'Input Pin(DFCX1)')]
U4438 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4438 :A2 RX_N[29] [('RX_N[29]', 'Input Port')]
U4438 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4438 :B2 FIFO_N/FIFO_MEM_3[29] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U4438 :Q FIFO_N/FIFO_MEM_3_enabled[29] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[29]/D', 'Input Pin(DFCX1)')]
U4439 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4439 :A2 RX_N[30] [('RX_N[30]', 'Input Port')]
U4439 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4439 :B2 FIFO_N/FIFO_MEM_3[30] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U4439 :Q FIFO_N/FIFO_MEM_3_enabled[30] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[30]/D', 'Input Pin(DFCX1)')]
U4440 :A1 n2918 [('U4408/Q', 'Output Pin(NOR3X2)')]
U4440 :A2 RX_N[31] [('RX_N[31]', 'Input Port')]
U4440 :B1 n1570 [('U2529/Q', 'Output Pin(INVX2)')]
U4440 :B2 FIFO_N/FIFO_MEM_3[31] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U4440 :Q FIFO_N/FIFO_MEM_3_enabled[31] [('FIFO_N/FIFO_seq/FIFO_MEM_3_reg[31]/D', 'Input Pin(DFCX1)')]
U4441 :A FIFO_N/write_pointer[2] [('FIFO_N/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4441 :B n2978 [('U4372/Q', 'Output Pin(NAND2XL)')]
U4441 :Q n2977 [('U4442/A', 'Input Pin(NAND2XL)'), ('U4892/B1', 'Input Pin(AOI21X1)')]
U4442 :A n2977 [('U4441/Q', 'Output Pin(NOR2XL)')]
U4442 :B n3066 [('FIFO_N/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4442 :Q n2919 [('U4443/C', 'Input Pin(NOR3X2)'), ('U4475/C', 'Input Pin(NOR3X2)')]
U4443 :A FIFO_N/write_pointer[1] [('FIFO_N/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4443 :B n3117 [('FIFO_N/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4443 :C n2919 [('U4442/Q', 'Output Pin(NAND2XL)')]
U4443 :Q n2921 [('U2520/A', 'Input Pin(INVX2)'), ('U4444/A1', 'Input Pin(AO22X1)'), ('U4445/A1', 'Input Pin(AO22X1)'), ('U4446/A1', 'Input Pin(AO22X1)'), ('U4447/A1', 'Input Pin(AO22X1)'), ('U4448/A1', 'Input Pin(AO22X1)'), ('U4449/A1', 'Input Pin(AO22X1)'), ('U4450/A1', 'Input Pin(AO22X1)'), ('U4451/A1', 'Input Pin(AO22X1)'), ('U4452/A1', 'Input Pin(AO22X1)'), ('U4453/A1', 'Input Pin(AO22X1)'), ('U4454/A1', 'Input Pin(AO22X1)'), ('U4455/A1', 'Input Pin(AO22X1)'), ('U4456/A1', 'Input Pin(AO22X1)'), ('U4457/A1', 'Input Pin(AO22X1)'), ('U4458/A1', 'Input Pin(AO22X1)'), ('U4459/A1', 'Input Pin(AO22X1)'), ('U4460/A1', 'Input Pin(AO22X1)'), ('U4461/A1', 'Input Pin(AO22X1)'), ('U4462/A1', 'Input Pin(AO22X1)'), ('U4463/A1', 'Input Pin(AO22X1)'), ('U4464/A1', 'Input Pin(AO22X1)'), ('U4465/A1', 'Input Pin(AO22X1)'), ('U4466/A1', 'Input Pin(AO22X1)'), ('U4467/A1', 'Input Pin(AO22X1)'), ('U4468/A1', 'Input Pin(AO22X1)'), ('U4469/A1', 'Input Pin(AO22X1)'), ('U4470/A1', 'Input Pin(AO22X1)'), ('U4471/A1', 'Input Pin(AO22X1)'), ('U4472/A1', 'Input Pin(AO22X1)'), ('U4473/A1', 'Input Pin(AO22X1)'), ('U4474/A1', 'Input Pin(AO22X1)'), ('U4508/A1', 'Input Pin(AO22X1)')]
U4444 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4444 :A2 RX_N[1] [('RX_N[1]', 'Input Port')]
U4444 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4444 :B2 FIFO_N/FIFO_MEM_4[1] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U4444 :Q FIFO_N/FIFO_MEM_4_enabled[1] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[1]/D', 'Input Pin(DFCX1)')]
U4445 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4445 :A2 RX_N[2] [('RX_N[2]', 'Input Port')]
U4445 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4445 :B2 FIFO_N/FIFO_MEM_4[2] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U4445 :Q FIFO_N/FIFO_MEM_4_enabled[2] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[2]/D', 'Input Pin(DFCX1)')]
U4446 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4446 :A2 RX_N[3] [('RX_N[3]', 'Input Port')]
U4446 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4446 :B2 FIFO_N/FIFO_MEM_4[3] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U4446 :Q FIFO_N/FIFO_MEM_4_enabled[3] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[3]/D', 'Input Pin(DFCX1)')]
U4447 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4447 :A2 RX_N[4] [('RX_N[4]', 'Input Port')]
U4447 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4447 :B2 FIFO_N/FIFO_MEM_4[4] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U4447 :Q FIFO_N/FIFO_MEM_4_enabled[4] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[4]/D', 'Input Pin(DFCX1)')]
U4448 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4448 :A2 RX_N[5] [('RX_N[5]', 'Input Port')]
U4448 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4448 :B2 FIFO_N/FIFO_MEM_4[5] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U4448 :Q FIFO_N/FIFO_MEM_4_enabled[5] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[5]/D', 'Input Pin(DFCX1)')]
U4449 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4449 :A2 RX_N[6] [('RX_N[6]', 'Input Port')]
U4449 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4449 :B2 FIFO_N/FIFO_MEM_4[6] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U4449 :Q FIFO_N/FIFO_MEM_4_enabled[6] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[6]/D', 'Input Pin(DFCX1)')]
U4450 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4450 :A2 RX_N[7] [('RX_N[7]', 'Input Port')]
U4450 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4450 :B2 FIFO_N/FIFO_MEM_4[7] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U4450 :Q FIFO_N/FIFO_MEM_4_enabled[7] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[7]/D', 'Input Pin(DFCX1)')]
U4451 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4451 :A2 RX_N[8] [('RX_N[8]', 'Input Port')]
U4451 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4451 :B2 FIFO_N/FIFO_MEM_4[8] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U4451 :Q FIFO_N/FIFO_MEM_4_enabled[8] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[8]/D', 'Input Pin(DFCX1)')]
U4452 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4452 :A2 RX_N[9] [('RX_N[9]', 'Input Port')]
U4452 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4452 :B2 FIFO_N/FIFO_MEM_4[9] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U4452 :Q FIFO_N/FIFO_MEM_4_enabled[9] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[9]/D', 'Input Pin(DFCX1)')]
U4453 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4453 :A2 RX_N[10] [('RX_N[10]', 'Input Port')]
U4453 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4453 :B2 FIFO_N/FIFO_MEM_4[10] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U4453 :Q FIFO_N/FIFO_MEM_4_enabled[10] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[10]/D', 'Input Pin(DFCX1)')]
U4454 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4454 :A2 RX_N[11] [('RX_N[11]', 'Input Port')]
U4454 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4454 :B2 FIFO_N/FIFO_MEM_4[11] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U4454 :Q FIFO_N/FIFO_MEM_4_enabled[11] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[11]/D', 'Input Pin(DFCX1)')]
U4455 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4455 :A2 RX_N[12] [('RX_N[12]', 'Input Port')]
U4455 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4455 :B2 FIFO_N/FIFO_MEM_4[12] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U4455 :Q FIFO_N/FIFO_MEM_4_enabled[12] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[12]/D', 'Input Pin(DFCX1)')]
U4456 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4456 :A2 RX_N[13] [('RX_N[13]', 'Input Port')]
U4456 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4456 :B2 FIFO_N/FIFO_MEM_4[13] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U4456 :Q FIFO_N/FIFO_MEM_4_enabled[13] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[13]/D', 'Input Pin(DFCX1)')]
U4457 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4457 :A2 RX_N[14] [('RX_N[14]', 'Input Port')]
U4457 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4457 :B2 FIFO_N/FIFO_MEM_4[14] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U4457 :Q FIFO_N/FIFO_MEM_4_enabled[14] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[14]/D', 'Input Pin(DFCX1)')]
U4458 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4458 :A2 RX_N[15] [('RX_N[15]', 'Input Port')]
U4458 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4458 :B2 FIFO_N/FIFO_MEM_4[15] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U4458 :Q FIFO_N/FIFO_MEM_4_enabled[15] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[15]/D', 'Input Pin(DFCX1)')]
U4459 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4459 :A2 RX_N[16] [('RX_N[16]', 'Input Port')]
U4459 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4459 :B2 FIFO_N/FIFO_MEM_4[16] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U4459 :Q FIFO_N/FIFO_MEM_4_enabled[16] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[16]/D', 'Input Pin(DFCX1)')]
U4460 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4460 :A2 RX_N[17] [('RX_N[17]', 'Input Port')]
U4460 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4460 :B2 FIFO_N/FIFO_MEM_4[17] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U4460 :Q FIFO_N/FIFO_MEM_4_enabled[17] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[17]/D', 'Input Pin(DFCX1)')]
U4461 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4461 :A2 RX_N[18] [('RX_N[18]', 'Input Port')]
U4461 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4461 :B2 FIFO_N/FIFO_MEM_4[18] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U4461 :Q FIFO_N/FIFO_MEM_4_enabled[18] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[18]/D', 'Input Pin(DFCX1)')]
U4462 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4462 :A2 RX_N[19] [('RX_N[19]', 'Input Port')]
U4462 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4462 :B2 FIFO_N/FIFO_MEM_4[19] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U4462 :Q FIFO_N/FIFO_MEM_4_enabled[19] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[19]/D', 'Input Pin(DFCX1)')]
U4463 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4463 :A2 RX_N[20] [('RX_N[20]', 'Input Port')]
U4463 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4463 :B2 FIFO_N/FIFO_MEM_4[20] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U4463 :Q FIFO_N/FIFO_MEM_4_enabled[20] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[20]/D', 'Input Pin(DFCX1)')]
U4464 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4464 :A2 RX_N[21] [('RX_N[21]', 'Input Port')]
U4464 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4464 :B2 FIFO_N/FIFO_MEM_4[21] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U4464 :Q FIFO_N/FIFO_MEM_4_enabled[21] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[21]/D', 'Input Pin(DFCX1)')]
U4465 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4465 :A2 RX_N[22] [('RX_N[22]', 'Input Port')]
U4465 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4465 :B2 FIFO_N/FIFO_MEM_4[22] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U4465 :Q FIFO_N/FIFO_MEM_4_enabled[22] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[22]/D', 'Input Pin(DFCX1)')]
U4466 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4466 :A2 RX_N[23] [('RX_N[23]', 'Input Port')]
U4466 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4466 :B2 FIFO_N/FIFO_MEM_4[23] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U4466 :Q FIFO_N/FIFO_MEM_4_enabled[23] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[23]/D', 'Input Pin(DFCX1)')]
U4467 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4467 :A2 RX_N[24] [('RX_N[24]', 'Input Port')]
U4467 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4467 :B2 FIFO_N/FIFO_MEM_4[24] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U4467 :Q FIFO_N/FIFO_MEM_4_enabled[24] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[24]/D', 'Input Pin(DFCX1)')]
U4468 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4468 :A2 RX_N[25] [('RX_N[25]', 'Input Port')]
U4468 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4468 :B2 FIFO_N/FIFO_MEM_4[25] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U4468 :Q FIFO_N/FIFO_MEM_4_enabled[25] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[25]/D', 'Input Pin(DFCX1)')]
U4469 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4469 :A2 RX_N[26] [('RX_N[26]', 'Input Port')]
U4469 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4469 :B2 FIFO_N/FIFO_MEM_4[26] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U4469 :Q FIFO_N/FIFO_MEM_4_enabled[26] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[26]/D', 'Input Pin(DFCX1)')]
U4470 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4470 :A2 RX_N[27] [('RX_N[27]', 'Input Port')]
U4470 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4470 :B2 FIFO_N/FIFO_MEM_4[27] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U4470 :Q FIFO_N/FIFO_MEM_4_enabled[27] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[27]/D', 'Input Pin(DFCX1)')]
U4471 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4471 :A2 RX_N[28] [('RX_N[28]', 'Input Port')]
U4471 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4471 :B2 FIFO_N/FIFO_MEM_4[28] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U4471 :Q FIFO_N/FIFO_MEM_4_enabled[28] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[28]/D', 'Input Pin(DFCX1)')]
U4472 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4472 :A2 RX_N[29] [('RX_N[29]', 'Input Port')]
U4472 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4472 :B2 FIFO_N/FIFO_MEM_4[29] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U4472 :Q FIFO_N/FIFO_MEM_4_enabled[29] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[29]/D', 'Input Pin(DFCX1)')]
U4473 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4473 :A2 RX_N[30] [('RX_N[30]', 'Input Port')]
U4473 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4473 :B2 FIFO_N/FIFO_MEM_4[30] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U4473 :Q FIFO_N/FIFO_MEM_4_enabled[30] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[30]/D', 'Input Pin(DFCX1)')]
U4474 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4474 :A2 RX_N[31] [('RX_N[31]', 'Input Port')]
U4474 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4474 :B2 FIFO_N/FIFO_MEM_4[31] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U4474 :Q FIFO_N/FIFO_MEM_4_enabled[31] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[31]/D', 'Input Pin(DFCX1)')]
U4475 :A FIFO_N/write_pointer[3] [('FIFO_N/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4475 :B n3076 [('FIFO_N/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4475 :C n2919 [('U4442/Q', 'Output Pin(NAND2XL)')]
U4475 :Q n2920 [('U2533/A', 'Input Pin(INVX2)'), ('U4476/A1', 'Input Pin(AO22X1)'), ('U4477/A1', 'Input Pin(AO22X1)'), ('U4478/A1', 'Input Pin(AO22X1)'), ('U4479/A1', 'Input Pin(AO22X1)'), ('U4480/A1', 'Input Pin(AO22X1)'), ('U4481/A1', 'Input Pin(AO22X1)'), ('U4482/A1', 'Input Pin(AO22X1)'), ('U4483/A1', 'Input Pin(AO22X1)'), ('U4484/A1', 'Input Pin(AO22X1)'), ('U4485/A1', 'Input Pin(AO22X1)'), ('U4486/A1', 'Input Pin(AO22X1)'), ('U4487/A1', 'Input Pin(AO22X1)'), ('U4488/A1', 'Input Pin(AO22X1)'), ('U4489/A1', 'Input Pin(AO22X1)'), ('U4490/A1', 'Input Pin(AO22X1)'), ('U4491/A1', 'Input Pin(AO22X1)'), ('U4492/A1', 'Input Pin(AO22X1)'), ('U4493/A1', 'Input Pin(AO22X1)'), ('U4494/A1', 'Input Pin(AO22X1)'), ('U4495/A1', 'Input Pin(AO22X1)'), ('U4496/A1', 'Input Pin(AO22X1)'), ('U4497/A1', 'Input Pin(AO22X1)'), ('U4498/A1', 'Input Pin(AO22X1)'), ('U4499/A1', 'Input Pin(AO22X1)'), ('U4500/A1', 'Input Pin(AO22X1)'), ('U4501/A1', 'Input Pin(AO22X1)'), ('U4502/A1', 'Input Pin(AO22X1)'), ('U4503/A1', 'Input Pin(AO22X1)'), ('U4504/A1', 'Input Pin(AO22X1)'), ('U4505/A1', 'Input Pin(AO22X1)'), ('U4506/A1', 'Input Pin(AO22X1)'), ('U4507/A1', 'Input Pin(AO22X1)')]
U4476 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4476 :A2 RX_N[0] [('RX_N[0]', 'Input Port')]
U4476 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4476 :B2 FIFO_N/FIFO_MEM_2[0] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U4476 :Q FIFO_N/FIFO_MEM_2_enabled[0] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[0]/D', 'Input Pin(DFCX1)')]
U4477 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4477 :A2 RX_N[1] [('RX_N[1]', 'Input Port')]
U4477 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4477 :B2 FIFO_N/FIFO_MEM_2[1] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U4477 :Q FIFO_N/FIFO_MEM_2_enabled[1] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[1]/D', 'Input Pin(DFCX1)')]
U4478 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4478 :A2 RX_N[2] [('RX_N[2]', 'Input Port')]
U4478 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4478 :B2 FIFO_N/FIFO_MEM_2[2] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U4478 :Q FIFO_N/FIFO_MEM_2_enabled[2] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[2]/D', 'Input Pin(DFCX1)')]
U4479 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4479 :A2 RX_N[3] [('RX_N[3]', 'Input Port')]
U4479 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4479 :B2 FIFO_N/FIFO_MEM_2[3] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U4479 :Q FIFO_N/FIFO_MEM_2_enabled[3] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[3]/D', 'Input Pin(DFCX1)')]
U4480 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4480 :A2 RX_N[4] [('RX_N[4]', 'Input Port')]
U4480 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4480 :B2 FIFO_N/FIFO_MEM_2[4] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U4480 :Q FIFO_N/FIFO_MEM_2_enabled[4] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[4]/D', 'Input Pin(DFCX1)')]
U4481 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4481 :A2 RX_N[5] [('RX_N[5]', 'Input Port')]
U4481 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4481 :B2 FIFO_N/FIFO_MEM_2[5] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U4481 :Q FIFO_N/FIFO_MEM_2_enabled[5] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[5]/D', 'Input Pin(DFCX1)')]
U4482 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4482 :A2 RX_N[6] [('RX_N[6]', 'Input Port')]
U4482 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4482 :B2 FIFO_N/FIFO_MEM_2[6] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U4482 :Q FIFO_N/FIFO_MEM_2_enabled[6] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[6]/D', 'Input Pin(DFCX1)')]
U4483 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4483 :A2 RX_N[7] [('RX_N[7]', 'Input Port')]
U4483 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4483 :B2 FIFO_N/FIFO_MEM_2[7] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U4483 :Q FIFO_N/FIFO_MEM_2_enabled[7] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[7]/D', 'Input Pin(DFCX1)')]
U4484 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4484 :A2 RX_N[8] [('RX_N[8]', 'Input Port')]
U4484 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4484 :B2 FIFO_N/FIFO_MEM_2[8] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U4484 :Q FIFO_N/FIFO_MEM_2_enabled[8] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[8]/D', 'Input Pin(DFCX1)')]
U4485 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4485 :A2 RX_N[9] [('RX_N[9]', 'Input Port')]
U4485 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4485 :B2 FIFO_N/FIFO_MEM_2[9] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U4485 :Q FIFO_N/FIFO_MEM_2_enabled[9] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[9]/D', 'Input Pin(DFCX1)')]
U4486 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4486 :A2 RX_N[10] [('RX_N[10]', 'Input Port')]
U4486 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4486 :B2 FIFO_N/FIFO_MEM_2[10] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U4486 :Q FIFO_N/FIFO_MEM_2_enabled[10] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[10]/D', 'Input Pin(DFCX1)')]
U4487 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4487 :A2 RX_N[11] [('RX_N[11]', 'Input Port')]
U4487 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4487 :B2 FIFO_N/FIFO_MEM_2[11] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U4487 :Q FIFO_N/FIFO_MEM_2_enabled[11] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[11]/D', 'Input Pin(DFCX1)')]
U4488 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4488 :A2 RX_N[12] [('RX_N[12]', 'Input Port')]
U4488 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4488 :B2 FIFO_N/FIFO_MEM_2[12] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U4488 :Q FIFO_N/FIFO_MEM_2_enabled[12] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[12]/D', 'Input Pin(DFCX1)')]
U4489 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4489 :A2 RX_N[13] [('RX_N[13]', 'Input Port')]
U4489 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4489 :B2 FIFO_N/FIFO_MEM_2[13] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U4489 :Q FIFO_N/FIFO_MEM_2_enabled[13] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[13]/D', 'Input Pin(DFCX1)')]
U4490 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4490 :A2 RX_N[14] [('RX_N[14]', 'Input Port')]
U4490 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4490 :B2 FIFO_N/FIFO_MEM_2[14] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U4490 :Q FIFO_N/FIFO_MEM_2_enabled[14] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[14]/D', 'Input Pin(DFCX1)')]
U4491 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4491 :A2 RX_N[15] [('RX_N[15]', 'Input Port')]
U4491 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4491 :B2 FIFO_N/FIFO_MEM_2[15] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U4491 :Q FIFO_N/FIFO_MEM_2_enabled[15] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[15]/D', 'Input Pin(DFCX1)')]
U4492 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4492 :A2 RX_N[16] [('RX_N[16]', 'Input Port')]
U4492 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4492 :B2 FIFO_N/FIFO_MEM_2[16] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U4492 :Q FIFO_N/FIFO_MEM_2_enabled[16] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[16]/D', 'Input Pin(DFCX1)')]
U4493 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4493 :A2 RX_N[17] [('RX_N[17]', 'Input Port')]
U4493 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4493 :B2 FIFO_N/FIFO_MEM_2[17] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U4493 :Q FIFO_N/FIFO_MEM_2_enabled[17] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[17]/D', 'Input Pin(DFCX1)')]
U4494 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4494 :A2 RX_N[18] [('RX_N[18]', 'Input Port')]
U4494 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4494 :B2 FIFO_N/FIFO_MEM_2[18] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U4494 :Q FIFO_N/FIFO_MEM_2_enabled[18] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[18]/D', 'Input Pin(DFCX1)')]
U4495 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4495 :A2 RX_N[19] [('RX_N[19]', 'Input Port')]
U4495 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4495 :B2 FIFO_N/FIFO_MEM_2[19] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U4495 :Q FIFO_N/FIFO_MEM_2_enabled[19] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[19]/D', 'Input Pin(DFCX1)')]
U4496 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4496 :A2 RX_N[20] [('RX_N[20]', 'Input Port')]
U4496 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4496 :B2 FIFO_N/FIFO_MEM_2[20] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U4496 :Q FIFO_N/FIFO_MEM_2_enabled[20] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[20]/D', 'Input Pin(DFCX1)')]
U4497 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4497 :A2 RX_N[21] [('RX_N[21]', 'Input Port')]
U4497 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4497 :B2 FIFO_N/FIFO_MEM_2[21] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U4497 :Q FIFO_N/FIFO_MEM_2_enabled[21] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[21]/D', 'Input Pin(DFCX1)')]
U4498 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4498 :A2 RX_N[22] [('RX_N[22]', 'Input Port')]
U4498 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4498 :B2 FIFO_N/FIFO_MEM_2[22] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U4498 :Q FIFO_N/FIFO_MEM_2_enabled[22] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[22]/D', 'Input Pin(DFCX1)')]
U4499 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4499 :A2 RX_N[23] [('RX_N[23]', 'Input Port')]
U4499 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4499 :B2 FIFO_N/FIFO_MEM_2[23] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U4499 :Q FIFO_N/FIFO_MEM_2_enabled[23] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[23]/D', 'Input Pin(DFCX1)')]
U4500 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4500 :A2 RX_N[24] [('RX_N[24]', 'Input Port')]
U4500 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4500 :B2 FIFO_N/FIFO_MEM_2[24] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U4500 :Q FIFO_N/FIFO_MEM_2_enabled[24] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[24]/D', 'Input Pin(DFCX1)')]
U4501 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4501 :A2 RX_N[25] [('RX_N[25]', 'Input Port')]
U4501 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4501 :B2 FIFO_N/FIFO_MEM_2[25] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U4501 :Q FIFO_N/FIFO_MEM_2_enabled[25] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[25]/D', 'Input Pin(DFCX1)')]
U4502 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4502 :A2 RX_N[26] [('RX_N[26]', 'Input Port')]
U4502 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4502 :B2 FIFO_N/FIFO_MEM_2[26] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U4502 :Q FIFO_N/FIFO_MEM_2_enabled[26] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[26]/D', 'Input Pin(DFCX1)')]
U4503 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4503 :A2 RX_N[27] [('RX_N[27]', 'Input Port')]
U4503 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4503 :B2 FIFO_N/FIFO_MEM_2[27] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U4503 :Q FIFO_N/FIFO_MEM_2_enabled[27] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[27]/D', 'Input Pin(DFCX1)')]
U4504 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4504 :A2 RX_N[28] [('RX_N[28]', 'Input Port')]
U4504 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4504 :B2 FIFO_N/FIFO_MEM_2[28] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U4504 :Q FIFO_N/FIFO_MEM_2_enabled[28] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[28]/D', 'Input Pin(DFCX1)')]
U4505 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4505 :A2 RX_N[29] [('RX_N[29]', 'Input Port')]
U4505 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4505 :B2 FIFO_N/FIFO_MEM_2[29] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U4505 :Q FIFO_N/FIFO_MEM_2_enabled[29] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[29]/D', 'Input Pin(DFCX1)')]
U4506 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4506 :A2 RX_N[30] [('RX_N[30]', 'Input Port')]
U4506 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4506 :B2 FIFO_N/FIFO_MEM_2[30] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U4506 :Q FIFO_N/FIFO_MEM_2_enabled[30] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[30]/D', 'Input Pin(DFCX1)')]
U4507 :A1 n2920 [('U4475/Q', 'Output Pin(NOR3X2)')]
U4507 :A2 RX_N[31] [('RX_N[31]', 'Input Port')]
U4507 :B1 n1574 [('U2533/Q', 'Output Pin(INVX2)')]
U4507 :B2 FIFO_N/FIFO_MEM_2[31] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U4507 :Q FIFO_N/FIFO_MEM_2_enabled[31] [('FIFO_N/FIFO_seq/FIFO_MEM_2_reg[31]/D', 'Input Pin(DFCX1)')]
U4508 :A1 n2921 [('U4443/Q', 'Output Pin(NOR3X2)')]
U4508 :A2 RX_N[0] [('RX_N[0]', 'Input Port')]
U4508 :B1 n1561 [('U2520/Q', 'Output Pin(INVX2)')]
U4508 :B2 FIFO_N/FIFO_MEM_4[0] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U4508 :Q FIFO_N/FIFO_MEM_4_enabled[0] [('FIFO_N/FIFO_seq/FIFO_MEM_4_reg[0]/D', 'Input Pin(DFCX1)')]
U4509 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4509 :A2 RX_E[0] [('RX_E[0]', 'Input Port')]
U4509 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4509 :B2 FIFO_E/FIFO_MEM_1[0] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U4509 :Q FIFO_E/FIFO_MEM_1_enabled[0] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[0]/D', 'Input Pin(DFCX1)')]
U4510 :A n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4510 :Q n2922 [('U4511/B1', 'Input Pin(AO22X1)'), ('U4512/B1', 'Input Pin(AO22X1)'), ('U4513/B1', 'Input Pin(AO22X1)'), ('U4514/B1', 'Input Pin(AO22X1)'), ('U4515/B1', 'Input Pin(AO22X1)'), ('U4516/B1', 'Input Pin(AO22X1)'), ('U4517/B1', 'Input Pin(AO22X1)'), ('U4518/B1', 'Input Pin(AO22X1)'), ('U4519/B1', 'Input Pin(AO22X1)'), ('U4520/B1', 'Input Pin(AO22X1)'), ('U4521/B1', 'Input Pin(AO22X1)'), ('U4522/B1', 'Input Pin(AO22X1)'), ('U4523/B1', 'Input Pin(AO22X1)'), ('U4524/B1', 'Input Pin(AO22X1)'), ('U4537/B1', 'Input Pin(AO22X1)')]
U4511 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4511 :A2 RX_E[1] [('RX_E[1]', 'Input Port')]
U4511 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4511 :B2 FIFO_E/FIFO_MEM_1[1] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U4511 :Q FIFO_E/FIFO_MEM_1_enabled[1] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[1]/D', 'Input Pin(DFCX1)')]
U4512 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4512 :A2 RX_E[2] [('RX_E[2]', 'Input Port')]
U4512 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4512 :B2 FIFO_E/FIFO_MEM_1[2] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U4512 :Q FIFO_E/FIFO_MEM_1_enabled[2] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[2]/D', 'Input Pin(DFCX1)')]
U4513 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4513 :A2 RX_E[3] [('RX_E[3]', 'Input Port')]
U4513 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4513 :B2 FIFO_E/FIFO_MEM_1[3] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U4513 :Q FIFO_E/FIFO_MEM_1_enabled[3] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[3]/D', 'Input Pin(DFCX1)')]
U4514 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4514 :A2 RX_E[4] [('RX_E[4]', 'Input Port')]
U4514 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4514 :B2 FIFO_E/FIFO_MEM_1[4] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U4514 :Q FIFO_E/FIFO_MEM_1_enabled[4] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[4]/D', 'Input Pin(DFCX1)')]
U4515 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4515 :A2 RX_E[5] [('RX_E[5]', 'Input Port')]
U4515 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4515 :B2 FIFO_E/FIFO_MEM_1[5] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U4515 :Q FIFO_E/FIFO_MEM_1_enabled[5] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[5]/D', 'Input Pin(DFCX1)')]
U4516 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4516 :A2 RX_E[6] [('RX_E[6]', 'Input Port')]
U4516 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4516 :B2 FIFO_E/FIFO_MEM_1[6] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U4516 :Q FIFO_E/FIFO_MEM_1_enabled[6] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[6]/D', 'Input Pin(DFCX1)')]
U4517 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4517 :A2 RX_E[7] [('RX_E[7]', 'Input Port')]
U4517 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4517 :B2 FIFO_E/FIFO_MEM_1[7] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U4517 :Q FIFO_E/FIFO_MEM_1_enabled[7] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[7]/D', 'Input Pin(DFCX1)')]
U4518 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4518 :A2 RX_E[8] [('RX_E[8]', 'Input Port')]
U4518 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4518 :B2 FIFO_E/FIFO_MEM_1[8] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U4518 :Q FIFO_E/FIFO_MEM_1_enabled[8] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[8]/D', 'Input Pin(DFCX1)')]
U4519 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4519 :A2 RX_E[9] [('RX_E[9]', 'Input Port')]
U4519 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4519 :B2 FIFO_E/FIFO_MEM_1[9] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U4519 :Q FIFO_E/FIFO_MEM_1_enabled[9] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[9]/D', 'Input Pin(DFCX1)')]
U4520 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4520 :A2 RX_E[10] [('RX_E[10]', 'Input Port')]
U4520 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4520 :B2 FIFO_E/FIFO_MEM_1[10] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U4520 :Q FIFO_E/FIFO_MEM_1_enabled[10] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[10]/D', 'Input Pin(DFCX1)')]
U4521 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4521 :A2 RX_E[11] [('RX_E[11]', 'Input Port')]
U4521 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4521 :B2 FIFO_E/FIFO_MEM_1[11] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U4521 :Q FIFO_E/FIFO_MEM_1_enabled[11] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[11]/D', 'Input Pin(DFCX1)')]
U4522 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4522 :A2 RX_E[12] [('RX_E[12]', 'Input Port')]
U4522 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4522 :B2 FIFO_E/FIFO_MEM_1[12] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U4522 :Q FIFO_E/FIFO_MEM_1_enabled[12] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[12]/D', 'Input Pin(DFCX1)')]
U4523 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4523 :A2 RX_E[13] [('RX_E[13]', 'Input Port')]
U4523 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4523 :B2 FIFO_E/FIFO_MEM_1[13] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U4523 :Q FIFO_E/FIFO_MEM_1_enabled[13] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[13]/D', 'Input Pin(DFCX1)')]
U4524 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4524 :A2 RX_E[17] [('RX_E[17]', 'Input Port')]
U4524 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4524 :B2 FIFO_E/FIFO_MEM_1[17] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U4524 :Q FIFO_E/FIFO_MEM_1_enabled[17] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[17]/D', 'Input Pin(DFCX1)')]
U4525 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4525 :A2 RX_E[18] [('RX_E[18]', 'Input Port')]
U4525 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4525 :B2 FIFO_E/FIFO_MEM_1[18] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U4525 :Q FIFO_E/FIFO_MEM_1_enabled[18] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[18]/D', 'Input Pin(DFCX1)')]
U4526 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4526 :A2 RX_E[19] [('RX_E[19]', 'Input Port')]
U4526 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4526 :B2 FIFO_E/FIFO_MEM_1[19] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U4526 :Q FIFO_E/FIFO_MEM_1_enabled[19] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[19]/D', 'Input Pin(DFCX1)')]
U4527 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4527 :A2 RX_E[20] [('RX_E[20]', 'Input Port')]
U4527 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4527 :B2 FIFO_E/FIFO_MEM_1[20] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U4527 :Q FIFO_E/FIFO_MEM_1_enabled[20] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[20]/D', 'Input Pin(DFCX1)')]
U4528 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4528 :A2 RX_E[21] [('RX_E[21]', 'Input Port')]
U4528 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4528 :B2 FIFO_E/FIFO_MEM_1[21] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U4528 :Q FIFO_E/FIFO_MEM_1_enabled[21] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[21]/D', 'Input Pin(DFCX1)')]
U4529 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4529 :A2 RX_E[22] [('RX_E[22]', 'Input Port')]
U4529 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4529 :B2 FIFO_E/FIFO_MEM_1[22] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U4529 :Q FIFO_E/FIFO_MEM_1_enabled[22] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[22]/D', 'Input Pin(DFCX1)')]
U4530 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4530 :A2 RX_E[23] [('RX_E[23]', 'Input Port')]
U4530 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4530 :B2 FIFO_E/FIFO_MEM_1[23] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U4530 :Q FIFO_E/FIFO_MEM_1_enabled[23] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[23]/D', 'Input Pin(DFCX1)')]
U4531 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4531 :A2 RX_E[24] [('RX_E[24]', 'Input Port')]
U4531 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4531 :B2 FIFO_E/FIFO_MEM_1[24] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U4531 :Q FIFO_E/FIFO_MEM_1_enabled[24] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[24]/D', 'Input Pin(DFCX1)')]
U4532 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4532 :A2 RX_E[25] [('RX_E[25]', 'Input Port')]
U4532 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4532 :B2 FIFO_E/FIFO_MEM_1[25] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U4532 :Q FIFO_E/FIFO_MEM_1_enabled[25] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[25]/D', 'Input Pin(DFCX1)')]
U4533 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4533 :A2 RX_E[26] [('RX_E[26]', 'Input Port')]
U4533 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4533 :B2 FIFO_E/FIFO_MEM_1[26] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U4533 :Q FIFO_E/FIFO_MEM_1_enabled[26] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[26]/D', 'Input Pin(DFCX1)')]
U4534 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4534 :A2 RX_E[27] [('RX_E[27]', 'Input Port')]
U4534 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4534 :B2 FIFO_E/FIFO_MEM_1[27] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U4534 :Q FIFO_E/FIFO_MEM_1_enabled[27] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[27]/D', 'Input Pin(DFCX1)')]
U4535 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4535 :A2 RX_E[28] [('RX_E[28]', 'Input Port')]
U4535 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4535 :B2 FIFO_E/FIFO_MEM_1[28] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U4535 :Q FIFO_E/FIFO_MEM_1_enabled[28] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[28]/D', 'Input Pin(DFCX1)')]
U4536 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4536 :A2 RX_E[30] [('RX_E[30]', 'Input Port')]
U4536 :B1 n1569 [('U2528/Q', 'Output Pin(INVX2)')]
U4536 :B2 FIFO_E/FIFO_MEM_1[30] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U4536 :Q FIFO_E/FIFO_MEM_1_enabled[30] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[30]/D', 'Input Pin(DFCX1)')]
U4537 :A1 n2923 [('U2984/Q', 'Output Pin(NOR3X2)')]
U4537 :A2 RX_E[31] [('RX_E[31]', 'Input Port')]
U4537 :B1 n2922 [('U4510/Q', 'Output Pin(INVX1)')]
U4537 :B2 FIFO_E/FIFO_MEM_1[31] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U4537 :Q FIFO_E/FIFO_MEM_1_enabled[31] [('FIFO_E/FIFO_seq/FIFO_MEM_1_reg[31]/D', 'Input Pin(DFCX1)')]
U4538 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4538 :A2 RX_E[0] [('RX_E[0]', 'Input Port')]
U4538 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4538 :B2 FIFO_E/FIFO_MEM_3[0] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U4538 :Q FIFO_E/FIFO_MEM_3_enabled[0] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[0]/D', 'Input Pin(DFCX1)')]
U4539 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4539 :A2 RX_E[1] [('RX_E[1]', 'Input Port')]
U4539 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4539 :B2 FIFO_E/FIFO_MEM_3[1] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U4539 :Q FIFO_E/FIFO_MEM_3_enabled[1] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[1]/D', 'Input Pin(DFCX1)')]
U4540 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4540 :A2 RX_E[2] [('RX_E[2]', 'Input Port')]
U4540 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4540 :B2 FIFO_E/FIFO_MEM_3[2] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U4540 :Q FIFO_E/FIFO_MEM_3_enabled[2] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[2]/D', 'Input Pin(DFCX1)')]
U4541 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4541 :A2 RX_E[3] [('RX_E[3]', 'Input Port')]
U4541 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4541 :B2 FIFO_E/FIFO_MEM_3[3] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U4541 :Q FIFO_E/FIFO_MEM_3_enabled[3] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[3]/D', 'Input Pin(DFCX1)')]
U4542 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4542 :A2 RX_E[4] [('RX_E[4]', 'Input Port')]
U4542 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4542 :B2 FIFO_E/FIFO_MEM_3[4] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U4542 :Q FIFO_E/FIFO_MEM_3_enabled[4] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[4]/D', 'Input Pin(DFCX1)')]
U4543 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4543 :A2 RX_E[5] [('RX_E[5]', 'Input Port')]
U4543 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4543 :B2 FIFO_E/FIFO_MEM_3[5] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U4543 :Q FIFO_E/FIFO_MEM_3_enabled[5] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[5]/D', 'Input Pin(DFCX1)')]
U4544 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4544 :A2 RX_E[6] [('RX_E[6]', 'Input Port')]
U4544 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4544 :B2 FIFO_E/FIFO_MEM_3[6] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U4544 :Q FIFO_E/FIFO_MEM_3_enabled[6] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[6]/D', 'Input Pin(DFCX1)')]
U4545 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4545 :A2 RX_E[7] [('RX_E[7]', 'Input Port')]
U4545 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4545 :B2 FIFO_E/FIFO_MEM_3[7] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U4545 :Q FIFO_E/FIFO_MEM_3_enabled[7] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[7]/D', 'Input Pin(DFCX1)')]
U4546 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4546 :A2 RX_E[8] [('RX_E[8]', 'Input Port')]
U4546 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4546 :B2 FIFO_E/FIFO_MEM_3[8] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U4546 :Q FIFO_E/FIFO_MEM_3_enabled[8] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[8]/D', 'Input Pin(DFCX1)')]
U4547 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4547 :A2 RX_E[9] [('RX_E[9]', 'Input Port')]
U4547 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4547 :B2 FIFO_E/FIFO_MEM_3[9] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U4547 :Q FIFO_E/FIFO_MEM_3_enabled[9] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[9]/D', 'Input Pin(DFCX1)')]
U4548 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4548 :A2 RX_E[10] [('RX_E[10]', 'Input Port')]
U4548 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4548 :B2 FIFO_E/FIFO_MEM_3[10] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U4548 :Q FIFO_E/FIFO_MEM_3_enabled[10] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[10]/D', 'Input Pin(DFCX1)')]
U4549 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4549 :A2 RX_E[11] [('RX_E[11]', 'Input Port')]
U4549 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4549 :B2 FIFO_E/FIFO_MEM_3[11] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U4549 :Q FIFO_E/FIFO_MEM_3_enabled[11] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[11]/D', 'Input Pin(DFCX1)')]
U4550 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4550 :A2 RX_E[12] [('RX_E[12]', 'Input Port')]
U4550 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4550 :B2 FIFO_E/FIFO_MEM_3[12] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U4550 :Q FIFO_E/FIFO_MEM_3_enabled[12] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[12]/D', 'Input Pin(DFCX1)')]
U4551 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4551 :A2 RX_E[13] [('RX_E[13]', 'Input Port')]
U4551 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4551 :B2 FIFO_E/FIFO_MEM_3[13] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U4551 :Q FIFO_E/FIFO_MEM_3_enabled[13] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[13]/D', 'Input Pin(DFCX1)')]
U4552 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4552 :A2 RX_E[17] [('RX_E[17]', 'Input Port')]
U4552 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4552 :B2 FIFO_E/FIFO_MEM_3[17] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U4552 :Q FIFO_E/FIFO_MEM_3_enabled[17] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[17]/D', 'Input Pin(DFCX1)')]
U4553 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4553 :A2 RX_E[18] [('RX_E[18]', 'Input Port')]
U4553 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4553 :B2 FIFO_E/FIFO_MEM_3[18] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U4553 :Q FIFO_E/FIFO_MEM_3_enabled[18] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[18]/D', 'Input Pin(DFCX1)')]
U4554 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4554 :A2 RX_E[19] [('RX_E[19]', 'Input Port')]
U4554 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4554 :B2 FIFO_E/FIFO_MEM_3[19] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U4554 :Q FIFO_E/FIFO_MEM_3_enabled[19] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[19]/D', 'Input Pin(DFCX1)')]
U4555 :A1 n2980 [('U2973/Q', 'Output Pin(NOR3X2)')]
U4555 :A2 RX_E[20] [('RX_E[20]', 'Input Port')]
U4555 :B1 n1566 [('U2525/Q', 'Output Pin(INVX2)')]
U4555 :B2 FIFO_E/FIFO_MEM_3[20] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U4555 :Q FIFO_E/FIFO_MEM_3_enabled[20] [('FIFO_E/FIFO_seq/FIFO_MEM_3_reg[20]/D', 'Input Pin(DFCX1)')]
U4556 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4556 :A2 RX_W[17] [('RX_W[17]', 'Input Port')]
U4556 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4556 :B2 FIFO_W/FIFO_MEM_2[17] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U4556 :Q FIFO_W/FIFO_MEM_2_enabled[17] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[17]/D', 'Input Pin(DFCX1)')]
U4557 :A1 n3094 [('FIFO_L/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4557 :A2 FIFO_L/write_pointer[1] [('FIFO_L/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4557 :B1 n3060 [('FIFO_L/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4557 :B2 FIFO_L/write_pointer[3] [('FIFO_L/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4557 :Q n2924 [('U4558/C1', 'Input Pin(OAI221X1)')]
U4558 :A1 n3094 [('FIFO_L/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4558 :A2 FIFO_L/write_pointer[1] [('FIFO_L/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4558 :B1 n3060 [('FIFO_L/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4558 :B2 FIFO_L/write_pointer[3] [('FIFO_L/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4558 :C1 n2924 [('U4557/Q', 'Output Pin(AOI22X1)')]
U4558 :Q n2925 [('U4559/C1', 'Input Pin(AOI221X1)')]
U4559 :A1 FIFO_L/write_pointer[2] [('FIFO_L/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4559 :A2 n3059 [('FIFO_L/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4559 :B1 n3065 [('FIFO_L/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4559 :B2 FIFO_L/read_pointer[3] [('FIFO_L/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4559 :C1 n2925 [('U4558/Q', 'Output Pin(OAI221X1)')]
U4559 :Q n2926 [('U4560/C1', 'Input Pin(OAI221X1)')]
U4560 :A1 FIFO_L/write_pointer[0] [('FIFO_L/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4560 :A2 n3072 [('FIFO_L/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4560 :B1 n3102 [('FIFO_L/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4560 :B2 FIFO_L/read_pointer[1] [('FIFO_L/FIFO_seq/read_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4560 :C1 n2926 [('U4559/Q', 'Output Pin(AOI221X1)')]
U4560 :Q n2927 [('U4561/B', 'Input Pin(NAND2XL)')]
U4561 :A valid_in_L [('valid_in_L', 'Input Port')]
U4561 :B n2927 [('U4560/Q', 'Output Pin(OAI221X1)')]
U4561 :Q n2998 [('U4562/B', 'Input Pin(NOR2XL)'), ('U4595/B', 'Input Pin(NOR2XL)'), ('U4920/A2', 'Input Pin(AOI21X1)'), ('U4924/A2', 'Input Pin(AOI21X1)'), ('U4925/A', 'Input Pin(INVXL)'), ('U4926/B2', 'Input Pin(AOI22X1)'), ('U4927/B2', 'Input Pin(AOI22X1)')]
U4562 :A FIFO_L/write_pointer[1] [('FIFO_L/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4562 :B n2998 [('U4561/Q', 'Output Pin(NAND2XL)')]
U4562 :Q n2997 [('U4563/A', 'Input Pin(NAND2XL)'), ('U4924/B1', 'Input Pin(AOI21X1)')]
U4563 :A n2997 [('U4562/Q', 'Output Pin(NOR2XL)')]
U4563 :B n3079 [('FIFO_L/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4563 :Q n2968 [('U4564/C', 'Input Pin(NOR3X2)'), ('U4794/C', 'Input Pin(NOR3X2)')]
U4564 :A FIFO_L/write_pointer[0] [('FIFO_L/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4564 :B n3065 [('FIFO_L/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4564 :C n2968 [('U4563/Q', 'Output Pin(NAND2XL)')]
U4564 :Q n2972 [('U2532/A', 'Input Pin(INVX2)'), ('U4565/A1', 'Input Pin(AO22X1)'), ('U4566/A1', 'Input Pin(AO22X1)'), ('U4567/A1', 'Input Pin(AO22X1)'), ('U4568/A1', 'Input Pin(AO22X1)'), ('U4569/A1', 'Input Pin(AO22X1)'), ('U4570/A1', 'Input Pin(AO22X1)'), ('U4571/A1', 'Input Pin(AO22X1)'), ('U4572/A1', 'Input Pin(AO22X1)'), ('U4573/A1', 'Input Pin(AO22X1)'), ('U4574/A1', 'Input Pin(AO22X1)'), ('U4575/A1', 'Input Pin(AO22X1)'), ('U4576/A1', 'Input Pin(AO22X1)'), ('U4577/A1', 'Input Pin(AO22X1)'), ('U4578/A1', 'Input Pin(AO22X1)'), ('U4579/A1', 'Input Pin(AO22X1)'), ('U4580/A1', 'Input Pin(AO22X1)'), ('U4581/A1', 'Input Pin(AO22X1)'), ('U4582/A1', 'Input Pin(AO22X1)'), ('U4583/A1', 'Input Pin(AO22X1)'), ('U4584/A1', 'Input Pin(AO22X1)'), ('U4585/A1', 'Input Pin(AO22X1)'), ('U4586/A1', 'Input Pin(AO22X1)'), ('U4587/A1', 'Input Pin(AO22X1)'), ('U4588/A1', 'Input Pin(AO22X1)'), ('U4589/A1', 'Input Pin(AO22X1)'), ('U4590/A1', 'Input Pin(AO22X1)'), ('U4591/A1', 'Input Pin(AO22X1)'), ('U4592/A1', 'Input Pin(AO22X1)'), ('U4593/A1', 'Input Pin(AO22X1)'), ('U4594/A1', 'Input Pin(AO22X1)'), ('U4663/A1', 'Input Pin(AO22X1)'), ('U4870/A1', 'Input Pin(AO22X1)')]
U4565 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4565 :A2 RX_L[2] [('RX_L[2]', 'Input Port')]
U4565 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4565 :B2 FIFO_L/FIFO_MEM_3[2] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U4565 :Q FIFO_L/FIFO_MEM_3_enabled[2] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[2]/D', 'Input Pin(DFCX1)')]
U4566 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4566 :A2 RX_L[3] [('RX_L[3]', 'Input Port')]
U4566 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4566 :B2 FIFO_L/FIFO_MEM_3[3] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U4566 :Q FIFO_L/FIFO_MEM_3_enabled[3] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[3]/D', 'Input Pin(DFCX1)')]
U4567 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4567 :A2 RX_L[4] [('RX_L[4]', 'Input Port')]
U4567 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4567 :B2 FIFO_L/FIFO_MEM_3[4] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U4567 :Q FIFO_L/FIFO_MEM_3_enabled[4] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[4]/D', 'Input Pin(DFCX1)')]
U4568 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4568 :A2 RX_L[5] [('RX_L[5]', 'Input Port')]
U4568 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4568 :B2 FIFO_L/FIFO_MEM_3[5] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U4568 :Q FIFO_L/FIFO_MEM_3_enabled[5] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[5]/D', 'Input Pin(DFCX1)')]
U4569 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4569 :A2 RX_L[6] [('RX_L[6]', 'Input Port')]
U4569 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4569 :B2 FIFO_L/FIFO_MEM_3[6] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U4569 :Q FIFO_L/FIFO_MEM_3_enabled[6] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[6]/D', 'Input Pin(DFCX1)')]
U4570 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4570 :A2 RX_L[7] [('RX_L[7]', 'Input Port')]
U4570 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4570 :B2 FIFO_L/FIFO_MEM_3[7] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U4570 :Q FIFO_L/FIFO_MEM_3_enabled[7] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[7]/D', 'Input Pin(DFCX1)')]
U4571 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4571 :A2 RX_L[8] [('RX_L[8]', 'Input Port')]
U4571 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4571 :B2 FIFO_L/FIFO_MEM_3[8] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U4571 :Q FIFO_L/FIFO_MEM_3_enabled[8] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[8]/D', 'Input Pin(DFCX1)')]
U4572 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4572 :A2 RX_L[9] [('RX_L[9]', 'Input Port')]
U4572 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4572 :B2 FIFO_L/FIFO_MEM_3[9] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U4572 :Q FIFO_L/FIFO_MEM_3_enabled[9] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[9]/D', 'Input Pin(DFCX1)')]
U4573 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4573 :A2 RX_L[10] [('RX_L[10]', 'Input Port')]
U4573 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4573 :B2 FIFO_L/FIFO_MEM_3[10] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U4573 :Q FIFO_L/FIFO_MEM_3_enabled[10] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[10]/D', 'Input Pin(DFCX1)')]
U4574 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4574 :A2 RX_L[11] [('RX_L[11]', 'Input Port')]
U4574 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4574 :B2 FIFO_L/FIFO_MEM_3[11] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U4574 :Q FIFO_L/FIFO_MEM_3_enabled[11] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[11]/D', 'Input Pin(DFCX1)')]
U4575 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4575 :A2 RX_L[12] [('RX_L[12]', 'Input Port')]
U4575 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4575 :B2 FIFO_L/FIFO_MEM_3[12] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U4575 :Q FIFO_L/FIFO_MEM_3_enabled[12] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[12]/D', 'Input Pin(DFCX1)')]
U4576 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4576 :A2 RX_L[13] [('RX_L[13]', 'Input Port')]
U4576 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4576 :B2 FIFO_L/FIFO_MEM_3[13] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U4576 :Q FIFO_L/FIFO_MEM_3_enabled[13] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[13]/D', 'Input Pin(DFCX1)')]
U4577 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4577 :A2 RX_L[14] [('RX_L[14]', 'Input Port')]
U4577 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4577 :B2 FIFO_L/FIFO_MEM_3[14] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U4577 :Q FIFO_L/FIFO_MEM_3_enabled[14] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[14]/D', 'Input Pin(DFCX1)')]
U4578 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4578 :A2 RX_L[15] [('RX_L[15]', 'Input Port')]
U4578 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4578 :B2 FIFO_L/FIFO_MEM_3[15] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U4578 :Q FIFO_L/FIFO_MEM_3_enabled[15] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[15]/D', 'Input Pin(DFCX1)')]
U4579 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4579 :A2 RX_L[16] [('RX_L[16]', 'Input Port')]
U4579 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4579 :B2 FIFO_L/FIFO_MEM_3[16] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U4579 :Q FIFO_L/FIFO_MEM_3_enabled[16] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[16]/D', 'Input Pin(DFCX1)')]
U4580 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4580 :A2 RX_L[17] [('RX_L[17]', 'Input Port')]
U4580 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4580 :B2 FIFO_L/FIFO_MEM_3[17] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U4580 :Q FIFO_L/FIFO_MEM_3_enabled[17] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[17]/D', 'Input Pin(DFCX1)')]
U4581 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4581 :A2 RX_L[18] [('RX_L[18]', 'Input Port')]
U4581 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4581 :B2 FIFO_L/FIFO_MEM_3[18] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U4581 :Q FIFO_L/FIFO_MEM_3_enabled[18] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[18]/D', 'Input Pin(DFCX1)')]
U4582 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4582 :A2 RX_L[19] [('RX_L[19]', 'Input Port')]
U4582 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4582 :B2 FIFO_L/FIFO_MEM_3[19] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U4582 :Q FIFO_L/FIFO_MEM_3_enabled[19] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[19]/D', 'Input Pin(DFCX1)')]
U4583 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4583 :A2 RX_L[20] [('RX_L[20]', 'Input Port')]
U4583 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4583 :B2 FIFO_L/FIFO_MEM_3[20] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U4583 :Q FIFO_L/FIFO_MEM_3_enabled[20] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[20]/D', 'Input Pin(DFCX1)')]
U4584 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4584 :A2 RX_L[21] [('RX_L[21]', 'Input Port')]
U4584 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4584 :B2 FIFO_L/FIFO_MEM_3[21] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U4584 :Q FIFO_L/FIFO_MEM_3_enabled[21] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[21]/D', 'Input Pin(DFCX1)')]
U4585 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4585 :A2 RX_L[22] [('RX_L[22]', 'Input Port')]
U4585 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4585 :B2 FIFO_L/FIFO_MEM_3[22] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U4585 :Q FIFO_L/FIFO_MEM_3_enabled[22] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[22]/D', 'Input Pin(DFCX1)')]
U4586 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4586 :A2 RX_L[23] [('RX_L[23]', 'Input Port')]
U4586 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4586 :B2 FIFO_L/FIFO_MEM_3[23] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U4586 :Q FIFO_L/FIFO_MEM_3_enabled[23] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[23]/D', 'Input Pin(DFCX1)')]
U4587 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4587 :A2 RX_L[24] [('RX_L[24]', 'Input Port')]
U4587 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4587 :B2 FIFO_L/FIFO_MEM_3[24] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U4587 :Q FIFO_L/FIFO_MEM_3_enabled[24] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[24]/D', 'Input Pin(DFCX1)')]
U4588 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4588 :A2 RX_L[25] [('RX_L[25]', 'Input Port')]
U4588 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4588 :B2 FIFO_L/FIFO_MEM_3[25] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U4588 :Q FIFO_L/FIFO_MEM_3_enabled[25] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[25]/D', 'Input Pin(DFCX1)')]
U4589 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4589 :A2 RX_L[26] [('RX_L[26]', 'Input Port')]
U4589 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4589 :B2 FIFO_L/FIFO_MEM_3[26] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U4589 :Q FIFO_L/FIFO_MEM_3_enabled[26] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[26]/D', 'Input Pin(DFCX1)')]
U4590 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4590 :A2 RX_L[27] [('RX_L[27]', 'Input Port')]
U4590 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4590 :B2 FIFO_L/FIFO_MEM_3[27] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U4590 :Q FIFO_L/FIFO_MEM_3_enabled[27] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[27]/D', 'Input Pin(DFCX1)')]
U4591 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4591 :A2 RX_L[28] [('RX_L[28]', 'Input Port')]
U4591 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4591 :B2 FIFO_L/FIFO_MEM_3[28] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U4591 :Q FIFO_L/FIFO_MEM_3_enabled[28] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[28]/D', 'Input Pin(DFCX1)')]
U4592 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4592 :A2 RX_L[29] [('RX_L[29]', 'Input Port')]
U4592 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4592 :B2 FIFO_L/FIFO_MEM_3[29] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U4592 :Q FIFO_L/FIFO_MEM_3_enabled[29] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[29]/D', 'Input Pin(DFCX1)')]
U4593 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4593 :A2 RX_L[30] [('RX_L[30]', 'Input Port')]
U4593 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4593 :B2 FIFO_L/FIFO_MEM_3[30] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U4593 :Q FIFO_L/FIFO_MEM_3_enabled[30] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[30]/D', 'Input Pin(DFCX1)')]
U4594 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4594 :A2 RX_L[31] [('RX_L[31]', 'Input Port')]
U4594 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4594 :B2 FIFO_L/FIFO_MEM_3[31] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U4594 :Q FIFO_L/FIFO_MEM_3_enabled[31] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[31]/D', 'Input Pin(DFCX1)')]
U4595 :A FIFO_L/write_pointer[0] [('FIFO_L/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4595 :B n2998 [('U4561/Q', 'Output Pin(NAND2XL)')]
U4595 :Q n2996 [('U4596/A', 'Input Pin(NAND2XL)'), ('U4920/B1', 'Input Pin(AOI21X1)')]
U4596 :A n2996 [('U4595/Q', 'Output Pin(NOR2XL)')]
U4596 :B n3065 [('FIFO_L/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4596 :Q n2928 [('U4597/C', 'Input Pin(NOR3X2)'), ('U4629/C', 'Input Pin(NOR3X2)')]
U4597 :A FIFO_L/write_pointer[1] [('FIFO_L/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4597 :B n3079 [('FIFO_L/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4597 :C n2928 [('U4596/Q', 'Output Pin(NAND2XL)')]
U4597 :Q n2930 [('U2519/A', 'Input Pin(INVX2)'), ('U4598/A1', 'Input Pin(AO22X1)'), ('U4599/A1', 'Input Pin(AO22X1)'), ('U4600/A1', 'Input Pin(AO22X1)'), ('U4601/A1', 'Input Pin(AO22X1)'), ('U4602/A1', 'Input Pin(AO22X1)'), ('U4603/A1', 'Input Pin(AO22X1)'), ('U4604/A1', 'Input Pin(AO22X1)'), ('U4605/A1', 'Input Pin(AO22X1)'), ('U4606/A1', 'Input Pin(AO22X1)'), ('U4607/A1', 'Input Pin(AO22X1)'), ('U4608/A1', 'Input Pin(AO22X1)'), ('U4609/A1', 'Input Pin(AO22X1)'), ('U4610/A1', 'Input Pin(AO22X1)'), ('U4611/A1', 'Input Pin(AO22X1)'), ('U4612/A1', 'Input Pin(AO22X1)'), ('U4613/A1', 'Input Pin(AO22X1)'), ('U4614/A1', 'Input Pin(AO22X1)'), ('U4615/A1', 'Input Pin(AO22X1)'), ('U4616/A1', 'Input Pin(AO22X1)'), ('U4617/A1', 'Input Pin(AO22X1)'), ('U4618/A1', 'Input Pin(AO22X1)'), ('U4619/A1', 'Input Pin(AO22X1)'), ('U4620/A1', 'Input Pin(AO22X1)'), ('U4621/A1', 'Input Pin(AO22X1)'), ('U4622/A1', 'Input Pin(AO22X1)'), ('U4623/A1', 'Input Pin(AO22X1)'), ('U4624/A1', 'Input Pin(AO22X1)'), ('U4625/A1', 'Input Pin(AO22X1)'), ('U4626/A1', 'Input Pin(AO22X1)'), ('U4627/A1', 'Input Pin(AO22X1)'), ('U4628/A1', 'Input Pin(AO22X1)'), ('U4662/A1', 'Input Pin(AO22X1)')]
U4598 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4598 :A2 RX_L[1] [('RX_L[1]', 'Input Port')]
U4598 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4598 :B2 FIFO_L/FIFO_MEM_4[1] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U4598 :Q FIFO_L/FIFO_MEM_4_enabled[1] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[1]/D', 'Input Pin(DFCX1)')]
U4599 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4599 :A2 RX_L[2] [('RX_L[2]', 'Input Port')]
U4599 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4599 :B2 FIFO_L/FIFO_MEM_4[2] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U4599 :Q FIFO_L/FIFO_MEM_4_enabled[2] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[2]/D', 'Input Pin(DFCX1)')]
U4600 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4600 :A2 RX_L[3] [('RX_L[3]', 'Input Port')]
U4600 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4600 :B2 FIFO_L/FIFO_MEM_4[3] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U4600 :Q FIFO_L/FIFO_MEM_4_enabled[3] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[3]/D', 'Input Pin(DFCX1)')]
U4601 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4601 :A2 RX_L[4] [('RX_L[4]', 'Input Port')]
U4601 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4601 :B2 FIFO_L/FIFO_MEM_4[4] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U4601 :Q FIFO_L/FIFO_MEM_4_enabled[4] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[4]/D', 'Input Pin(DFCX1)')]
U4602 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4602 :A2 RX_L[5] [('RX_L[5]', 'Input Port')]
U4602 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4602 :B2 FIFO_L/FIFO_MEM_4[5] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U4602 :Q FIFO_L/FIFO_MEM_4_enabled[5] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[5]/D', 'Input Pin(DFCX1)')]
U4603 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4603 :A2 RX_L[6] [('RX_L[6]', 'Input Port')]
U4603 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4603 :B2 FIFO_L/FIFO_MEM_4[6] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U4603 :Q FIFO_L/FIFO_MEM_4_enabled[6] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[6]/D', 'Input Pin(DFCX1)')]
U4604 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4604 :A2 RX_L[7] [('RX_L[7]', 'Input Port')]
U4604 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4604 :B2 FIFO_L/FIFO_MEM_4[7] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U4604 :Q FIFO_L/FIFO_MEM_4_enabled[7] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[7]/D', 'Input Pin(DFCX1)')]
U4605 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4605 :A2 RX_L[8] [('RX_L[8]', 'Input Port')]
U4605 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4605 :B2 FIFO_L/FIFO_MEM_4[8] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U4605 :Q FIFO_L/FIFO_MEM_4_enabled[8] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[8]/D', 'Input Pin(DFCX1)')]
U4606 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4606 :A2 RX_L[9] [('RX_L[9]', 'Input Port')]
U4606 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4606 :B2 FIFO_L/FIFO_MEM_4[9] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U4606 :Q FIFO_L/FIFO_MEM_4_enabled[9] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[9]/D', 'Input Pin(DFCX1)')]
U4607 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4607 :A2 RX_L[10] [('RX_L[10]', 'Input Port')]
U4607 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4607 :B2 FIFO_L/FIFO_MEM_4[10] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U4607 :Q FIFO_L/FIFO_MEM_4_enabled[10] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[10]/D', 'Input Pin(DFCX1)')]
U4608 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4608 :A2 RX_L[11] [('RX_L[11]', 'Input Port')]
U4608 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4608 :B2 FIFO_L/FIFO_MEM_4[11] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U4608 :Q FIFO_L/FIFO_MEM_4_enabled[11] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[11]/D', 'Input Pin(DFCX1)')]
U4609 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4609 :A2 RX_L[12] [('RX_L[12]', 'Input Port')]
U4609 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4609 :B2 FIFO_L/FIFO_MEM_4[12] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[12]/Q', 'Output Pin(DFCX1)')]
U4609 :Q FIFO_L/FIFO_MEM_4_enabled[12] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[12]/D', 'Input Pin(DFCX1)')]
U4610 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4610 :A2 RX_L[13] [('RX_L[13]', 'Input Port')]
U4610 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4610 :B2 FIFO_L/FIFO_MEM_4[13] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13]/Q', 'Output Pin(DFCX1)')]
U4610 :Q FIFO_L/FIFO_MEM_4_enabled[13] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[13]/D', 'Input Pin(DFCX1)')]
U4611 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4611 :A2 RX_L[14] [('RX_L[14]', 'Input Port')]
U4611 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4611 :B2 FIFO_L/FIFO_MEM_4[14] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[14]/Q', 'Output Pin(DFCX1)')]
U4611 :Q FIFO_L/FIFO_MEM_4_enabled[14] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[14]/D', 'Input Pin(DFCX1)')]
U4612 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4612 :A2 RX_L[15] [('RX_L[15]', 'Input Port')]
U4612 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4612 :B2 FIFO_L/FIFO_MEM_4[15] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[15]/Q', 'Output Pin(DFCX1)')]
U4612 :Q FIFO_L/FIFO_MEM_4_enabled[15] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[15]/D', 'Input Pin(DFCX1)')]
U4613 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4613 :A2 RX_L[16] [('RX_L[16]', 'Input Port')]
U4613 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4613 :B2 FIFO_L/FIFO_MEM_4[16] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[16]/Q', 'Output Pin(DFCX1)')]
U4613 :Q FIFO_L/FIFO_MEM_4_enabled[16] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[16]/D', 'Input Pin(DFCX1)')]
U4614 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4614 :A2 RX_L[17] [('RX_L[17]', 'Input Port')]
U4614 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4614 :B2 FIFO_L/FIFO_MEM_4[17] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17]/Q', 'Output Pin(DFCX1)')]
U4614 :Q FIFO_L/FIFO_MEM_4_enabled[17] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[17]/D', 'Input Pin(DFCX1)')]
U4615 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4615 :A2 RX_L[18] [('RX_L[18]', 'Input Port')]
U4615 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4615 :B2 FIFO_L/FIFO_MEM_4[18] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18]/Q', 'Output Pin(DFCX1)')]
U4615 :Q FIFO_L/FIFO_MEM_4_enabled[18] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[18]/D', 'Input Pin(DFCX1)')]
U4616 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4616 :A2 RX_L[19] [('RX_L[19]', 'Input Port')]
U4616 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4616 :B2 FIFO_L/FIFO_MEM_4[19] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19]/Q', 'Output Pin(DFCX1)')]
U4616 :Q FIFO_L/FIFO_MEM_4_enabled[19] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[19]/D', 'Input Pin(DFCX1)')]
U4617 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4617 :A2 RX_L[20] [('RX_L[20]', 'Input Port')]
U4617 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4617 :B2 FIFO_L/FIFO_MEM_4[20] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U4617 :Q FIFO_L/FIFO_MEM_4_enabled[20] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[20]/D', 'Input Pin(DFCX1)')]
U4618 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4618 :A2 RX_L[21] [('RX_L[21]', 'Input Port')]
U4618 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4618 :B2 FIFO_L/FIFO_MEM_4[21] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U4618 :Q FIFO_L/FIFO_MEM_4_enabled[21] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[21]/D', 'Input Pin(DFCX1)')]
U4619 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4619 :A2 RX_L[22] [('RX_L[22]', 'Input Port')]
U4619 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4619 :B2 FIFO_L/FIFO_MEM_4[22] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[22]/Q', 'Output Pin(DFCX1)')]
U4619 :Q FIFO_L/FIFO_MEM_4_enabled[22] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[22]/D', 'Input Pin(DFCX1)')]
U4620 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4620 :A2 RX_L[23] [('RX_L[23]', 'Input Port')]
U4620 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4620 :B2 FIFO_L/FIFO_MEM_4[23] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[23]/Q', 'Output Pin(DFCX1)')]
U4620 :Q FIFO_L/FIFO_MEM_4_enabled[23] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[23]/D', 'Input Pin(DFCX1)')]
U4621 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4621 :A2 RX_L[24] [('RX_L[24]', 'Input Port')]
U4621 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4621 :B2 FIFO_L/FIFO_MEM_4[24] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[24]/Q', 'Output Pin(DFCX1)')]
U4621 :Q FIFO_L/FIFO_MEM_4_enabled[24] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[24]/D', 'Input Pin(DFCX1)')]
U4622 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4622 :A2 RX_L[25] [('RX_L[25]', 'Input Port')]
U4622 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4622 :B2 FIFO_L/FIFO_MEM_4[25] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[25]/Q', 'Output Pin(DFCX1)')]
U4622 :Q FIFO_L/FIFO_MEM_4_enabled[25] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[25]/D', 'Input Pin(DFCX1)')]
U4623 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4623 :A2 RX_L[26] [('RX_L[26]', 'Input Port')]
U4623 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4623 :B2 FIFO_L/FIFO_MEM_4[26] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[26]/Q', 'Output Pin(DFCX1)')]
U4623 :Q FIFO_L/FIFO_MEM_4_enabled[26] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[26]/D', 'Input Pin(DFCX1)')]
U4624 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4624 :A2 RX_L[27] [('RX_L[27]', 'Input Port')]
U4624 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4624 :B2 FIFO_L/FIFO_MEM_4[27] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U4624 :Q FIFO_L/FIFO_MEM_4_enabled[27] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[27]/D', 'Input Pin(DFCX1)')]
U4625 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4625 :A2 RX_L[28] [('RX_L[28]', 'Input Port')]
U4625 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4625 :B2 FIFO_L/FIFO_MEM_4[28] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U4625 :Q FIFO_L/FIFO_MEM_4_enabled[28] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[28]/D', 'Input Pin(DFCX1)')]
U4626 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4626 :A2 RX_L[29] [('RX_L[29]', 'Input Port')]
U4626 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4626 :B2 FIFO_L/FIFO_MEM_4[29] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U4626 :Q FIFO_L/FIFO_MEM_4_enabled[29] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[29]/D', 'Input Pin(DFCX1)')]
U4627 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4627 :A2 RX_L[30] [('RX_L[30]', 'Input Port')]
U4627 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4627 :B2 FIFO_L/FIFO_MEM_4[30] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U4627 :Q FIFO_L/FIFO_MEM_4_enabled[30] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[30]/D', 'Input Pin(DFCX1)')]
U4628 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4628 :A2 RX_L[31] [('RX_L[31]', 'Input Port')]
U4628 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4628 :B2 FIFO_L/FIFO_MEM_4[31] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U4628 :Q FIFO_L/FIFO_MEM_4_enabled[31] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[31]/D', 'Input Pin(DFCX1)')]
U4629 :A FIFO_L/write_pointer[3] [('FIFO_L/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4629 :B n3119 [('FIFO_L/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4629 :C n2928 [('U4596/Q', 'Output Pin(NAND2XL)')]
U4629 :Q n2929 [('U2517/A', 'Input Pin(INVX2)'), ('U4630/A1', 'Input Pin(AO22X1)'), ('U4631/A1', 'Input Pin(AO22X1)'), ('U4632/A1', 'Input Pin(AO22X1)'), ('U4633/A1', 'Input Pin(AO22X1)'), ('U4634/A1', 'Input Pin(AO22X1)'), ('U4635/A1', 'Input Pin(AO22X1)'), ('U4636/A1', 'Input Pin(AO22X1)'), ('U4637/A1', 'Input Pin(AO22X1)'), ('U4638/A1', 'Input Pin(AO22X1)'), ('U4639/A1', 'Input Pin(AO22X1)'), ('U4640/A1', 'Input Pin(AO22X1)'), ('U4641/A1', 'Input Pin(AO22X1)'), ('U4642/A1', 'Input Pin(AO22X1)'), ('U4643/A1', 'Input Pin(AO22X1)'), ('U4644/A1', 'Input Pin(AO22X1)'), ('U4645/A1', 'Input Pin(AO22X1)'), ('U4646/A1', 'Input Pin(AO22X1)'), ('U4647/A1', 'Input Pin(AO22X1)'), ('U4648/A1', 'Input Pin(AO22X1)'), ('U4649/A1', 'Input Pin(AO22X1)'), ('U4650/A1', 'Input Pin(AO22X1)'), ('U4651/A1', 'Input Pin(AO22X1)'), ('U4652/A1', 'Input Pin(AO22X1)'), ('U4653/A1', 'Input Pin(AO22X1)'), ('U4654/A1', 'Input Pin(AO22X1)'), ('U4655/A1', 'Input Pin(AO22X1)'), ('U4656/A1', 'Input Pin(AO22X1)'), ('U4657/A1', 'Input Pin(AO22X1)'), ('U4658/A1', 'Input Pin(AO22X1)'), ('U4659/A1', 'Input Pin(AO22X1)'), ('U4660/A1', 'Input Pin(AO22X1)'), ('U4661/A1', 'Input Pin(AO22X1)')]
U4630 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4630 :A2 RX_L[0] [('RX_L[0]', 'Input Port')]
U4630 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4630 :B2 FIFO_L/FIFO_MEM_2[0] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U4630 :Q FIFO_L/FIFO_MEM_2_enabled[0] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[0]/D', 'Input Pin(DFCX1)')]
U4631 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4631 :A2 RX_L[1] [('RX_L[1]', 'Input Port')]
U4631 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4631 :B2 FIFO_L/FIFO_MEM_2[1] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U4631 :Q FIFO_L/FIFO_MEM_2_enabled[1] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[1]/D', 'Input Pin(DFCX1)')]
U4632 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4632 :A2 RX_L[2] [('RX_L[2]', 'Input Port')]
U4632 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4632 :B2 FIFO_L/FIFO_MEM_2[2] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U4632 :Q FIFO_L/FIFO_MEM_2_enabled[2] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[2]/D', 'Input Pin(DFCX1)')]
U4633 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4633 :A2 RX_L[3] [('RX_L[3]', 'Input Port')]
U4633 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4633 :B2 FIFO_L/FIFO_MEM_2[3] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U4633 :Q FIFO_L/FIFO_MEM_2_enabled[3] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[3]/D', 'Input Pin(DFCX1)')]
U4634 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4634 :A2 RX_L[4] [('RX_L[4]', 'Input Port')]
U4634 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4634 :B2 FIFO_L/FIFO_MEM_2[4] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U4634 :Q FIFO_L/FIFO_MEM_2_enabled[4] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[4]/D', 'Input Pin(DFCX1)')]
U4635 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4635 :A2 RX_L[5] [('RX_L[5]', 'Input Port')]
U4635 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4635 :B2 FIFO_L/FIFO_MEM_2[5] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U4635 :Q FIFO_L/FIFO_MEM_2_enabled[5] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[5]/D', 'Input Pin(DFCX1)')]
U4636 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4636 :A2 RX_L[6] [('RX_L[6]', 'Input Port')]
U4636 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4636 :B2 FIFO_L/FIFO_MEM_2[6] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U4636 :Q FIFO_L/FIFO_MEM_2_enabled[6] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[6]/D', 'Input Pin(DFCX1)')]
U4637 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4637 :A2 RX_L[7] [('RX_L[7]', 'Input Port')]
U4637 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4637 :B2 FIFO_L/FIFO_MEM_2[7] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U4637 :Q FIFO_L/FIFO_MEM_2_enabled[7] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[7]/D', 'Input Pin(DFCX1)')]
U4638 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4638 :A2 RX_L[8] [('RX_L[8]', 'Input Port')]
U4638 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4638 :B2 FIFO_L/FIFO_MEM_2[8] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U4638 :Q FIFO_L/FIFO_MEM_2_enabled[8] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[8]/D', 'Input Pin(DFCX1)')]
U4639 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4639 :A2 RX_L[9] [('RX_L[9]', 'Input Port')]
U4639 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4639 :B2 FIFO_L/FIFO_MEM_2[9] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U4639 :Q FIFO_L/FIFO_MEM_2_enabled[9] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[9]/D', 'Input Pin(DFCX1)')]
U4640 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4640 :A2 RX_L[10] [('RX_L[10]', 'Input Port')]
U4640 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4640 :B2 FIFO_L/FIFO_MEM_2[10] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U4640 :Q FIFO_L/FIFO_MEM_2_enabled[10] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[10]/D', 'Input Pin(DFCX1)')]
U4641 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4641 :A2 RX_L[11] [('RX_L[11]', 'Input Port')]
U4641 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4641 :B2 FIFO_L/FIFO_MEM_2[11] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U4641 :Q FIFO_L/FIFO_MEM_2_enabled[11] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[11]/D', 'Input Pin(DFCX1)')]
U4642 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4642 :A2 RX_L[12] [('RX_L[12]', 'Input Port')]
U4642 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4642 :B2 FIFO_L/FIFO_MEM_2[12] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U4642 :Q FIFO_L/FIFO_MEM_2_enabled[12] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[12]/D', 'Input Pin(DFCX1)')]
U4643 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4643 :A2 RX_L[13] [('RX_L[13]', 'Input Port')]
U4643 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4643 :B2 FIFO_L/FIFO_MEM_2[13] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U4643 :Q FIFO_L/FIFO_MEM_2_enabled[13] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[13]/D', 'Input Pin(DFCX1)')]
U4644 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4644 :A2 RX_L[14] [('RX_L[14]', 'Input Port')]
U4644 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4644 :B2 FIFO_L/FIFO_MEM_2[14] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U4644 :Q FIFO_L/FIFO_MEM_2_enabled[14] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[14]/D', 'Input Pin(DFCX1)')]
U4645 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4645 :A2 RX_L[15] [('RX_L[15]', 'Input Port')]
U4645 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4645 :B2 FIFO_L/FIFO_MEM_2[15] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U4645 :Q FIFO_L/FIFO_MEM_2_enabled[15] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[15]/D', 'Input Pin(DFCX1)')]
U4646 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4646 :A2 RX_L[16] [('RX_L[16]', 'Input Port')]
U4646 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4646 :B2 FIFO_L/FIFO_MEM_2[16] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U4646 :Q FIFO_L/FIFO_MEM_2_enabled[16] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[16]/D', 'Input Pin(DFCX1)')]
U4647 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4647 :A2 RX_L[17] [('RX_L[17]', 'Input Port')]
U4647 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4647 :B2 FIFO_L/FIFO_MEM_2[17] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U4647 :Q FIFO_L/FIFO_MEM_2_enabled[17] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[17]/D', 'Input Pin(DFCX1)')]
U4648 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4648 :A2 RX_L[18] [('RX_L[18]', 'Input Port')]
U4648 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4648 :B2 FIFO_L/FIFO_MEM_2[18] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U4648 :Q FIFO_L/FIFO_MEM_2_enabled[18] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[18]/D', 'Input Pin(DFCX1)')]
U4649 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4649 :A2 RX_L[19] [('RX_L[19]', 'Input Port')]
U4649 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4649 :B2 FIFO_L/FIFO_MEM_2[19] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U4649 :Q FIFO_L/FIFO_MEM_2_enabled[19] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[19]/D', 'Input Pin(DFCX1)')]
U4650 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4650 :A2 RX_L[20] [('RX_L[20]', 'Input Port')]
U4650 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4650 :B2 FIFO_L/FIFO_MEM_2[20] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U4650 :Q FIFO_L/FIFO_MEM_2_enabled[20] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[20]/D', 'Input Pin(DFCX1)')]
U4651 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4651 :A2 RX_L[21] [('RX_L[21]', 'Input Port')]
U4651 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4651 :B2 FIFO_L/FIFO_MEM_2[21] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U4651 :Q FIFO_L/FIFO_MEM_2_enabled[21] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[21]/D', 'Input Pin(DFCX1)')]
U4652 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4652 :A2 RX_L[22] [('RX_L[22]', 'Input Port')]
U4652 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4652 :B2 FIFO_L/FIFO_MEM_2[22] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U4652 :Q FIFO_L/FIFO_MEM_2_enabled[22] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[22]/D', 'Input Pin(DFCX1)')]
U4653 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4653 :A2 RX_L[23] [('RX_L[23]', 'Input Port')]
U4653 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4653 :B2 FIFO_L/FIFO_MEM_2[23] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U4653 :Q FIFO_L/FIFO_MEM_2_enabled[23] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[23]/D', 'Input Pin(DFCX1)')]
U4654 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4654 :A2 RX_L[24] [('RX_L[24]', 'Input Port')]
U4654 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4654 :B2 FIFO_L/FIFO_MEM_2[24] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U4654 :Q FIFO_L/FIFO_MEM_2_enabled[24] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[24]/D', 'Input Pin(DFCX1)')]
U4655 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4655 :A2 RX_L[25] [('RX_L[25]', 'Input Port')]
U4655 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4655 :B2 FIFO_L/FIFO_MEM_2[25] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U4655 :Q FIFO_L/FIFO_MEM_2_enabled[25] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[25]/D', 'Input Pin(DFCX1)')]
U4656 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4656 :A2 RX_L[26] [('RX_L[26]', 'Input Port')]
U4656 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4656 :B2 FIFO_L/FIFO_MEM_2[26] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U4656 :Q FIFO_L/FIFO_MEM_2_enabled[26] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[26]/D', 'Input Pin(DFCX1)')]
U4657 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4657 :A2 RX_L[27] [('RX_L[27]', 'Input Port')]
U4657 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4657 :B2 FIFO_L/FIFO_MEM_2[27] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U4657 :Q FIFO_L/FIFO_MEM_2_enabled[27] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[27]/D', 'Input Pin(DFCX1)')]
U4658 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4658 :A2 RX_L[28] [('RX_L[28]', 'Input Port')]
U4658 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4658 :B2 FIFO_L/FIFO_MEM_2[28] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U4658 :Q FIFO_L/FIFO_MEM_2_enabled[28] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[28]/D', 'Input Pin(DFCX1)')]
U4659 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4659 :A2 RX_L[29] [('RX_L[29]', 'Input Port')]
U4659 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4659 :B2 FIFO_L/FIFO_MEM_2[29] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U4659 :Q FIFO_L/FIFO_MEM_2_enabled[29] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[29]/D', 'Input Pin(DFCX1)')]
U4660 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4660 :A2 RX_L[30] [('RX_L[30]', 'Input Port')]
U4660 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4660 :B2 FIFO_L/FIFO_MEM_2[30] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U4660 :Q FIFO_L/FIFO_MEM_2_enabled[30] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[30]/D', 'Input Pin(DFCX1)')]
U4661 :A1 n2929 [('U4629/Q', 'Output Pin(NOR3X2)')]
U4661 :A2 RX_L[31] [('RX_L[31]', 'Input Port')]
U4661 :B1 n1558 [('U2517/Q', 'Output Pin(INVX2)')]
U4661 :B2 FIFO_L/FIFO_MEM_2[31] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U4661 :Q FIFO_L/FIFO_MEM_2_enabled[31] [('FIFO_L/FIFO_seq/FIFO_MEM_2_reg[31]/D', 'Input Pin(DFCX1)')]
U4662 :A1 n2930 [('U4597/Q', 'Output Pin(NOR3X2)')]
U4662 :A2 RX_L[0] [('RX_L[0]', 'Input Port')]
U4662 :B1 n1560 [('U2519/Q', 'Output Pin(INVX2)')]
U4662 :B2 FIFO_L/FIFO_MEM_4[0] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U4662 :Q FIFO_L/FIFO_MEM_4_enabled[0] [('FIFO_L/FIFO_seq/FIFO_MEM_4_reg[0]/D', 'Input Pin(DFCX1)')]
U4663 :A1 n2972 [('U4564/Q', 'Output Pin(NOR3X2)')]
U4663 :A2 RX_L[1] [('RX_L[1]', 'Input Port')]
U4663 :B1 n1573 [('U2532/Q', 'Output Pin(INVX2)')]
U4663 :B2 FIFO_L/FIFO_MEM_3[1] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U4663 :Q FIFO_L/FIFO_MEM_3_enabled[1] [('FIFO_L/FIFO_seq/FIFO_MEM_3_reg[1]/D', 'Input Pin(DFCX1)')]
U4664 :A n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U4664 :Q n2931 [('U4665/A1', 'Input Pin(AO22X1)'), ('U4666/A1', 'Input Pin(AO22X1)'), ('U4667/A1', 'Input Pin(AO22X1)'), ('U4668/A1', 'Input Pin(AO22X1)')]
U4665 :A1 n2931 [('U4664/Q', 'Output Pin(INVXL)')]
U4665 :A2 Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
U4665 :B1 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U4665 :B2 CONTROL_PART/LBDR_N/Rxy[4] [('CONTROL_PART/LBDR_N/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U4665 :Q CONTROL_PART/LBDR_N/n28 [('CONTROL_PART/LBDR_N/Rxy_reg[4]/D', 'Input Pin(DFCPX1)')]
U4666 :A1 n2931 [('U4664/Q', 'Output Pin(INVXL)')]
U4666 :A2 Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
U4666 :B1 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U4666 :B2 CONTROL_PART/LBDR_N/Rxy[5] [('CONTROL_PART/LBDR_N/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U4666 :Q CONTROL_PART/LBDR_N/n29 [('CONTROL_PART/LBDR_N/Rxy_reg[5]/D', 'Input Pin(DFCPX1)')]
U4667 :A1 n2931 [('U4664/Q', 'Output Pin(INVXL)')]
U4667 :A2 Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
U4667 :B1 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U4667 :B2 CONTROL_PART/LBDR_N/Rxy[6] [('CONTROL_PART/LBDR_N/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U4667 :Q CONTROL_PART/LBDR_N/n30 [('CONTROL_PART/LBDR_N/Rxy_reg[6]/D', 'Input Pin(DFCPX1)')]
U4668 :A1 n2931 [('U4664/Q', 'Output Pin(INVXL)')]
U4668 :A2 Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
U4668 :B1 n3001 [('U2552/Q', 'Output Pin(NAND2X1)')]
U4668 :B2 CONTROL_PART/LBDR_N/Rxy[7] [('CONTROL_PART/LBDR_N/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U4668 :Q CONTROL_PART/LBDR_N/n31 [('CONTROL_PART/LBDR_N/Rxy_reg[7]/D', 'Input Pin(DFCPX1)')]
U4669 :A1 n2932 [('U3053/Q', 'Output Pin(NOR2XL)')]
U4669 :A2 Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
U4669 :B1 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U4669 :B2 CONTROL_PART/LBDR_E/Rxy[4] [('CONTROL_PART/LBDR_E/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U4669 :Q CONTROL_PART/LBDR_E/n29 [('CONTROL_PART/LBDR_E/Rxy_reg[4]/D', 'Input Pin(DFCPX1)')]
U4670 :A1 n2932 [('U3053/Q', 'Output Pin(NOR2XL)')]
U4670 :A2 Rxy_reconf[5] [('Rxy_reconf[5]', 'Input Port')]
U4670 :B1 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U4670 :B2 CONTROL_PART/LBDR_E/Rxy[5] [('CONTROL_PART/LBDR_E/Rxy_reg[5]/Q', 'Output Pin(DFCPX1)')]
U4670 :Q CONTROL_PART/LBDR_E/n30 [('CONTROL_PART/LBDR_E/Rxy_reg[5]/D', 'Input Pin(DFCPX1)')]
U4671 :A1 n2932 [('U3053/Q', 'Output Pin(NOR2XL)')]
U4671 :A2 Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
U4671 :B1 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U4671 :B2 CONTROL_PART/LBDR_E/Rxy[6] [('CONTROL_PART/LBDR_E/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U4671 :Q CONTROL_PART/LBDR_E/n31 [('CONTROL_PART/LBDR_E/Rxy_reg[6]/D', 'Input Pin(DFCPX1)')]
U4672 :A1 n2932 [('U3053/Q', 'Output Pin(NOR2XL)')]
U4672 :A2 Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
U4672 :B1 n3002 [('U2551/Q', 'Output Pin(INVX1)')]
U4672 :B2 CONTROL_PART/LBDR_E/Rxy[7] [('CONTROL_PART/LBDR_E/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U4672 :Q CONTROL_PART/LBDR_E/n32 [('CONTROL_PART/LBDR_E/Rxy_reg[7]/D', 'Input Pin(DFCPX1)')]
U4673 :A n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U4673 :Q n2933 [('U4674/A1', 'Input Pin(AO22X1)'), ('U4675/A1', 'Input Pin(AO22X1)')]
U4674 :A1 n2933 [('U4673/Q', 'Output Pin(INVXL)')]
U4674 :A2 Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
U4674 :B1 n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U4674 :B2 CONTROL_PART/LBDR_W/Rxy[6] [('CONTROL_PART/LBDR_W/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U4674 :Q CONTROL_PART/LBDR_W/n30 [('CONTROL_PART/LBDR_W/Rxy_reg[6]/D', 'Input Pin(DFCPX1)')]
U4675 :A1 n2933 [('U4673/Q', 'Output Pin(INVXL)')]
U4675 :A2 Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
U4675 :B1 n1870 [('U2512/Q', 'Output Pin(NAND2X1)')]
U4675 :B2 CONTROL_PART/LBDR_W/Rxy[7] [('CONTROL_PART/LBDR_W/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U4675 :Q CONTROL_PART/LBDR_W/n31 [('CONTROL_PART/LBDR_W/Rxy_reg[7]/D', 'Input Pin(DFCPX1)')]
U4676 :A1 CONTROL_PART/LBDR_S/Rxy[1] [('CONTROL_PART/LBDR_S/Rxy_reg[1]/Q', 'Output Pin(DFCPX1)')]
U4676 :A2 n2935 [('U2836/Q', 'Output Pin(NAND2XL)')]
U4676 :A3 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U4676 :B1 n2934 [('U2795/Q', 'Output Pin(NOR4X1)')]
U4676 :Q n2936 [('U4677/C1', 'Input Pin(AOI211X1)')]
U4677 :A1 CONTROL_PART/LBDR_S/n33 [('CONTROL_PART/LBDR_S/Rxy_reg[0]/QN', 'Output Pin(DFCPX1)')]
U4677 :A2 n2938 [('U2549/Q', 'Output Pin(NAND2X1)')]
U4677 :B1 n2937 [('U2776/Q', 'Output Pin(NAND2XL)')]
U4677 :C1 n2936 [('U4676/Q', 'Output Pin(OAI31X1)')]
U4677 :Q n2939 [('U4678/B1', 'Input Pin(AO21X1)')]
U4678 :A1 n2940 [('U2830/Q', 'Output Pin(NOR2XL)')]
U4678 :A2 CONTROL_PART/Req_SN [('CONTROL_PART/LBDR_S/Req_N_FF_reg/Q', 'Output Pin(DFCX1)')]
U4678 :B1 n2939 [('U4677/Q', 'Output Pin(AOI211X1)')]
U4678 :Q CONTROL_PART/LBDR_S/n53 [('CONTROL_PART/LBDR_S/Req_N_FF_reg/D', 'Input Pin(DFCX1)')]
U4679 :A1 n2941 [('U2841/Q', 'Output Pin(INVXL)')]
U4679 :A2 Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
U4679 :B1 n1680 [('U2514/Q', 'Output Pin(NAND2X1)')]
U4679 :B2 CONTROL_PART/LBDR_S/Rxy[4] [('CONTROL_PART/LBDR_S/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U4679 :Q CONTROL_PART/LBDR_S/n31 [('CONTROL_PART/LBDR_S/Rxy_reg[4]/D', 'Input Pin(DFCPX1)')]
U4680 :A n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U4680 :Q n2942 [('U4681/A1', 'Input Pin(AO22X1)'), ('U4682/A1', 'Input Pin(AO22X1)'), ('U4683/A1', 'Input Pin(AO22X1)')]
U4681 :A1 n2942 [('U4680/Q', 'Output Pin(INVXL)')]
U4681 :A2 Rxy_reconf[4] [('Rxy_reconf[4]', 'Input Port')]
U4681 :B1 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U4681 :B2 CONTROL_PART/LBDR_L/Rxy[4] [('CONTROL_PART/LBDR_L/Rxy_reg[4]/Q', 'Output Pin(DFCPX1)')]
U4681 :Q CONTROL_PART/LBDR_L/n30 [('CONTROL_PART/LBDR_L/Rxy_reg[4]/D', 'Input Pin(DFCPX1)')]
U4682 :A1 n2942 [('U4680/Q', 'Output Pin(INVXL)')]
U4682 :A2 Rxy_reconf[6] [('Rxy_reconf[6]', 'Input Port')]
U4682 :B1 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U4682 :B2 CONTROL_PART/LBDR_L/Rxy[6] [('CONTROL_PART/LBDR_L/Rxy_reg[6]/Q', 'Output Pin(DFCPX1)')]
U4682 :Q CONTROL_PART/LBDR_L/n32 [('CONTROL_PART/LBDR_L/Rxy_reg[6]/D', 'Input Pin(DFCPX1)')]
U4683 :A1 n2942 [('U4680/Q', 'Output Pin(INVXL)')]
U4683 :A2 Rxy_reconf[7] [('Rxy_reconf[7]', 'Input Port')]
U4683 :B1 n1918 [('U2513/Q', 'Output Pin(NAND2X1)')]
U4683 :B2 CONTROL_PART/LBDR_L/Rxy[7] [('CONTROL_PART/LBDR_L/Rxy_reg[7]/Q', 'Output Pin(DFCPX1)')]
U4683 :Q CONTROL_PART/LBDR_L/n33 [('CONTROL_PART/LBDR_L/Rxy_reg[7]/D', 'Input Pin(DFCPX1)')]
U4684 :A valid_out_S [('U2873/Q', 'Output Pin(NAND2XL)')]
U4684 :Q n2944 [('U4685/B1', 'Input Pin(AO22X1)')]
U4685 :A1 CONTROL_PART/allocator_unit/credit_counter_S_out[1] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U4685 :A2 n2945 [('U3185/Q', 'Output Pin(NAND2XL)')]
U4685 :B1 n2944 [('U4684/Q', 'Output Pin(INVXL)')]
U4685 :B2 n2943 [('U3182/Q', 'Output Pin(AND2X1)')]
U4685 :Q CONTROL_PART/allocator_unit/credit_counter_S_in[1] [('CONTROL_PART/allocator_unit/credit_counter_S_out_reg[1]/D', 'Input Pin(DFPX1)')]
U4686 :A valid_out_W [('U2970/Q', 'Output Pin(NAND2XL)')]
U4686 :Q n2947 [('U4687/B1', 'Input Pin(AO22X1)')]
U4687 :A1 CONTROL_PART/allocator_unit/credit_counter_W_out[1] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U4687 :A2 n2948 [('U3189/Q', 'Output Pin(NAND2XL)')]
U4687 :B1 n2947 [('U4686/Q', 'Output Pin(INVXL)')]
U4687 :B2 n2946 [('U3186/Q', 'Output Pin(AND2X1)')]
U4687 :Q CONTROL_PART/allocator_unit/credit_counter_W_in[1] [('CONTROL_PART/allocator_unit/credit_counter_W_out_reg[1]/D', 'Input Pin(DFPX1)')]
U4688 :A valid_out_E [('U2893/Q', 'Output Pin(NAND2XL)')]
U4688 :Q n2950 [('U4689/B1', 'Input Pin(AO22X1)')]
U4689 :A1 CONTROL_PART/allocator_unit/credit_counter_E_out[1] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U4689 :A2 n2951 [('U3194/Q', 'Output Pin(NAND2XL)')]
U4689 :B1 n2950 [('U4688/Q', 'Output Pin(INVXL)')]
U4689 :B2 n2949 [('U3191/Q', 'Output Pin(AND2X1)')]
U4689 :Q CONTROL_PART/allocator_unit/credit_counter_E_in[1] [('CONTROL_PART/allocator_unit/credit_counter_E_out_reg[1]/D', 'Input Pin(DFPX1)')]
U4690 :A1 CONTROL_PART/allocator_unit/credit_counter_N_out[1] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U4690 :A2 n2954 [('U3199/Q', 'Output Pin(NAND2XL)')]
U4690 :B1 n2953 [('U2967/Q', 'Output Pin(NOR4X3)')]
U4690 :B2 n2952 [('U3196/Q', 'Output Pin(AND2X1)')]
U4690 :Q CONTROL_PART/allocator_unit/credit_counter_N_in[1] [('CONTROL_PART/allocator_unit/credit_counter_N_out_reg[1]/D', 'Input Pin(DFPX1)')]
U4691 :A valid_out_L [('U2900/Q', 'Output Pin(NAND2XL)')]
U4691 :Q n2955 [('U4692/B2', 'Input Pin(AO22X1)')]
U4692 :A1 CONTROL_PART/allocator_unit/credit_counter_L_out[1] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[1]/Q', 'Output Pin(DFPX1)')]
U4692 :A2 n2957 [('U3204/Q', 'Output Pin(NAND2XL)')]
U4692 :B1 n2956 [('U3201/Q', 'Output Pin(AND2X1)')]
U4692 :B2 n2955 [('U4691/Q', 'Output Pin(INVXL)')]
U4692 :Q CONTROL_PART/allocator_unit/credit_counter_L_in[1] [('CONTROL_PART/allocator_unit/credit_counter_L_out_reg[1]/D', 'Input Pin(DFPX1)')]
U4693 :A1 CONTROL_PART/allocator_unit/arb_S_X/state[2] [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[2]/Q', 'Output Pin(DFCX1)')]
U4693 :A2 n2958 [('U2905/Q', 'Output Pin(NOR2XL)')]
U4693 :B1 n3049 [('U2818/Q', 'Output Pin(AOI221X1)')]
U4693 :Q CONTROL_PART/allocator_unit/arb_S_X/n44 [('CONTROL_PART/allocator_unit/arb_S_X/state_reg[2]/D', 'Input Pin(DFCX1)')]
U4694 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4694 :A2 RX_W[19] [('RX_W[19]', 'Input Port')]
U4694 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4694 :B2 FIFO_W/FIFO_MEM_2[19] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U4694 :Q FIFO_W/FIFO_MEM_2_enabled[19] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[19]/D', 'Input Pin(DFCX1)')]
U4695 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4695 :A2 RX_W[20] [('RX_W[20]', 'Input Port')]
U4695 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4695 :B2 FIFO_W/FIFO_MEM_2[20] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U4695 :Q FIFO_W/FIFO_MEM_2_enabled[20] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[20]/D', 'Input Pin(DFCX1)')]
U4696 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4696 :A2 RX_W[21] [('RX_W[21]', 'Input Port')]
U4696 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4696 :B2 FIFO_W/FIFO_MEM_2[21] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U4696 :Q FIFO_W/FIFO_MEM_2_enabled[21] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[21]/D', 'Input Pin(DFCX1)')]
U4697 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4697 :A2 RX_W[22] [('RX_W[22]', 'Input Port')]
U4697 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4697 :B2 FIFO_W/FIFO_MEM_2[22] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U4697 :Q FIFO_W/FIFO_MEM_2_enabled[22] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[22]/D', 'Input Pin(DFCX1)')]
U4698 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4698 :A2 RX_W[23] [('RX_W[23]', 'Input Port')]
U4698 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4698 :B2 FIFO_W/FIFO_MEM_2[23] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U4698 :Q FIFO_W/FIFO_MEM_2_enabled[23] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[23]/D', 'Input Pin(DFCX1)')]
U4699 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4699 :A2 RX_W[24] [('RX_W[24]', 'Input Port')]
U4699 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4699 :B2 FIFO_W/FIFO_MEM_2[24] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U4699 :Q FIFO_W/FIFO_MEM_2_enabled[24] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[24]/D', 'Input Pin(DFCX1)')]
U4700 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4700 :A2 RX_W[25] [('RX_W[25]', 'Input Port')]
U4700 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4700 :B2 FIFO_W/FIFO_MEM_2[25] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U4700 :Q FIFO_W/FIFO_MEM_2_enabled[25] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[25]/D', 'Input Pin(DFCX1)')]
U4701 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4701 :A2 RX_W[26] [('RX_W[26]', 'Input Port')]
U4701 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4701 :B2 FIFO_W/FIFO_MEM_2[26] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U4701 :Q FIFO_W/FIFO_MEM_2_enabled[26] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[26]/D', 'Input Pin(DFCX1)')]
U4702 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4702 :A2 RX_W[27] [('RX_W[27]', 'Input Port')]
U4702 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4702 :B2 FIFO_W/FIFO_MEM_2[27] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U4702 :Q FIFO_W/FIFO_MEM_2_enabled[27] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[27]/D', 'Input Pin(DFCX1)')]
U4703 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4703 :A2 RX_W[28] [('RX_W[28]', 'Input Port')]
U4703 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4703 :B2 FIFO_W/FIFO_MEM_2[28] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U4703 :Q FIFO_W/FIFO_MEM_2_enabled[28] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[28]/D', 'Input Pin(DFCX1)')]
U4704 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4704 :A2 RX_W[29] [('RX_W[29]', 'Input Port')]
U4704 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4704 :B2 FIFO_W/FIFO_MEM_2[29] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U4704 :Q FIFO_W/FIFO_MEM_2_enabled[29] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[29]/D', 'Input Pin(DFCX1)')]
U4705 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4705 :A2 RX_W[30] [('RX_W[30]', 'Input Port')]
U4705 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4705 :B2 FIFO_W/FIFO_MEM_2[30] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U4705 :Q FIFO_W/FIFO_MEM_2_enabled[30] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[30]/D', 'Input Pin(DFCX1)')]
U4706 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4706 :A2 RX_W[31] [('RX_W[31]', 'Input Port')]
U4706 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4706 :B2 FIFO_W/FIFO_MEM_2[31] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U4706 :Q FIFO_W/FIFO_MEM_2_enabled[31] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[31]/D', 'Input Pin(DFCX1)')]
U4707 :A1 n2959 [('U4317/Q', 'Output Pin(NOR3X2)')]
U4707 :A2 RX_W[0] [('RX_W[0]', 'Input Port')]
U4707 :B1 n1562 [('U2521/Q', 'Output Pin(INVX2)')]
U4707 :B2 FIFO_W/FIFO_MEM_4[0] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U4707 :Q FIFO_W/FIFO_MEM_4_enabled[0] [('FIFO_W/FIFO_seq/FIFO_MEM_4_reg[0]/D', 'Input Pin(DFCX1)')]
U4708 :A1 n3070 [('FIFO_S/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4708 :A2 FIFO_S/write_pointer[0] [('FIFO_S/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4708 :B1 n3092 [('FIFO_S/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4708 :B2 FIFO_S/write_pointer[1] [('FIFO_S/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4708 :Q n2960 [('U4709/C1', 'Input Pin(OAI221X1)')]
U4709 :A1 n3070 [('FIFO_S/FIFO_seq/read_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4709 :A2 FIFO_S/write_pointer[0] [('FIFO_S/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4709 :B1 n3092 [('FIFO_S/FIFO_seq/read_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4709 :B2 FIFO_S/write_pointer[1] [('FIFO_S/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4709 :C1 n2960 [('U4708/Q', 'Output Pin(AOI22X1)')]
U4709 :Q n2961 [('U4710/C1', 'Input Pin(AOI221X1)')]
U4710 :A1 FIFO_S/write_pointer[3] [('FIFO_S/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4710 :A2 n3098 [('FIFO_S/FIFO_seq/read_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4710 :B1 n3064 [('FIFO_S/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4710 :B2 FIFO_S/read_pointer[0] [('FIFO_S/FIFO_seq/read_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4710 :C1 n2961 [('U4709/Q', 'Output Pin(OAI221X1)')]
U4710 :Q n2962 [('U4711/C1', 'Input Pin(OAI221X1)')]
U4711 :A1 FIFO_S/write_pointer[2] [('FIFO_S/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4711 :A2 n3080 [('FIFO_S/FIFO_seq/read_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4711 :B1 n3106 [('FIFO_S/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4711 :B2 FIFO_S/read_pointer[3] [('FIFO_S/FIFO_seq/read_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4711 :C1 n2962 [('U4710/Q', 'Output Pin(AOI221X1)')]
U4711 :Q n2963 [('U4712/B', 'Input Pin(NAND2XL)')]
U4712 :A valid_in_S [('valid_in_S', 'Input Port')]
U4712 :B n2963 [('U4711/Q', 'Output Pin(OAI221X1)')]
U4712 :Q n2995 [('U4713/B', 'Input Pin(NOR2XL)'), ('U4748/B', 'Input Pin(NOR2XL)'), ('U4912/A', 'Input Pin(INVXL)'), ('U4913/B2', 'Input Pin(AOI22X1)'), ('U4915/A2', 'Input Pin(AOI21X1)'), ('U4918/B2', 'Input Pin(AOI22X1)'), ('U4919/A2', 'Input Pin(AOI21X1)')]
U4713 :A FIFO_S/write_pointer[2] [('FIFO_S/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4713 :B n2995 [('U4712/Q', 'Output Pin(NAND2XL)')]
U4713 :Q n2994 [('U4714/A', 'Input Pin(NAND2XL)'), ('U4919/B1', 'Input Pin(AOI21X1)')]
U4714 :A n2994 [('U4713/Q', 'Output Pin(NOR2XL)')]
U4714 :B n3064 [('FIFO_S/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4714 :Q n2970 [('U4715/C', 'Input Pin(NOR3X2)'), ('U4828/C', 'Input Pin(NOR3X2)')]
U4715 :A FIFO_S/write_pointer[1] [('FIFO_S/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4715 :B n3078 [('FIFO_S/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4715 :C n2970 [('U4714/Q', 'Output Pin(NAND2XL)')]
U4715 :Q n2964 [('U2523/A', 'Input Pin(INVX2)'), ('U4716/A1', 'Input Pin(AO22X1)'), ('U4717/A1', 'Input Pin(AO22X1)'), ('U4718/A1', 'Input Pin(AO22X1)'), ('U4719/A1', 'Input Pin(AO22X1)'), ('U4720/A1', 'Input Pin(AO22X1)'), ('U4721/A1', 'Input Pin(AO22X1)'), ('U4722/A1', 'Input Pin(AO22X1)'), ('U4723/A1', 'Input Pin(AO22X1)'), ('U4724/A1', 'Input Pin(AO22X1)'), ('U4725/A1', 'Input Pin(AO22X1)'), ('U4726/A1', 'Input Pin(AO22X1)'), ('U4727/A1', 'Input Pin(AO22X1)'), ('U4728/A1', 'Input Pin(AO22X1)'), ('U4729/A1', 'Input Pin(AO22X1)'), ('U4730/A1', 'Input Pin(AO22X1)'), ('U4731/A1', 'Input Pin(AO22X1)'), ('U4732/A1', 'Input Pin(AO22X1)'), ('U4733/A1', 'Input Pin(AO22X1)'), ('U4734/A1', 'Input Pin(AO22X1)'), ('U4735/A1', 'Input Pin(AO22X1)'), ('U4736/A1', 'Input Pin(AO22X1)'), ('U4737/A1', 'Input Pin(AO22X1)'), ('U4738/A1', 'Input Pin(AO22X1)'), ('U4739/A1', 'Input Pin(AO22X1)'), ('U4740/A1', 'Input Pin(AO22X1)'), ('U4741/A1', 'Input Pin(AO22X1)'), ('U4742/A1', 'Input Pin(AO22X1)'), ('U4743/A1', 'Input Pin(AO22X1)'), ('U4744/A1', 'Input Pin(AO22X1)'), ('U4745/A1', 'Input Pin(AO22X1)'), ('U4746/A1', 'Input Pin(AO22X1)'), ('U4747/A1', 'Input Pin(AO22X1)')]
U4716 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4716 :A2 RX_S[0] [('RX_S[0]', 'Input Port')]
U4716 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4716 :B2 FIFO_S/FIFO_MEM_1[0] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U4716 :Q FIFO_S/FIFO_MEM_1_enabled[0] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[0]/D', 'Input Pin(DFCX1)')]
U4717 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4717 :A2 RX_S[1] [('RX_S[1]', 'Input Port')]
U4717 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4717 :B2 FIFO_S/FIFO_MEM_1[1] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U4717 :Q FIFO_S/FIFO_MEM_1_enabled[1] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[1]/D', 'Input Pin(DFCX1)')]
U4718 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4718 :A2 RX_S[2] [('RX_S[2]', 'Input Port')]
U4718 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4718 :B2 FIFO_S/FIFO_MEM_1[2] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U4718 :Q FIFO_S/FIFO_MEM_1_enabled[2] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[2]/D', 'Input Pin(DFCX1)')]
U4719 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4719 :A2 RX_S[3] [('RX_S[3]', 'Input Port')]
U4719 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4719 :B2 FIFO_S/FIFO_MEM_1[3] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U4719 :Q FIFO_S/FIFO_MEM_1_enabled[3] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[3]/D', 'Input Pin(DFCX1)')]
U4720 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4720 :A2 RX_S[4] [('RX_S[4]', 'Input Port')]
U4720 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4720 :B2 FIFO_S/FIFO_MEM_1[4] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U4720 :Q FIFO_S/FIFO_MEM_1_enabled[4] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[4]/D', 'Input Pin(DFCX1)')]
U4721 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4721 :A2 RX_S[5] [('RX_S[5]', 'Input Port')]
U4721 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4721 :B2 FIFO_S/FIFO_MEM_1[5] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U4721 :Q FIFO_S/FIFO_MEM_1_enabled[5] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[5]/D', 'Input Pin(DFCX1)')]
U4722 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4722 :A2 RX_S[6] [('RX_S[6]', 'Input Port')]
U4722 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4722 :B2 FIFO_S/FIFO_MEM_1[6] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U4722 :Q FIFO_S/FIFO_MEM_1_enabled[6] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[6]/D', 'Input Pin(DFCX1)')]
U4723 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4723 :A2 RX_S[7] [('RX_S[7]', 'Input Port')]
U4723 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4723 :B2 FIFO_S/FIFO_MEM_1[7] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U4723 :Q FIFO_S/FIFO_MEM_1_enabled[7] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[7]/D', 'Input Pin(DFCX1)')]
U4724 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4724 :A2 RX_S[8] [('RX_S[8]', 'Input Port')]
U4724 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4724 :B2 FIFO_S/FIFO_MEM_1[8] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U4724 :Q FIFO_S/FIFO_MEM_1_enabled[8] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[8]/D', 'Input Pin(DFCX1)')]
U4725 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4725 :A2 RX_S[9] [('RX_S[9]', 'Input Port')]
U4725 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4725 :B2 FIFO_S/FIFO_MEM_1[9] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U4725 :Q FIFO_S/FIFO_MEM_1_enabled[9] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[9]/D', 'Input Pin(DFCX1)')]
U4726 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4726 :A2 RX_S[10] [('RX_S[10]', 'Input Port')]
U4726 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4726 :B2 FIFO_S/FIFO_MEM_1[10] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U4726 :Q FIFO_S/FIFO_MEM_1_enabled[10] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[10]/D', 'Input Pin(DFCX1)')]
U4727 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4727 :A2 RX_S[11] [('RX_S[11]', 'Input Port')]
U4727 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4727 :B2 FIFO_S/FIFO_MEM_1[11] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U4727 :Q FIFO_S/FIFO_MEM_1_enabled[11] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[11]/D', 'Input Pin(DFCX1)')]
U4728 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4728 :A2 RX_S[12] [('RX_S[12]', 'Input Port')]
U4728 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4728 :B2 FIFO_S/FIFO_MEM_1[12] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U4728 :Q FIFO_S/FIFO_MEM_1_enabled[12] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[12]/D', 'Input Pin(DFCX1)')]
U4729 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4729 :A2 RX_S[13] [('RX_S[13]', 'Input Port')]
U4729 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4729 :B2 FIFO_S/FIFO_MEM_1[13] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U4729 :Q FIFO_S/FIFO_MEM_1_enabled[13] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[13]/D', 'Input Pin(DFCX1)')]
U4730 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4730 :A2 RX_S[14] [('RX_S[14]', 'Input Port')]
U4730 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4730 :B2 FIFO_S/FIFO_MEM_1[14] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U4730 :Q FIFO_S/FIFO_MEM_1_enabled[14] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[14]/D', 'Input Pin(DFCX1)')]
U4731 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4731 :A2 RX_S[15] [('RX_S[15]', 'Input Port')]
U4731 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4731 :B2 FIFO_S/FIFO_MEM_1[15] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U4731 :Q FIFO_S/FIFO_MEM_1_enabled[15] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[15]/D', 'Input Pin(DFCX1)')]
U4732 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4732 :A2 RX_S[16] [('RX_S[16]', 'Input Port')]
U4732 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4732 :B2 FIFO_S/FIFO_MEM_1[16] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U4732 :Q FIFO_S/FIFO_MEM_1_enabled[16] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[16]/D', 'Input Pin(DFCX1)')]
U4733 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4733 :A2 RX_S[17] [('RX_S[17]', 'Input Port')]
U4733 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4733 :B2 FIFO_S/FIFO_MEM_1[17] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U4733 :Q FIFO_S/FIFO_MEM_1_enabled[17] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[17]/D', 'Input Pin(DFCX1)')]
U4734 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4734 :A2 RX_S[18] [('RX_S[18]', 'Input Port')]
U4734 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4734 :B2 FIFO_S/FIFO_MEM_1[18] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U4734 :Q FIFO_S/FIFO_MEM_1_enabled[18] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[18]/D', 'Input Pin(DFCX1)')]
U4735 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4735 :A2 RX_S[19] [('RX_S[19]', 'Input Port')]
U4735 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4735 :B2 FIFO_S/FIFO_MEM_1[19] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U4735 :Q FIFO_S/FIFO_MEM_1_enabled[19] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[19]/D', 'Input Pin(DFCX1)')]
U4736 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4736 :A2 RX_S[20] [('RX_S[20]', 'Input Port')]
U4736 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4736 :B2 FIFO_S/FIFO_MEM_1[20] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U4736 :Q FIFO_S/FIFO_MEM_1_enabled[20] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[20]/D', 'Input Pin(DFCX1)')]
U4737 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4737 :A2 RX_S[21] [('RX_S[21]', 'Input Port')]
U4737 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4737 :B2 FIFO_S/FIFO_MEM_1[21] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U4737 :Q FIFO_S/FIFO_MEM_1_enabled[21] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[21]/D', 'Input Pin(DFCX1)')]
U4738 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4738 :A2 RX_S[22] [('RX_S[22]', 'Input Port')]
U4738 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4738 :B2 FIFO_S/FIFO_MEM_1[22] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U4738 :Q FIFO_S/FIFO_MEM_1_enabled[22] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[22]/D', 'Input Pin(DFCX1)')]
U4739 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4739 :A2 RX_S[23] [('RX_S[23]', 'Input Port')]
U4739 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4739 :B2 FIFO_S/FIFO_MEM_1[23] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U4739 :Q FIFO_S/FIFO_MEM_1_enabled[23] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[23]/D', 'Input Pin(DFCX1)')]
U4740 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4740 :A2 RX_S[24] [('RX_S[24]', 'Input Port')]
U4740 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4740 :B2 FIFO_S/FIFO_MEM_1[24] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U4740 :Q FIFO_S/FIFO_MEM_1_enabled[24] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[24]/D', 'Input Pin(DFCX1)')]
U4741 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4741 :A2 RX_S[25] [('RX_S[25]', 'Input Port')]
U4741 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4741 :B2 FIFO_S/FIFO_MEM_1[25] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U4741 :Q FIFO_S/FIFO_MEM_1_enabled[25] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[25]/D', 'Input Pin(DFCX1)')]
U4742 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4742 :A2 RX_S[26] [('RX_S[26]', 'Input Port')]
U4742 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4742 :B2 FIFO_S/FIFO_MEM_1[26] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U4742 :Q FIFO_S/FIFO_MEM_1_enabled[26] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[26]/D', 'Input Pin(DFCX1)')]
U4743 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4743 :A2 RX_S[27] [('RX_S[27]', 'Input Port')]
U4743 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4743 :B2 FIFO_S/FIFO_MEM_1[27] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U4743 :Q FIFO_S/FIFO_MEM_1_enabled[27] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[27]/D', 'Input Pin(DFCX1)')]
U4744 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4744 :A2 RX_S[28] [('RX_S[28]', 'Input Port')]
U4744 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4744 :B2 FIFO_S/FIFO_MEM_1[28] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U4744 :Q FIFO_S/FIFO_MEM_1_enabled[28] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[28]/D', 'Input Pin(DFCX1)')]
U4745 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4745 :A2 RX_S[29] [('RX_S[29]', 'Input Port')]
U4745 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4745 :B2 FIFO_S/FIFO_MEM_1[29] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U4745 :Q FIFO_S/FIFO_MEM_1_enabled[29] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[29]/D', 'Input Pin(DFCX1)')]
U4746 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4746 :A2 RX_S[30] [('RX_S[30]', 'Input Port')]
U4746 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4746 :B2 FIFO_S/FIFO_MEM_1[30] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U4746 :Q FIFO_S/FIFO_MEM_1_enabled[30] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[30]/D', 'Input Pin(DFCX1)')]
U4747 :A1 n2964 [('U4715/Q', 'Output Pin(NOR3X2)')]
U4747 :A2 RX_S[31] [('RX_S[31]', 'Input Port')]
U4747 :B1 n1564 [('U2523/Q', 'Output Pin(INVX2)')]
U4747 :B2 FIFO_S/FIFO_MEM_1[31] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U4747 :Q FIFO_S/FIFO_MEM_1_enabled[31] [('FIFO_S/FIFO_seq/FIFO_MEM_1_reg[31]/D', 'Input Pin(DFCX1)')]
U4748 :A FIFO_S/write_pointer[1] [('FIFO_S/FIFO_seq/write_pointer_reg[1]/Q', 'Output Pin(DFCX1)')]
U4748 :B n2995 [('U4712/Q', 'Output Pin(NAND2XL)')]
U4748 :Q n2991 [('U4749/A', 'Input Pin(NAND2XL)'), ('U4915/B1', 'Input Pin(AOI21X1)')]
U4749 :A n2991 [('U4748/Q', 'Output Pin(NOR2XL)')]
U4749 :B n3078 [('FIFO_S/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4749 :Q n2966 [('U4750/C', 'Input Pin(NOR3X2)'), ('U4783/C', 'Input Pin(NOR3X2)')]
U4750 :A FIFO_S/write_pointer[3] [('FIFO_S/FIFO_seq/write_pointer_reg[3]/Q', 'Output Pin(DFCX1)')]
U4750 :B n3106 [('FIFO_S/FIFO_seq/write_pointer_reg[2]/QN', 'Output Pin(DFCX1)')]
U4750 :C n2966 [('U4749/Q', 'Output Pin(NAND2XL)')]
U4750 :Q n2965 [('U2530/A', 'Input Pin(INVX2)'), ('U4751/A1', 'Input Pin(AO22X1)'), ('U4752/A1', 'Input Pin(AO22X1)'), ('U4753/A1', 'Input Pin(AO22X1)'), ('U4754/A1', 'Input Pin(AO22X1)'), ('U4755/A1', 'Input Pin(AO22X1)'), ('U4756/A1', 'Input Pin(AO22X1)'), ('U4757/A1', 'Input Pin(AO22X1)'), ('U4758/A1', 'Input Pin(AO22X1)'), ('U4759/A1', 'Input Pin(AO22X1)'), ('U4760/A1', 'Input Pin(AO22X1)'), ('U4761/A1', 'Input Pin(AO22X1)'), ('U4762/A1', 'Input Pin(AO22X1)'), ('U4763/A1', 'Input Pin(AO22X1)'), ('U4764/A1', 'Input Pin(AO22X1)'), ('U4765/A1', 'Input Pin(AO22X1)'), ('U4766/A1', 'Input Pin(AO22X1)'), ('U4767/A1', 'Input Pin(AO22X1)'), ('U4768/A1', 'Input Pin(AO22X1)'), ('U4769/A1', 'Input Pin(AO22X1)'), ('U4770/A1', 'Input Pin(AO22X1)'), ('U4771/A1', 'Input Pin(AO22X1)'), ('U4772/A1', 'Input Pin(AO22X1)'), ('U4773/A1', 'Input Pin(AO22X1)'), ('U4774/A1', 'Input Pin(AO22X1)'), ('U4775/A1', 'Input Pin(AO22X1)'), ('U4776/A1', 'Input Pin(AO22X1)'), ('U4777/A1', 'Input Pin(AO22X1)'), ('U4778/A1', 'Input Pin(AO22X1)'), ('U4779/A1', 'Input Pin(AO22X1)'), ('U4780/A1', 'Input Pin(AO22X1)'), ('U4781/A1', 'Input Pin(AO22X1)'), ('U4782/A1', 'Input Pin(AO22X1)')]
U4751 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4751 :A2 RX_S[0] [('RX_S[0]', 'Input Port')]
U4751 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4751 :B2 FIFO_S/FIFO_MEM_3[0] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0]/Q', 'Output Pin(DFCX1)')]
U4751 :Q FIFO_S/FIFO_MEM_3_enabled[0] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[0]/D', 'Input Pin(DFCX1)')]
U4752 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4752 :A2 RX_S[1] [('RX_S[1]', 'Input Port')]
U4752 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4752 :B2 FIFO_S/FIFO_MEM_3[1] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1]/Q', 'Output Pin(DFCX1)')]
U4752 :Q FIFO_S/FIFO_MEM_3_enabled[1] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[1]/D', 'Input Pin(DFCX1)')]
U4753 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4753 :A2 RX_S[2] [('RX_S[2]', 'Input Port')]
U4753 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4753 :B2 FIFO_S/FIFO_MEM_3[2] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2]/Q', 'Output Pin(DFCX1)')]
U4753 :Q FIFO_S/FIFO_MEM_3_enabled[2] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[2]/D', 'Input Pin(DFCX1)')]
U4754 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4754 :A2 RX_S[3] [('RX_S[3]', 'Input Port')]
U4754 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4754 :B2 FIFO_S/FIFO_MEM_3[3] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3]/Q', 'Output Pin(DFCX1)')]
U4754 :Q FIFO_S/FIFO_MEM_3_enabled[3] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[3]/D', 'Input Pin(DFCX1)')]
U4755 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4755 :A2 RX_S[4] [('RX_S[4]', 'Input Port')]
U4755 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4755 :B2 FIFO_S/FIFO_MEM_3[4] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4]/Q', 'Output Pin(DFCX1)')]
U4755 :Q FIFO_S/FIFO_MEM_3_enabled[4] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[4]/D', 'Input Pin(DFCX1)')]
U4756 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4756 :A2 RX_S[5] [('RX_S[5]', 'Input Port')]
U4756 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4756 :B2 FIFO_S/FIFO_MEM_3[5] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5]/Q', 'Output Pin(DFCX1)')]
U4756 :Q FIFO_S/FIFO_MEM_3_enabled[5] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[5]/D', 'Input Pin(DFCX1)')]
U4757 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4757 :A2 RX_S[6] [('RX_S[6]', 'Input Port')]
U4757 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4757 :B2 FIFO_S/FIFO_MEM_3[6] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6]/Q', 'Output Pin(DFCX1)')]
U4757 :Q FIFO_S/FIFO_MEM_3_enabled[6] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[6]/D', 'Input Pin(DFCX1)')]
U4758 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4758 :A2 RX_S[7] [('RX_S[7]', 'Input Port')]
U4758 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4758 :B2 FIFO_S/FIFO_MEM_3[7] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7]/Q', 'Output Pin(DFCX1)')]
U4758 :Q FIFO_S/FIFO_MEM_3_enabled[7] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[7]/D', 'Input Pin(DFCX1)')]
U4759 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4759 :A2 RX_S[8] [('RX_S[8]', 'Input Port')]
U4759 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4759 :B2 FIFO_S/FIFO_MEM_3[8] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8]/Q', 'Output Pin(DFCX1)')]
U4759 :Q FIFO_S/FIFO_MEM_3_enabled[8] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[8]/D', 'Input Pin(DFCX1)')]
U4760 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4760 :A2 RX_S[9] [('RX_S[9]', 'Input Port')]
U4760 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4760 :B2 FIFO_S/FIFO_MEM_3[9] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9]/Q', 'Output Pin(DFCX1)')]
U4760 :Q FIFO_S/FIFO_MEM_3_enabled[9] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[9]/D', 'Input Pin(DFCX1)')]
U4761 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4761 :A2 RX_S[10] [('RX_S[10]', 'Input Port')]
U4761 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4761 :B2 FIFO_S/FIFO_MEM_3[10] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[10]/Q', 'Output Pin(DFCX1)')]
U4761 :Q FIFO_S/FIFO_MEM_3_enabled[10] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[10]/D', 'Input Pin(DFCX1)')]
U4762 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4762 :A2 RX_S[11] [('RX_S[11]', 'Input Port')]
U4762 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4762 :B2 FIFO_S/FIFO_MEM_3[11] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[11]/Q', 'Output Pin(DFCX1)')]
U4762 :Q FIFO_S/FIFO_MEM_3_enabled[11] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[11]/D', 'Input Pin(DFCX1)')]
U4763 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4763 :A2 RX_S[12] [('RX_S[12]', 'Input Port')]
U4763 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4763 :B2 FIFO_S/FIFO_MEM_3[12] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[12]/Q', 'Output Pin(DFCX1)')]
U4763 :Q FIFO_S/FIFO_MEM_3_enabled[12] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[12]/D', 'Input Pin(DFCX1)')]
U4764 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4764 :A2 RX_S[13] [('RX_S[13]', 'Input Port')]
U4764 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4764 :B2 FIFO_S/FIFO_MEM_3[13] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[13]/Q', 'Output Pin(DFCX1)')]
U4764 :Q FIFO_S/FIFO_MEM_3_enabled[13] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[13]/D', 'Input Pin(DFCX1)')]
U4765 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4765 :A2 RX_S[14] [('RX_S[14]', 'Input Port')]
U4765 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4765 :B2 FIFO_S/FIFO_MEM_3[14] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[14]/Q', 'Output Pin(DFCX1)')]
U4765 :Q FIFO_S/FIFO_MEM_3_enabled[14] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[14]/D', 'Input Pin(DFCX1)')]
U4766 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4766 :A2 RX_S[15] [('RX_S[15]', 'Input Port')]
U4766 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4766 :B2 FIFO_S/FIFO_MEM_3[15] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[15]/Q', 'Output Pin(DFCX1)')]
U4766 :Q FIFO_S/FIFO_MEM_3_enabled[15] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[15]/D', 'Input Pin(DFCX1)')]
U4767 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4767 :A2 RX_S[16] [('RX_S[16]', 'Input Port')]
U4767 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4767 :B2 FIFO_S/FIFO_MEM_3[16] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[16]/Q', 'Output Pin(DFCX1)')]
U4767 :Q FIFO_S/FIFO_MEM_3_enabled[16] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[16]/D', 'Input Pin(DFCX1)')]
U4768 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4768 :A2 RX_S[17] [('RX_S[17]', 'Input Port')]
U4768 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4768 :B2 FIFO_S/FIFO_MEM_3[17] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[17]/Q', 'Output Pin(DFCX1)')]
U4768 :Q FIFO_S/FIFO_MEM_3_enabled[17] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[17]/D', 'Input Pin(DFCX1)')]
U4769 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4769 :A2 RX_S[18] [('RX_S[18]', 'Input Port')]
U4769 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4769 :B2 FIFO_S/FIFO_MEM_3[18] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[18]/Q', 'Output Pin(DFCX1)')]
U4769 :Q FIFO_S/FIFO_MEM_3_enabled[18] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[18]/D', 'Input Pin(DFCX1)')]
U4770 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4770 :A2 RX_S[19] [('RX_S[19]', 'Input Port')]
U4770 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4770 :B2 FIFO_S/FIFO_MEM_3[19] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[19]/Q', 'Output Pin(DFCX1)')]
U4770 :Q FIFO_S/FIFO_MEM_3_enabled[19] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[19]/D', 'Input Pin(DFCX1)')]
U4771 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4771 :A2 RX_S[20] [('RX_S[20]', 'Input Port')]
U4771 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4771 :B2 FIFO_S/FIFO_MEM_3[20] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[20]/Q', 'Output Pin(DFCX1)')]
U4771 :Q FIFO_S/FIFO_MEM_3_enabled[20] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[20]/D', 'Input Pin(DFCX1)')]
U4772 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4772 :A2 RX_S[21] [('RX_S[21]', 'Input Port')]
U4772 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4772 :B2 FIFO_S/FIFO_MEM_3[21] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[21]/Q', 'Output Pin(DFCX1)')]
U4772 :Q FIFO_S/FIFO_MEM_3_enabled[21] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[21]/D', 'Input Pin(DFCX1)')]
U4773 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4773 :A2 RX_S[22] [('RX_S[22]', 'Input Port')]
U4773 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4773 :B2 FIFO_S/FIFO_MEM_3[22] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[22]/Q', 'Output Pin(DFCX1)')]
U4773 :Q FIFO_S/FIFO_MEM_3_enabled[22] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[22]/D', 'Input Pin(DFCX1)')]
U4774 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4774 :A2 RX_S[23] [('RX_S[23]', 'Input Port')]
U4774 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4774 :B2 FIFO_S/FIFO_MEM_3[23] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[23]/Q', 'Output Pin(DFCX1)')]
U4774 :Q FIFO_S/FIFO_MEM_3_enabled[23] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[23]/D', 'Input Pin(DFCX1)')]
U4775 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4775 :A2 RX_S[24] [('RX_S[24]', 'Input Port')]
U4775 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4775 :B2 FIFO_S/FIFO_MEM_3[24] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[24]/Q', 'Output Pin(DFCX1)')]
U4775 :Q FIFO_S/FIFO_MEM_3_enabled[24] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[24]/D', 'Input Pin(DFCX1)')]
U4776 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4776 :A2 RX_S[25] [('RX_S[25]', 'Input Port')]
U4776 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4776 :B2 FIFO_S/FIFO_MEM_3[25] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[25]/Q', 'Output Pin(DFCX1)')]
U4776 :Q FIFO_S/FIFO_MEM_3_enabled[25] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[25]/D', 'Input Pin(DFCX1)')]
U4777 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4777 :A2 RX_S[26] [('RX_S[26]', 'Input Port')]
U4777 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4777 :B2 FIFO_S/FIFO_MEM_3[26] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[26]/Q', 'Output Pin(DFCX1)')]
U4777 :Q FIFO_S/FIFO_MEM_3_enabled[26] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[26]/D', 'Input Pin(DFCX1)')]
U4778 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4778 :A2 RX_S[27] [('RX_S[27]', 'Input Port')]
U4778 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4778 :B2 FIFO_S/FIFO_MEM_3[27] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[27]/Q', 'Output Pin(DFCX1)')]
U4778 :Q FIFO_S/FIFO_MEM_3_enabled[27] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[27]/D', 'Input Pin(DFCX1)')]
U4779 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4779 :A2 RX_S[28] [('RX_S[28]', 'Input Port')]
U4779 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4779 :B2 FIFO_S/FIFO_MEM_3[28] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[28]/Q', 'Output Pin(DFCX1)')]
U4779 :Q FIFO_S/FIFO_MEM_3_enabled[28] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[28]/D', 'Input Pin(DFCX1)')]
U4780 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4780 :A2 RX_S[29] [('RX_S[29]', 'Input Port')]
U4780 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4780 :B2 FIFO_S/FIFO_MEM_3[29] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[29]/Q', 'Output Pin(DFCX1)')]
U4780 :Q FIFO_S/FIFO_MEM_3_enabled[29] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[29]/D', 'Input Pin(DFCX1)')]
U4781 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4781 :A2 RX_S[30] [('RX_S[30]', 'Input Port')]
U4781 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4781 :B2 FIFO_S/FIFO_MEM_3[30] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30]/Q', 'Output Pin(DFCX1)')]
U4781 :Q FIFO_S/FIFO_MEM_3_enabled[30] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[30]/D', 'Input Pin(DFCX1)')]
U4782 :A1 n2965 [('U4750/Q', 'Output Pin(NOR3X2)')]
U4782 :A2 RX_S[31] [('RX_S[31]', 'Input Port')]
U4782 :B1 n1571 [('U2530/Q', 'Output Pin(INVX2)')]
U4782 :B2 FIFO_S/FIFO_MEM_3[31] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31]/Q', 'Output Pin(DFCX1)')]
U4782 :Q FIFO_S/FIFO_MEM_3_enabled[31] [('FIFO_S/FIFO_seq/FIFO_MEM_3_reg[31]/D', 'Input Pin(DFCX1)')]
U4783 :A FIFO_S/write_pointer[2] [('FIFO_S/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4783 :B n3064 [('FIFO_S/FIFO_seq/write_pointer_reg[3]/QN', 'Output Pin(DFCX1)')]
U4783 :C n2966 [('U4749/Q', 'Output Pin(NAND2XL)')]
U4783 :Q n2973 [('U2526/A', 'Input Pin(INVX2)'), ('U4784/A1', 'Input Pin(AO22X1)'), ('U4785/A1', 'Input Pin(AO22X1)'), ('U4786/A1', 'Input Pin(AO22X1)'), ('U4787/A1', 'Input Pin(AO22X1)'), ('U4788/A1', 'Input Pin(AO22X1)'), ('U4789/A1', 'Input Pin(AO22X1)'), ('U4790/A1', 'Input Pin(AO22X1)'), ('U4791/A1', 'Input Pin(AO22X1)'), ('U4792/A1', 'Input Pin(AO22X1)'), ('U4827/A1', 'Input Pin(AO22X1)'), ('U4837/A1', 'Input Pin(AO22X1)'), ('U4846/A1', 'Input Pin(AO22X1)'), ('U4858/A1', 'Input Pin(AO22X1)'), ('U4859/A1', 'Input Pin(AO22X1)'), ('U4865/A1', 'Input Pin(AO22X1)'), ('U4866/A1', 'Input Pin(AO22X1)'), ('U4867/A1', 'Input Pin(AO22X1)'), ('U4868/A1', 'Input Pin(AO22X1)'), ('U4869/A1', 'Input Pin(AO22X1)'), ('U4871/A1', 'Input Pin(AO22X1)'), ('U4872/A1', 'Input Pin(AO22X1)'), ('U4873/A1', 'Input Pin(AO22X1)'), ('U4874/A1', 'Input Pin(AO22X1)'), ('U4875/A1', 'Input Pin(AO22X1)'), ('U4876/A1', 'Input Pin(AO22X1)'), ('U4877/A1', 'Input Pin(AO22X1)'), ('U4878/A1', 'Input Pin(AO22X1)'), ('U4879/A1', 'Input Pin(AO22X1)'), ('U4880/A1', 'Input Pin(AO22X1)'), ('U4881/A1', 'Input Pin(AO22X1)'), ('U4882/A1', 'Input Pin(AO22X1)'), ('U4883/A1', 'Input Pin(AO22X1)')]
U4784 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4784 :A2 RX_S[1] [('RX_S[1]', 'Input Port')]
U4784 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4784 :B2 FIFO_S/FIFO_MEM_4[1] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1]/Q', 'Output Pin(DFCX1)')]
U4784 :Q FIFO_S/FIFO_MEM_4_enabled[1] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[1]/D', 'Input Pin(DFCX1)')]
U4785 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4785 :A2 RX_S[2] [('RX_S[2]', 'Input Port')]
U4785 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4785 :B2 FIFO_S/FIFO_MEM_4[2] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2]/Q', 'Output Pin(DFCX1)')]
U4785 :Q FIFO_S/FIFO_MEM_4_enabled[2] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[2]/D', 'Input Pin(DFCX1)')]
U4786 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4786 :A2 RX_S[3] [('RX_S[3]', 'Input Port')]
U4786 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4786 :B2 FIFO_S/FIFO_MEM_4[3] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3]/Q', 'Output Pin(DFCX1)')]
U4786 :Q FIFO_S/FIFO_MEM_4_enabled[3] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[3]/D', 'Input Pin(DFCX1)')]
U4787 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4787 :A2 RX_S[4] [('RX_S[4]', 'Input Port')]
U4787 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4787 :B2 FIFO_S/FIFO_MEM_4[4] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4]/Q', 'Output Pin(DFCX1)')]
U4787 :Q FIFO_S/FIFO_MEM_4_enabled[4] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[4]/D', 'Input Pin(DFCX1)')]
U4788 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4788 :A2 RX_S[5] [('RX_S[5]', 'Input Port')]
U4788 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4788 :B2 FIFO_S/FIFO_MEM_4[5] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5]/Q', 'Output Pin(DFCX1)')]
U4788 :Q FIFO_S/FIFO_MEM_4_enabled[5] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[5]/D', 'Input Pin(DFCX1)')]
U4789 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4789 :A2 RX_S[6] [('RX_S[6]', 'Input Port')]
U4789 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4789 :B2 FIFO_S/FIFO_MEM_4[6] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6]/Q', 'Output Pin(DFCX1)')]
U4789 :Q FIFO_S/FIFO_MEM_4_enabled[6] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[6]/D', 'Input Pin(DFCX1)')]
U4790 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4790 :A2 RX_S[7] [('RX_S[7]', 'Input Port')]
U4790 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4790 :B2 FIFO_S/FIFO_MEM_4[7] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7]/Q', 'Output Pin(DFCX1)')]
U4790 :Q FIFO_S/FIFO_MEM_4_enabled[7] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[7]/D', 'Input Pin(DFCX1)')]
U4791 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4791 :A2 RX_S[8] [('RX_S[8]', 'Input Port')]
U4791 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4791 :B2 FIFO_S/FIFO_MEM_4[8] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8]/Q', 'Output Pin(DFCX1)')]
U4791 :Q FIFO_S/FIFO_MEM_4_enabled[8] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[8]/D', 'Input Pin(DFCX1)')]
U4792 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4792 :A2 RX_S[9] [('RX_S[9]', 'Input Port')]
U4792 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4792 :B2 FIFO_S/FIFO_MEM_4[9] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9]/Q', 'Output Pin(DFCX1)')]
U4792 :Q FIFO_S/FIFO_MEM_4_enabled[9] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[9]/D', 'Input Pin(DFCX1)')]
U4793 :A1 n2967 [('U4349/Q', 'Output Pin(NOR3X2)')]
U4793 :A2 RX_W[18] [('RX_W[18]', 'Input Port')]
U4793 :B1 n1559 [('U2518/Q', 'Output Pin(INVX2)')]
U4793 :B2 FIFO_W/FIFO_MEM_2[18] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U4793 :Q FIFO_W/FIFO_MEM_2_enabled[18] [('FIFO_W/FIFO_seq/FIFO_MEM_2_reg[18]/D', 'Input Pin(DFCX1)')]
U4794 :A FIFO_L/write_pointer[2] [('FIFO_L/FIFO_seq/write_pointer_reg[2]/Q', 'Output Pin(DFCX1)')]
U4794 :B n3102 [('FIFO_L/FIFO_seq/write_pointer_reg[0]/QN', 'Output Pin(DFPX1)')]
U4794 :C n2968 [('U4563/Q', 'Output Pin(NAND2XL)')]
U4794 :Q n2969 [('U2524/A', 'Input Pin(INVX2)'), ('U4795/A1', 'Input Pin(AO22X1)'), ('U4796/A1', 'Input Pin(AO22X1)'), ('U4797/A1', 'Input Pin(AO22X1)'), ('U4798/A1', 'Input Pin(AO22X1)'), ('U4799/A1', 'Input Pin(AO22X1)'), ('U4800/A1', 'Input Pin(AO22X1)'), ('U4801/A1', 'Input Pin(AO22X1)'), ('U4802/A1', 'Input Pin(AO22X1)'), ('U4803/A1', 'Input Pin(AO22X1)'), ('U4804/A1', 'Input Pin(AO22X1)'), ('U4805/A1', 'Input Pin(AO22X1)'), ('U4806/A1', 'Input Pin(AO22X1)'), ('U4807/A1', 'Input Pin(AO22X1)'), ('U4808/A1', 'Input Pin(AO22X1)'), ('U4809/A1', 'Input Pin(AO22X1)'), ('U4810/A1', 'Input Pin(AO22X1)'), ('U4811/A1', 'Input Pin(AO22X1)'), ('U4812/A1', 'Input Pin(AO22X1)'), ('U4813/A1', 'Input Pin(AO22X1)'), ('U4814/A1', 'Input Pin(AO22X1)'), ('U4815/A1', 'Input Pin(AO22X1)'), ('U4816/A1', 'Input Pin(AO22X1)'), ('U4817/A1', 'Input Pin(AO22X1)'), ('U4818/A1', 'Input Pin(AO22X1)'), ('U4819/A1', 'Input Pin(AO22X1)'), ('U4820/A1', 'Input Pin(AO22X1)'), ('U4821/A1', 'Input Pin(AO22X1)'), ('U4822/A1', 'Input Pin(AO22X1)'), ('U4823/A1', 'Input Pin(AO22X1)'), ('U4824/A1', 'Input Pin(AO22X1)'), ('U4825/A1', 'Input Pin(AO22X1)'), ('U4826/A1', 'Input Pin(AO22X1)')]
U4795 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4795 :A2 RX_L[31] [('RX_L[31]', 'Input Port')]
U4795 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4795 :B2 FIFO_L/FIFO_MEM_1[31] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31]/Q', 'Output Pin(DFCX1)')]
U4795 :Q FIFO_L/FIFO_MEM_1_enabled[31] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[31]/D', 'Input Pin(DFCX1)')]
U4796 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4796 :A2 RX_L[30] [('RX_L[30]', 'Input Port')]
U4796 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4796 :B2 FIFO_L/FIFO_MEM_1[30] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30]/Q', 'Output Pin(DFCX1)')]
U4796 :Q FIFO_L/FIFO_MEM_1_enabled[30] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[30]/D', 'Input Pin(DFCX1)')]
U4797 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4797 :A2 RX_L[29] [('RX_L[29]', 'Input Port')]
U4797 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4797 :B2 FIFO_L/FIFO_MEM_1[29] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29]/Q', 'Output Pin(DFCX1)')]
U4797 :Q FIFO_L/FIFO_MEM_1_enabled[29] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[29]/D', 'Input Pin(DFCX1)')]
U4798 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4798 :A2 RX_L[28] [('RX_L[28]', 'Input Port')]
U4798 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4798 :B2 FIFO_L/FIFO_MEM_1[28] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28]/Q', 'Output Pin(DFCX1)')]
U4798 :Q FIFO_L/FIFO_MEM_1_enabled[28] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[28]/D', 'Input Pin(DFCX1)')]
U4799 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4799 :A2 RX_L[27] [('RX_L[27]', 'Input Port')]
U4799 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4799 :B2 FIFO_L/FIFO_MEM_1[27] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27]/Q', 'Output Pin(DFCX1)')]
U4799 :Q FIFO_L/FIFO_MEM_1_enabled[27] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[27]/D', 'Input Pin(DFCX1)')]
U4800 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4800 :A2 RX_L[26] [('RX_L[26]', 'Input Port')]
U4800 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4800 :B2 FIFO_L/FIFO_MEM_1[26] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26]/Q', 'Output Pin(DFCX1)')]
U4800 :Q FIFO_L/FIFO_MEM_1_enabled[26] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[26]/D', 'Input Pin(DFCX1)')]
U4801 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4801 :A2 RX_L[25] [('RX_L[25]', 'Input Port')]
U4801 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4801 :B2 FIFO_L/FIFO_MEM_1[25] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25]/Q', 'Output Pin(DFCX1)')]
U4801 :Q FIFO_L/FIFO_MEM_1_enabled[25] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[25]/D', 'Input Pin(DFCX1)')]
U4802 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4802 :A2 RX_L[24] [('RX_L[24]', 'Input Port')]
U4802 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4802 :B2 FIFO_L/FIFO_MEM_1[24] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24]/Q', 'Output Pin(DFCX1)')]
U4802 :Q FIFO_L/FIFO_MEM_1_enabled[24] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[24]/D', 'Input Pin(DFCX1)')]
U4803 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4803 :A2 RX_L[23] [('RX_L[23]', 'Input Port')]
U4803 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4803 :B2 FIFO_L/FIFO_MEM_1[23] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23]/Q', 'Output Pin(DFCX1)')]
U4803 :Q FIFO_L/FIFO_MEM_1_enabled[23] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[23]/D', 'Input Pin(DFCX1)')]
U4804 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4804 :A2 RX_L[22] [('RX_L[22]', 'Input Port')]
U4804 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4804 :B2 FIFO_L/FIFO_MEM_1[22] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22]/Q', 'Output Pin(DFCX1)')]
U4804 :Q FIFO_L/FIFO_MEM_1_enabled[22] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[22]/D', 'Input Pin(DFCX1)')]
U4805 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4805 :A2 RX_L[21] [('RX_L[21]', 'Input Port')]
U4805 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4805 :B2 FIFO_L/FIFO_MEM_1[21] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21]/Q', 'Output Pin(DFCX1)')]
U4805 :Q FIFO_L/FIFO_MEM_1_enabled[21] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[21]/D', 'Input Pin(DFCX1)')]
U4806 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4806 :A2 RX_L[20] [('RX_L[20]', 'Input Port')]
U4806 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4806 :B2 FIFO_L/FIFO_MEM_1[20] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20]/Q', 'Output Pin(DFCX1)')]
U4806 :Q FIFO_L/FIFO_MEM_1_enabled[20] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[20]/D', 'Input Pin(DFCX1)')]
U4807 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4807 :A2 RX_L[19] [('RX_L[19]', 'Input Port')]
U4807 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4807 :B2 FIFO_L/FIFO_MEM_1[19] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19]/Q', 'Output Pin(DFCX1)')]
U4807 :Q FIFO_L/FIFO_MEM_1_enabled[19] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[19]/D', 'Input Pin(DFCX1)')]
U4808 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4808 :A2 RX_L[18] [('RX_L[18]', 'Input Port')]
U4808 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4808 :B2 FIFO_L/FIFO_MEM_1[18] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18]/Q', 'Output Pin(DFCX1)')]
U4808 :Q FIFO_L/FIFO_MEM_1_enabled[18] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[18]/D', 'Input Pin(DFCX1)')]
U4809 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4809 :A2 RX_L[17] [('RX_L[17]', 'Input Port')]
U4809 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4809 :B2 FIFO_L/FIFO_MEM_1[17] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17]/Q', 'Output Pin(DFCX1)')]
U4809 :Q FIFO_L/FIFO_MEM_1_enabled[17] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[17]/D', 'Input Pin(DFCX1)')]
U4810 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4810 :A2 RX_L[16] [('RX_L[16]', 'Input Port')]
U4810 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4810 :B2 FIFO_L/FIFO_MEM_1[16] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16]/Q', 'Output Pin(DFCX1)')]
U4810 :Q FIFO_L/FIFO_MEM_1_enabled[16] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[16]/D', 'Input Pin(DFCX1)')]
U4811 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4811 :A2 RX_L[15] [('RX_L[15]', 'Input Port')]
U4811 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4811 :B2 FIFO_L/FIFO_MEM_1[15] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15]/Q', 'Output Pin(DFCX1)')]
U4811 :Q FIFO_L/FIFO_MEM_1_enabled[15] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[15]/D', 'Input Pin(DFCX1)')]
U4812 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4812 :A2 RX_L[14] [('RX_L[14]', 'Input Port')]
U4812 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4812 :B2 FIFO_L/FIFO_MEM_1[14] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14]/Q', 'Output Pin(DFCX1)')]
U4812 :Q FIFO_L/FIFO_MEM_1_enabled[14] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[14]/D', 'Input Pin(DFCX1)')]
U4813 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4813 :A2 RX_L[13] [('RX_L[13]', 'Input Port')]
U4813 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4813 :B2 FIFO_L/FIFO_MEM_1[13] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13]/Q', 'Output Pin(DFCX1)')]
U4813 :Q FIFO_L/FIFO_MEM_1_enabled[13] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[13]/D', 'Input Pin(DFCX1)')]
U4814 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4814 :A2 RX_L[12] [('RX_L[12]', 'Input Port')]
U4814 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4814 :B2 FIFO_L/FIFO_MEM_1[12] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12]/Q', 'Output Pin(DFCX1)')]
U4814 :Q FIFO_L/FIFO_MEM_1_enabled[12] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[12]/D', 'Input Pin(DFCX1)')]
U4815 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4815 :A2 RX_L[11] [('RX_L[11]', 'Input Port')]
U4815 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4815 :B2 FIFO_L/FIFO_MEM_1[11] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11]/Q', 'Output Pin(DFCX1)')]
U4815 :Q FIFO_L/FIFO_MEM_1_enabled[11] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[11]/D', 'Input Pin(DFCX1)')]
U4816 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4816 :A2 RX_L[10] [('RX_L[10]', 'Input Port')]
U4816 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4816 :B2 FIFO_L/FIFO_MEM_1[10] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10]/Q', 'Output Pin(DFCX1)')]
U4816 :Q FIFO_L/FIFO_MEM_1_enabled[10] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[10]/D', 'Input Pin(DFCX1)')]
U4817 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4817 :A2 RX_L[9] [('RX_L[9]', 'Input Port')]
U4817 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4817 :B2 FIFO_L/FIFO_MEM_1[9] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9]/Q', 'Output Pin(DFCX1)')]
U4817 :Q FIFO_L/FIFO_MEM_1_enabled[9] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[9]/D', 'Input Pin(DFCX1)')]
U4818 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4818 :A2 RX_L[8] [('RX_L[8]', 'Input Port')]
U4818 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4818 :B2 FIFO_L/FIFO_MEM_1[8] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8]/Q', 'Output Pin(DFCX1)')]
U4818 :Q FIFO_L/FIFO_MEM_1_enabled[8] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[8]/D', 'Input Pin(DFCX1)')]
U4819 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4819 :A2 RX_L[7] [('RX_L[7]', 'Input Port')]
U4819 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4819 :B2 FIFO_L/FIFO_MEM_1[7] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7]/Q', 'Output Pin(DFCX1)')]
U4819 :Q FIFO_L/FIFO_MEM_1_enabled[7] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[7]/D', 'Input Pin(DFCX1)')]
U4820 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4820 :A2 RX_L[6] [('RX_L[6]', 'Input Port')]
U4820 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4820 :B2 FIFO_L/FIFO_MEM_1[6] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6]/Q', 'Output Pin(DFCX1)')]
U4820 :Q FIFO_L/FIFO_MEM_1_enabled[6] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[6]/D', 'Input Pin(DFCX1)')]
U4821 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4821 :A2 RX_L[5] [('RX_L[5]', 'Input Port')]
U4821 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4821 :B2 FIFO_L/FIFO_MEM_1[5] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5]/Q', 'Output Pin(DFCX1)')]
U4821 :Q FIFO_L/FIFO_MEM_1_enabled[5] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[5]/D', 'Input Pin(DFCX1)')]
U4822 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4822 :A2 RX_L[4] [('RX_L[4]', 'Input Port')]
U4822 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4822 :B2 FIFO_L/FIFO_MEM_1[4] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4]/Q', 'Output Pin(DFCX1)')]
U4822 :Q FIFO_L/FIFO_MEM_1_enabled[4] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[4]/D', 'Input Pin(DFCX1)')]
U4823 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4823 :A2 RX_L[3] [('RX_L[3]', 'Input Port')]
U4823 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4823 :B2 FIFO_L/FIFO_MEM_1[3] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3]/Q', 'Output Pin(DFCX1)')]
U4823 :Q FIFO_L/FIFO_MEM_1_enabled[3] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[3]/D', 'Input Pin(DFCX1)')]
U4824 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4824 :A2 RX_L[2] [('RX_L[2]', 'Input Port')]
U4824 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4824 :B2 FIFO_L/FIFO_MEM_1[2] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2]/Q', 'Output Pin(DFCX1)')]
U4824 :Q FIFO_L/FIFO_MEM_1_enabled[2] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[2]/D', 'Input Pin(DFCX1)')]
U4825 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4825 :A2 RX_L[1] [('RX_L[1]', 'Input Port')]
U4825 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4825 :B2 FIFO_L/FIFO_MEM_1[1] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1]/Q', 'Output Pin(DFCX1)')]
U4825 :Q FIFO_L/FIFO_MEM_1_enabled[1] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[1]/D', 'Input Pin(DFCX1)')]
U4826 :A1 n2969 [('U4794/Q', 'Output Pin(NOR3X2)')]
U4826 :A2 RX_L[0] [('RX_L[0]', 'Input Port')]
U4826 :B1 n1565 [('U2524/Q', 'Output Pin(INVX2)')]
U4826 :B2 FIFO_L/FIFO_MEM_1[0] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0]/Q', 'Output Pin(DFCX1)')]
U4826 :Q FIFO_L/FIFO_MEM_1_enabled[0] [('FIFO_L/FIFO_seq/FIFO_MEM_1_reg[0]/D', 'Input Pin(DFCX1)')]
U4827 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4827 :A2 RX_S[0] [('RX_S[0]', 'Input Port')]
U4827 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4827 :B2 FIFO_S/FIFO_MEM_4[0] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0]/Q', 'Output Pin(DFCX1)')]
U4827 :Q FIFO_S/FIFO_MEM_4_enabled[0] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[0]/D', 'Input Pin(DFCX1)')]
U4828 :A FIFO_S/write_pointer[0] [('FIFO_S/FIFO_seq/write_pointer_reg[0]/Q', 'Output Pin(DFPX1)')]
U4828 :B n3115 [('FIFO_S/FIFO_seq/write_pointer_reg[1]/QN', 'Output Pin(DFCX1)')]
U4828 :C n2970 [('U4714/Q', 'Output Pin(NAND2XL)')]
U4828 :Q n2971 [('U2516/A', 'Input Pin(INVX2)'), ('U4829/A1', 'Input Pin(AO22X1)'), ('U4830/A1', 'Input Pin(AO22X1)'), ('U4831/A1', 'Input Pin(AO22X1)'), ('U4832/A1', 'Input Pin(AO22X1)'), ('U4833/A1', 'Input Pin(AO22X1)'), ('U4834/A1', 'Input Pin(AO22X1)'), ('U4835/A1', 'Input Pin(AO22X1)'), ('U4836/A1', 'Input Pin(AO22X1)'), ('U4838/A1', 'Input Pin(AO22X1)'), ('U4839/A1', 'Input Pin(AO22X1)'), ('U4840/A1', 'Input Pin(AO22X1)'), ('U4841/A1', 'Input Pin(AO22X1)'), ('U4842/A1', 'Input Pin(AO22X1)'), ('U4843/A1', 'Input Pin(AO22X1)'), ('U4844/A1', 'Input Pin(AO22X1)'), ('U4845/A1', 'Input Pin(AO22X1)'), ('U4847/A1', 'Input Pin(AO22X1)'), ('U4848/A1', 'Input Pin(AO22X1)'), ('U4849/A1', 'Input Pin(AO22X1)'), ('U4850/A1', 'Input Pin(AO22X1)'), ('U4851/A1', 'Input Pin(AO22X1)'), ('U4852/A1', 'Input Pin(AO22X1)'), ('U4853/A1', 'Input Pin(AO22X1)'), ('U4854/A1', 'Input Pin(AO22X1)'), ('U4855/A1', 'Input Pin(AO22X1)'), ('U4856/A1', 'Input Pin(AO22X1)'), ('U4857/A1', 'Input Pin(AO22X1)'), ('U4860/A1', 'Input Pin(AO22X1)'), ('U4861/A1', 'Input Pin(AO22X1)'), ('U4862/A1', 'Input Pin(AO22X1)'), ('U4863/A1', 'Input Pin(AO22X1)'), ('U4864/A1', 'Input Pin(AO22X1)')]
U4829 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4829 :A2 RX_S[31] [('RX_S[31]', 'Input Port')]
U4829 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4829 :B2 FIFO_S/FIFO_MEM_2[31] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[31]/Q', 'Output Pin(DFCX1)')]
U4829 :Q FIFO_S/FIFO_MEM_2_enabled[31] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[31]/D', 'Input Pin(DFCX1)')]
U4830 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4830 :A2 RX_S[30] [('RX_S[30]', 'Input Port')]
U4830 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4830 :B2 FIFO_S/FIFO_MEM_2[30] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[30]/Q', 'Output Pin(DFCX1)')]
U4830 :Q FIFO_S/FIFO_MEM_2_enabled[30] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[30]/D', 'Input Pin(DFCX1)')]
U4831 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4831 :A2 RX_S[29] [('RX_S[29]', 'Input Port')]
U4831 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4831 :B2 FIFO_S/FIFO_MEM_2[29] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29]/Q', 'Output Pin(DFCX1)')]
U4831 :Q FIFO_S/FIFO_MEM_2_enabled[29] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[29]/D', 'Input Pin(DFCX1)')]
U4832 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4832 :A2 RX_S[28] [('RX_S[28]', 'Input Port')]
U4832 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4832 :B2 FIFO_S/FIFO_MEM_2[28] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28]/Q', 'Output Pin(DFCX1)')]
U4832 :Q FIFO_S/FIFO_MEM_2_enabled[28] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[28]/D', 'Input Pin(DFCX1)')]
U4833 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4833 :A2 RX_S[27] [('RX_S[27]', 'Input Port')]
U4833 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4833 :B2 FIFO_S/FIFO_MEM_2[27] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27]/Q', 'Output Pin(DFCX1)')]
U4833 :Q FIFO_S/FIFO_MEM_2_enabled[27] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[27]/D', 'Input Pin(DFCX1)')]
U4834 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4834 :A2 RX_S[26] [('RX_S[26]', 'Input Port')]
U4834 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4834 :B2 FIFO_S/FIFO_MEM_2[26] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[26]/Q', 'Output Pin(DFCX1)')]
U4834 :Q FIFO_S/FIFO_MEM_2_enabled[26] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[26]/D', 'Input Pin(DFCX1)')]
U4835 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4835 :A2 RX_S[25] [('RX_S[25]', 'Input Port')]
U4835 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4835 :B2 FIFO_S/FIFO_MEM_2[25] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[25]/Q', 'Output Pin(DFCX1)')]
U4835 :Q FIFO_S/FIFO_MEM_2_enabled[25] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[25]/D', 'Input Pin(DFCX1)')]
U4836 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4836 :A2 RX_S[24] [('RX_S[24]', 'Input Port')]
U4836 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4836 :B2 FIFO_S/FIFO_MEM_2[24] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[24]/Q', 'Output Pin(DFCX1)')]
U4836 :Q FIFO_S/FIFO_MEM_2_enabled[24] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[24]/D', 'Input Pin(DFCX1)')]
U4837 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4837 :A2 RX_S[10] [('RX_S[10]', 'Input Port')]
U4837 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4837 :B2 FIFO_S/FIFO_MEM_4[10] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10]/Q', 'Output Pin(DFCX1)')]
U4837 :Q FIFO_S/FIFO_MEM_4_enabled[10] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[10]/D', 'Input Pin(DFCX1)')]
U4838 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4838 :A2 RX_S[23] [('RX_S[23]', 'Input Port')]
U4838 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4838 :B2 FIFO_S/FIFO_MEM_2[23] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[23]/Q', 'Output Pin(DFCX1)')]
U4838 :Q FIFO_S/FIFO_MEM_2_enabled[23] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[23]/D', 'Input Pin(DFCX1)')]
U4839 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4839 :A2 RX_S[22] [('RX_S[22]', 'Input Port')]
U4839 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4839 :B2 FIFO_S/FIFO_MEM_2[22] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[22]/Q', 'Output Pin(DFCX1)')]
U4839 :Q FIFO_S/FIFO_MEM_2_enabled[22] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[22]/D', 'Input Pin(DFCX1)')]
U4840 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4840 :A2 RX_S[21] [('RX_S[21]', 'Input Port')]
U4840 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4840 :B2 FIFO_S/FIFO_MEM_2[21] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[21]/Q', 'Output Pin(DFCX1)')]
U4840 :Q FIFO_S/FIFO_MEM_2_enabled[21] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[21]/D', 'Input Pin(DFCX1)')]
U4841 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4841 :A2 RX_S[5] [('RX_S[5]', 'Input Port')]
U4841 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4841 :B2 FIFO_S/FIFO_MEM_2[5] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5]/Q', 'Output Pin(DFCX1)')]
U4841 :Q FIFO_S/FIFO_MEM_2_enabled[5] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[5]/D', 'Input Pin(DFCX1)')]
U4842 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4842 :A2 RX_S[20] [('RX_S[20]', 'Input Port')]
U4842 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4842 :B2 FIFO_S/FIFO_MEM_2[20] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[20]/Q', 'Output Pin(DFCX1)')]
U4842 :Q FIFO_S/FIFO_MEM_2_enabled[20] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[20]/D', 'Input Pin(DFCX1)')]
U4843 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4843 :A2 RX_S[19] [('RX_S[19]', 'Input Port')]
U4843 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4843 :B2 FIFO_S/FIFO_MEM_2[19] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19]/Q', 'Output Pin(DFCX1)')]
U4843 :Q FIFO_S/FIFO_MEM_2_enabled[19] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[19]/D', 'Input Pin(DFCX1)')]
U4844 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4844 :A2 RX_S[18] [('RX_S[18]', 'Input Port')]
U4844 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4844 :B2 FIFO_S/FIFO_MEM_2[18] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18]/Q', 'Output Pin(DFCX1)')]
U4844 :Q FIFO_S/FIFO_MEM_2_enabled[18] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[18]/D', 'Input Pin(DFCX1)')]
U4845 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4845 :A2 RX_S[17] [('RX_S[17]', 'Input Port')]
U4845 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4845 :B2 FIFO_S/FIFO_MEM_2[17] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17]/Q', 'Output Pin(DFCX1)')]
U4845 :Q FIFO_S/FIFO_MEM_2_enabled[17] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[17]/D', 'Input Pin(DFCX1)')]
U4846 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4846 :A2 RX_S[11] [('RX_S[11]', 'Input Port')]
U4846 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4846 :B2 FIFO_S/FIFO_MEM_4[11] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11]/Q', 'Output Pin(DFCX1)')]
U4846 :Q FIFO_S/FIFO_MEM_4_enabled[11] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[11]/D', 'Input Pin(DFCX1)')]
U4847 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4847 :A2 RX_S[16] [('RX_S[16]', 'Input Port')]
U4847 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4847 :B2 FIFO_S/FIFO_MEM_2[16] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16]/Q', 'Output Pin(DFCX1)')]
U4847 :Q FIFO_S/FIFO_MEM_2_enabled[16] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[16]/D', 'Input Pin(DFCX1)')]
U4848 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4848 :A2 RX_S[15] [('RX_S[15]', 'Input Port')]
U4848 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4848 :B2 FIFO_S/FIFO_MEM_2[15] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15]/Q', 'Output Pin(DFCX1)')]
U4848 :Q FIFO_S/FIFO_MEM_2_enabled[15] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[15]/D', 'Input Pin(DFCX1)')]
U4849 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4849 :A2 RX_S[14] [('RX_S[14]', 'Input Port')]
U4849 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4849 :B2 FIFO_S/FIFO_MEM_2[14] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14]/Q', 'Output Pin(DFCX1)')]
U4849 :Q FIFO_S/FIFO_MEM_2_enabled[14] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[14]/D', 'Input Pin(DFCX1)')]
U4850 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4850 :A2 RX_S[13] [('RX_S[13]', 'Input Port')]
U4850 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4850 :B2 FIFO_S/FIFO_MEM_2[13] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13]/Q', 'Output Pin(DFCX1)')]
U4850 :Q FIFO_S/FIFO_MEM_2_enabled[13] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[13]/D', 'Input Pin(DFCX1)')]
U4851 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4851 :A2 RX_S[12] [('RX_S[12]', 'Input Port')]
U4851 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4851 :B2 FIFO_S/FIFO_MEM_2[12] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12]/Q', 'Output Pin(DFCX1)')]
U4851 :Q FIFO_S/FIFO_MEM_2_enabled[12] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[12]/D', 'Input Pin(DFCX1)')]
U4852 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4852 :A2 RX_S[11] [('RX_S[11]', 'Input Port')]
U4852 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4852 :B2 FIFO_S/FIFO_MEM_2[11] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11]/Q', 'Output Pin(DFCX1)')]
U4852 :Q FIFO_S/FIFO_MEM_2_enabled[11] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[11]/D', 'Input Pin(DFCX1)')]
U4853 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4853 :A2 RX_S[10] [('RX_S[10]', 'Input Port')]
U4853 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4853 :B2 FIFO_S/FIFO_MEM_2[10] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10]/Q', 'Output Pin(DFCX1)')]
U4853 :Q FIFO_S/FIFO_MEM_2_enabled[10] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[10]/D', 'Input Pin(DFCX1)')]
U4854 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4854 :A2 RX_S[9] [('RX_S[9]', 'Input Port')]
U4854 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4854 :B2 FIFO_S/FIFO_MEM_2[9] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9]/Q', 'Output Pin(DFCX1)')]
U4854 :Q FIFO_S/FIFO_MEM_2_enabled[9] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[9]/D', 'Input Pin(DFCX1)')]
U4855 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4855 :A2 RX_S[8] [('RX_S[8]', 'Input Port')]
U4855 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4855 :B2 FIFO_S/FIFO_MEM_2[8] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8]/Q', 'Output Pin(DFCX1)')]
U4855 :Q FIFO_S/FIFO_MEM_2_enabled[8] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[8]/D', 'Input Pin(DFCX1)')]
U4856 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4856 :A2 RX_S[7] [('RX_S[7]', 'Input Port')]
U4856 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4856 :B2 FIFO_S/FIFO_MEM_2[7] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7]/Q', 'Output Pin(DFCX1)')]
U4856 :Q FIFO_S/FIFO_MEM_2_enabled[7] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[7]/D', 'Input Pin(DFCX1)')]
U4857 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4857 :A2 RX_S[6] [('RX_S[6]', 'Input Port')]
U4857 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4857 :B2 FIFO_S/FIFO_MEM_2[6] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6]/Q', 'Output Pin(DFCX1)')]
U4857 :Q FIFO_S/FIFO_MEM_2_enabled[6] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[6]/D', 'Input Pin(DFCX1)')]
U4858 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4858 :A2 RX_S[21] [('RX_S[21]', 'Input Port')]
U4858 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4858 :B2 FIFO_S/FIFO_MEM_4[21] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21]/Q', 'Output Pin(DFCX1)')]
U4858 :Q FIFO_S/FIFO_MEM_4_enabled[21] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[21]/D', 'Input Pin(DFCX1)')]
U4859 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4859 :A2 RX_S[20] [('RX_S[20]', 'Input Port')]
U4859 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4859 :B2 FIFO_S/FIFO_MEM_4[20] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20]/Q', 'Output Pin(DFCX1)')]
U4859 :Q FIFO_S/FIFO_MEM_4_enabled[20] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[20]/D', 'Input Pin(DFCX1)')]
U4860 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4860 :A2 RX_S[4] [('RX_S[4]', 'Input Port')]
U4860 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4860 :B2 FIFO_S/FIFO_MEM_2[4] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4]/Q', 'Output Pin(DFCX1)')]
U4860 :Q FIFO_S/FIFO_MEM_2_enabled[4] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[4]/D', 'Input Pin(DFCX1)')]
U4861 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4861 :A2 RX_S[3] [('RX_S[3]', 'Input Port')]
U4861 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4861 :B2 FIFO_S/FIFO_MEM_2[3] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3]/Q', 'Output Pin(DFCX1)')]
U4861 :Q FIFO_S/FIFO_MEM_2_enabled[3] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[3]/D', 'Input Pin(DFCX1)')]
U4862 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4862 :A2 RX_S[2] [('RX_S[2]', 'Input Port')]
U4862 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4862 :B2 FIFO_S/FIFO_MEM_2[2] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2]/Q', 'Output Pin(DFCX1)')]
U4862 :Q FIFO_S/FIFO_MEM_2_enabled[2] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[2]/D', 'Input Pin(DFCX1)')]
U4863 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4863 :A2 RX_S[1] [('RX_S[1]', 'Input Port')]
U4863 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4863 :B2 FIFO_S/FIFO_MEM_2[1] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1]/Q', 'Output Pin(DFCX1)')]
U4863 :Q FIFO_S/FIFO_MEM_2_enabled[1] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[1]/D', 'Input Pin(DFCX1)')]
U4864 :A1 n2971 [('U4828/Q', 'Output Pin(NOR3X2)')]
U4864 :A2 RX_S[0] [('RX_S[0]', 'Input Port')]
U4864 :B1 n1557 [('U2516/Q', 'Output Pin(INVX2)')]
U4864 :B2 FIFO_S/FIFO_MEM_2[0] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0]/Q', 'Output Pin(DFCX1)')]
U4864 :Q FIFO_S/FIFO_MEM_2_enabled[0] [('FIFO_S/FIFO_seq/FIFO_MEM_2_reg[0]/D', 'Input Pin(DFCX1)')]
U4865 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4865 :A2 RX_S[31] [('RX_S[31]', 'Input Port')]
U4865 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4865 :B2 FIFO_S/FIFO_MEM_4[31] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31]/Q', 'Output Pin(DFCX1)')]
U4865 :Q FIFO_S/FIFO_MEM_4_enabled[31] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[31]/D', 'Input Pin(DFCX1)')]
U4866 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4866 :A2 RX_S[30] [('RX_S[30]', 'Input Port')]
U4866 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4866 :B2 FIFO_S/FIFO_MEM_4[30] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30]/Q', 'Output Pin(DFCX1)')]
U4866 :Q FIFO_S/FIFO_MEM_4_enabled[30] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[30]/D', 'Input Pin(DFCX1)')]
U4867 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4867 :A2 RX_S[29] [('RX_S[29]', 'Input Port')]
U4867 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4867 :B2 FIFO_S/FIFO_MEM_4[29] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29]/Q', 'Output Pin(DFCX1)')]
U4867 :Q FIFO_S/FIFO_MEM_4_enabled[29] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[29]/D', 'Input Pin(DFCX1)')]
U4868 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4868 :A2 RX_S[28] [('RX_S[28]', 'Input Port')]
U4868 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4868 :B2 FIFO_S/FIFO_MEM_4[28] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28]/Q', 'Output Pin(DFCX1)')]
U4868 :Q FIFO_S/FIFO_MEM_4_enabled[28] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[28]/D', 'Input Pin(DFCX1)')]
U4869 :A1 n2973 [('U4783/Q', 'Output Pin(NOR3X2)')]
U4869 :A2 RX_S[27] [('RX_S[27]', 'Input Port')]
U4869 :B1 n1567 [('U2526/Q', 'Output Pin(INVX2)')]
U4869 :B2 FIFO_S/FIFO_MEM_4[27] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27]/Q', 'Output Pin(DFCX1)')]
U4869 :Q FIFO_S/FIFO_MEM_4_enabled[27] [('FIFO_S/FIFO_seq/FIFO_MEM_4_reg[27]/D', 'Input Pin(DFCX1)')]
