// Seed: 3865999779
module module_0;
  wire id_1;
  ;
  logic [-1 : -1] \id_2 ;
  assign \id_2 = ~1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_3 = 32'd58,
    parameter id_6 = 32'd95
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire _id_1;
  wire _id_6;
  wire [id_6 : -1] id_7;
  logic [id_1  -  -1 : id_3] id_8;
  ;
  logic id_9 = -1;
  assign id_9 = -1;
  wire id_10;
  wire id_11;
  assign id_10 = id_8;
  always id_9 <= id_9;
endmodule
