==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@W [HLS-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one.
@I [HLS-10] Setting target device to 'xc3s500efg320-4'
@E Simulation failed: Function 'main' returns nonzero value '1'.
@E [SIM-1] 'csim_design' failed: nonzero return value.
4
    while executing
"source /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/md5core/md5core/solution1/csim.tcl"
    invoked from within
"hls::main /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/md5core/md5core/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
