
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  top_registro_ag.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -a alu.vhd -a registro_base.vhd -b top_registro_ag.vhd -u RegistrosAG.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Mon Jun 30 10:07:53 2025

Library 'work' => directory 'lc22v10'
Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work'
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\num_std.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Mon Jun 30 10:07:53 2025

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\num_std.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Mon Jun 30 10:07:53 2025

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\num_std.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.
Linking 'C:\Documents and Settings\FDD\Escritorio\Proyecto DSD\RegistrosAG\lc22v10\registro_base.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\mod_mthu.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\madd_sub.vif'.
Linking 'C:\Documents and Settings\FDD\Escritorio\Proyecto DSD\RegistrosAG\lc22v10\alu.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\alu_inst:MODULE_1:g1:a0:g0:u0:c_0\
	\alu_inst:MODULE_1:g1:a0:g0:u0:ga:g1:ua0\
	\alu_inst:MODULE_1:g1:a0:g0:u0:cout\
	\alu_inst:MODULE_1:g1:a0:g0:u0:overflow\
	\alu_inst:MODULE_2:g1:a0:g0:u0:c_0\
	\alu_inst:MODULE_2:g1:a0:g0:u0:gs:g1:us0\
	\alu_inst:MODULE_2:g1:a0:g0:u0:cout\
	\alu_inst:MODULE_2:g1:a0:g0:u0:overflow\


Deleted 8 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 41 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (10:07:54)

Input File(s): top_registro_ag.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : top_registro_ag.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (10:07:54)

Messages:
  Information: Process virtual 'g_reg_0D'g_reg_0D ... expanded.
  Information: Process virtual 'g_reg_1D'g_reg_1D ... expanded.
  Information: Process virtual 'a_reg_0D'a_reg_0D ... expanded.
  Information: Process virtual 'a_reg_1D'a_reg_1D ... expanded.
  Information: Process virtual 'g_reg_0' ... converted to NODE.
  Information: Process virtual 'g_reg_1' ... converted to NODE.
  Information: Process virtual 'a_reg_0' ... converted to NODE.
  Information: Process virtual 'a_reg_1' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         a_reg_0.D a_reg_1.D alu_out(0) alu_out(1) g_reg_0.D g_reg_1.D

  Information: Selected logic optimization OFF for signals:
         a_reg_0.C a_reg_1.C g_reg_0.C g_reg_1.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (10:07:54)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (10:07:54)
</CYPRESSTAG>

    a_reg_0.D =
          ain * buswires(0) 
        + a_reg_0.Q * /ain 

    a_reg_0.AR =
          GND

    a_reg_0.SP =
          GND

    a_reg_0.C =
          clk 

    a_reg_1.D =
          ain * buswires(1) 
        + a_reg_1.Q * /ain 

    a_reg_1.AR =
          GND

    a_reg_1.SP =
          GND

    a_reg_1.C =
          clk 

    alu_out(0) =
          g_reg_0.Q * gout 
        + alu_out(0) * /gout 

    alu_out(1) =
          g_reg_1.Q * gout 
        + alu_out(1) * /gout 

    g_reg_0.D =
          /a_reg_0.Q * buswires(0) * gin 
        + a_reg_0.Q * /buswires(0) * gin 
        + g_reg_0.Q * /gin 

    g_reg_0.AR =
          GND

    g_reg_0.SP =
          GND

    g_reg_0.C =
          clk 

    g_reg_1.D =
          /a_reg_0.Q * a_reg_1.Q * addsub * buswires(0) * buswires(1) * 
          gin 
        + a_reg_0.Q * a_reg_1.Q * /addsub * buswires(0) * buswires(1) * 
          gin 
        + /a_reg_0.Q * /a_reg_1.Q * addsub * buswires(0) * /buswires(1) * 
          gin 
        + a_reg_0.Q * /a_reg_1.Q * /addsub * buswires(0) * /buswires(1) * 
          gin 
        + a_reg_0.Q * /a_reg_1.Q * addsub * buswires(1) * gin 
        + /a_reg_0.Q * /a_reg_1.Q * /addsub * buswires(1) * gin 
        + a_reg_0.Q * a_reg_1.Q * addsub * /buswires(1) * gin 
        + /a_reg_0.Q * a_reg_1.Q * /addsub * /buswires(1) * gin 
        + /a_reg_1.Q * /buswires(0) * buswires(1) * gin 
        + a_reg_1.Q * /buswires(0) * /buswires(1) * gin 
        + g_reg_1.Q * /gin 

    g_reg_1.AR =
          GND

    g_reg_1.SP =
          GND

    g_reg_1.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (10:07:54)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (10:07:54)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
         addsub =| 2|                                  |23|= (a_reg_1)      
           gout =| 3|                                  |22|= alu_out(1)     
            gin =| 4|                                  |21|= alu_out(0)     
    buswires(1) =| 5|                                  |20|* not used       
    buswires(0) =| 6|                                  |19|* not used       
            ain =| 7|                                  |18|* not used       
       not used *| 8|                                  |17|* not used       
       not used *| 9|                                  |16|= (g_reg_1)      
       not used *|10|                                  |15|= (a_reg_0)      
       not used *|11|                                  |14|= (g_reg_0)      
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (10:07:54)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    6  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    6  |   10  |
                 ______________________________________
                                          13  /   22   = 59  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  g_reg_0         |   3  |   8  |
                 | 15  |  a_reg_0         |   2  |  10  |
                 | 16  |  g_reg_1         |  11  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  alu_out(0)      |   2  |  12  |
                 | 22  |  alu_out(1)      |   2  |  10  |
                 | 23  |  a_reg_1         |   2  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             22  / 121   = 18  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (10:07:54)

Messages:
  Information: Output file 'top_registro_ag.pin' created.
  Information: Output file 'top_registro_ag.jed' created.

  Usercode:    
  Checksum:    7CB6



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 10:07:54
