
commands-disp

op extern-comp -combi -shared -hwres lut6:14 -delay 4 -func ConcatWrapper_16_8_8 -comp concat_16_8_8 -out data_out 32 -in in2 16 -in in1 8 -in in0 8

load

map postmap-timing

#core fd-skip-wire-mux-seq
core fd-skip-unroll-part
#core fd-skip-unroll-full
#core fd-skip-scalar
#core fd-skip-rom-inline
#core fd-skip-mem-r
#core fd-skip-addops
#hier en-overbig-loop-unroll

core debug-show-avail-fd
core debug-show-select-fd
core debug-show-applied-fd

#core elabo-pause-end-iter

#hier auto-asg-propag no
hier auto-asg-propag-symuse
#hier auto-asg-circular no
hier auto-insert-tempregs-inbb
#hier actsimp-verbose

#core fd-weight-exact
core elabo-fd-max 1
#core weigths-without-annotations
#core elabo-iter-max 20

#forksynth debug-child-pause-en

# For debug
noerr sh rm fork-output.txt
forksynth redirect both append fork-output.txt
sh touch fork-output.txt

# Here the real process begins.

#op add add:3/sub:3/mul:3

core graph-file open elaboration-data.txt
core dupimplem redirect none
core elaborate

postprocess

#hier disp-tree
hier time upd
hier time disp
hier clockcycles

techno eval

vhdl

plugin cmd xilinx gen-xst-project

