xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
coreclockgen_clk_wiz.v,verilog,xil_defaultlib,../../../../tinysys.gen/sources_1/ip/coreclockgen/coreclockgen_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
coreclockgen.v,verilog,xil_defaultlib,../../../../tinysys.gen/sources_1/ip/coreclockgen/coreclockgen.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
