INFO: [VRFC 10-163] Analyzing VHDL file "C:/Nano Processor Design Challenge/project_1.srcs/sources_1/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Slow_Clk'
