
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 446.03

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  63.67 source latency r.rr[3]$_DFF_P_/CLK ^
 -56.25 target latency l_o_r[20]$_SDFFE_PP0N_/CLK ^
  -3.08 CRPR
--------------
   4.34 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: l_o_r[32]$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: l_o_r[32]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.92    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.23    0.39    0.39 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   20.71   38.91   29.00   29.38 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 39.50    2.67   32.06 ^ clkbuf_4_4_0_clk/A (BUFx10_ASAP7_75t_R)
    12    9.09   12.10   25.22   57.28 ^ clkbuf_4_4_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_4_0_clk (net)
                 12.49    1.16   58.44 ^ l_o_r[32]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.82   19.86   40.62   99.05 ^ l_o_r[32]$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0126_ (net)
                 19.87    0.23   99.28 ^ _1131_/B2 (OAI22x1_ASAP7_75t_R)
     1    0.63    7.41    7.69  106.98 v _1131_/Y (OAI22x1_ASAP7_75t_R)
                                         _0181_ (net)
                  7.41    0.05  107.03 v l_o_r[32]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                107.03   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.37    0.43    0.43 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   25.47   46.32   32.04   32.47 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 47.07    3.29   35.76 ^ clkbuf_4_4_0_clk/A (BUFx10_ASAP7_75t_R)
    12   10.92   13.61   27.08   62.84 ^ clkbuf_4_4_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_4_0_clk (net)
                 14.10    1.37   64.21 ^ l_o_r[32]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -5.77   58.44   clock reconvergence pessimism
                         11.99   70.43   library hold time
                                 70.43   data required time
-----------------------------------------------------------------------------
                                 70.43   data required time
                               -107.03   data arrival time
-----------------------------------------------------------------------------
                                 36.60   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: u1_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.11    0.00    0.00  200.00 v r_i[33] (in)
                                         r_i[33] (net)
                  0.29    0.09  200.09 v input64/A (BUFx3_ASAP7_75t_R)
     6    5.95   14.43   14.18  214.27 v input64/Y (BUFx3_ASAP7_75t_R)
                                         net64 (net)
                 15.31    1.91  216.18 v _0797_/D (OR5x1_ASAP7_75t_R)
     1    1.48   17.91   43.05  259.23 v _0797_/Y (OR5x1_ASAP7_75t_R)
                                         _0592_ (net)
                 17.91    0.08  259.31 v _0798_/A (BUFx6f_ASAP7_75t_R)
     7    6.53    9.87   17.37  276.68 v _0798_/Y (BUFx6f_ASAP7_75t_R)
                                         _0593_ (net)
                 10.49    1.31  277.99 v _0806_/A1 (AO221x1_ASAP7_75t_R)
     2    2.52   18.02   27.08  305.07 v _0806_/Y (AO221x1_ASAP7_75t_R)
                                         _0601_ (net)
                 18.04    0.30  305.37 v _0812_/A (AND2x4_ASAP7_75t_R)
     5    4.22   10.38   21.94  327.31 v _0812_/Y (AND2x4_ASAP7_75t_R)
                                         _0607_ (net)
                 10.41    0.30  327.61 v _0813_/A (INVx1_ASAP7_75t_R)
     3    2.63   18.48   11.95  339.55 ^ _0813_/Y (INVx1_ASAP7_75t_R)
                                         net265 (net)
                 18.49    0.33  339.88 ^ output265/A (BUFx3_ASAP7_75t_R)
     1    0.27    4.53   14.07  353.95 ^ output265/Y (BUFx3_ASAP7_75t_R)
                                         u1_i_bp (net)
                  4.53    0.02  353.97 ^ u1_i_bp (out)
                                353.97   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -353.97   data arrival time
-----------------------------------------------------------------------------
                                446.03   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: u1_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.11    0.00    0.00  200.00 v r_i[33] (in)
                                         r_i[33] (net)
                  0.29    0.09  200.09 v input64/A (BUFx3_ASAP7_75t_R)
     6    5.95   14.43   14.18  214.27 v input64/Y (BUFx3_ASAP7_75t_R)
                                         net64 (net)
                 15.31    1.91  216.18 v _0797_/D (OR5x1_ASAP7_75t_R)
     1    1.48   17.91   43.05  259.23 v _0797_/Y (OR5x1_ASAP7_75t_R)
                                         _0592_ (net)
                 17.91    0.08  259.31 v _0798_/A (BUFx6f_ASAP7_75t_R)
     7    6.53    9.87   17.37  276.68 v _0798_/Y (BUFx6f_ASAP7_75t_R)
                                         _0593_ (net)
                 10.49    1.31  277.99 v _0806_/A1 (AO221x1_ASAP7_75t_R)
     2    2.52   18.02   27.08  305.07 v _0806_/Y (AO221x1_ASAP7_75t_R)
                                         _0601_ (net)
                 18.04    0.30  305.37 v _0812_/A (AND2x4_ASAP7_75t_R)
     5    4.22   10.38   21.94  327.31 v _0812_/Y (AND2x4_ASAP7_75t_R)
                                         _0607_ (net)
                 10.41    0.30  327.61 v _0813_/A (INVx1_ASAP7_75t_R)
     3    2.63   18.48   11.95  339.55 ^ _0813_/Y (INVx1_ASAP7_75t_R)
                                         net265 (net)
                 18.49    0.33  339.88 ^ output265/A (BUFx3_ASAP7_75t_R)
     1    0.27    4.53   14.07  353.95 ^ output265/Y (BUFx3_ASAP7_75t_R)
                                         u1_i_bp (net)
                  4.53    0.02  353.97 ^ u1_i_bp (out)
                                353.97   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -353.97   data arrival time
-----------------------------------------------------------------------------
                                446.03   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
255.0969696044922

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7972

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
13.275190353393555

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5762

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: r.rr[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: r_o_r[33]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  32.47   32.47 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  29.38   61.85 ^ clkbuf_4_0_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.62   63.47 ^ r.rr[2]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  59.45  122.92 v r.rr[2]$_DFF_P_/QN (DFFHQNx3_ASAP7_75t_R)
  48.01  170.93 v _0797_/Y (OR5x1_ASAP7_75t_R)
  17.45  188.38 v _0798_/Y (BUFx6f_ASAP7_75t_R)
  19.41  207.78 v _1177_/Y (AO21x1_ASAP7_75t_R)
  33.96  241.74 v _1180_/Y (AND4x1_ASAP7_75t_R)
  29.47  271.22 v _1290_/Y (BUFx3_ASAP7_75t_R)
  24.85  296.07 v _1317_/Y (AO221x1_ASAP7_75t_R)
  19.05  315.13 v _1319_/Y (AO22x1_ASAP7_75t_R)
   0.05  315.18 v r_o_r[33]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         315.18   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  29.38 1029.38 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  26.71 1056.09 ^ clkbuf_4_3_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.48 1056.57 ^ r_o_r[33]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
   3.08 1059.66   clock reconvergence pessimism
  -1.05 1058.61   library setup time
        1058.61   data required time
---------------------------------------------------------
        1058.61   data required time
        -315.18   data arrival time
---------------------------------------------------------
         743.43   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: l_o_r[32]$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: l_o_r[32]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  29.38   29.38 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  27.90   57.28 ^ clkbuf_4_4_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.16   58.44 ^ l_o_r[32]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  40.62   99.05 ^ l_o_r[32]$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
   7.93  106.98 v _1131_/Y (OAI22x1_ASAP7_75t_R)
   0.05  107.03 v l_o_r[32]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         107.03   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  32.47   32.47 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  30.37   62.84 ^ clkbuf_4_4_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.37   64.21 ^ l_o_r[32]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  -5.77   58.44   clock reconvergence pessimism
  11.99   70.43   library hold time
          70.43   data required time
---------------------------------------------------------
          70.43   data required time
        -107.03   data arrival time
---------------------------------------------------------
          36.60   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
56.5721

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
65.5088

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
353.9738

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
446.0262

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
126.005428

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.52e-04   9.48e-06   2.45e-08   2.61e-04  40.4%
Combinational          9.18e-05   6.37e-05   7.63e-08   1.56e-04  24.1%
Clock                  1.20e-04   1.10e-04   4.92e-09   2.30e-04  35.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.63e-04   1.83e-04   1.06e-07   6.46e-04 100.0%
                          71.6%      28.4%       0.0%
