-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xxr_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    xxr_ce0 : OUT STD_LOGIC;
    xxr_we0 : OUT STD_LOGIC;
    xxr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    xxi_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    xxi_ce0 : OUT STD_LOGIC;
    xxi_we0 : OUT STD_LOGIC;
    xxi_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_we0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_0_ce0 : OUT STD_LOGIC;
    Y_0_we0 : OUT STD_LOGIC;
    Y_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_0_ce1 : OUT STD_LOGIC;
    Y_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_1_ce0 : OUT STD_LOGIC;
    Y_1_we0 : OUT STD_LOGIC;
    Y_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_1_ce1 : OUT STD_LOGIC;
    Y_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_2_ce0 : OUT STD_LOGIC;
    Y_2_we0 : OUT STD_LOGIC;
    Y_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_2_ce1 : OUT STD_LOGIC;
    Y_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_3_ce0 : OUT STD_LOGIC;
    Y_3_we0 : OUT STD_LOGIC;
    Y_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_3_ce1 : OUT STD_LOGIC;
    Y_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_4_ce0 : OUT STD_LOGIC;
    Y_4_we0 : OUT STD_LOGIC;
    Y_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_4_ce1 : OUT STD_LOGIC;
    Y_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_5_ce0 : OUT STD_LOGIC;
    Y_5_we0 : OUT STD_LOGIC;
    Y_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_5_ce1 : OUT STD_LOGIC;
    Y_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_6_ce0 : OUT STD_LOGIC;
    Y_6_we0 : OUT STD_LOGIC;
    Y_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_6_ce1 : OUT STD_LOGIC;
    Y_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_7_ce0 : OUT STD_LOGIC;
    Y_7_we0 : OUT STD_LOGIC;
    Y_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Y_7_ce1 : OUT STD_LOGIC;
    Y_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of TOP is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TOP_TOP,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=30.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.664000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=28,HLS_SYN_DSP=0,HLS_SYN_FF=61203,HLS_SYN_LUT=150897,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal y_receive_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal y_receive_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_1_reg_900 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_2_reg_915 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal y_V_load_3_reg_920 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_4_reg_935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal y_V_load_5_reg_940 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_6_reg_955 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal y_V_load_7_reg_960 : STD_LOGIC_VECTOR (15 downto 0);
    signal H_mul_x_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal H_mul_x_ce0 : STD_LOGIC;
    signal H_mul_x_we0 : STD_LOGIC;
    signal H_mul_x_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal H_rvd_ce0 : STD_LOGIC;
    signal H_rvd_we0 : STD_LOGIC;
    signal H_rvd_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal H_rvd_ce1 : STD_LOGIC;
    signal H_rvd_we1 : STD_LOGIC;
    signal H_rvd_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_ce0 : STD_LOGIC;
    signal y_we0 : STD_LOGIC;
    signal y_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_receive_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_receive_V_ce0 : STD_LOGIC;
    signal y_receive_V_we0 : STD_LOGIC;
    signal y_receive_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_receive_V_ce1 : STD_LOGIC;
    signal Q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Q_ce0 : STD_LOGIC;
    signal Q_we0 : STD_LOGIC;
    signal Q_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce1 : STD_LOGIC;
    signal Q_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce2 : STD_LOGIC;
    signal Q_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce3 : STD_LOGIC;
    signal Q_q3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce4 : STD_LOGIC;
    signal Q_q4 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce5 : STD_LOGIC;
    signal Q_q5 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce6 : STD_LOGIC;
    signal Q_q6 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce7 : STD_LOGIC;
    signal Q_q7 : STD_LOGIC_VECTOR (15 downto 0);
    signal R_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal R_V_ce0 : STD_LOGIC;
    signal R_V_we0 : STD_LOGIC;
    signal R_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_hat_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_hat_V_ce0 : STD_LOGIC;
    signal y_hat_V_we0 : STD_LOGIC;
    signal y_hat_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Rayleigh_fu_311_ap_start : STD_LOGIC;
    signal grp_Rayleigh_fu_311_ap_done : STD_LOGIC;
    signal grp_Rayleigh_fu_311_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_fu_311_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_fu_311_H_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_rvd_we0 : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_rvd_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_H_rvd_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_fu_311_H_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_rvd_we1 : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_rvd_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_H_mul_x_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Rayleigh_fu_311_H_mul_x_ce0 : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_mul_x_we0 : STD_LOGIC;
    signal grp_Rayleigh_fu_311_H_mul_x_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_965_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_965_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_965_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_965_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_969_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_969_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_969_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_969_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_973_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_973_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_973_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_973_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_977_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_977_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_977_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_977_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_981_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_981_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_981_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_981_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_985_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_985_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_985_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_985_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_989_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_989_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_989_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_989_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_993_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_993_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_993_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_993_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_997_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_997_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_997_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_997_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1001_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1001_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1001_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1001_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1005_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1005_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1005_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1005_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1009_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1009_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1009_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1009_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1013_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1013_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1013_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1017_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1017_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1017_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1021_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1021_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1021_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1025_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1025_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1025_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1029_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1029_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1029_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1033_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1033_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1033_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1037_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1037_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1037_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1041_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1041_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1041_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1045_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1045_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1045_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1049_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1049_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1049_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1053_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1053_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1053_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1057_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1057_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1057_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1061_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1061_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1061_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1065_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1065_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1065_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1069_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1069_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1069_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_311_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_311_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_ap_start : STD_LOGIC;
    signal grp_AWGN_fu_319_ap_done : STD_LOGIC;
    signal grp_AWGN_fu_319_ap_idle : STD_LOGIC;
    signal grp_AWGN_fu_319_ap_ready : STD_LOGIC;
    signal grp_AWGN_fu_319_din_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_AWGN_fu_319_din_ce0 : STD_LOGIC;
    signal grp_AWGN_fu_319_dout_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_AWGN_fu_319_dout_ce0 : STD_LOGIC;
    signal grp_AWGN_fu_319_dout_we0 : STD_LOGIC;
    signal grp_AWGN_fu_319_dout_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_965_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_965_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_965_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AWGN_fu_319_grp_fu_965_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_969_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_969_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_969_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AWGN_fu_319_grp_fu_969_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_973_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_973_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_973_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_973_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_977_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_977_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_977_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_977_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_981_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_981_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_981_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_981_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_985_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_985_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_985_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_985_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_989_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_989_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_989_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_989_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_993_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_993_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_993_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_993_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_997_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_997_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_997_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_997_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1001_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1001_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1001_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1001_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1005_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1005_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1005_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1005_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1009_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1009_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1009_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1009_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1013_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1013_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1013_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1017_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1017_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1017_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1021_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1021_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1021_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1025_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1025_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1025_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1029_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1029_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1029_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1033_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1033_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1033_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1037_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1037_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1037_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1041_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1041_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1041_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1045_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1045_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1045_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1049_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1049_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1049_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1053_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1053_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1053_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1057_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1057_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1057_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1061_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1061_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1061_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1065_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1065_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1065_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1069_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1069_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1069_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_319_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_319_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_29_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_29_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_28_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_28_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_27_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_27_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_26_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_26_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_25_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_25_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_24_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_24_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_23_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_23_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_22_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_22_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_21_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_21_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_20_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_20_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_19_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_19_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_18_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_18_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_17_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_17_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_16_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_16_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_15_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_15_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_14_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_14_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_13_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_13_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_12_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_12_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_11_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_11_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_10_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_10_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_9_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_9_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_8_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_8_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_7_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_7_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_6_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_6_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_5_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_5_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_4_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_4_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_3_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_141_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_141_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_30_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_30_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_31_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_31_1_out_ap_vld : STD_LOGIC;
    signal grp_QRD_fu_389_ap_start : STD_LOGIC;
    signal grp_QRD_fu_389_ap_done : STD_LOGIC;
    signal grp_QRD_fu_389_ap_idle : STD_LOGIC;
    signal grp_QRD_fu_389_ap_ready : STD_LOGIC;
    signal grp_QRD_fu_389_Y_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_0_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_0_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_1_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_1_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_2_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_2_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_3_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_3_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_4_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_4_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_5_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_5_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_6_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_6_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_7_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Y_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_389_Y_7_ce1 : STD_LOGIC;
    signal grp_QRD_fu_389_Q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_QRD_fu_389_Q_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_Q_we0 : STD_LOGIC;
    signal grp_QRD_fu_389_Q_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_QRD_fu_389_R_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_QRD_fu_389_R_ce0 : STD_LOGIC;
    signal grp_QRD_fu_389_R_we0 : STD_LOGIC;
    signal grp_QRD_fu_389_R_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce1 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce2 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce3 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce4 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce5 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce6 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce7 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_KBEST_fu_461_ap_start : STD_LOGIC;
    signal grp_KBEST_fu_461_ap_done : STD_LOGIC;
    signal grp_KBEST_fu_461_ap_idle : STD_LOGIC;
    signal grp_KBEST_fu_461_ap_ready : STD_LOGIC;
    signal grp_KBEST_fu_461_R_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_KBEST_fu_461_R_ce0 : STD_LOGIC;
    signal grp_KBEST_fu_461_y_hat_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_KBEST_fu_461_y_hat_ce0 : STD_LOGIC;
    signal grp_KBEST_fu_461_out_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_KBEST_fu_461_out_r_ce0 : STD_LOGIC;
    signal grp_KBEST_fu_461_out_r_we0 : STD_LOGIC;
    signal grp_KBEST_fu_461_out_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Rayleigh_fu_311_ap_start_reg : STD_LOGIC := '0';
    signal grp_AWGN_fu_319_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start_reg : STD_LOGIC := '0';
    signal grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start_reg : STD_LOGIC := '0';
    signal grp_QRD_fu_389_ap_start_reg : STD_LOGIC := '0';
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_KBEST_fu_461_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_965_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_965_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_965_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_965_ce : STD_LOGIC;
    signal grp_fu_969_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_969_ce : STD_LOGIC;
    signal grp_fu_973_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_973_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_973_ce : STD_LOGIC;
    signal grp_fu_977_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_977_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_977_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_977_ce : STD_LOGIC;
    signal grp_fu_981_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_981_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_981_ce : STD_LOGIC;
    signal grp_fu_985_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_985_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_985_ce : STD_LOGIC;
    signal grp_fu_989_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_989_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_989_ce : STD_LOGIC;
    signal grp_fu_993_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_993_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_993_ce : STD_LOGIC;
    signal grp_fu_997_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_997_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_997_ce : STD_LOGIC;
    signal grp_fu_1001_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1001_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1001_ce : STD_LOGIC;
    signal grp_fu_1005_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1005_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1005_ce : STD_LOGIC;
    signal grp_fu_1009_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1009_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1009_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1009_ce : STD_LOGIC;
    signal grp_fu_1013_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1013_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1013_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1013_ce : STD_LOGIC;
    signal grp_fu_1017_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1017_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1017_ce : STD_LOGIC;
    signal grp_fu_1021_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1021_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1021_ce : STD_LOGIC;
    signal grp_fu_1025_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1025_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1025_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1025_ce : STD_LOGIC;
    signal grp_fu_1029_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1029_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1029_ce : STD_LOGIC;
    signal grp_fu_1033_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1033_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1033_ce : STD_LOGIC;
    signal grp_fu_1037_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1037_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1037_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1037_ce : STD_LOGIC;
    signal grp_fu_1041_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1041_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1041_ce : STD_LOGIC;
    signal grp_fu_1045_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1045_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1045_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1045_ce : STD_LOGIC;
    signal grp_fu_1049_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1049_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1049_ce : STD_LOGIC;
    signal grp_fu_1053_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1053_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1053_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1053_ce : STD_LOGIC;
    signal grp_fu_1057_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1057_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1057_ce : STD_LOGIC;
    signal grp_fu_1061_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1061_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1061_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1061_ce : STD_LOGIC;
    signal grp_fu_1065_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1065_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1065_ce : STD_LOGIC;
    signal grp_fu_1069_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1069_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1069_ce : STD_LOGIC;
    signal grp_fu_1073_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1073_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1073_ce : STD_LOGIC;
    signal grp_fu_1077_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1077_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1077_ce : STD_LOGIC;
    signal grp_fu_1081_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_TOP_Pipeline_VITIS_LOOP_461_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xxr_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        xxr_ce0 : OUT STD_LOGIC;
        xxr_we0 : OUT STD_LOGIC;
        xxr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        xxi_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        xxi_ce0 : OUT STD_LOGIC;
        xxi_we0 : OUT STD_LOGIC;
        xxi_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_Rayleigh IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_we0 : OUT STD_LOGIC;
        H_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce1 : OUT STD_LOGIC;
        H_rvd_we1 : OUT STD_LOGIC;
        H_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_mul_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        H_mul_x_ce0 : OUT STD_LOGIC;
        H_mul_x_we0 : OUT STD_LOGIC;
        H_mul_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_965_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_ce : OUT STD_LOGIC;
        grp_fu_969_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_969_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_969_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_969_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_969_p_ce : OUT STD_LOGIC;
        grp_fu_973_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_973_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_973_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_973_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_973_p_ce : OUT STD_LOGIC;
        grp_fu_977_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_977_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_977_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_977_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_977_p_ce : OUT STD_LOGIC;
        grp_fu_981_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_981_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_981_p_ce : OUT STD_LOGIC;
        grp_fu_985_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_985_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_985_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_985_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_985_p_ce : OUT STD_LOGIC;
        grp_fu_989_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_989_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_989_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_989_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_989_p_ce : OUT STD_LOGIC;
        grp_fu_993_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_993_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_993_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_993_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_993_p_ce : OUT STD_LOGIC;
        grp_fu_997_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_997_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_997_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_997_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_997_p_ce : OUT STD_LOGIC;
        grp_fu_1001_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1001_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1001_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1001_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1001_p_ce : OUT STD_LOGIC;
        grp_fu_1005_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1005_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1005_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1005_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1005_p_ce : OUT STD_LOGIC;
        grp_fu_1009_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1009_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1009_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1009_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1009_p_ce : OUT STD_LOGIC;
        grp_fu_1013_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1013_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1013_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1013_p_ce : OUT STD_LOGIC;
        grp_fu_1017_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1017_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1017_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1017_p_ce : OUT STD_LOGIC;
        grp_fu_1021_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1021_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1021_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1021_p_ce : OUT STD_LOGIC;
        grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1025_p_ce : OUT STD_LOGIC;
        grp_fu_1029_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1029_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1029_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1029_p_ce : OUT STD_LOGIC;
        grp_fu_1033_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1033_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1033_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1033_p_ce : OUT STD_LOGIC;
        grp_fu_1037_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1037_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1037_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1037_p_ce : OUT STD_LOGIC;
        grp_fu_1041_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1041_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1041_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1041_p_ce : OUT STD_LOGIC;
        grp_fu_1045_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1045_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1045_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1045_p_ce : OUT STD_LOGIC;
        grp_fu_1049_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1049_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1049_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1049_p_ce : OUT STD_LOGIC;
        grp_fu_1053_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1053_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1053_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1053_p_ce : OUT STD_LOGIC;
        grp_fu_1057_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1057_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1057_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1057_p_ce : OUT STD_LOGIC;
        grp_fu_1061_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1061_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1061_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1061_p_ce : OUT STD_LOGIC;
        grp_fu_1065_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1065_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1065_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1065_p_ce : OUT STD_LOGIC;
        grp_fu_1069_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1069_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1069_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1069_p_ce : OUT STD_LOGIC;
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_AWGN IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        din_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        din_ce0 : OUT STD_LOGIC;
        din_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dout_ce0 : OUT STD_LOGIC;
        dout_we0 : OUT STD_LOGIC;
        dout_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_965_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_965_p_ce : OUT STD_LOGIC;
        grp_fu_969_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_969_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_969_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_969_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_969_p_ce : OUT STD_LOGIC;
        grp_fu_973_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_973_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_973_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_973_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_973_p_ce : OUT STD_LOGIC;
        grp_fu_977_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_977_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_977_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_977_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_977_p_ce : OUT STD_LOGIC;
        grp_fu_981_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_981_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_981_p_ce : OUT STD_LOGIC;
        grp_fu_985_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_985_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_985_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_985_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_985_p_ce : OUT STD_LOGIC;
        grp_fu_989_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_989_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_989_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_989_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_989_p_ce : OUT STD_LOGIC;
        grp_fu_993_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_993_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_993_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_993_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_993_p_ce : OUT STD_LOGIC;
        grp_fu_997_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_997_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_997_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_997_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_997_p_ce : OUT STD_LOGIC;
        grp_fu_1001_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1001_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1001_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1001_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1001_p_ce : OUT STD_LOGIC;
        grp_fu_1005_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1005_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1005_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1005_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1005_p_ce : OUT STD_LOGIC;
        grp_fu_1009_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1009_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1009_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1009_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1009_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1013_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1013_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1013_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1013_p_ce : OUT STD_LOGIC;
        grp_fu_1017_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1017_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1017_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1017_p_ce : OUT STD_LOGIC;
        grp_fu_1021_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1021_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1021_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1021_p_ce : OUT STD_LOGIC;
        grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1025_p_ce : OUT STD_LOGIC;
        grp_fu_1029_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1029_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1029_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1029_p_ce : OUT STD_LOGIC;
        grp_fu_1033_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1033_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1033_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1033_p_ce : OUT STD_LOGIC;
        grp_fu_1037_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1037_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1037_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1037_p_ce : OUT STD_LOGIC;
        grp_fu_1041_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1041_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1041_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1041_p_ce : OUT STD_LOGIC;
        grp_fu_1045_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1045_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1045_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1045_p_ce : OUT STD_LOGIC;
        grp_fu_1049_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1049_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1049_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1049_p_ce : OUT STD_LOGIC;
        grp_fu_1053_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1053_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1053_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1053_p_ce : OUT STD_LOGIC;
        grp_fu_1057_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1057_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1057_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1057_p_ce : OUT STD_LOGIC;
        grp_fu_1061_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1061_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1061_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1061_p_ce : OUT STD_LOGIC;
        grp_fu_1065_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1065_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1065_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1065_p_ce : OUT STD_LOGIC;
        grp_fu_1069_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1069_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1069_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1069_p_ce : OUT STD_LOGIC;
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_0_ce0 : OUT STD_LOGIC;
        Y_0_we0 : OUT STD_LOGIC;
        Y_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        Y_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_1_ce0 : OUT STD_LOGIC;
        Y_1_we0 : OUT STD_LOGIC;
        Y_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_2_ce0 : OUT STD_LOGIC;
        Y_2_we0 : OUT STD_LOGIC;
        Y_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_3_ce0 : OUT STD_LOGIC;
        Y_3_we0 : OUT STD_LOGIC;
        Y_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_4_ce0 : OUT STD_LOGIC;
        Y_4_we0 : OUT STD_LOGIC;
        Y_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_5_ce0 : OUT STD_LOGIC;
        Y_5_we0 : OUT STD_LOGIC;
        Y_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_6_ce0 : OUT STD_LOGIC;
        Y_6_we0 : OUT STD_LOGIC;
        Y_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_7_ce0 : OUT STD_LOGIC;
        Y_7_we0 : OUT STD_LOGIC;
        Y_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_488_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        y_receive_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_receive_V_ce0 : OUT STD_LOGIC;
        y_receive_V_we0 : OUT STD_LOGIC;
        y_receive_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        HH_V_29_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_29_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_28_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_28_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_27_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_27_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_26_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_26_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_25_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_25_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_24_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_24_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_23_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_23_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_22_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_22_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_21_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_21_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_20_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_20_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_19_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_19_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_18_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_18_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_17_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_17_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_16_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_16_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_15_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_15_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_14_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_14_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_13_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_13_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_12_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_12_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_11_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_11_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_10_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_10_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_9_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_9_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_8_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_8_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_7_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_7_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_6_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_6_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_5_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_5_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_4_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_4_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_3_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_2_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_1_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_141_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_141_out_ap_vld : OUT STD_LOGIC;
        HH_V_30_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_30_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_31_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_31_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component TOP_QRD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_0_ce0 : OUT STD_LOGIC;
        Y_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_0_ce1 : OUT STD_LOGIC;
        Y_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_1_ce0 : OUT STD_LOGIC;
        Y_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_1_ce1 : OUT STD_LOGIC;
        Y_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_2_ce0 : OUT STD_LOGIC;
        Y_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_2_ce1 : OUT STD_LOGIC;
        Y_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_3_ce0 : OUT STD_LOGIC;
        Y_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_3_ce1 : OUT STD_LOGIC;
        Y_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_4_ce0 : OUT STD_LOGIC;
        Y_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_4_ce1 : OUT STD_LOGIC;
        Y_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_5_ce0 : OUT STD_LOGIC;
        Y_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_5_ce1 : OUT STD_LOGIC;
        Y_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_6_ce0 : OUT STD_LOGIC;
        Y_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_6_ce1 : OUT STD_LOGIC;
        Y_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_7_ce0 : OUT STD_LOGIC;
        Y_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_7_ce1 : OUT STD_LOGIC;
        Y_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce0 : OUT STD_LOGIC;
        Q_we0 : OUT STD_LOGIC;
        Q_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        R_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        R_ce0 : OUT STD_LOGIC;
        R_we0 : OUT STD_LOGIC;
        R_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_433_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce0 : OUT STD_LOGIC;
        Q_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce1 : OUT STD_LOGIC;
        Q_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce2 : OUT STD_LOGIC;
        Q_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce3 : OUT STD_LOGIC;
        Q_q3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce4 : OUT STD_LOGIC;
        Q_q4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce5 : OUT STD_LOGIC;
        Q_q5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce6 : OUT STD_LOGIC;
        Q_q6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce7 : OUT STD_LOGIC;
        Q_q7 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln717 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        y_hat_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_hat_V_ce0 : OUT STD_LOGIC;
        y_hat_V_we0 : OUT STD_LOGIC;
        y_hat_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_KBEST IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        R_ce0 : OUT STD_LOGIC;
        R_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        y_hat_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_hat_ce0 : OUT STD_LOGIC;
        y_hat_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dmul_64ns_64ns_64_2_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_ddiv_64ns_64ns_64_8_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dsqrt_64ns_64ns_64_7_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dlog_64ns_64ns_64_6_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_H_mul_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_H_rvd_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_y_receive_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_Q_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address4 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address5 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address6 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address7 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_R_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_KBEST_yy_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    H_mul_x_U : component TOP_H_mul_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => H_mul_x_address0,
        ce0 => H_mul_x_ce0,
        we0 => H_mul_x_we0,
        d0 => grp_Rayleigh_fu_311_H_mul_x_d0,
        q0 => H_mul_x_q0);

    H_rvd_U : component TOP_H_rvd_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => H_rvd_address0,
        ce0 => H_rvd_ce0,
        we0 => H_rvd_we0,
        d0 => grp_Rayleigh_fu_311_H_rvd_d0,
        q0 => H_rvd_q0,
        address1 => grp_Rayleigh_fu_311_H_rvd_address1,
        ce1 => H_rvd_ce1,
        we1 => H_rvd_we1,
        d1 => grp_Rayleigh_fu_311_H_rvd_d1,
        q1 => H_rvd_q1);

    y_U : component TOP_H_mul_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_address0,
        ce0 => y_ce0,
        we0 => y_we0,
        d0 => grp_AWGN_fu_319_dout_d0,
        q0 => y_q0);

    y_receive_V_U : component TOP_y_receive_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_receive_V_address0,
        ce0 => y_receive_V_ce0,
        we0 => y_receive_V_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_d0,
        q0 => y_receive_V_q0,
        address1 => y_receive_V_address1,
        ce1 => y_receive_V_ce1,
        q1 => y_receive_V_q1);

    Q_U : component TOP_Q_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_address0,
        ce0 => Q_ce0,
        we0 => Q_we0,
        d0 => grp_QRD_fu_389_Q_d0,
        q0 => Q_q0,
        address1 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address1,
        ce1 => Q_ce1,
        q1 => Q_q1,
        address2 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address2,
        ce2 => Q_ce2,
        q2 => Q_q2,
        address3 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address3,
        ce3 => Q_ce3,
        q3 => Q_q3,
        address4 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address4,
        ce4 => Q_ce4,
        q4 => Q_q4,
        address5 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address5,
        ce5 => Q_ce5,
        q5 => Q_q5,
        address6 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address6,
        ce6 => Q_ce6,
        q6 => Q_q6,
        address7 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address7,
        ce7 => Q_ce7,
        q7 => Q_q7);

    R_V_U : component TOP_R_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R_V_address0,
        ce0 => R_V_ce0,
        we0 => R_V_we0,
        d0 => grp_QRD_fu_389_R_d0,
        q0 => R_V_q0);

    y_hat_V_U : component TOP_KBEST_yy_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_hat_V_address0,
        ce0 => y_hat_V_ce0,
        we0 => y_hat_V_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_d0,
        q0 => y_hat_V_q0);

    grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303 : component TOP_TOP_Pipeline_VITIS_LOOP_461_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_ready,
        xxr_address0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_address0,
        xxr_ce0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_ce0,
        xxr_we0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_we0,
        xxr_d0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_d0,
        xxi_address0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_address0,
        xxi_ce0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_ce0,
        xxi_we0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_we0,
        xxi_d0 => grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_d0);

    grp_Rayleigh_fu_311 : component TOP_Rayleigh
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_fu_311_ap_start,
        ap_done => grp_Rayleigh_fu_311_ap_done,
        ap_idle => grp_Rayleigh_fu_311_ap_idle,
        ap_ready => grp_Rayleigh_fu_311_ap_ready,
        H_rvd_address0 => grp_Rayleigh_fu_311_H_rvd_address0,
        H_rvd_ce0 => grp_Rayleigh_fu_311_H_rvd_ce0,
        H_rvd_we0 => grp_Rayleigh_fu_311_H_rvd_we0,
        H_rvd_d0 => grp_Rayleigh_fu_311_H_rvd_d0,
        H_rvd_q0 => H_rvd_q0,
        H_rvd_address1 => grp_Rayleigh_fu_311_H_rvd_address1,
        H_rvd_ce1 => grp_Rayleigh_fu_311_H_rvd_ce1,
        H_rvd_we1 => grp_Rayleigh_fu_311_H_rvd_we1,
        H_rvd_d1 => grp_Rayleigh_fu_311_H_rvd_d1,
        H_rvd_q1 => H_rvd_q1,
        H_mul_x_address0 => grp_Rayleigh_fu_311_H_mul_x_address0,
        H_mul_x_ce0 => grp_Rayleigh_fu_311_H_mul_x_ce0,
        H_mul_x_we0 => grp_Rayleigh_fu_311_H_mul_x_we0,
        H_mul_x_d0 => grp_Rayleigh_fu_311_H_mul_x_d0,
        grp_fu_965_p_din0 => grp_Rayleigh_fu_311_grp_fu_965_p_din0,
        grp_fu_965_p_din1 => grp_Rayleigh_fu_311_grp_fu_965_p_din1,
        grp_fu_965_p_opcode => grp_Rayleigh_fu_311_grp_fu_965_p_opcode,
        grp_fu_965_p_dout0 => grp_fu_965_p2,
        grp_fu_965_p_ce => grp_Rayleigh_fu_311_grp_fu_965_p_ce,
        grp_fu_969_p_din0 => grp_Rayleigh_fu_311_grp_fu_969_p_din0,
        grp_fu_969_p_din1 => grp_Rayleigh_fu_311_grp_fu_969_p_din1,
        grp_fu_969_p_opcode => grp_Rayleigh_fu_311_grp_fu_969_p_opcode,
        grp_fu_969_p_dout0 => grp_fu_969_p2,
        grp_fu_969_p_ce => grp_Rayleigh_fu_311_grp_fu_969_p_ce,
        grp_fu_973_p_din0 => grp_Rayleigh_fu_311_grp_fu_973_p_din0,
        grp_fu_973_p_din1 => grp_Rayleigh_fu_311_grp_fu_973_p_din1,
        grp_fu_973_p_opcode => grp_Rayleigh_fu_311_grp_fu_973_p_opcode,
        grp_fu_973_p_dout0 => grp_fu_973_p2,
        grp_fu_973_p_ce => grp_Rayleigh_fu_311_grp_fu_973_p_ce,
        grp_fu_977_p_din0 => grp_Rayleigh_fu_311_grp_fu_977_p_din0,
        grp_fu_977_p_din1 => grp_Rayleigh_fu_311_grp_fu_977_p_din1,
        grp_fu_977_p_opcode => grp_Rayleigh_fu_311_grp_fu_977_p_opcode,
        grp_fu_977_p_dout0 => grp_fu_977_p2,
        grp_fu_977_p_ce => grp_Rayleigh_fu_311_grp_fu_977_p_ce,
        grp_fu_981_p_din0 => grp_Rayleigh_fu_311_grp_fu_981_p_din0,
        grp_fu_981_p_din1 => grp_Rayleigh_fu_311_grp_fu_981_p_din1,
        grp_fu_981_p_opcode => grp_Rayleigh_fu_311_grp_fu_981_p_opcode,
        grp_fu_981_p_dout0 => grp_fu_981_p2,
        grp_fu_981_p_ce => grp_Rayleigh_fu_311_grp_fu_981_p_ce,
        grp_fu_985_p_din0 => grp_Rayleigh_fu_311_grp_fu_985_p_din0,
        grp_fu_985_p_din1 => grp_Rayleigh_fu_311_grp_fu_985_p_din1,
        grp_fu_985_p_opcode => grp_Rayleigh_fu_311_grp_fu_985_p_opcode,
        grp_fu_985_p_dout0 => grp_fu_985_p2,
        grp_fu_985_p_ce => grp_Rayleigh_fu_311_grp_fu_985_p_ce,
        grp_fu_989_p_din0 => grp_Rayleigh_fu_311_grp_fu_989_p_din0,
        grp_fu_989_p_din1 => grp_Rayleigh_fu_311_grp_fu_989_p_din1,
        grp_fu_989_p_opcode => grp_Rayleigh_fu_311_grp_fu_989_p_opcode,
        grp_fu_989_p_dout0 => grp_fu_989_p2,
        grp_fu_989_p_ce => grp_Rayleigh_fu_311_grp_fu_989_p_ce,
        grp_fu_993_p_din0 => grp_Rayleigh_fu_311_grp_fu_993_p_din0,
        grp_fu_993_p_din1 => grp_Rayleigh_fu_311_grp_fu_993_p_din1,
        grp_fu_993_p_opcode => grp_Rayleigh_fu_311_grp_fu_993_p_opcode,
        grp_fu_993_p_dout0 => grp_fu_993_p2,
        grp_fu_993_p_ce => grp_Rayleigh_fu_311_grp_fu_993_p_ce,
        grp_fu_997_p_din0 => grp_Rayleigh_fu_311_grp_fu_997_p_din0,
        grp_fu_997_p_din1 => grp_Rayleigh_fu_311_grp_fu_997_p_din1,
        grp_fu_997_p_opcode => grp_Rayleigh_fu_311_grp_fu_997_p_opcode,
        grp_fu_997_p_dout0 => grp_fu_997_p2,
        grp_fu_997_p_ce => grp_Rayleigh_fu_311_grp_fu_997_p_ce,
        grp_fu_1001_p_din0 => grp_Rayleigh_fu_311_grp_fu_1001_p_din0,
        grp_fu_1001_p_din1 => grp_Rayleigh_fu_311_grp_fu_1001_p_din1,
        grp_fu_1001_p_opcode => grp_Rayleigh_fu_311_grp_fu_1001_p_opcode,
        grp_fu_1001_p_dout0 => grp_fu_1001_p2,
        grp_fu_1001_p_ce => grp_Rayleigh_fu_311_grp_fu_1001_p_ce,
        grp_fu_1005_p_din0 => grp_Rayleigh_fu_311_grp_fu_1005_p_din0,
        grp_fu_1005_p_din1 => grp_Rayleigh_fu_311_grp_fu_1005_p_din1,
        grp_fu_1005_p_opcode => grp_Rayleigh_fu_311_grp_fu_1005_p_opcode,
        grp_fu_1005_p_dout0 => grp_fu_1005_p2,
        grp_fu_1005_p_ce => grp_Rayleigh_fu_311_grp_fu_1005_p_ce,
        grp_fu_1009_p_din0 => grp_Rayleigh_fu_311_grp_fu_1009_p_din0,
        grp_fu_1009_p_din1 => grp_Rayleigh_fu_311_grp_fu_1009_p_din1,
        grp_fu_1009_p_opcode => grp_Rayleigh_fu_311_grp_fu_1009_p_opcode,
        grp_fu_1009_p_dout0 => grp_fu_1009_p2,
        grp_fu_1009_p_ce => grp_Rayleigh_fu_311_grp_fu_1009_p_ce,
        grp_fu_1013_p_din0 => grp_Rayleigh_fu_311_grp_fu_1013_p_din0,
        grp_fu_1013_p_din1 => grp_Rayleigh_fu_311_grp_fu_1013_p_din1,
        grp_fu_1013_p_dout0 => grp_fu_1013_p2,
        grp_fu_1013_p_ce => grp_Rayleigh_fu_311_grp_fu_1013_p_ce,
        grp_fu_1017_p_din0 => grp_Rayleigh_fu_311_grp_fu_1017_p_din0,
        grp_fu_1017_p_din1 => grp_Rayleigh_fu_311_grp_fu_1017_p_din1,
        grp_fu_1017_p_dout0 => grp_fu_1017_p2,
        grp_fu_1017_p_ce => grp_Rayleigh_fu_311_grp_fu_1017_p_ce,
        grp_fu_1021_p_din0 => grp_Rayleigh_fu_311_grp_fu_1021_p_din0,
        grp_fu_1021_p_din1 => grp_Rayleigh_fu_311_grp_fu_1021_p_din1,
        grp_fu_1021_p_dout0 => grp_fu_1021_p2,
        grp_fu_1021_p_ce => grp_Rayleigh_fu_311_grp_fu_1021_p_ce,
        grp_fu_1025_p_din0 => grp_Rayleigh_fu_311_grp_fu_1025_p_din0,
        grp_fu_1025_p_din1 => grp_Rayleigh_fu_311_grp_fu_1025_p_din1,
        grp_fu_1025_p_dout0 => grp_fu_1025_p2,
        grp_fu_1025_p_ce => grp_Rayleigh_fu_311_grp_fu_1025_p_ce,
        grp_fu_1029_p_din0 => grp_Rayleigh_fu_311_grp_fu_1029_p_din0,
        grp_fu_1029_p_din1 => grp_Rayleigh_fu_311_grp_fu_1029_p_din1,
        grp_fu_1029_p_dout0 => grp_fu_1029_p2,
        grp_fu_1029_p_ce => grp_Rayleigh_fu_311_grp_fu_1029_p_ce,
        grp_fu_1033_p_din0 => grp_Rayleigh_fu_311_grp_fu_1033_p_din0,
        grp_fu_1033_p_din1 => grp_Rayleigh_fu_311_grp_fu_1033_p_din1,
        grp_fu_1033_p_dout0 => grp_fu_1033_p2,
        grp_fu_1033_p_ce => grp_Rayleigh_fu_311_grp_fu_1033_p_ce,
        grp_fu_1037_p_din0 => grp_Rayleigh_fu_311_grp_fu_1037_p_din0,
        grp_fu_1037_p_din1 => grp_Rayleigh_fu_311_grp_fu_1037_p_din1,
        grp_fu_1037_p_dout0 => grp_fu_1037_p2,
        grp_fu_1037_p_ce => grp_Rayleigh_fu_311_grp_fu_1037_p_ce,
        grp_fu_1041_p_din0 => grp_Rayleigh_fu_311_grp_fu_1041_p_din0,
        grp_fu_1041_p_din1 => grp_Rayleigh_fu_311_grp_fu_1041_p_din1,
        grp_fu_1041_p_dout0 => grp_fu_1041_p2,
        grp_fu_1041_p_ce => grp_Rayleigh_fu_311_grp_fu_1041_p_ce,
        grp_fu_1045_p_din0 => grp_Rayleigh_fu_311_grp_fu_1045_p_din0,
        grp_fu_1045_p_din1 => grp_Rayleigh_fu_311_grp_fu_1045_p_din1,
        grp_fu_1045_p_dout0 => grp_fu_1045_p2,
        grp_fu_1045_p_ce => grp_Rayleigh_fu_311_grp_fu_1045_p_ce,
        grp_fu_1049_p_din0 => grp_Rayleigh_fu_311_grp_fu_1049_p_din0,
        grp_fu_1049_p_din1 => grp_Rayleigh_fu_311_grp_fu_1049_p_din1,
        grp_fu_1049_p_dout0 => grp_fu_1049_p2,
        grp_fu_1049_p_ce => grp_Rayleigh_fu_311_grp_fu_1049_p_ce,
        grp_fu_1053_p_din0 => grp_Rayleigh_fu_311_grp_fu_1053_p_din0,
        grp_fu_1053_p_din1 => grp_Rayleigh_fu_311_grp_fu_1053_p_din1,
        grp_fu_1053_p_dout0 => grp_fu_1053_p2,
        grp_fu_1053_p_ce => grp_Rayleigh_fu_311_grp_fu_1053_p_ce,
        grp_fu_1057_p_din0 => grp_Rayleigh_fu_311_grp_fu_1057_p_din0,
        grp_fu_1057_p_din1 => grp_Rayleigh_fu_311_grp_fu_1057_p_din1,
        grp_fu_1057_p_dout0 => grp_fu_1057_p2,
        grp_fu_1057_p_ce => grp_Rayleigh_fu_311_grp_fu_1057_p_ce,
        grp_fu_1061_p_din0 => grp_Rayleigh_fu_311_grp_fu_1061_p_din0,
        grp_fu_1061_p_din1 => grp_Rayleigh_fu_311_grp_fu_1061_p_din1,
        grp_fu_1061_p_dout0 => grp_fu_1061_p2,
        grp_fu_1061_p_ce => grp_Rayleigh_fu_311_grp_fu_1061_p_ce,
        grp_fu_1065_p_din0 => grp_Rayleigh_fu_311_grp_fu_1065_p_din0,
        grp_fu_1065_p_din1 => grp_Rayleigh_fu_311_grp_fu_1065_p_din1,
        grp_fu_1065_p_dout0 => grp_fu_1065_p2,
        grp_fu_1065_p_ce => grp_Rayleigh_fu_311_grp_fu_1065_p_ce,
        grp_fu_1069_p_din0 => grp_Rayleigh_fu_311_grp_fu_1069_p_din0,
        grp_fu_1069_p_din1 => grp_Rayleigh_fu_311_grp_fu_1069_p_din1,
        grp_fu_1069_p_dout0 => grp_fu_1069_p2,
        grp_fu_1069_p_ce => grp_Rayleigh_fu_311_grp_fu_1069_p_ce,
        grp_fu_1073_p_din0 => grp_Rayleigh_fu_311_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_Rayleigh_fu_311_grp_fu_1073_p_din1,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_Rayleigh_fu_311_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_Rayleigh_fu_311_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_Rayleigh_fu_311_grp_fu_1077_p_din1,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_Rayleigh_fu_311_grp_fu_1077_p_ce,
        grp_fu_1081_p_din0 => grp_Rayleigh_fu_311_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_Rayleigh_fu_311_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_Rayleigh_fu_311_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_Rayleigh_fu_311_grp_fu_1081_p_ce);

    grp_AWGN_fu_319 : component TOP_AWGN
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWGN_fu_319_ap_start,
        ap_done => grp_AWGN_fu_319_ap_done,
        ap_idle => grp_AWGN_fu_319_ap_idle,
        ap_ready => grp_AWGN_fu_319_ap_ready,
        din_address0 => grp_AWGN_fu_319_din_address0,
        din_ce0 => grp_AWGN_fu_319_din_ce0,
        din_q0 => H_mul_x_q0,
        dout_address0 => grp_AWGN_fu_319_dout_address0,
        dout_ce0 => grp_AWGN_fu_319_dout_ce0,
        dout_we0 => grp_AWGN_fu_319_dout_we0,
        dout_d0 => grp_AWGN_fu_319_dout_d0,
        grp_fu_965_p_din0 => grp_AWGN_fu_319_grp_fu_965_p_din0,
        grp_fu_965_p_din1 => grp_AWGN_fu_319_grp_fu_965_p_din1,
        grp_fu_965_p_opcode => grp_AWGN_fu_319_grp_fu_965_p_opcode,
        grp_fu_965_p_dout0 => grp_fu_965_p2,
        grp_fu_965_p_ce => grp_AWGN_fu_319_grp_fu_965_p_ce,
        grp_fu_969_p_din0 => grp_AWGN_fu_319_grp_fu_969_p_din0,
        grp_fu_969_p_din1 => grp_AWGN_fu_319_grp_fu_969_p_din1,
        grp_fu_969_p_opcode => grp_AWGN_fu_319_grp_fu_969_p_opcode,
        grp_fu_969_p_dout0 => grp_fu_969_p2,
        grp_fu_969_p_ce => grp_AWGN_fu_319_grp_fu_969_p_ce,
        grp_fu_973_p_din0 => grp_AWGN_fu_319_grp_fu_973_p_din0,
        grp_fu_973_p_din1 => grp_AWGN_fu_319_grp_fu_973_p_din1,
        grp_fu_973_p_opcode => grp_AWGN_fu_319_grp_fu_973_p_opcode,
        grp_fu_973_p_dout0 => grp_fu_973_p2,
        grp_fu_973_p_ce => grp_AWGN_fu_319_grp_fu_973_p_ce,
        grp_fu_977_p_din0 => grp_AWGN_fu_319_grp_fu_977_p_din0,
        grp_fu_977_p_din1 => grp_AWGN_fu_319_grp_fu_977_p_din1,
        grp_fu_977_p_opcode => grp_AWGN_fu_319_grp_fu_977_p_opcode,
        grp_fu_977_p_dout0 => grp_fu_977_p2,
        grp_fu_977_p_ce => grp_AWGN_fu_319_grp_fu_977_p_ce,
        grp_fu_981_p_din0 => grp_AWGN_fu_319_grp_fu_981_p_din0,
        grp_fu_981_p_din1 => grp_AWGN_fu_319_grp_fu_981_p_din1,
        grp_fu_981_p_opcode => grp_AWGN_fu_319_grp_fu_981_p_opcode,
        grp_fu_981_p_dout0 => grp_fu_981_p2,
        grp_fu_981_p_ce => grp_AWGN_fu_319_grp_fu_981_p_ce,
        grp_fu_985_p_din0 => grp_AWGN_fu_319_grp_fu_985_p_din0,
        grp_fu_985_p_din1 => grp_AWGN_fu_319_grp_fu_985_p_din1,
        grp_fu_985_p_opcode => grp_AWGN_fu_319_grp_fu_985_p_opcode,
        grp_fu_985_p_dout0 => grp_fu_985_p2,
        grp_fu_985_p_ce => grp_AWGN_fu_319_grp_fu_985_p_ce,
        grp_fu_989_p_din0 => grp_AWGN_fu_319_grp_fu_989_p_din0,
        grp_fu_989_p_din1 => grp_AWGN_fu_319_grp_fu_989_p_din1,
        grp_fu_989_p_opcode => grp_AWGN_fu_319_grp_fu_989_p_opcode,
        grp_fu_989_p_dout0 => grp_fu_989_p2,
        grp_fu_989_p_ce => grp_AWGN_fu_319_grp_fu_989_p_ce,
        grp_fu_993_p_din0 => grp_AWGN_fu_319_grp_fu_993_p_din0,
        grp_fu_993_p_din1 => grp_AWGN_fu_319_grp_fu_993_p_din1,
        grp_fu_993_p_opcode => grp_AWGN_fu_319_grp_fu_993_p_opcode,
        grp_fu_993_p_dout0 => grp_fu_993_p2,
        grp_fu_993_p_ce => grp_AWGN_fu_319_grp_fu_993_p_ce,
        grp_fu_997_p_din0 => grp_AWGN_fu_319_grp_fu_997_p_din0,
        grp_fu_997_p_din1 => grp_AWGN_fu_319_grp_fu_997_p_din1,
        grp_fu_997_p_opcode => grp_AWGN_fu_319_grp_fu_997_p_opcode,
        grp_fu_997_p_dout0 => grp_fu_997_p2,
        grp_fu_997_p_ce => grp_AWGN_fu_319_grp_fu_997_p_ce,
        grp_fu_1001_p_din0 => grp_AWGN_fu_319_grp_fu_1001_p_din0,
        grp_fu_1001_p_din1 => grp_AWGN_fu_319_grp_fu_1001_p_din1,
        grp_fu_1001_p_opcode => grp_AWGN_fu_319_grp_fu_1001_p_opcode,
        grp_fu_1001_p_dout0 => grp_fu_1001_p2,
        grp_fu_1001_p_ce => grp_AWGN_fu_319_grp_fu_1001_p_ce,
        grp_fu_1005_p_din0 => grp_AWGN_fu_319_grp_fu_1005_p_din0,
        grp_fu_1005_p_din1 => grp_AWGN_fu_319_grp_fu_1005_p_din1,
        grp_fu_1005_p_opcode => grp_AWGN_fu_319_grp_fu_1005_p_opcode,
        grp_fu_1005_p_dout0 => grp_fu_1005_p2,
        grp_fu_1005_p_ce => grp_AWGN_fu_319_grp_fu_1005_p_ce,
        grp_fu_1009_p_din0 => grp_AWGN_fu_319_grp_fu_1009_p_din0,
        grp_fu_1009_p_din1 => grp_AWGN_fu_319_grp_fu_1009_p_din1,
        grp_fu_1009_p_opcode => grp_AWGN_fu_319_grp_fu_1009_p_opcode,
        grp_fu_1009_p_dout0 => grp_fu_1009_p2,
        grp_fu_1009_p_ce => grp_AWGN_fu_319_grp_fu_1009_p_ce,
        grp_fu_1081_p_din0 => grp_AWGN_fu_319_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_AWGN_fu_319_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_AWGN_fu_319_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_AWGN_fu_319_grp_fu_1081_p_ce,
        grp_fu_1013_p_din0 => grp_AWGN_fu_319_grp_fu_1013_p_din0,
        grp_fu_1013_p_din1 => grp_AWGN_fu_319_grp_fu_1013_p_din1,
        grp_fu_1013_p_dout0 => grp_fu_1013_p2,
        grp_fu_1013_p_ce => grp_AWGN_fu_319_grp_fu_1013_p_ce,
        grp_fu_1017_p_din0 => grp_AWGN_fu_319_grp_fu_1017_p_din0,
        grp_fu_1017_p_din1 => grp_AWGN_fu_319_grp_fu_1017_p_din1,
        grp_fu_1017_p_dout0 => grp_fu_1017_p2,
        grp_fu_1017_p_ce => grp_AWGN_fu_319_grp_fu_1017_p_ce,
        grp_fu_1021_p_din0 => grp_AWGN_fu_319_grp_fu_1021_p_din0,
        grp_fu_1021_p_din1 => grp_AWGN_fu_319_grp_fu_1021_p_din1,
        grp_fu_1021_p_dout0 => grp_fu_1021_p2,
        grp_fu_1021_p_ce => grp_AWGN_fu_319_grp_fu_1021_p_ce,
        grp_fu_1025_p_din0 => grp_AWGN_fu_319_grp_fu_1025_p_din0,
        grp_fu_1025_p_din1 => grp_AWGN_fu_319_grp_fu_1025_p_din1,
        grp_fu_1025_p_dout0 => grp_fu_1025_p2,
        grp_fu_1025_p_ce => grp_AWGN_fu_319_grp_fu_1025_p_ce,
        grp_fu_1029_p_din0 => grp_AWGN_fu_319_grp_fu_1029_p_din0,
        grp_fu_1029_p_din1 => grp_AWGN_fu_319_grp_fu_1029_p_din1,
        grp_fu_1029_p_dout0 => grp_fu_1029_p2,
        grp_fu_1029_p_ce => grp_AWGN_fu_319_grp_fu_1029_p_ce,
        grp_fu_1033_p_din0 => grp_AWGN_fu_319_grp_fu_1033_p_din0,
        grp_fu_1033_p_din1 => grp_AWGN_fu_319_grp_fu_1033_p_din1,
        grp_fu_1033_p_dout0 => grp_fu_1033_p2,
        grp_fu_1033_p_ce => grp_AWGN_fu_319_grp_fu_1033_p_ce,
        grp_fu_1037_p_din0 => grp_AWGN_fu_319_grp_fu_1037_p_din0,
        grp_fu_1037_p_din1 => grp_AWGN_fu_319_grp_fu_1037_p_din1,
        grp_fu_1037_p_dout0 => grp_fu_1037_p2,
        grp_fu_1037_p_ce => grp_AWGN_fu_319_grp_fu_1037_p_ce,
        grp_fu_1041_p_din0 => grp_AWGN_fu_319_grp_fu_1041_p_din0,
        grp_fu_1041_p_din1 => grp_AWGN_fu_319_grp_fu_1041_p_din1,
        grp_fu_1041_p_dout0 => grp_fu_1041_p2,
        grp_fu_1041_p_ce => grp_AWGN_fu_319_grp_fu_1041_p_ce,
        grp_fu_1045_p_din0 => grp_AWGN_fu_319_grp_fu_1045_p_din0,
        grp_fu_1045_p_din1 => grp_AWGN_fu_319_grp_fu_1045_p_din1,
        grp_fu_1045_p_dout0 => grp_fu_1045_p2,
        grp_fu_1045_p_ce => grp_AWGN_fu_319_grp_fu_1045_p_ce,
        grp_fu_1049_p_din0 => grp_AWGN_fu_319_grp_fu_1049_p_din0,
        grp_fu_1049_p_din1 => grp_AWGN_fu_319_grp_fu_1049_p_din1,
        grp_fu_1049_p_dout0 => grp_fu_1049_p2,
        grp_fu_1049_p_ce => grp_AWGN_fu_319_grp_fu_1049_p_ce,
        grp_fu_1053_p_din0 => grp_AWGN_fu_319_grp_fu_1053_p_din0,
        grp_fu_1053_p_din1 => grp_AWGN_fu_319_grp_fu_1053_p_din1,
        grp_fu_1053_p_dout0 => grp_fu_1053_p2,
        grp_fu_1053_p_ce => grp_AWGN_fu_319_grp_fu_1053_p_ce,
        grp_fu_1057_p_din0 => grp_AWGN_fu_319_grp_fu_1057_p_din0,
        grp_fu_1057_p_din1 => grp_AWGN_fu_319_grp_fu_1057_p_din1,
        grp_fu_1057_p_dout0 => grp_fu_1057_p2,
        grp_fu_1057_p_ce => grp_AWGN_fu_319_grp_fu_1057_p_ce,
        grp_fu_1061_p_din0 => grp_AWGN_fu_319_grp_fu_1061_p_din0,
        grp_fu_1061_p_din1 => grp_AWGN_fu_319_grp_fu_1061_p_din1,
        grp_fu_1061_p_dout0 => grp_fu_1061_p2,
        grp_fu_1061_p_ce => grp_AWGN_fu_319_grp_fu_1061_p_ce,
        grp_fu_1065_p_din0 => grp_AWGN_fu_319_grp_fu_1065_p_din0,
        grp_fu_1065_p_din1 => grp_AWGN_fu_319_grp_fu_1065_p_din1,
        grp_fu_1065_p_dout0 => grp_fu_1065_p2,
        grp_fu_1065_p_ce => grp_AWGN_fu_319_grp_fu_1065_p_ce,
        grp_fu_1069_p_din0 => grp_AWGN_fu_319_grp_fu_1069_p_din0,
        grp_fu_1069_p_din1 => grp_AWGN_fu_319_grp_fu_1069_p_din1,
        grp_fu_1069_p_dout0 => grp_fu_1069_p2,
        grp_fu_1069_p_ce => grp_AWGN_fu_319_grp_fu_1069_p_ce,
        grp_fu_1073_p_din0 => grp_AWGN_fu_319_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_AWGN_fu_319_grp_fu_1073_p_din1,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_AWGN_fu_319_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_AWGN_fu_319_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_AWGN_fu_319_grp_fu_1077_p_din1,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_AWGN_fu_319_grp_fu_1077_p_ce);

    grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325 : component TOP_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_ready,
        Y_0_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_address0,
        Y_0_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_ce0,
        Y_0_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_we0,
        Y_0_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_d0,
        H_rvd_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_address0,
        H_rvd_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_ce0,
        H_rvd_q0 => H_rvd_q0,
        Y_1_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_address0,
        Y_1_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_ce0,
        Y_1_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_we0,
        Y_1_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_d0,
        Y_2_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_address0,
        Y_2_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_ce0,
        Y_2_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_we0,
        Y_2_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_d0,
        Y_3_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_address0,
        Y_3_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_ce0,
        Y_3_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_we0,
        Y_3_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_d0,
        Y_4_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_address0,
        Y_4_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_ce0,
        Y_4_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_we0,
        Y_4_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_d0,
        Y_5_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_address0,
        Y_5_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_ce0,
        Y_5_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_we0,
        Y_5_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_d0,
        Y_6_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_address0,
        Y_6_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_ce0,
        Y_6_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_we0,
        Y_6_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_d0,
        Y_7_address0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_address0,
        Y_7_ce0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_ce0,
        Y_7_we0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_we0,
        Y_7_d0 => grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_d0);

    grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346 : component TOP_TOP_Pipeline_VITIS_LOOP_488_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_ready,
        y_address0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_address0,
        y_ce0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_ce0,
        y_q0 => y_q0,
        y_receive_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_address0,
        y_receive_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_ce0,
        y_receive_V_we0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_we0,
        y_receive_V_d0 => grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_d0);

    grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352 : component TOP_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_ready,
        H_rvd_address0 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_address0,
        H_rvd_ce0 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_ce0,
        H_rvd_q0 => H_rvd_q0,
        HH_V_29_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_29_1_out,
        HH_V_29_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_29_1_out_ap_vld,
        HH_V_28_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_28_1_out,
        HH_V_28_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_28_1_out_ap_vld,
        HH_V_27_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_27_1_out,
        HH_V_27_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_27_1_out_ap_vld,
        HH_V_26_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_26_1_out,
        HH_V_26_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_26_1_out_ap_vld,
        HH_V_25_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_25_1_out,
        HH_V_25_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_25_1_out_ap_vld,
        HH_V_24_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_24_1_out,
        HH_V_24_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_24_1_out_ap_vld,
        HH_V_23_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_23_1_out,
        HH_V_23_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_23_1_out_ap_vld,
        HH_V_22_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_22_1_out,
        HH_V_22_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_22_1_out_ap_vld,
        HH_V_21_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_21_1_out,
        HH_V_21_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_21_1_out_ap_vld,
        HH_V_20_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_20_1_out,
        HH_V_20_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_20_1_out_ap_vld,
        HH_V_19_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_19_1_out,
        HH_V_19_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_19_1_out_ap_vld,
        HH_V_18_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_18_1_out,
        HH_V_18_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_18_1_out_ap_vld,
        HH_V_17_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_17_1_out,
        HH_V_17_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_17_1_out_ap_vld,
        HH_V_16_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_16_1_out,
        HH_V_16_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_16_1_out_ap_vld,
        HH_V_15_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_15_1_out,
        HH_V_15_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_15_1_out_ap_vld,
        HH_V_14_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_14_1_out,
        HH_V_14_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_14_1_out_ap_vld,
        HH_V_13_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_13_1_out,
        HH_V_13_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_13_1_out_ap_vld,
        HH_V_12_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_12_1_out,
        HH_V_12_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_12_1_out_ap_vld,
        HH_V_11_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_11_1_out,
        HH_V_11_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_11_1_out_ap_vld,
        HH_V_10_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_10_1_out,
        HH_V_10_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_10_1_out_ap_vld,
        HH_V_9_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_9_1_out,
        HH_V_9_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_9_1_out_ap_vld,
        HH_V_8_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_8_1_out,
        HH_V_8_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_8_1_out_ap_vld,
        HH_V_7_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_7_1_out,
        HH_V_7_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_7_1_out_ap_vld,
        HH_V_6_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_6_1_out,
        HH_V_6_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_6_1_out_ap_vld,
        HH_V_5_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_5_1_out,
        HH_V_5_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_5_1_out_ap_vld,
        HH_V_4_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_4_1_out,
        HH_V_4_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_4_1_out_ap_vld,
        HH_V_3_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_3_1_out,
        HH_V_3_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_3_1_out_ap_vld,
        HH_V_2_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_2_1_out,
        HH_V_2_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_2_1_out_ap_vld,
        HH_V_1_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_1_1_out,
        HH_V_1_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_1_1_out_ap_vld,
        HH_V_141_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_141_out,
        HH_V_141_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_141_out_ap_vld,
        HH_V_30_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_30_1_out,
        HH_V_30_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_30_1_out_ap_vld,
        HH_V_31_1_out => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_31_1_out,
        HH_V_31_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_31_1_out_ap_vld);

    grp_QRD_fu_389 : component TOP_QRD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_QRD_fu_389_ap_start,
        ap_done => grp_QRD_fu_389_ap_done,
        ap_idle => grp_QRD_fu_389_ap_idle,
        ap_ready => grp_QRD_fu_389_ap_ready,
        Y_0_address0 => grp_QRD_fu_389_Y_0_address0,
        Y_0_ce0 => grp_QRD_fu_389_Y_0_ce0,
        Y_0_q0 => Y_0_q0,
        Y_0_address1 => grp_QRD_fu_389_Y_0_address1,
        Y_0_ce1 => grp_QRD_fu_389_Y_0_ce1,
        Y_0_q1 => Y_0_q1,
        Y_1_address0 => grp_QRD_fu_389_Y_1_address0,
        Y_1_ce0 => grp_QRD_fu_389_Y_1_ce0,
        Y_1_q0 => Y_1_q0,
        Y_1_address1 => grp_QRD_fu_389_Y_1_address1,
        Y_1_ce1 => grp_QRD_fu_389_Y_1_ce1,
        Y_1_q1 => Y_1_q1,
        Y_2_address0 => grp_QRD_fu_389_Y_2_address0,
        Y_2_ce0 => grp_QRD_fu_389_Y_2_ce0,
        Y_2_q0 => Y_2_q0,
        Y_2_address1 => grp_QRD_fu_389_Y_2_address1,
        Y_2_ce1 => grp_QRD_fu_389_Y_2_ce1,
        Y_2_q1 => Y_2_q1,
        Y_3_address0 => grp_QRD_fu_389_Y_3_address0,
        Y_3_ce0 => grp_QRD_fu_389_Y_3_ce0,
        Y_3_q0 => Y_3_q0,
        Y_3_address1 => grp_QRD_fu_389_Y_3_address1,
        Y_3_ce1 => grp_QRD_fu_389_Y_3_ce1,
        Y_3_q1 => Y_3_q1,
        Y_4_address0 => grp_QRD_fu_389_Y_4_address0,
        Y_4_ce0 => grp_QRD_fu_389_Y_4_ce0,
        Y_4_q0 => Y_4_q0,
        Y_4_address1 => grp_QRD_fu_389_Y_4_address1,
        Y_4_ce1 => grp_QRD_fu_389_Y_4_ce1,
        Y_4_q1 => Y_4_q1,
        Y_5_address0 => grp_QRD_fu_389_Y_5_address0,
        Y_5_ce0 => grp_QRD_fu_389_Y_5_ce0,
        Y_5_q0 => Y_5_q0,
        Y_5_address1 => grp_QRD_fu_389_Y_5_address1,
        Y_5_ce1 => grp_QRD_fu_389_Y_5_ce1,
        Y_5_q1 => Y_5_q1,
        Y_6_address0 => grp_QRD_fu_389_Y_6_address0,
        Y_6_ce0 => grp_QRD_fu_389_Y_6_ce0,
        Y_6_q0 => Y_6_q0,
        Y_6_address1 => grp_QRD_fu_389_Y_6_address1,
        Y_6_ce1 => grp_QRD_fu_389_Y_6_ce1,
        Y_6_q1 => Y_6_q1,
        Y_7_address0 => grp_QRD_fu_389_Y_7_address0,
        Y_7_ce0 => grp_QRD_fu_389_Y_7_ce0,
        Y_7_q0 => Y_7_q0,
        Y_7_address1 => grp_QRD_fu_389_Y_7_address1,
        Y_7_ce1 => grp_QRD_fu_389_Y_7_ce1,
        Y_7_q1 => Y_7_q1,
        p_read => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_141_out,
        p_read1 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_1_1_out,
        p_read2 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_2_1_out,
        p_read3 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_3_1_out,
        p_read4 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_4_1_out,
        p_read5 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_5_1_out,
        p_read6 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_6_1_out,
        p_read7 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_7_1_out,
        p_read8 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_8_1_out,
        p_read9 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_9_1_out,
        p_read10 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_10_1_out,
        p_read11 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_11_1_out,
        p_read12 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_12_1_out,
        p_read13 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_13_1_out,
        p_read14 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_14_1_out,
        p_read15 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_15_1_out,
        p_read16 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_16_1_out,
        p_read17 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_17_1_out,
        p_read18 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_18_1_out,
        p_read19 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_19_1_out,
        p_read20 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_20_1_out,
        p_read21 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_21_1_out,
        p_read22 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_22_1_out,
        p_read23 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_23_1_out,
        p_read24 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_24_1_out,
        p_read25 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_25_1_out,
        p_read26 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_26_1_out,
        p_read27 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_27_1_out,
        p_read28 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_28_1_out,
        p_read29 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_29_1_out,
        p_read30 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_30_1_out,
        p_read31 => grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_HH_V_31_1_out,
        Q_address0 => grp_QRD_fu_389_Q_address0,
        Q_ce0 => grp_QRD_fu_389_Q_ce0,
        Q_we0 => grp_QRD_fu_389_Q_we0,
        Q_d0 => grp_QRD_fu_389_Q_d0,
        R_address0 => grp_QRD_fu_389_R_address0,
        R_ce0 => grp_QRD_fu_389_R_ce0,
        R_we0 => grp_QRD_fu_389_R_we0,
        R_d0 => grp_QRD_fu_389_R_d0);

    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445 : component TOP_TOP_Pipeline_VITIS_LOOP_433_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_ready,
        Q_address0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address0,
        Q_ce0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce0,
        Q_q0 => Q_q0,
        Q_address1 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address1,
        Q_ce1 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce1,
        Q_q1 => Q_q1,
        Q_address2 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address2,
        Q_ce2 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce2,
        Q_q2 => Q_q2,
        Q_address3 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address3,
        Q_ce3 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce3,
        Q_q3 => Q_q3,
        Q_address4 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address4,
        Q_ce4 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce4,
        Q_q4 => Q_q4,
        Q_address5 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address5,
        Q_ce5 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce5,
        Q_q5 => Q_q5,
        Q_address6 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address6,
        Q_ce6 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce6,
        Q_q6 => Q_q6,
        Q_address7 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address7,
        Q_ce7 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce7,
        Q_q7 => Q_q7,
        sext_ln717 => y_V_load_reg_895,
        sext_ln1245 => y_V_load_1_reg_900,
        sext_ln1245_1 => y_V_load_2_reg_915,
        sext_ln1245_2 => y_V_load_3_reg_920,
        sext_ln1245_3 => y_V_load_4_reg_935,
        sext_ln1245_4 => y_V_load_5_reg_940,
        sext_ln1245_5 => y_V_load_6_reg_955,
        sext_ln1245_6 => y_V_load_7_reg_960,
        y_hat_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_address0,
        y_hat_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_ce0,
        y_hat_V_we0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_we0,
        y_hat_V_d0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_d0);

    grp_KBEST_fu_461 : component TOP_KBEST
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KBEST_fu_461_ap_start,
        ap_done => grp_KBEST_fu_461_ap_done,
        ap_idle => grp_KBEST_fu_461_ap_idle,
        ap_ready => grp_KBEST_fu_461_ap_ready,
        R_address0 => grp_KBEST_fu_461_R_address0,
        R_ce0 => grp_KBEST_fu_461_R_ce0,
        R_q0 => R_V_q0,
        y_hat_address0 => grp_KBEST_fu_461_y_hat_address0,
        y_hat_ce0 => grp_KBEST_fu_461_y_hat_ce0,
        y_hat_q0 => y_hat_V_q0,
        out_r_address0 => grp_KBEST_fu_461_out_r_address0,
        out_r_ce0 => grp_KBEST_fu_461_out_r_ce0,
        out_r_we0 => grp_KBEST_fu_461_out_r_we0,
        out_r_d0 => grp_KBEST_fu_461_out_r_d0);

    dadddsub_64ns_64ns_64_2_no_dsp_1_U1074 : component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_965_p0,
        din1 => grp_fu_965_p1,
        opcode => grp_fu_965_opcode,
        ce => grp_fu_965_ce,
        dout => grp_fu_965_p2);

    dadddsub_64ns_64ns_64_2_no_dsp_1_U1075 : component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_969_p0,
        din1 => grp_fu_969_p1,
        opcode => grp_fu_969_opcode,
        ce => grp_fu_969_ce,
        dout => grp_fu_969_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1076 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_973_p0,
        din1 => grp_fu_973_p1,
        ce => grp_fu_973_ce,
        dout => grp_fu_973_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1077 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_977_p0,
        din1 => grp_fu_977_p1,
        ce => grp_fu_977_ce,
        dout => grp_fu_977_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1078 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_981_p0,
        din1 => grp_fu_981_p1,
        ce => grp_fu_981_ce,
        dout => grp_fu_981_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1079 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_985_p0,
        din1 => grp_fu_985_p1,
        ce => grp_fu_985_ce,
        dout => grp_fu_985_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1080 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_989_p0,
        din1 => grp_fu_989_p1,
        ce => grp_fu_989_ce,
        dout => grp_fu_989_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1081 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_993_p0,
        din1 => grp_fu_993_p1,
        ce => grp_fu_993_ce,
        dout => grp_fu_993_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1082 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_997_p0,
        din1 => grp_fu_997_p1,
        ce => grp_fu_997_ce,
        dout => grp_fu_997_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1083 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1001_p0,
        din1 => grp_fu_1001_p1,
        ce => grp_fu_1001_ce,
        dout => grp_fu_1001_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1084 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1005_p0,
        din1 => grp_fu_1005_p1,
        ce => grp_fu_1005_ce,
        dout => grp_fu_1005_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1085 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1009_p0,
        din1 => grp_fu_1009_p1,
        ce => grp_fu_1009_ce,
        dout => grp_fu_1009_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1086 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1013_p0,
        din1 => grp_fu_1013_p1,
        ce => grp_fu_1013_ce,
        dout => grp_fu_1013_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1087 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1017_p0,
        din1 => grp_fu_1017_p1,
        ce => grp_fu_1017_ce,
        dout => grp_fu_1017_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1088 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1021_p0,
        din1 => grp_fu_1021_p1,
        ce => grp_fu_1021_ce,
        dout => grp_fu_1021_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1089 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1025_p0,
        din1 => grp_fu_1025_p1,
        ce => grp_fu_1025_ce,
        dout => grp_fu_1025_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1090 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1029_p0,
        din1 => grp_fu_1029_p1,
        ce => grp_fu_1029_ce,
        dout => grp_fu_1029_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1091 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1033_p0,
        din1 => grp_fu_1033_p1,
        ce => grp_fu_1033_ce,
        dout => grp_fu_1033_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1092 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1037_p0,
        din1 => grp_fu_1037_p1,
        ce => grp_fu_1037_ce,
        dout => grp_fu_1037_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1093 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1041_p0,
        din1 => grp_fu_1041_p1,
        ce => grp_fu_1041_ce,
        dout => grp_fu_1041_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1094 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1045_p0,
        din1 => grp_fu_1045_p1,
        ce => grp_fu_1045_ce,
        dout => grp_fu_1045_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1095 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1049_p0,
        din1 => grp_fu_1049_p1,
        ce => grp_fu_1049_ce,
        dout => grp_fu_1049_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1096 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1053_p0,
        din1 => grp_fu_1053_p1,
        ce => grp_fu_1053_ce,
        dout => grp_fu_1053_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1097 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1057_p0,
        din1 => grp_fu_1057_p1,
        ce => grp_fu_1057_ce,
        dout => grp_fu_1057_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1098 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1061_p0,
        din1 => grp_fu_1061_p1,
        ce => grp_fu_1061_ce,
        dout => grp_fu_1061_p2);

    ddiv_64ns_64ns_64_8_no_dsp_1_U1099 : component TOP_ddiv_64ns_64ns_64_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1065_p0,
        din1 => grp_fu_1065_p1,
        ce => grp_fu_1065_ce,
        dout => grp_fu_1065_p2);

    ddiv_64ns_64ns_64_8_no_dsp_1_U1100 : component TOP_ddiv_64ns_64ns_64_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1069_p0,
        din1 => grp_fu_1069_p1,
        ce => grp_fu_1069_ce,
        dout => grp_fu_1069_p2);

    dsqrt_64ns_64ns_64_7_no_dsp_1_U1101 : component TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1073_p0,
        din1 => grp_fu_1073_p1,
        ce => grp_fu_1073_ce,
        dout => grp_fu_1073_p2);

    dlog_64ns_64ns_64_6_med_dsp_1_U1102 : component TOP_dlog_64ns_64ns_64_6_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1077_p0,
        din1 => grp_fu_1077_p1,
        ce => grp_fu_1077_ce,
        dout => grp_fu_1077_p2);

    dadd_64ns_64ns_64_2_full_dsp_1_U1103 : component TOP_dadd_64ns_64ns_64_2_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1081_p0,
        din1 => grp_fu_1081_p1,
        ce => grp_fu_1081_ce,
        dout => grp_fu_1081_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_AWGN_fu_319_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWGN_fu_319_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_AWGN_fu_319_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWGN_fu_319_ap_ready = ap_const_logic_1)) then 
                    grp_AWGN_fu_319_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_KBEST_fu_461_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KBEST_fu_461_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_KBEST_fu_461_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KBEST_fu_461_ap_ready = ap_const_logic_1)) then 
                    grp_KBEST_fu_461_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QRD_fu_389_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_QRD_fu_389_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_QRD_fu_389_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QRD_fu_389_ap_ready = ap_const_logic_1)) then 
                    grp_QRD_fu_389_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_fu_311_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_fu_311_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Rayleigh_fu_311_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_fu_311_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_fu_311_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                y_V_load_1_reg_900 <= y_receive_V_q0;
                y_V_load_reg_895 <= y_receive_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                y_V_load_2_reg_915 <= y_receive_V_q1;
                y_V_load_3_reg_920 <= y_receive_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                y_V_load_4_reg_935 <= y_receive_V_q1;
                y_V_load_5_reg_940 <= y_receive_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                y_V_load_6_reg_955 <= y_receive_V_q1;
                y_V_load_7_reg_960 <= y_receive_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, grp_QRD_fu_389_ap_done, grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_done, grp_KBEST_fu_461_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_state2_on_subcall_done, ap_block_state4_on_subcall_done, ap_block_state6_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_QRD_fu_389_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_KBEST_fu_461_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;

    H_mul_x_address0_assign_proc : process(grp_Rayleigh_fu_311_H_mul_x_address0, grp_AWGN_fu_319_din_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            H_mul_x_address0 <= grp_AWGN_fu_319_din_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_mul_x_address0 <= grp_Rayleigh_fu_311_H_mul_x_address0;
        else 
            H_mul_x_address0 <= "XXX";
        end if; 
    end process;


    H_mul_x_ce0_assign_proc : process(grp_Rayleigh_fu_311_H_mul_x_ce0, grp_AWGN_fu_319_din_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            H_mul_x_ce0 <= grp_AWGN_fu_319_din_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_mul_x_ce0 <= grp_Rayleigh_fu_311_H_mul_x_ce0;
        else 
            H_mul_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    H_mul_x_we0_assign_proc : process(grp_Rayleigh_fu_311_H_mul_x_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_mul_x_we0 <= grp_Rayleigh_fu_311_H_mul_x_we0;
        else 
            H_mul_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_address0_assign_proc : process(grp_Rayleigh_fu_311_H_rvd_address0, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_address0, grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_address0 <= grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            H_rvd_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_rvd_address0 <= grp_Rayleigh_fu_311_H_rvd_address0;
        else 
            H_rvd_address0 <= "XXXXXX";
        end if; 
    end process;


    H_rvd_ce0_assign_proc : process(grp_Rayleigh_fu_311_H_rvd_ce0, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_ce0, grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_H_rvd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            H_rvd_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_H_rvd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_rvd_ce0 <= grp_Rayleigh_fu_311_H_rvd_ce0;
        else 
            H_rvd_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_ce1_assign_proc : process(grp_Rayleigh_fu_311_H_rvd_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_rvd_ce1 <= grp_Rayleigh_fu_311_H_rvd_ce1;
        else 
            H_rvd_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_we0_assign_proc : process(grp_Rayleigh_fu_311_H_rvd_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_rvd_we0 <= grp_Rayleigh_fu_311_H_rvd_we0;
        else 
            H_rvd_we0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_we1_assign_proc : process(grp_Rayleigh_fu_311_H_rvd_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_rvd_we1 <= grp_Rayleigh_fu_311_H_rvd_we1;
        else 
            H_rvd_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_address0_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Q_address0, grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_address0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Q_address0 <= grp_QRD_fu_389_Q_address0;
        else 
            Q_address0 <= "XXXXXX";
        end if; 
    end process;


    Q_ce0_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Q_ce0, grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Q_ce0 <= grp_QRD_fu_389_Q_ce0;
        else 
            Q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce1_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce1 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce1;
        else 
            Q_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce2_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce2 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce2;
        else 
            Q_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce3_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce3 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce3;
        else 
            Q_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce4_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce4, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce4 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce4;
        else 
            Q_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce5_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce5 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce5;
        else 
            Q_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce6_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce6 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce6;
        else 
            Q_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce7_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Q_ce7 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_Q_ce7;
        else 
            Q_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    Q_we0_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Q_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Q_we0 <= grp_QRD_fu_389_Q_we0;
        else 
            Q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    R_V_address0_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_R_address0, grp_KBEST_fu_461_R_address0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R_V_address0 <= grp_KBEST_fu_461_R_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R_V_address0 <= grp_QRD_fu_389_R_address0;
        else 
            R_V_address0 <= "XXXXXX";
        end if; 
    end process;


    R_V_ce0_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_R_ce0, grp_KBEST_fu_461_R_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            R_V_ce0 <= grp_KBEST_fu_461_R_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R_V_ce0 <= grp_QRD_fu_389_R_ce0;
        else 
            R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R_V_we0_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_R_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            R_V_we0 <= grp_QRD_fu_389_R_we0;
        else 
            R_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_0_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_address0, grp_QRD_fu_389_Y_0_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_0_address0 <= grp_QRD_fu_389_Y_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_0_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_address0;
        else 
            Y_0_address0 <= "XXX";
        end if; 
    end process;

    Y_0_address1 <= grp_QRD_fu_389_Y_0_address1;

    Y_0_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_ce0, grp_QRD_fu_389_Y_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_0_ce0 <= grp_QRD_fu_389_Y_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_0_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_ce0;
        else 
            Y_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_0_ce1 <= grp_QRD_fu_389_Y_0_ce1;
        else 
            Y_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_0_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_d0;

    Y_0_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_0_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_0_we0;
        else 
            Y_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_1_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_address0, grp_QRD_fu_389_Y_1_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_1_address0 <= grp_QRD_fu_389_Y_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_1_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_address0;
        else 
            Y_1_address0 <= "XXX";
        end if; 
    end process;

    Y_1_address1 <= grp_QRD_fu_389_Y_1_address1;

    Y_1_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_ce0, grp_QRD_fu_389_Y_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_1_ce0 <= grp_QRD_fu_389_Y_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_1_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_ce0;
        else 
            Y_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_1_ce1 <= grp_QRD_fu_389_Y_1_ce1;
        else 
            Y_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_1_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_d0;

    Y_1_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_1_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_1_we0;
        else 
            Y_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_2_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_address0, grp_QRD_fu_389_Y_2_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_2_address0 <= grp_QRD_fu_389_Y_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_2_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_address0;
        else 
            Y_2_address0 <= "XXX";
        end if; 
    end process;

    Y_2_address1 <= grp_QRD_fu_389_Y_2_address1;

    Y_2_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_ce0, grp_QRD_fu_389_Y_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_2_ce0 <= grp_QRD_fu_389_Y_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_2_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_ce0;
        else 
            Y_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_2_ce1 <= grp_QRD_fu_389_Y_2_ce1;
        else 
            Y_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_2_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_d0;

    Y_2_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_2_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_2_we0;
        else 
            Y_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_3_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_address0, grp_QRD_fu_389_Y_3_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_3_address0 <= grp_QRD_fu_389_Y_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_3_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_address0;
        else 
            Y_3_address0 <= "XXX";
        end if; 
    end process;

    Y_3_address1 <= grp_QRD_fu_389_Y_3_address1;

    Y_3_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_ce0, grp_QRD_fu_389_Y_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_3_ce0 <= grp_QRD_fu_389_Y_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_3_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_ce0;
        else 
            Y_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_3_ce1 <= grp_QRD_fu_389_Y_3_ce1;
        else 
            Y_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_3_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_d0;

    Y_3_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_3_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_3_we0;
        else 
            Y_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_4_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_address0, grp_QRD_fu_389_Y_4_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_4_address0 <= grp_QRD_fu_389_Y_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_4_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_address0;
        else 
            Y_4_address0 <= "XXX";
        end if; 
    end process;

    Y_4_address1 <= grp_QRD_fu_389_Y_4_address1;

    Y_4_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_ce0, grp_QRD_fu_389_Y_4_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_4_ce0 <= grp_QRD_fu_389_Y_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_4_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_ce0;
        else 
            Y_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_4_ce1 <= grp_QRD_fu_389_Y_4_ce1;
        else 
            Y_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_4_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_d0;

    Y_4_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_4_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_4_we0;
        else 
            Y_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_5_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_address0, grp_QRD_fu_389_Y_5_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_5_address0 <= grp_QRD_fu_389_Y_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_5_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_address0;
        else 
            Y_5_address0 <= "XXX";
        end if; 
    end process;

    Y_5_address1 <= grp_QRD_fu_389_Y_5_address1;

    Y_5_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_ce0, grp_QRD_fu_389_Y_5_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_5_ce0 <= grp_QRD_fu_389_Y_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_5_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_ce0;
        else 
            Y_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_5_ce1 <= grp_QRD_fu_389_Y_5_ce1;
        else 
            Y_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_5_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_d0;

    Y_5_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_5_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_5_we0;
        else 
            Y_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_6_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_address0, grp_QRD_fu_389_Y_6_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_6_address0 <= grp_QRD_fu_389_Y_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_6_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_address0;
        else 
            Y_6_address0 <= "XXX";
        end if; 
    end process;

    Y_6_address1 <= grp_QRD_fu_389_Y_6_address1;

    Y_6_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_ce0, grp_QRD_fu_389_Y_6_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_6_ce0 <= grp_QRD_fu_389_Y_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_6_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_ce0;
        else 
            Y_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_6_ce1 <= grp_QRD_fu_389_Y_6_ce1;
        else 
            Y_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_6_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_d0;

    Y_6_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_6_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_6_we0;
        else 
            Y_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_7_address0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_address0, grp_QRD_fu_389_Y_7_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_7_address0 <= grp_QRD_fu_389_Y_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_7_address0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_address0;
        else 
            Y_7_address0 <= "XXX";
        end if; 
    end process;

    Y_7_address1 <= grp_QRD_fu_389_Y_7_address1;

    Y_7_ce0_assign_proc : process(ap_CS_fsm_state8, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_ce0, grp_QRD_fu_389_Y_7_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_7_ce0 <= grp_QRD_fu_389_Y_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_7_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_ce0;
        else 
            Y_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_QRD_fu_389_Y_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Y_7_ce1 <= grp_QRD_fu_389_Y_7_ce1;
        else 
            Y_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    Y_7_d0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_d0;

    Y_7_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Y_7_we0 <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_Y_7_we0;
        else 
            Y_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_KBEST_fu_461_ap_done)
    begin
        if ((grp_KBEST_fu_461_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_QRD_fu_389_ap_done)
    begin
        if ((grp_QRD_fu_389_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_done, grp_Rayleigh_fu_311_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_Rayleigh_fu_311_ap_done = ap_const_logic_0) or (grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_AWGN_fu_319_ap_done, grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_done = ap_const_logic_0) or (grp_AWGN_fu_319_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_done, grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_done = ap_const_logic_0) or (grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_KBEST_fu_461_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_KBEST_fu_461_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_ready_assign_proc : process(grp_KBEST_fu_461_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_KBEST_fu_461_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_AWGN_fu_319_ap_start <= grp_AWGN_fu_319_ap_start_reg;
    grp_KBEST_fu_461_ap_start <= grp_KBEST_fu_461_ap_start_reg;
    grp_QRD_fu_389_ap_start <= grp_QRD_fu_389_ap_start_reg;
    grp_Rayleigh_fu_311_ap_start <= grp_Rayleigh_fu_311_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_ap_start_reg;

    grp_fu_1001_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1001_p_ce, grp_AWGN_fu_319_grp_fu_1001_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1001_ce <= grp_AWGN_fu_319_grp_fu_1001_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1001_ce <= grp_Rayleigh_fu_311_grp_fu_1001_p_ce;
        else 
            grp_fu_1001_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1001_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1001_p_din0, grp_AWGN_fu_319_grp_fu_1001_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1001_p0 <= grp_AWGN_fu_319_grp_fu_1001_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1001_p0 <= grp_Rayleigh_fu_311_grp_fu_1001_p_din0;
        else 
            grp_fu_1001_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1001_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1001_p_din1, grp_AWGN_fu_319_grp_fu_1001_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1001_p1 <= grp_AWGN_fu_319_grp_fu_1001_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1001_p1 <= grp_Rayleigh_fu_311_grp_fu_1001_p_din1;
        else 
            grp_fu_1001_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1005_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1005_p_ce, grp_AWGN_fu_319_grp_fu_1005_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1005_ce <= grp_AWGN_fu_319_grp_fu_1005_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1005_ce <= grp_Rayleigh_fu_311_grp_fu_1005_p_ce;
        else 
            grp_fu_1005_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1005_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1005_p_din0, grp_AWGN_fu_319_grp_fu_1005_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1005_p0 <= grp_AWGN_fu_319_grp_fu_1005_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1005_p0 <= grp_Rayleigh_fu_311_grp_fu_1005_p_din0;
        else 
            grp_fu_1005_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1005_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1005_p_din1, grp_AWGN_fu_319_grp_fu_1005_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1005_p1 <= grp_AWGN_fu_319_grp_fu_1005_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1005_p1 <= grp_Rayleigh_fu_311_grp_fu_1005_p_din1;
        else 
            grp_fu_1005_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1009_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1009_p_ce, grp_AWGN_fu_319_grp_fu_1009_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1009_ce <= grp_AWGN_fu_319_grp_fu_1009_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1009_ce <= grp_Rayleigh_fu_311_grp_fu_1009_p_ce;
        else 
            grp_fu_1009_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1009_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1009_p_din0, grp_AWGN_fu_319_grp_fu_1009_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1009_p0 <= grp_AWGN_fu_319_grp_fu_1009_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1009_p0 <= grp_Rayleigh_fu_311_grp_fu_1009_p_din0;
        else 
            grp_fu_1009_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1009_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1009_p_din1, grp_AWGN_fu_319_grp_fu_1009_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1009_p1 <= grp_AWGN_fu_319_grp_fu_1009_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1009_p1 <= grp_Rayleigh_fu_311_grp_fu_1009_p_din1;
        else 
            grp_fu_1009_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1013_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1013_p_ce, grp_AWGN_fu_319_grp_fu_1013_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1013_ce <= grp_AWGN_fu_319_grp_fu_1013_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1013_ce <= grp_Rayleigh_fu_311_grp_fu_1013_p_ce;
        else 
            grp_fu_1013_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1013_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1013_p_din0, grp_AWGN_fu_319_grp_fu_1013_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1013_p0 <= grp_AWGN_fu_319_grp_fu_1013_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1013_p0 <= grp_Rayleigh_fu_311_grp_fu_1013_p_din0;
        else 
            grp_fu_1013_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1013_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1013_p_din1, grp_AWGN_fu_319_grp_fu_1013_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1013_p1 <= grp_AWGN_fu_319_grp_fu_1013_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1013_p1 <= grp_Rayleigh_fu_311_grp_fu_1013_p_din1;
        else 
            grp_fu_1013_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1017_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1017_p_ce, grp_AWGN_fu_319_grp_fu_1017_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1017_ce <= grp_AWGN_fu_319_grp_fu_1017_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1017_ce <= grp_Rayleigh_fu_311_grp_fu_1017_p_ce;
        else 
            grp_fu_1017_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1017_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1017_p_din0, grp_AWGN_fu_319_grp_fu_1017_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1017_p0 <= grp_AWGN_fu_319_grp_fu_1017_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1017_p0 <= grp_Rayleigh_fu_311_grp_fu_1017_p_din0;
        else 
            grp_fu_1017_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1017_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1017_p_din1, grp_AWGN_fu_319_grp_fu_1017_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1017_p1 <= grp_AWGN_fu_319_grp_fu_1017_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1017_p1 <= grp_Rayleigh_fu_311_grp_fu_1017_p_din1;
        else 
            grp_fu_1017_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1021_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1021_p_ce, grp_AWGN_fu_319_grp_fu_1021_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1021_ce <= grp_AWGN_fu_319_grp_fu_1021_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1021_ce <= grp_Rayleigh_fu_311_grp_fu_1021_p_ce;
        else 
            grp_fu_1021_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1021_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1021_p_din0, grp_AWGN_fu_319_grp_fu_1021_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1021_p0 <= grp_AWGN_fu_319_grp_fu_1021_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1021_p0 <= grp_Rayleigh_fu_311_grp_fu_1021_p_din0;
        else 
            grp_fu_1021_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1021_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1021_p_din1, grp_AWGN_fu_319_grp_fu_1021_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1021_p1 <= grp_AWGN_fu_319_grp_fu_1021_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1021_p1 <= grp_Rayleigh_fu_311_grp_fu_1021_p_din1;
        else 
            grp_fu_1021_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1025_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1025_p_ce, grp_AWGN_fu_319_grp_fu_1025_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1025_ce <= grp_AWGN_fu_319_grp_fu_1025_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1025_ce <= grp_Rayleigh_fu_311_grp_fu_1025_p_ce;
        else 
            grp_fu_1025_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1025_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1025_p_din0, grp_AWGN_fu_319_grp_fu_1025_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1025_p0 <= grp_AWGN_fu_319_grp_fu_1025_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1025_p0 <= grp_Rayleigh_fu_311_grp_fu_1025_p_din0;
        else 
            grp_fu_1025_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1025_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1025_p_din1, grp_AWGN_fu_319_grp_fu_1025_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1025_p1 <= grp_AWGN_fu_319_grp_fu_1025_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1025_p1 <= grp_Rayleigh_fu_311_grp_fu_1025_p_din1;
        else 
            grp_fu_1025_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1029_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1029_p_ce, grp_AWGN_fu_319_grp_fu_1029_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1029_ce <= grp_AWGN_fu_319_grp_fu_1029_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1029_ce <= grp_Rayleigh_fu_311_grp_fu_1029_p_ce;
        else 
            grp_fu_1029_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1029_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1029_p_din0, grp_AWGN_fu_319_grp_fu_1029_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1029_p0 <= grp_AWGN_fu_319_grp_fu_1029_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1029_p0 <= grp_Rayleigh_fu_311_grp_fu_1029_p_din0;
        else 
            grp_fu_1029_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1029_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1029_p_din1, grp_AWGN_fu_319_grp_fu_1029_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1029_p1 <= grp_AWGN_fu_319_grp_fu_1029_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1029_p1 <= grp_Rayleigh_fu_311_grp_fu_1029_p_din1;
        else 
            grp_fu_1029_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1033_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1033_p_ce, grp_AWGN_fu_319_grp_fu_1033_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1033_ce <= grp_AWGN_fu_319_grp_fu_1033_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1033_ce <= grp_Rayleigh_fu_311_grp_fu_1033_p_ce;
        else 
            grp_fu_1033_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1033_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1033_p_din0, grp_AWGN_fu_319_grp_fu_1033_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1033_p0 <= grp_AWGN_fu_319_grp_fu_1033_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1033_p0 <= grp_Rayleigh_fu_311_grp_fu_1033_p_din0;
        else 
            grp_fu_1033_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1033_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1033_p_din1, grp_AWGN_fu_319_grp_fu_1033_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1033_p1 <= grp_AWGN_fu_319_grp_fu_1033_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1033_p1 <= grp_Rayleigh_fu_311_grp_fu_1033_p_din1;
        else 
            grp_fu_1033_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1037_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1037_p_ce, grp_AWGN_fu_319_grp_fu_1037_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1037_ce <= grp_AWGN_fu_319_grp_fu_1037_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1037_ce <= grp_Rayleigh_fu_311_grp_fu_1037_p_ce;
        else 
            grp_fu_1037_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1037_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1037_p_din0, grp_AWGN_fu_319_grp_fu_1037_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1037_p0 <= grp_AWGN_fu_319_grp_fu_1037_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1037_p0 <= grp_Rayleigh_fu_311_grp_fu_1037_p_din0;
        else 
            grp_fu_1037_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1037_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1037_p_din1, grp_AWGN_fu_319_grp_fu_1037_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1037_p1 <= grp_AWGN_fu_319_grp_fu_1037_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1037_p1 <= grp_Rayleigh_fu_311_grp_fu_1037_p_din1;
        else 
            grp_fu_1037_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1041_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1041_p_ce, grp_AWGN_fu_319_grp_fu_1041_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1041_ce <= grp_AWGN_fu_319_grp_fu_1041_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1041_ce <= grp_Rayleigh_fu_311_grp_fu_1041_p_ce;
        else 
            grp_fu_1041_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1041_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1041_p_din0, grp_AWGN_fu_319_grp_fu_1041_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1041_p0 <= grp_AWGN_fu_319_grp_fu_1041_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1041_p0 <= grp_Rayleigh_fu_311_grp_fu_1041_p_din0;
        else 
            grp_fu_1041_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1041_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1041_p_din1, grp_AWGN_fu_319_grp_fu_1041_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1041_p1 <= grp_AWGN_fu_319_grp_fu_1041_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1041_p1 <= grp_Rayleigh_fu_311_grp_fu_1041_p_din1;
        else 
            grp_fu_1041_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1045_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1045_p_ce, grp_AWGN_fu_319_grp_fu_1045_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1045_ce <= grp_AWGN_fu_319_grp_fu_1045_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1045_ce <= grp_Rayleigh_fu_311_grp_fu_1045_p_ce;
        else 
            grp_fu_1045_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1045_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1045_p_din0, grp_AWGN_fu_319_grp_fu_1045_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1045_p0 <= grp_AWGN_fu_319_grp_fu_1045_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1045_p0 <= grp_Rayleigh_fu_311_grp_fu_1045_p_din0;
        else 
            grp_fu_1045_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1045_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1045_p_din1, grp_AWGN_fu_319_grp_fu_1045_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1045_p1 <= grp_AWGN_fu_319_grp_fu_1045_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1045_p1 <= grp_Rayleigh_fu_311_grp_fu_1045_p_din1;
        else 
            grp_fu_1045_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1049_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1049_p_ce, grp_AWGN_fu_319_grp_fu_1049_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1049_ce <= grp_AWGN_fu_319_grp_fu_1049_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1049_ce <= grp_Rayleigh_fu_311_grp_fu_1049_p_ce;
        else 
            grp_fu_1049_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1049_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1049_p_din0, grp_AWGN_fu_319_grp_fu_1049_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1049_p0 <= grp_AWGN_fu_319_grp_fu_1049_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1049_p0 <= grp_Rayleigh_fu_311_grp_fu_1049_p_din0;
        else 
            grp_fu_1049_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1049_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1049_p_din1, grp_AWGN_fu_319_grp_fu_1049_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1049_p1 <= grp_AWGN_fu_319_grp_fu_1049_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1049_p1 <= grp_Rayleigh_fu_311_grp_fu_1049_p_din1;
        else 
            grp_fu_1049_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1053_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1053_p_ce, grp_AWGN_fu_319_grp_fu_1053_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1053_ce <= grp_AWGN_fu_319_grp_fu_1053_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1053_ce <= grp_Rayleigh_fu_311_grp_fu_1053_p_ce;
        else 
            grp_fu_1053_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1053_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1053_p_din0, grp_AWGN_fu_319_grp_fu_1053_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1053_p0 <= grp_AWGN_fu_319_grp_fu_1053_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1053_p0 <= grp_Rayleigh_fu_311_grp_fu_1053_p_din0;
        else 
            grp_fu_1053_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1053_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1053_p_din1, grp_AWGN_fu_319_grp_fu_1053_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1053_p1 <= grp_AWGN_fu_319_grp_fu_1053_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1053_p1 <= grp_Rayleigh_fu_311_grp_fu_1053_p_din1;
        else 
            grp_fu_1053_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1057_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1057_p_ce, grp_AWGN_fu_319_grp_fu_1057_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1057_ce <= grp_AWGN_fu_319_grp_fu_1057_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1057_ce <= grp_Rayleigh_fu_311_grp_fu_1057_p_ce;
        else 
            grp_fu_1057_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1057_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1057_p_din0, grp_AWGN_fu_319_grp_fu_1057_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1057_p0 <= grp_AWGN_fu_319_grp_fu_1057_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1057_p0 <= grp_Rayleigh_fu_311_grp_fu_1057_p_din0;
        else 
            grp_fu_1057_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1057_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1057_p_din1, grp_AWGN_fu_319_grp_fu_1057_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1057_p1 <= grp_AWGN_fu_319_grp_fu_1057_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1057_p1 <= grp_Rayleigh_fu_311_grp_fu_1057_p_din1;
        else 
            grp_fu_1057_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1061_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1061_p_ce, grp_AWGN_fu_319_grp_fu_1061_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1061_ce <= grp_AWGN_fu_319_grp_fu_1061_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1061_ce <= grp_Rayleigh_fu_311_grp_fu_1061_p_ce;
        else 
            grp_fu_1061_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1061_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1061_p_din0, grp_AWGN_fu_319_grp_fu_1061_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1061_p0 <= grp_AWGN_fu_319_grp_fu_1061_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1061_p0 <= grp_Rayleigh_fu_311_grp_fu_1061_p_din0;
        else 
            grp_fu_1061_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1061_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1061_p_din1, grp_AWGN_fu_319_grp_fu_1061_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1061_p1 <= grp_AWGN_fu_319_grp_fu_1061_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1061_p1 <= grp_Rayleigh_fu_311_grp_fu_1061_p_din1;
        else 
            grp_fu_1061_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1065_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1065_p_ce, grp_AWGN_fu_319_grp_fu_1065_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1065_ce <= grp_AWGN_fu_319_grp_fu_1065_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1065_ce <= grp_Rayleigh_fu_311_grp_fu_1065_p_ce;
        else 
            grp_fu_1065_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1065_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1065_p_din0, grp_AWGN_fu_319_grp_fu_1065_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1065_p0 <= grp_AWGN_fu_319_grp_fu_1065_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1065_p0 <= grp_Rayleigh_fu_311_grp_fu_1065_p_din0;
        else 
            grp_fu_1065_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1065_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1065_p_din1, grp_AWGN_fu_319_grp_fu_1065_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1065_p1 <= grp_AWGN_fu_319_grp_fu_1065_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1065_p1 <= grp_Rayleigh_fu_311_grp_fu_1065_p_din1;
        else 
            grp_fu_1065_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1069_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1069_p_ce, grp_AWGN_fu_319_grp_fu_1069_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1069_ce <= grp_AWGN_fu_319_grp_fu_1069_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1069_ce <= grp_Rayleigh_fu_311_grp_fu_1069_p_ce;
        else 
            grp_fu_1069_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1069_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1069_p_din0, grp_AWGN_fu_319_grp_fu_1069_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1069_p0 <= grp_AWGN_fu_319_grp_fu_1069_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1069_p0 <= grp_Rayleigh_fu_311_grp_fu_1069_p_din0;
        else 
            grp_fu_1069_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1069_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1069_p_din1, grp_AWGN_fu_319_grp_fu_1069_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1069_p1 <= grp_AWGN_fu_319_grp_fu_1069_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1069_p1 <= grp_Rayleigh_fu_311_grp_fu_1069_p_din1;
        else 
            grp_fu_1069_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1073_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1073_p_ce, grp_AWGN_fu_319_grp_fu_1073_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1073_ce <= grp_AWGN_fu_319_grp_fu_1073_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1073_ce <= grp_Rayleigh_fu_311_grp_fu_1073_p_ce;
        else 
            grp_fu_1073_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1073_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1073_p_din0, grp_AWGN_fu_319_grp_fu_1073_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1073_p0 <= grp_AWGN_fu_319_grp_fu_1073_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1073_p0 <= grp_Rayleigh_fu_311_grp_fu_1073_p_din0;
        else 
            grp_fu_1073_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1073_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1073_p_din1, grp_AWGN_fu_319_grp_fu_1073_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1073_p1 <= grp_AWGN_fu_319_grp_fu_1073_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1073_p1 <= grp_Rayleigh_fu_311_grp_fu_1073_p_din1;
        else 
            grp_fu_1073_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1077_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1077_p_ce, grp_AWGN_fu_319_grp_fu_1077_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1077_ce <= grp_AWGN_fu_319_grp_fu_1077_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1077_ce <= grp_Rayleigh_fu_311_grp_fu_1077_p_ce;
        else 
            grp_fu_1077_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1077_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1077_p_din0, grp_AWGN_fu_319_grp_fu_1077_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1077_p0 <= grp_AWGN_fu_319_grp_fu_1077_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1077_p0 <= grp_Rayleigh_fu_311_grp_fu_1077_p_din0;
        else 
            grp_fu_1077_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1077_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1077_p_din1, grp_AWGN_fu_319_grp_fu_1077_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1077_p1 <= grp_AWGN_fu_319_grp_fu_1077_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1077_p1 <= grp_Rayleigh_fu_311_grp_fu_1077_p_din1;
        else 
            grp_fu_1077_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1081_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1081_p_ce, grp_AWGN_fu_319_grp_fu_1081_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1081_ce <= grp_AWGN_fu_319_grp_fu_1081_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1081_ce <= grp_Rayleigh_fu_311_grp_fu_1081_p_ce;
        else 
            grp_fu_1081_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1081_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1081_p_din0, grp_AWGN_fu_319_grp_fu_1081_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1081_p0 <= grp_AWGN_fu_319_grp_fu_1081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1081_p0 <= grp_Rayleigh_fu_311_grp_fu_1081_p_din0;
        else 
            grp_fu_1081_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1081_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_1081_p_din1, grp_AWGN_fu_319_grp_fu_1081_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1081_p1 <= grp_AWGN_fu_319_grp_fu_1081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1081_p1 <= grp_Rayleigh_fu_311_grp_fu_1081_p_din1;
        else 
            grp_fu_1081_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_965_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_965_p_ce, grp_AWGN_fu_319_grp_fu_965_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_965_ce <= grp_AWGN_fu_319_grp_fu_965_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_965_ce <= grp_Rayleigh_fu_311_grp_fu_965_p_ce;
        else 
            grp_fu_965_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_965_opcode_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_965_p_opcode, grp_AWGN_fu_319_grp_fu_965_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_965_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_AWGN_fu_319_grp_fu_965_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_965_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Rayleigh_fu_311_grp_fu_965_p_opcode),2));
        else 
            grp_fu_965_opcode <= "XX";
        end if; 
    end process;


    grp_fu_965_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_965_p_din0, grp_AWGN_fu_319_grp_fu_965_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_965_p0 <= grp_AWGN_fu_319_grp_fu_965_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_965_p0 <= grp_Rayleigh_fu_311_grp_fu_965_p_din0;
        else 
            grp_fu_965_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_965_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_965_p_din1, grp_AWGN_fu_319_grp_fu_965_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_965_p1 <= grp_AWGN_fu_319_grp_fu_965_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_965_p1 <= grp_Rayleigh_fu_311_grp_fu_965_p_din1;
        else 
            grp_fu_965_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_969_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_969_p_ce, grp_AWGN_fu_319_grp_fu_969_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_969_ce <= grp_AWGN_fu_319_grp_fu_969_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_969_ce <= grp_Rayleigh_fu_311_grp_fu_969_p_ce;
        else 
            grp_fu_969_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_969_opcode_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_969_p_opcode, grp_AWGN_fu_319_grp_fu_969_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_969_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_AWGN_fu_319_grp_fu_969_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_969_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Rayleigh_fu_311_grp_fu_969_p_opcode),2));
        else 
            grp_fu_969_opcode <= "XX";
        end if; 
    end process;


    grp_fu_969_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_969_p_din0, grp_AWGN_fu_319_grp_fu_969_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_969_p0 <= grp_AWGN_fu_319_grp_fu_969_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_969_p0 <= grp_Rayleigh_fu_311_grp_fu_969_p_din0;
        else 
            grp_fu_969_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_969_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_969_p_din1, grp_AWGN_fu_319_grp_fu_969_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_969_p1 <= grp_AWGN_fu_319_grp_fu_969_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_969_p1 <= grp_Rayleigh_fu_311_grp_fu_969_p_din1;
        else 
            grp_fu_969_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_973_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_973_p_ce, grp_AWGN_fu_319_grp_fu_973_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_973_ce <= grp_AWGN_fu_319_grp_fu_973_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_973_ce <= grp_Rayleigh_fu_311_grp_fu_973_p_ce;
        else 
            grp_fu_973_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_973_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_973_p_din0, grp_AWGN_fu_319_grp_fu_973_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_973_p0 <= grp_AWGN_fu_319_grp_fu_973_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_973_p0 <= grp_Rayleigh_fu_311_grp_fu_973_p_din0;
        else 
            grp_fu_973_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_973_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_973_p_din1, grp_AWGN_fu_319_grp_fu_973_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_973_p1 <= grp_AWGN_fu_319_grp_fu_973_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_973_p1 <= grp_Rayleigh_fu_311_grp_fu_973_p_din1;
        else 
            grp_fu_973_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_977_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_977_p_ce, grp_AWGN_fu_319_grp_fu_977_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_977_ce <= grp_AWGN_fu_319_grp_fu_977_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_977_ce <= grp_Rayleigh_fu_311_grp_fu_977_p_ce;
        else 
            grp_fu_977_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_977_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_977_p_din0, grp_AWGN_fu_319_grp_fu_977_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_977_p0 <= grp_AWGN_fu_319_grp_fu_977_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_977_p0 <= grp_Rayleigh_fu_311_grp_fu_977_p_din0;
        else 
            grp_fu_977_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_977_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_977_p_din1, grp_AWGN_fu_319_grp_fu_977_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_977_p1 <= grp_AWGN_fu_319_grp_fu_977_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_977_p1 <= grp_Rayleigh_fu_311_grp_fu_977_p_din1;
        else 
            grp_fu_977_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_981_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_981_p_ce, grp_AWGN_fu_319_grp_fu_981_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_981_ce <= grp_AWGN_fu_319_grp_fu_981_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_981_ce <= grp_Rayleigh_fu_311_grp_fu_981_p_ce;
        else 
            grp_fu_981_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_981_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_981_p_din0, grp_AWGN_fu_319_grp_fu_981_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_981_p0 <= grp_AWGN_fu_319_grp_fu_981_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_981_p0 <= grp_Rayleigh_fu_311_grp_fu_981_p_din0;
        else 
            grp_fu_981_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_981_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_981_p_din1, grp_AWGN_fu_319_grp_fu_981_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_981_p1 <= grp_AWGN_fu_319_grp_fu_981_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_981_p1 <= grp_Rayleigh_fu_311_grp_fu_981_p_din1;
        else 
            grp_fu_981_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_985_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_985_p_ce, grp_AWGN_fu_319_grp_fu_985_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_985_ce <= grp_AWGN_fu_319_grp_fu_985_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_985_ce <= grp_Rayleigh_fu_311_grp_fu_985_p_ce;
        else 
            grp_fu_985_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_985_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_985_p_din0, grp_AWGN_fu_319_grp_fu_985_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_985_p0 <= grp_AWGN_fu_319_grp_fu_985_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_985_p0 <= grp_Rayleigh_fu_311_grp_fu_985_p_din0;
        else 
            grp_fu_985_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_985_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_985_p_din1, grp_AWGN_fu_319_grp_fu_985_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_985_p1 <= grp_AWGN_fu_319_grp_fu_985_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_985_p1 <= grp_Rayleigh_fu_311_grp_fu_985_p_din1;
        else 
            grp_fu_985_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_989_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_989_p_ce, grp_AWGN_fu_319_grp_fu_989_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_989_ce <= grp_AWGN_fu_319_grp_fu_989_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_989_ce <= grp_Rayleigh_fu_311_grp_fu_989_p_ce;
        else 
            grp_fu_989_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_989_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_989_p_din0, grp_AWGN_fu_319_grp_fu_989_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_989_p0 <= grp_AWGN_fu_319_grp_fu_989_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_989_p0 <= grp_Rayleigh_fu_311_grp_fu_989_p_din0;
        else 
            grp_fu_989_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_989_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_989_p_din1, grp_AWGN_fu_319_grp_fu_989_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_989_p1 <= grp_AWGN_fu_319_grp_fu_989_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_989_p1 <= grp_Rayleigh_fu_311_grp_fu_989_p_din1;
        else 
            grp_fu_989_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_993_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_993_p_ce, grp_AWGN_fu_319_grp_fu_993_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_993_ce <= grp_AWGN_fu_319_grp_fu_993_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_993_ce <= grp_Rayleigh_fu_311_grp_fu_993_p_ce;
        else 
            grp_fu_993_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_993_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_993_p_din0, grp_AWGN_fu_319_grp_fu_993_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_993_p0 <= grp_AWGN_fu_319_grp_fu_993_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_993_p0 <= grp_Rayleigh_fu_311_grp_fu_993_p_din0;
        else 
            grp_fu_993_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_993_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_993_p_din1, grp_AWGN_fu_319_grp_fu_993_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_993_p1 <= grp_AWGN_fu_319_grp_fu_993_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_993_p1 <= grp_Rayleigh_fu_311_grp_fu_993_p_din1;
        else 
            grp_fu_993_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_997_ce_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_997_p_ce, grp_AWGN_fu_319_grp_fu_997_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_997_ce <= grp_AWGN_fu_319_grp_fu_997_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_997_ce <= grp_Rayleigh_fu_311_grp_fu_997_p_ce;
        else 
            grp_fu_997_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_997_p0_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_997_p_din0, grp_AWGN_fu_319_grp_fu_997_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_997_p0 <= grp_AWGN_fu_319_grp_fu_997_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_997_p0 <= grp_Rayleigh_fu_311_grp_fu_997_p_din0;
        else 
            grp_fu_997_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_997_p1_assign_proc : process(grp_Rayleigh_fu_311_grp_fu_997_p_din1, grp_AWGN_fu_319_grp_fu_997_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_997_p1 <= grp_AWGN_fu_319_grp_fu_997_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_997_p1 <= grp_Rayleigh_fu_311_grp_fu_997_p_din1;
        else 
            grp_fu_997_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_r_address0 <= grp_KBEST_fu_461_out_r_address0;
    out_r_ce0 <= grp_KBEST_fu_461_out_r_ce0;
    out_r_d0 <= grp_KBEST_fu_461_out_r_d0;
    out_r_we0 <= grp_KBEST_fu_461_out_r_we0;
    xxi_address0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_address0;
    xxi_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_ce0;
    xxi_d0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_d0;
    xxi_we0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxi_we0;
    xxr_address0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_address0;
    xxr_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_ce0;
    xxr_d0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_d0;
    xxr_we0 <= grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_xxr_we0;

    y_address0_assign_proc : process(grp_AWGN_fu_319_dout_address0, grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_address0 <= grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_address0 <= grp_AWGN_fu_319_dout_address0;
        else 
            y_address0 <= "XXX";
        end if; 
    end process;


    y_ce0_assign_proc : process(grp_AWGN_fu_319_dout_ce0, grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_ce0 <= grp_AWGN_fu_319_dout_ce0;
        else 
            y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_hat_V_address0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_address0, grp_KBEST_fu_461_y_hat_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            y_hat_V_address0 <= grp_KBEST_fu_461_y_hat_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            y_hat_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_address0;
        else 
            y_hat_V_address0 <= "XXX";
        end if; 
    end process;


    y_hat_V_ce0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_ce0, grp_KBEST_fu_461_y_hat_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            y_hat_V_ce0 <= grp_KBEST_fu_461_y_hat_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            y_hat_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_ce0;
        else 
            y_hat_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_hat_V_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            y_hat_V_we0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_y_hat_V_we0;
        else 
            y_hat_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_receive_V_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_address0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            y_receive_V_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            y_receive_V_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_receive_V_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_receive_V_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_receive_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_address0;
        else 
            y_receive_V_address0 <= "XXX";
        end if; 
    end process;


    y_receive_V_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            y_receive_V_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            y_receive_V_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_receive_V_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_receive_V_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            y_receive_V_address1 <= "XXX";
        end if; 
    end process;


    y_receive_V_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_ce0, grp_QRD_fu_389_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_QRD_fu_389_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            y_receive_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_receive_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_ce0;
        else 
            y_receive_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_receive_V_ce1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, grp_QRD_fu_389_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_QRD_fu_389_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            y_receive_V_ce1 <= ap_const_logic_1;
        else 
            y_receive_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    y_receive_V_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_receive_V_we0 <= grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_y_receive_V_we0;
        else 
            y_receive_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_we0_assign_proc : process(grp_AWGN_fu_319_dout_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_we0 <= grp_AWGN_fu_319_dout_we0;
        else 
            y_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
