 Logic loading report
 ====================

 Top level Layout cell : accu
 Eddm Logic source : $HOME/VLSI-2/Project/correct/test/schem/accu/layout


*** Existing cell $HOME/VLSI-2/Project/correct/test/layout/accu
