# QRD_RLS README

## Block Diagrams

1. **RLS Adaptive Algorithm**  
   ![Capture7](https://github.com/abhilash306/QRD_RLS/assets/29005113/994f2a12-aeaa-4b6c-b8af-b7b6d2acde52)

2. **Antenna Block Diagram**  
   ![antenna](https://github.com/abhilash306/QRD_RLS/assets/29005113/e7471846-cb9d-4408-ba93-d58fe9f0de41)

3. **Triangular Systolic Array**
   - Basic Block Diagram  
     ![Capture](https://github.com/abhilash306/QRD_RLS/assets/29005113/10afe0fa-5b0e-4f81-8485-daf51f5721a3)
   - Data Flow Diagram  
     ![Capture1](https://github.com/abhilash306/QRD_RLS/assets/29005113/a756c6b1-273c-495a-93a8-638eb5734bcd)

## Hardware Implementation

1. **Least Square Problem in RLS Algorithm**  
   ![Capture12](https://github.com/abhilash306/QRD_RLS/assets/29005113/5cafe95f-fa27-49a3-966f-80d525d20185)

2. **Design for QRD-RLS Hardware (N=5)**  
   ![design_n=5](https://github.com/abhilash306/QRD_RLS/assets/29005113/1b7ee7d7-07e8-402a-b0f0-1129ee7b1bb1)

## Performance and Results

1. **FPGA Utilization (Zybo Z7-10 Board)**  
   ![result2](https://github.com/abhilash306/QRD_RLS/assets/29005113/cb574b2f-313d-4d53-a33c-50cef6fa0918)

2. **Integration of Coprocessor with Custom IP**  
   ![Capture13](https://github.com/abhilash306/QRD_RLS/assets/29005113/237a3b03-c7de-4030-ae3a-3e9a85816786)

3. **Speed Calculation Comparison**
   - Software vs. Hardware  
     ![Capture15](https://github.com/abhilash306/QRD_RLS/assets/29005113/9832e289-fa8f-4466-9640-e6ad4e5789ef)
   - Time Comparison Graph  
     ![time calculation](https://github.com/abhilash306/QRD_RLS/assets/29005113/ef9a6d23-d3e6-4539-ae35-5178a73bf63c)
   - Speedup Graph for Different N  
     ![untitled](https://github.com/abhilash306/QRD_RLS/assets/29005113/f2846774-2e4e-4e80-93a1-4562ea48433b)
