Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  5 02:10:45 2019
| Host         : F211-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: M1/clk_count_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.697     -126.907                     36                 7174        0.034        0.000                      0                 7174        3.750        0.000                       0                  1288  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.697     -126.907                     36                 7174        0.034        0.000                      0                 7174        3.750        0.000                       0                  1288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           36  Failing Endpoints,  Worst Slack       -5.697ns,  Total Violation     -126.907ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.697ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 6.110ns (39.025%)  route 9.547ns (60.975%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.823    20.741    digital5[0]_i_5_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.124    20.865 r  digital3[3]_i_1/O
                         net (fo=1, routed)           0.000    20.865    digital3[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  digital3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.493    14.915    CLK_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  digital3_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)        0.029    15.168    digital3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -20.865    
  -------------------------------------------------------------------
                         slack                                 -5.697    

Slack (VIOLATED) :        -5.672ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 6.110ns (38.948%)  route 9.578ns (61.052%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.853    20.772    digital5[0]_i_5_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I4_O)        0.124    20.896 r  digital3[2]_i_1/O
                         net (fo=1, routed)           0.000    20.896    digital3[2]_i_1_n_0
    SLICE_X10Y128        FDRE                                         r  digital3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.499    14.921    CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  digital3_reg[2]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.079    15.224    digital3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -5.672    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.573ns  (logic 6.110ns (39.234%)  route 9.463ns (60.766%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.739    20.658    digital5[0]_i_5_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.782 r  digital4[1]_i_1/O
                         net (fo=1, routed)           0.000    20.782    digital4[1]_i_1_n_0
    SLICE_X11Y129        FDRE                                         r  digital4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.500    14.922    CLK_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  digital4_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y129        FDRE (Setup_fdre_C_D)        0.032    15.178    digital4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -20.782    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.577ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 6.110ns (39.306%)  route 9.435ns (60.694%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.710    20.629    digital5[0]_i_5_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    20.753 r  digital3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.753    digital3[1]_i_1_n_0
    SLICE_X11Y128        FDRE                                         r  digital3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.499    14.921    CLK_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  digital3_reg[1]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X11Y128        FDRE (Setup_fdre_C_D)        0.031    15.176    digital3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -20.753    
  -------------------------------------------------------------------
                         slack                                 -5.577    

Slack (VIOLATED) :        -5.474ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.441ns  (logic 6.110ns (39.571%)  route 9.331ns (60.429%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.606    20.525    digital5[0]_i_5_n_0
    SLICE_X11Y130        LUT6 (Prop_lut6_I4_O)        0.124    20.649 r  digital4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.649    digital4[3]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  digital4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.500    14.922    CLK_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  digital4_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)        0.029    15.175    digital4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -20.649    
  -------------------------------------------------------------------
                         slack                                 -5.474    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.299ns  (logic 6.110ns (39.936%)  route 9.189ns (60.064%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.465    20.384    digital5[0]_i_5_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.124    20.508 r  digital4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.508    digital4[2]_i_1_n_0
    SLICE_X11Y129        FDRE                                         r  digital4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.500    14.922    CLK_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  digital4_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y129        FDRE (Setup_fdre_C_D)        0.029    15.175    digital4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -20.508    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.332ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.293ns  (logic 6.110ns (39.954%)  route 9.183ns (60.046%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.862    16.208    digital4[0]_i_19_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I4_O)        0.124    16.332 r  digital4[0]_i_14/O
                         net (fo=1, routed)           0.854    17.187    digital4[0]_i_14_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    17.311 r  digital4[0]_i_6/O
                         net (fo=8, routed)           0.646    17.956    digital4[0]_i_6_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  digital3[0]_i_3/O
                         net (fo=10, routed)          0.769    18.850    digital3[0]_i_3_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I5_O)        0.124    18.974 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.500    19.474    digital4[0]_i_2_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I4_O)        0.124    19.598 r  digital4[0]_i_5/O
                         net (fo=8, routed)           0.779    20.377    digital4[0]_i_5_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.501 r  digital2[1]_i_1/O
                         net (fo=1, routed)           0.000    20.501    digital2[1]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  digital2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.494    14.916    CLK_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  digital2_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)        0.029    15.169    digital2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                 -5.332    

Slack (VIOLATED) :        -5.325ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 6.110ns (39.963%)  route 9.179ns (60.037%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.455    20.373    digital5[0]_i_5_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    20.497 r  digital4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.497    digital4[0]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  digital4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.494    14.916    CLK_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  digital4_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y127         FDRE (Setup_fdre_C_D)        0.032    15.172    digital4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -20.497    
  -------------------------------------------------------------------
                         slack                                 -5.325    

Slack (VIOLATED) :        -5.306ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.324ns  (logic 6.110ns (39.871%)  route 9.214ns (60.129%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.613    15.960    digital4[0]_i_19_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I3_O)        0.124    16.084 r  digital4[0]_i_9/O
                         net (fo=9, routed)           1.031    17.115    digital4[0]_i_9_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  digital5[0]_i_7/O
                         net (fo=9, routed)           0.510    17.748    digital5[0]_i_7_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.124    17.872 r  digital6[1]_i_24/O
                         net (fo=7, routed)           0.646    18.519    digital6[1]_i_24_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I4_O)        0.124    18.643 r  digital5[0]_i_3/O
                         net (fo=9, routed)           1.152    19.794    digital5[0]_i_3_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.918 r  digital5[0]_i_5/O
                         net (fo=8, routed)           0.490    20.409    digital5[0]_i_5_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.533 r  digital5[0]_i_1/O
                         net (fo=1, routed)           0.000    20.533    digital5[0]_i_1_n_0
    SLICE_X10Y129        FDRE                                         r  digital5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.500    14.922    CLK_IBUF_BUFG
    SLICE_X10Y129        FDRE                                         r  digital5_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y129        FDRE (Setup_fdre_C_D)        0.081    15.227    digital5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -20.533    
  -------------------------------------------------------------------
                         slack                                 -5.306    

Slack (VIOLATED) :        -5.269ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.232ns  (logic 6.110ns (40.114%)  route 9.122ns (59.886%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.422 r  XLXI_7/inst/DO[10]
                         net (fo=2, routed)           1.084     7.507    data[10]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[6]_P[24])
                                                      3.656    11.163 r  digital02/P[24]
                         net (fo=9, routed)           1.218    12.381    digital02_n_81
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.505 r  digital6[1]_i_46/O
                         net (fo=3, routed)           0.682    13.187    digital6[1]_i_46_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.311 r  digital6[1]_i_38/O
                         net (fo=13, routed)          0.748    14.058    digital6[1]_i_38_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.182 r  digital6[1]_i_28/O
                         net (fo=11, routed)          1.040    15.223    digital6[1]_i_28_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.124    15.347 r  digital4[0]_i_19/O
                         net (fo=3, routed)           0.862    16.208    digital4[0]_i_19_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I4_O)        0.124    16.332 r  digital4[0]_i_14/O
                         net (fo=1, routed)           0.854    17.187    digital4[0]_i_14_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    17.311 r  digital4[0]_i_6/O
                         net (fo=8, routed)           0.646    17.956    digital4[0]_i_6_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  digital3[0]_i_3/O
                         net (fo=10, routed)          0.769    18.850    digital3[0]_i_3_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I5_O)        0.124    18.974 r  digital4[0]_i_2/O
                         net (fo=10, routed)          0.500    19.474    digital4[0]_i_2_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I4_O)        0.124    19.598 r  digital4[0]_i_5/O
                         net (fo=8, routed)           0.718    20.316    digital4[0]_i_5_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I4_O)        0.124    20.440 r  digital2[2]_i_1/O
                         net (fo=1, routed)           0.000    20.440    digital2[2]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  digital2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        1.494    14.916    CLK_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  digital2_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)        0.031    15.171    digital2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -20.440    
  -------------------------------------------------------------------
                         slack                                 -5.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.809%)  route 0.194ns (54.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.569     1.488    CLK_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.194     1.846    colour_reg_n_0_[2]
    SLICE_X66Y104        FDRE                                         r  VGA_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.834     1.999    CLK_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.059     1.812    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/Data_Reg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.414%)  route 0.205ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.563     1.482    acc/U0/ADXL_Control/SYSCLK
    SLICE_X41Y100        FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  acc/U0/ADXL_Control/Data_Reg_reg[0][6]/Q
                         net (fo=1, routed)           0.205     1.816    acc/U0/ADXL_Control/Data_Reg_reg_n_0_[0][6]
    SLICE_X41Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.841     2.006    acc/U0/ADXL_Control/SYSCLK
    SLICE_X41Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[1][6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.017     1.777    acc/U0/ADXL_Control/Data_Reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 address_s_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_256_511_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.567     1.486    CLK_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  address_s_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  address_s_reg[0]_rep/Q
                         net (fo=192, routed)         0.254     1.881    spritebuf/memory_array_reg_256_511_5_5/A0
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    spritebuf/memory_array_reg_256_511_5_5/WCLK
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y84         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.809    spritebuf/memory_array_reg_256_511_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 address_s_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_256_511_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.567     1.486    CLK_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  address_s_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  address_s_reg[0]_rep/Q
                         net (fo=192, routed)         0.254     1.881    spritebuf/memory_array_reg_256_511_5_5/A0
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    spritebuf/memory_array_reg_256_511_5_5/WCLK
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y84         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.809    spritebuf/memory_array_reg_256_511_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 address_s_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_256_511_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.567     1.486    CLK_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  address_s_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  address_s_reg[0]_rep/Q
                         net (fo=192, routed)         0.254     1.881    spritebuf/memory_array_reg_256_511_5_5/A0
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    spritebuf/memory_array_reg_256_511_5_5/WCLK
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y84         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.809    spritebuf/memory_array_reg_256_511_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 address_s_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_256_511_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.567     1.486    CLK_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  address_s_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  address_s_reg[0]_rep/Q
                         net (fo=192, routed)         0.254     1.881    spritebuf/memory_array_reg_256_511_5_5/A0
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    spritebuf/memory_array_reg_256_511_5_5/WCLK
    SLICE_X30Y84         RAMS64E                                      r  spritebuf/memory_array_reg_256_511_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y84         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.809    spritebuf/memory_array_reg_256_511_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.348ns (73.715%)  route 0.124ns (26.285%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.571     1.490    acc/U0/ADXL_Control/SYSCLK
    SLICE_X36Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  acc/U0/ADXL_Control/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.123     1.755    acc/U0/ADXL_Control/Data_Reg_reg[5][3]
    SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  acc/U0/ADXL_Control/ACCEL_Y_SUM[0]_i_2/O
                         net (fo=1, routed)           0.000     1.800    acc/U0/ADXL_Control/ACCEL_Y_SUM[0]_i_2_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.909 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.962 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    acc/U0/ADXL_Control/SYSCLK
    SLICE_X34Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.361ns (74.420%)  route 0.124ns (25.580%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.571     1.490    acc/U0/ADXL_Control/SYSCLK
    SLICE_X36Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  acc/U0/ADXL_Control/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.123     1.755    acc/U0/ADXL_Control/Data_Reg_reg[5][3]
    SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  acc/U0/ADXL_Control/ACCEL_Y_SUM[0]_i_2/O
                         net (fo=1, routed)           0.000     1.800    acc/U0/ADXL_Control/ACCEL_Y_SUM[0]_i_2_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.909 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.975 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    acc/U0/ADXL_Control/SYSCLK
    SLICE_X34Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[6]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.626%)  route 0.229ns (50.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.566     1.485    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X33Y102        FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  acc/U0/Accel_Calculation/ACCEL_Y_SUM_reg[2]/Q
                         net (fo=7, routed)           0.229     1.843    acc/U0/Accel_Calculation/ACCEL_Y_SUM_SHIFTED[0]
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.098     1.941 r  acc/U0/Accel_Calculation/ACCEL_Y_CLIP[4]_i_1/O
                         net (fo=1, routed)           0.000     1.941    acc/U0/Accel_Calculation/ACCEL_Y_CLIP[4]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.843     2.008    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X33Y99         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.854    acc/U0/Accel_Calculation/ACCEL_Y_CLIP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.311ns (64.000%)  route 0.175ns (36.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.571     1.490    acc/U0/ADXL_Control/SYSCLK
    SLICE_X37Y99         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  acc/U0/ADXL_Control/Data_Reg_reg[5][7]/Q
                         net (fo=3, routed)           0.175     1.806    acc/U0/ADXL_Control/Data_Reg_reg[5][7]
    SLICE_X34Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.923 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[4]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.976 r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]_i_1_n_7
    SLICE_X34Y101        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1290, routed)        0.836     2.001    acc/U0/ADXL_Control/SYSCLK
    SLICE_X34Y101        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.889    acc/U0/ADXL_Control/ACCEL_Y_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   vram_a/memory_array_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  vram_a/memory_array_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  vram_a/memory_array_reg_6_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y28  vram_b/memory_array_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y21  vram_b/memory_array_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y35  vram_b/memory_array_reg_5_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  vram_a/memory_array_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  vram_a/memory_array_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  vram_a/memory_array_reg_6_5/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78  spritebuf/memory_array_reg_1024_1279_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78  spritebuf/memory_array_reg_1024_1279_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78  spritebuf/memory_array_reg_1024_1279_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y78  spritebuf/memory_array_reg_1024_1279_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83  spritebuf/memory_array_reg_7168_7423_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83  spritebuf/memory_array_reg_7168_7423_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83  spritebuf/memory_array_reg_7168_7423_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83  spritebuf/memory_array_reg_7168_7423_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  spritebuf/memory_array_reg_7168_7423_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83  spritebuf/memory_array_reg_7168_7423_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y92  spritebuf/memory_array_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y92  spritebuf/memory_array_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y92  spritebuf/memory_array_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y92  spritebuf/memory_array_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y86  spritebuf/memory_array_reg_1024_1279_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y86  spritebuf/memory_array_reg_1024_1279_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y86  spritebuf/memory_array_reg_1024_1279_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y86  spritebuf/memory_array_reg_1024_1279_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y92  spritebuf/memory_array_reg_1024_1279_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y92  spritebuf/memory_array_reg_1024_1279_2_2/RAMS64E_B/CLK



