// Seed: 3380913381
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10
);
  assign id_0 = 1'b0;
  assign id_0 = id_1 & 1'b0;
  logic id_11 = 1, id_12 = 1 ** 1;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2
);
  tri id_11;
  assign id_11[1] = id_9;
endmodule
