# ğŸ“˜ RISC-V SoC Tapeout Program Documentation

Welcome to my documentation repository for the **RISC-V SoC Tapeout Program**, where I track and document my **weekly progress** on tasks assigned as part of the program.  
This repository serves as a **complete logbook** of my journey, learnings, and outcomes while building towards a **silicon tapeout using open-source EDA tools**.

---

## ğŸ“– About RISC-V SoC Tapeout Program

The **RISC-V SoC Tapeout Program** is a hands-on initiative aimed at:

- ğŸ–¥ï¸ Learning **RISC-V architecture** and **SoC (System-on-Chip) development**  
- ğŸ› ï¸ Exploring **RTL-to-GDSII flows** using open-source EDA tools  
- ğŸ“ Understanding **RTL design, verification, synthesis, placing & routing, static timing analysis, and DRC/LVS**  
- ğŸš€ Preparing a **tapeout-ready design** that mimics **real-world industry flows**

This program emphasizes **open-source methodologies** and gives participants an opportunity to experience the **end-to-end chip design cycle**.

---

## ğŸ« About VSD

**VSD (VLSI System Design)**, founded by **Kunal Ghosh**, is a global platform committed to **democratizing semiconductor education**.  
It provides:

- ğŸ“ Free and affordable courses  
- ğŸ—ï¸ Hands-on workshops & tapeout programs  
- ğŸŒ A global community of chip designers & students  
- ğŸ”¬ Focused learning on **RISC-V, physical design, verification, and open-source flows**

ğŸ‘‰ For more info, visit: [**VSD Website**](https://www.vlsisystemdesign.com/)

---

## ğŸ“… Weekly Task Progress

| âœ… Status    | ğŸ“… Week   | ğŸ“‚ Folder Link         | ğŸ“– Notes          |
|------------|-----------|---------------------|----------------|
| âœ… Completed | Week 0    | [Week_0](./Week_0/) | Tools Installation |
| â³ Pending   | Week 1    | [Week_1](./Week_1/) | ---            |
| â³ Pending   | Week 2    | [Week_2](./Week_2/) | ---            |
| â³ Pending   | Week 3    | [Week_3](./Week_3/) | ---            |
| â³ Pending   | Week 4    | [Week_4](./Week_4/) | ---            |
| â³ Pending   | Week 5    | [Week_5](./Week_5/) | ---            |
| â³ Pending   | Week 6    | [Week_6](./Week_6/) | ---            |
| â³ Pending   | Week 7    | [Week_7](./Week_7/) | ---            |
| â³ Pending   | Week 8    | [Week_8](./Week_8/) | ---            |
| â³ Pending   | Week 9    | [Week_9](./Week_9/) | ---            |
| â³ Pending   | Week 10   | [Week_10](./Week_10/)| ---            |

---

## ğŸŒŸ Key Outcomes of the Program

- ğŸ“ˆ Master **RISC-V ISA and SoC Design principles**  
- ğŸ› ï¸ Hands-on experience with **OpenLane, Yosys, Magic, and other EDA tools**  
- ğŸ§© End-to-End flow: **RTL â†’ Netlist â†’ Layout â†’ GDSII â†’ Tapeout**  
- ğŸ¯ Contribute to the **open-source VLSI ecosystem**  
- ğŸš€ Achieve a **tapeout-ready chip design**
---
## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and the **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for the opportunity to participate in the **RISC-V SoC Tapeout Program**.

</div>


**ğŸ”— Program Links:**  
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)  

**ğŸ‘¨â€ğŸ’» Participant:** [karthikdebuger](https://github.com/Karthikdebuger)