
STM32 GIF DMD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e104  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000784  0800e2a4  0800e2a4  0001e2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea28  0800ea28  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea28  0800ea28  0001ea28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea30  0800ea30  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea30  0800ea30  0001ea30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea34  0800ea34  0001ea34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800ea38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001f6c0  2000020c  0800ec44  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000204  2001f8cc  0800ec44  0002f8cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022cbf  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004a34  00000000  00000000  00042efb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001798  00000000  00000000  00047930  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001560  00000000  00000000  000490c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001bea6  00000000  00000000  0004a628  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000180ea  00000000  00000000  000664ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092898  00000000  00000000  0007e5b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00110e50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006684  00000000  00000000  00110ecc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000020c 	.word	0x2000020c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e28c 	.word	0x0800e28c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000210 	.word	0x20000210
 80001dc:	0800e28c 	.word	0x0800e28c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_d2f>:
 8000608:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800060c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000610:	bf24      	itt	cs
 8000612:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000616:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800061a:	d90d      	bls.n	8000638 <__aeabi_d2f+0x30>
 800061c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000620:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000624:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000628:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800062c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000630:	bf08      	it	eq
 8000632:	f020 0001 	biceq.w	r0, r0, #1
 8000636:	4770      	bx	lr
 8000638:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800063c:	d121      	bne.n	8000682 <__aeabi_d2f+0x7a>
 800063e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000642:	bfbc      	itt	lt
 8000644:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000648:	4770      	bxlt	lr
 800064a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000652:	f1c2 0218 	rsb	r2, r2, #24
 8000656:	f1c2 0c20 	rsb	ip, r2, #32
 800065a:	fa10 f30c 	lsls.w	r3, r0, ip
 800065e:	fa20 f002 	lsr.w	r0, r0, r2
 8000662:	bf18      	it	ne
 8000664:	f040 0001 	orrne.w	r0, r0, #1
 8000668:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800066c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000670:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000674:	ea40 000c 	orr.w	r0, r0, ip
 8000678:	fa23 f302 	lsr.w	r3, r3, r2
 800067c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000680:	e7cc      	b.n	800061c <__aeabi_d2f+0x14>
 8000682:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000686:	d107      	bne.n	8000698 <__aeabi_d2f+0x90>
 8000688:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800068c:	bf1e      	ittt	ne
 800068e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000692:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000696:	4770      	bxne	lr
 8000698:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800069c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006a0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <__aeabi_uldivmod>:
 80006a8:	b953      	cbnz	r3, 80006c0 <__aeabi_uldivmod+0x18>
 80006aa:	b94a      	cbnz	r2, 80006c0 <__aeabi_uldivmod+0x18>
 80006ac:	2900      	cmp	r1, #0
 80006ae:	bf08      	it	eq
 80006b0:	2800      	cmpeq	r0, #0
 80006b2:	bf1c      	itt	ne
 80006b4:	f04f 31ff 	movne.w	r1, #4294967295
 80006b8:	f04f 30ff 	movne.w	r0, #4294967295
 80006bc:	f000 b972 	b.w	80009a4 <__aeabi_idiv0>
 80006c0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006c8:	f000 f806 	bl	80006d8 <__udivmoddi4>
 80006cc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006d4:	b004      	add	sp, #16
 80006d6:	4770      	bx	lr

080006d8 <__udivmoddi4>:
 80006d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006dc:	9e08      	ldr	r6, [sp, #32]
 80006de:	4604      	mov	r4, r0
 80006e0:	4688      	mov	r8, r1
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d14b      	bne.n	800077e <__udivmoddi4+0xa6>
 80006e6:	428a      	cmp	r2, r1
 80006e8:	4615      	mov	r5, r2
 80006ea:	d967      	bls.n	80007bc <__udivmoddi4+0xe4>
 80006ec:	fab2 f282 	clz	r2, r2
 80006f0:	b14a      	cbz	r2, 8000706 <__udivmoddi4+0x2e>
 80006f2:	f1c2 0720 	rsb	r7, r2, #32
 80006f6:	fa01 f302 	lsl.w	r3, r1, r2
 80006fa:	fa20 f707 	lsr.w	r7, r0, r7
 80006fe:	4095      	lsls	r5, r2
 8000700:	ea47 0803 	orr.w	r8, r7, r3
 8000704:	4094      	lsls	r4, r2
 8000706:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800070a:	0c23      	lsrs	r3, r4, #16
 800070c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000710:	fa1f fc85 	uxth.w	ip, r5
 8000714:	fb0e 8817 	mls	r8, lr, r7, r8
 8000718:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800071c:	fb07 f10c 	mul.w	r1, r7, ip
 8000720:	4299      	cmp	r1, r3
 8000722:	d909      	bls.n	8000738 <__udivmoddi4+0x60>
 8000724:	18eb      	adds	r3, r5, r3
 8000726:	f107 30ff 	add.w	r0, r7, #4294967295
 800072a:	f080 811b 	bcs.w	8000964 <__udivmoddi4+0x28c>
 800072e:	4299      	cmp	r1, r3
 8000730:	f240 8118 	bls.w	8000964 <__udivmoddi4+0x28c>
 8000734:	3f02      	subs	r7, #2
 8000736:	442b      	add	r3, r5
 8000738:	1a5b      	subs	r3, r3, r1
 800073a:	b2a4      	uxth	r4, r4
 800073c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000740:	fb0e 3310 	mls	r3, lr, r0, r3
 8000744:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000748:	fb00 fc0c 	mul.w	ip, r0, ip
 800074c:	45a4      	cmp	ip, r4
 800074e:	d909      	bls.n	8000764 <__udivmoddi4+0x8c>
 8000750:	192c      	adds	r4, r5, r4
 8000752:	f100 33ff 	add.w	r3, r0, #4294967295
 8000756:	f080 8107 	bcs.w	8000968 <__udivmoddi4+0x290>
 800075a:	45a4      	cmp	ip, r4
 800075c:	f240 8104 	bls.w	8000968 <__udivmoddi4+0x290>
 8000760:	3802      	subs	r0, #2
 8000762:	442c      	add	r4, r5
 8000764:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000768:	eba4 040c 	sub.w	r4, r4, ip
 800076c:	2700      	movs	r7, #0
 800076e:	b11e      	cbz	r6, 8000778 <__udivmoddi4+0xa0>
 8000770:	40d4      	lsrs	r4, r2
 8000772:	2300      	movs	r3, #0
 8000774:	e9c6 4300 	strd	r4, r3, [r6]
 8000778:	4639      	mov	r1, r7
 800077a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800077e:	428b      	cmp	r3, r1
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0xbe>
 8000782:	2e00      	cmp	r6, #0
 8000784:	f000 80eb 	beq.w	800095e <__udivmoddi4+0x286>
 8000788:	2700      	movs	r7, #0
 800078a:	e9c6 0100 	strd	r0, r1, [r6]
 800078e:	4638      	mov	r0, r7
 8000790:	4639      	mov	r1, r7
 8000792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000796:	fab3 f783 	clz	r7, r3
 800079a:	2f00      	cmp	r7, #0
 800079c:	d147      	bne.n	800082e <__udivmoddi4+0x156>
 800079e:	428b      	cmp	r3, r1
 80007a0:	d302      	bcc.n	80007a8 <__udivmoddi4+0xd0>
 80007a2:	4282      	cmp	r2, r0
 80007a4:	f200 80fa 	bhi.w	800099c <__udivmoddi4+0x2c4>
 80007a8:	1a84      	subs	r4, r0, r2
 80007aa:	eb61 0303 	sbc.w	r3, r1, r3
 80007ae:	2001      	movs	r0, #1
 80007b0:	4698      	mov	r8, r3
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	d0e0      	beq.n	8000778 <__udivmoddi4+0xa0>
 80007b6:	e9c6 4800 	strd	r4, r8, [r6]
 80007ba:	e7dd      	b.n	8000778 <__udivmoddi4+0xa0>
 80007bc:	b902      	cbnz	r2, 80007c0 <__udivmoddi4+0xe8>
 80007be:	deff      	udf	#255	; 0xff
 80007c0:	fab2 f282 	clz	r2, r2
 80007c4:	2a00      	cmp	r2, #0
 80007c6:	f040 808f 	bne.w	80008e8 <__udivmoddi4+0x210>
 80007ca:	1b49      	subs	r1, r1, r5
 80007cc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80007d0:	fa1f f885 	uxth.w	r8, r5
 80007d4:	2701      	movs	r7, #1
 80007d6:	fbb1 fcfe 	udiv	ip, r1, lr
 80007da:	0c23      	lsrs	r3, r4, #16
 80007dc:	fb0e 111c 	mls	r1, lr, ip, r1
 80007e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007e4:	fb08 f10c 	mul.w	r1, r8, ip
 80007e8:	4299      	cmp	r1, r3
 80007ea:	d907      	bls.n	80007fc <__udivmoddi4+0x124>
 80007ec:	18eb      	adds	r3, r5, r3
 80007ee:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007f2:	d202      	bcs.n	80007fa <__udivmoddi4+0x122>
 80007f4:	4299      	cmp	r1, r3
 80007f6:	f200 80cd 	bhi.w	8000994 <__udivmoddi4+0x2bc>
 80007fa:	4684      	mov	ip, r0
 80007fc:	1a59      	subs	r1, r3, r1
 80007fe:	b2a3      	uxth	r3, r4
 8000800:	fbb1 f0fe 	udiv	r0, r1, lr
 8000804:	fb0e 1410 	mls	r4, lr, r0, r1
 8000808:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800080c:	fb08 f800 	mul.w	r8, r8, r0
 8000810:	45a0      	cmp	r8, r4
 8000812:	d907      	bls.n	8000824 <__udivmoddi4+0x14c>
 8000814:	192c      	adds	r4, r5, r4
 8000816:	f100 33ff 	add.w	r3, r0, #4294967295
 800081a:	d202      	bcs.n	8000822 <__udivmoddi4+0x14a>
 800081c:	45a0      	cmp	r8, r4
 800081e:	f200 80b6 	bhi.w	800098e <__udivmoddi4+0x2b6>
 8000822:	4618      	mov	r0, r3
 8000824:	eba4 0408 	sub.w	r4, r4, r8
 8000828:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800082c:	e79f      	b.n	800076e <__udivmoddi4+0x96>
 800082e:	f1c7 0c20 	rsb	ip, r7, #32
 8000832:	40bb      	lsls	r3, r7
 8000834:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000838:	ea4e 0e03 	orr.w	lr, lr, r3
 800083c:	fa01 f407 	lsl.w	r4, r1, r7
 8000840:	fa20 f50c 	lsr.w	r5, r0, ip
 8000844:	fa21 f30c 	lsr.w	r3, r1, ip
 8000848:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800084c:	4325      	orrs	r5, r4
 800084e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000852:	0c2c      	lsrs	r4, r5, #16
 8000854:	fb08 3319 	mls	r3, r8, r9, r3
 8000858:	fa1f fa8e 	uxth.w	sl, lr
 800085c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000860:	fb09 f40a 	mul.w	r4, r9, sl
 8000864:	429c      	cmp	r4, r3
 8000866:	fa02 f207 	lsl.w	r2, r2, r7
 800086a:	fa00 f107 	lsl.w	r1, r0, r7
 800086e:	d90b      	bls.n	8000888 <__udivmoddi4+0x1b0>
 8000870:	eb1e 0303 	adds.w	r3, lr, r3
 8000874:	f109 30ff 	add.w	r0, r9, #4294967295
 8000878:	f080 8087 	bcs.w	800098a <__udivmoddi4+0x2b2>
 800087c:	429c      	cmp	r4, r3
 800087e:	f240 8084 	bls.w	800098a <__udivmoddi4+0x2b2>
 8000882:	f1a9 0902 	sub.w	r9, r9, #2
 8000886:	4473      	add	r3, lr
 8000888:	1b1b      	subs	r3, r3, r4
 800088a:	b2ad      	uxth	r5, r5
 800088c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000890:	fb08 3310 	mls	r3, r8, r0, r3
 8000894:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000898:	fb00 fa0a 	mul.w	sl, r0, sl
 800089c:	45a2      	cmp	sl, r4
 800089e:	d908      	bls.n	80008b2 <__udivmoddi4+0x1da>
 80008a0:	eb1e 0404 	adds.w	r4, lr, r4
 80008a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80008a8:	d26b      	bcs.n	8000982 <__udivmoddi4+0x2aa>
 80008aa:	45a2      	cmp	sl, r4
 80008ac:	d969      	bls.n	8000982 <__udivmoddi4+0x2aa>
 80008ae:	3802      	subs	r0, #2
 80008b0:	4474      	add	r4, lr
 80008b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008b6:	fba0 8902 	umull	r8, r9, r0, r2
 80008ba:	eba4 040a 	sub.w	r4, r4, sl
 80008be:	454c      	cmp	r4, r9
 80008c0:	46c2      	mov	sl, r8
 80008c2:	464b      	mov	r3, r9
 80008c4:	d354      	bcc.n	8000970 <__udivmoddi4+0x298>
 80008c6:	d051      	beq.n	800096c <__udivmoddi4+0x294>
 80008c8:	2e00      	cmp	r6, #0
 80008ca:	d069      	beq.n	80009a0 <__udivmoddi4+0x2c8>
 80008cc:	ebb1 050a 	subs.w	r5, r1, sl
 80008d0:	eb64 0403 	sbc.w	r4, r4, r3
 80008d4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80008d8:	40fd      	lsrs	r5, r7
 80008da:	40fc      	lsrs	r4, r7
 80008dc:	ea4c 0505 	orr.w	r5, ip, r5
 80008e0:	e9c6 5400 	strd	r5, r4, [r6]
 80008e4:	2700      	movs	r7, #0
 80008e6:	e747      	b.n	8000778 <__udivmoddi4+0xa0>
 80008e8:	f1c2 0320 	rsb	r3, r2, #32
 80008ec:	fa20 f703 	lsr.w	r7, r0, r3
 80008f0:	4095      	lsls	r5, r2
 80008f2:	fa01 f002 	lsl.w	r0, r1, r2
 80008f6:	fa21 f303 	lsr.w	r3, r1, r3
 80008fa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80008fe:	4338      	orrs	r0, r7
 8000900:	0c01      	lsrs	r1, r0, #16
 8000902:	fbb3 f7fe 	udiv	r7, r3, lr
 8000906:	fa1f f885 	uxth.w	r8, r5
 800090a:	fb0e 3317 	mls	r3, lr, r7, r3
 800090e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000912:	fb07 f308 	mul.w	r3, r7, r8
 8000916:	428b      	cmp	r3, r1
 8000918:	fa04 f402 	lsl.w	r4, r4, r2
 800091c:	d907      	bls.n	800092e <__udivmoddi4+0x256>
 800091e:	1869      	adds	r1, r5, r1
 8000920:	f107 3cff 	add.w	ip, r7, #4294967295
 8000924:	d22f      	bcs.n	8000986 <__udivmoddi4+0x2ae>
 8000926:	428b      	cmp	r3, r1
 8000928:	d92d      	bls.n	8000986 <__udivmoddi4+0x2ae>
 800092a:	3f02      	subs	r7, #2
 800092c:	4429      	add	r1, r5
 800092e:	1acb      	subs	r3, r1, r3
 8000930:	b281      	uxth	r1, r0
 8000932:	fbb3 f0fe 	udiv	r0, r3, lr
 8000936:	fb0e 3310 	mls	r3, lr, r0, r3
 800093a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800093e:	fb00 f308 	mul.w	r3, r0, r8
 8000942:	428b      	cmp	r3, r1
 8000944:	d907      	bls.n	8000956 <__udivmoddi4+0x27e>
 8000946:	1869      	adds	r1, r5, r1
 8000948:	f100 3cff 	add.w	ip, r0, #4294967295
 800094c:	d217      	bcs.n	800097e <__udivmoddi4+0x2a6>
 800094e:	428b      	cmp	r3, r1
 8000950:	d915      	bls.n	800097e <__udivmoddi4+0x2a6>
 8000952:	3802      	subs	r0, #2
 8000954:	4429      	add	r1, r5
 8000956:	1ac9      	subs	r1, r1, r3
 8000958:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800095c:	e73b      	b.n	80007d6 <__udivmoddi4+0xfe>
 800095e:	4637      	mov	r7, r6
 8000960:	4630      	mov	r0, r6
 8000962:	e709      	b.n	8000778 <__udivmoddi4+0xa0>
 8000964:	4607      	mov	r7, r0
 8000966:	e6e7      	b.n	8000738 <__udivmoddi4+0x60>
 8000968:	4618      	mov	r0, r3
 800096a:	e6fb      	b.n	8000764 <__udivmoddi4+0x8c>
 800096c:	4541      	cmp	r1, r8
 800096e:	d2ab      	bcs.n	80008c8 <__udivmoddi4+0x1f0>
 8000970:	ebb8 0a02 	subs.w	sl, r8, r2
 8000974:	eb69 020e 	sbc.w	r2, r9, lr
 8000978:	3801      	subs	r0, #1
 800097a:	4613      	mov	r3, r2
 800097c:	e7a4      	b.n	80008c8 <__udivmoddi4+0x1f0>
 800097e:	4660      	mov	r0, ip
 8000980:	e7e9      	b.n	8000956 <__udivmoddi4+0x27e>
 8000982:	4618      	mov	r0, r3
 8000984:	e795      	b.n	80008b2 <__udivmoddi4+0x1da>
 8000986:	4667      	mov	r7, ip
 8000988:	e7d1      	b.n	800092e <__udivmoddi4+0x256>
 800098a:	4681      	mov	r9, r0
 800098c:	e77c      	b.n	8000888 <__udivmoddi4+0x1b0>
 800098e:	3802      	subs	r0, #2
 8000990:	442c      	add	r4, r5
 8000992:	e747      	b.n	8000824 <__udivmoddi4+0x14c>
 8000994:	f1ac 0c02 	sub.w	ip, ip, #2
 8000998:	442b      	add	r3, r5
 800099a:	e72f      	b.n	80007fc <__udivmoddi4+0x124>
 800099c:	4638      	mov	r0, r7
 800099e:	e708      	b.n	80007b2 <__udivmoddi4+0xda>
 80009a0:	4637      	mov	r7, r6
 80009a2:	e6e9      	b.n	8000778 <__udivmoddi4+0xa0>

080009a4 <__aeabi_idiv0>:
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <MX_DMA_Init+0x3c>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a0b      	ldr	r2, [pc, #44]	; (80009e4 <MX_DMA_Init+0x3c>)
 80009b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <MX_DMA_Init+0x3c>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2100      	movs	r1, #0
 80009ce:	2044      	movs	r0, #68	; 0x44
 80009d0:	f002 f93b 	bl	8002c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80009d4:	2044      	movs	r0, #68	; 0x44
 80009d6:	f002 f954 	bl	8002c82 <HAL_NVIC_EnableIRQ>

}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800

080009e8 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009f2:	4804      	ldr	r0, [pc, #16]	; (8000a04 <SELECT+0x1c>)
 80009f4:	f002 fe50 	bl	8003698 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009f8:	2001      	movs	r0, #1
 80009fa:	f002 f829 	bl	8002a50 <HAL_Delay>
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40020400 	.word	0x40020400

08000a08 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a12:	4804      	ldr	r0, [pc, #16]	; (8000a24 <DESELECT+0x1c>)
 8000a14:	f002 fe40 	bl	8003698 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a18:	2001      	movs	r0, #1
 8000a1a:	f002 f819 	bl	8002a50 <HAL_Delay>
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40020400 	.word	0x40020400

08000a28 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000a32:	bf00      	nop
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <SPI_TxByte+0x30>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	f003 0302 	and.w	r3, r3, #2
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d1f8      	bne.n	8000a34 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000a42:	1df9      	adds	r1, r7, #7
 8000a44:	2364      	movs	r3, #100	; 0x64
 8000a46:	2201      	movs	r2, #1
 8000a48:	4803      	ldr	r0, [pc, #12]	; (8000a58 <SPI_TxByte+0x30>)
 8000a4a:	f004 fc39 	bl	80052c0 <HAL_SPI_Transmit>
}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2001be44 	.word	0x2001be44

08000a5c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	460b      	mov	r3, r1
 8000a66:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000a68:	bf00      	nop
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <SPI_TxBuffer+0x30>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	f003 0302 	and.w	r3, r3, #2
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	d1f8      	bne.n	8000a6a <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000a78:	887a      	ldrh	r2, [r7, #2]
 8000a7a:	2364      	movs	r3, #100	; 0x64
 8000a7c:	6879      	ldr	r1, [r7, #4]
 8000a7e:	4803      	ldr	r0, [pc, #12]	; (8000a8c <SPI_TxBuffer+0x30>)
 8000a80:	f004 fc1e 	bl	80052c0 <HAL_SPI_Transmit>
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	2001be44 	.word	0x2001be44

08000a90 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000a96:	23ff      	movs	r3, #255	; 0xff
 8000a98:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000a9a:	bf00      	nop
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <SPI_RxByte+0x34>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	689b      	ldr	r3, [r3, #8]
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d1f8      	bne.n	8000a9c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000aaa:	1dba      	adds	r2, r7, #6
 8000aac:	1df9      	adds	r1, r7, #7
 8000aae:	2364      	movs	r3, #100	; 0x64
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <SPI_RxByte+0x34>)
 8000ab6:	f004 fd37 	bl	8005528 <HAL_SPI_TransmitReceive>

	return data;
 8000aba:	79bb      	ldrb	r3, [r7, #6]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	2001be44 	.word	0x2001be44

08000ac8 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000ad0:	f7ff ffde 	bl	8000a90 <SPI_RxByte>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	701a      	strb	r2, [r3, #0]
}
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000aea:	4b0a      	ldr	r3, [pc, #40]	; (8000b14 <SD_ReadyWait+0x30>)
 8000aec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000af0:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000af2:	f7ff ffcd 	bl	8000a90 <SPI_RxByte>
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	2bff      	cmp	r3, #255	; 0xff
 8000afe:	d003      	beq.n	8000b08 <SD_ReadyWait+0x24>
 8000b00:	4b04      	ldr	r3, [pc, #16]	; (8000b14 <SD_ReadyWait+0x30>)
 8000b02:	881b      	ldrh	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d1f4      	bne.n	8000af2 <SD_ReadyWait+0xe>

	return res;
 8000b08:	79fb      	ldrb	r3, [r7, #7]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000684 	.word	0x20000684

08000b18 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000b1e:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000b22:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000b24:	f7ff ff70 	bl	8000a08 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	e005      	b.n	8000b3a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000b2e:	20ff      	movs	r0, #255	; 0xff
 8000b30:	f7ff ff7a 	bl	8000a28 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	3301      	adds	r3, #1
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	2b09      	cmp	r3, #9
 8000b3e:	ddf6      	ble.n	8000b2e <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000b40:	f7ff ff52 	bl	80009e8 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000b44:	2340      	movs	r3, #64	; 0x40
 8000b46:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000b58:	2395      	movs	r3, #149	; 0x95
 8000b5a:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	2106      	movs	r1, #6
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff ff7b 	bl	8000a5c <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000b66:	e002      	b.n	8000b6e <SD_PowerOn+0x56>
	{
		cnt--;
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000b6e:	f7ff ff8f 	bl	8000a90 <SPI_RxByte>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d002      	beq.n	8000b7e <SD_PowerOn+0x66>
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d1f4      	bne.n	8000b68 <SD_PowerOn+0x50>
	}

	DESELECT();
 8000b7e:	f7ff ff43 	bl	8000a08 <DESELECT>
	SPI_TxByte(0XFF);
 8000b82:	20ff      	movs	r0, #255	; 0xff
 8000b84:	f7ff ff50 	bl	8000a28 <SPI_TxByte>

	PowerFlag = 1;
 8000b88:	4b03      	ldr	r3, [pc, #12]	; (8000b98 <SD_PowerOn+0x80>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]
}
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20000229 	.word	0x20000229

08000b9c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000ba0:	4b03      	ldr	r3, [pc, #12]	; (8000bb0 <SD_PowerOff+0x14>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	20000229 	.word	0x20000229

08000bb4 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	; (8000bc8 <SD_CheckPower+0x14>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	20000229 	.word	0x20000229

08000bcc <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <SD_RxDataBlock+0x58>)
 8000bd8:	22c8      	movs	r2, #200	; 0xc8
 8000bda:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000bdc:	f7ff ff58 	bl	8000a90 <SPI_RxByte>
 8000be0:	4603      	mov	r3, r0
 8000be2:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	2bff      	cmp	r3, #255	; 0xff
 8000be8:	d103      	bne.n	8000bf2 <SD_RxDataBlock+0x26>
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <SD_RxDataBlock+0x58>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1f4      	bne.n	8000bdc <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000bf2:	7bfb      	ldrb	r3, [r7, #15]
 8000bf4:	2bfe      	cmp	r3, #254	; 0xfe
 8000bf6:	d001      	beq.n	8000bfc <SD_RxDataBlock+0x30>
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e00f      	b.n	8000c1c <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	1c5a      	adds	r2, r3, #1
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff ff60 	bl	8000ac8 <SPI_RxBytePtr>
	} while(len--);
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	1e5a      	subs	r2, r3, #1
 8000c0c:	603a      	str	r2, [r7, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d1f4      	bne.n	8000bfc <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000c12:	f7ff ff3d 	bl	8000a90 <SPI_RxByte>
	SPI_RxByte();
 8000c16:	f7ff ff3b 	bl	8000a90 <SPI_RxByte>

	return TRUE;
 8000c1a:	2301      	movs	r3, #1
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000686 	.word	0x20000686

08000c28 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000c38:	f7ff ff54 	bl	8000ae4 <SD_ReadyWait>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2bff      	cmp	r3, #255	; 0xff
 8000c40:	d001      	beq.n	8000c46 <SD_TxDataBlock+0x1e>
 8000c42:	2300      	movs	r3, #0
 8000c44:	e02f      	b.n	8000ca6 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8000c46:	78fb      	ldrb	r3, [r7, #3]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff feed 	bl	8000a28 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000c4e:	78fb      	ldrb	r3, [r7, #3]
 8000c50:	2bfd      	cmp	r3, #253	; 0xfd
 8000c52:	d020      	beq.n	8000c96 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000c54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff feff 	bl	8000a5c <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000c5e:	f7ff ff17 	bl	8000a90 <SPI_RxByte>
		SPI_RxByte();
 8000c62:	f7ff ff15 	bl	8000a90 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000c66:	e00b      	b.n	8000c80 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000c68:	f7ff ff12 	bl	8000a90 <SPI_RxByte>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000c70:	7bfb      	ldrb	r3, [r7, #15]
 8000c72:	f003 031f 	and.w	r3, r3, #31
 8000c76:	2b05      	cmp	r3, #5
 8000c78:	d006      	beq.n	8000c88 <SD_TxDataBlock+0x60>
			i++;
 8000c7a:	7bbb      	ldrb	r3, [r7, #14]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000c80:	7bbb      	ldrb	r3, [r7, #14]
 8000c82:	2b40      	cmp	r3, #64	; 0x40
 8000c84:	d9f0      	bls.n	8000c68 <SD_TxDataBlock+0x40>
 8000c86:	e000      	b.n	8000c8a <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000c88:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000c8a:	bf00      	nop
 8000c8c:	f7ff ff00 	bl	8000a90 <SPI_RxByte>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d0fa      	beq.n	8000c8c <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
 8000c98:	f003 031f 	and.w	r3, r3, #31
 8000c9c:	2b05      	cmp	r3, #5
 8000c9e:	d101      	bne.n	8000ca4 <SD_TxDataBlock+0x7c>
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e000      	b.n	8000ca6 <SD_TxDataBlock+0x7e>

	return FALSE;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b084      	sub	sp, #16
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	6039      	str	r1, [r7, #0]
 8000cb8:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000cba:	f7ff ff13 	bl	8000ae4 <SD_ReadyWait>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2bff      	cmp	r3, #255	; 0xff
 8000cc2:	d001      	beq.n	8000cc8 <SD_SendCmd+0x1a>
 8000cc4:	23ff      	movs	r3, #255	; 0xff
 8000cc6:	e042      	b.n	8000d4e <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff feac 	bl	8000a28 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	0e1b      	lsrs	r3, r3, #24
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fea6 	bl	8000a28 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	0c1b      	lsrs	r3, r3, #16
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fea0 	bl	8000a28 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	0a1b      	lsrs	r3, r3, #8
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fe9a 	bl	8000a28 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe95 	bl	8000a28 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	2b40      	cmp	r3, #64	; 0x40
 8000d02:	d102      	bne.n	8000d0a <SD_SendCmd+0x5c>
 8000d04:	2395      	movs	r3, #149	; 0x95
 8000d06:	73fb      	strb	r3, [r7, #15]
 8000d08:	e007      	b.n	8000d1a <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	2b48      	cmp	r3, #72	; 0x48
 8000d0e:	d102      	bne.n	8000d16 <SD_SendCmd+0x68>
 8000d10:	2387      	movs	r3, #135	; 0x87
 8000d12:	73fb      	strb	r3, [r7, #15]
 8000d14:	e001      	b.n	8000d1a <SD_SendCmd+0x6c>
	else crc = 1;
 8000d16:	2301      	movs	r3, #1
 8000d18:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fe83 	bl	8000a28 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	2b4c      	cmp	r3, #76	; 0x4c
 8000d26:	d101      	bne.n	8000d2c <SD_SendCmd+0x7e>
 8000d28:	f7ff feb2 	bl	8000a90 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000d2c:	230a      	movs	r3, #10
 8000d2e:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000d30:	f7ff feae 	bl	8000a90 <SPI_RxByte>
 8000d34:	4603      	mov	r3, r0
 8000d36:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000d38:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	da05      	bge.n	8000d4c <SD_SendCmd+0x9e>
 8000d40:	7bbb      	ldrb	r3, [r7, #14]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	73bb      	strb	r3, [r7, #14]
 8000d46:	7bbb      	ldrb	r3, [r7, #14]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d1f1      	bne.n	8000d30 <SD_SendCmd+0x82>

	return res;
 8000d4c:	7b7b      	ldrb	r3, [r7, #13]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <SD_disk_initialize+0x14>
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e0d1      	b.n	8000f10 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000d6c:	4b6a      	ldr	r3, [pc, #424]	; (8000f18 <SD_disk_initialize+0x1c0>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d003      	beq.n	8000d82 <SD_disk_initialize+0x2a>
 8000d7a:	4b67      	ldr	r3, [pc, #412]	; (8000f18 <SD_disk_initialize+0x1c0>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	e0c6      	b.n	8000f10 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000d82:	f7ff fec9 	bl	8000b18 <SD_PowerOn>

	/* slave select */
	SELECT();
 8000d86:	f7ff fe2f 	bl	80009e8 <SELECT>

	/* check disk type */
	type = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2040      	movs	r0, #64	; 0x40
 8000d92:	f7ff ff8c 	bl	8000cae <SD_SendCmd>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	f040 80a1 	bne.w	8000ee0 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000d9e:	4b5f      	ldr	r3, [pc, #380]	; (8000f1c <SD_disk_initialize+0x1c4>)
 8000da0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000da4:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000da6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000daa:	2048      	movs	r0, #72	; 0x48
 8000dac:	f7ff ff7f 	bl	8000cae <SD_SendCmd>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d155      	bne.n	8000e62 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000db6:	2300      	movs	r3, #0
 8000db8:	73fb      	strb	r3, [r7, #15]
 8000dba:	e00c      	b.n	8000dd6 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000dbc:	7bfc      	ldrb	r4, [r7, #15]
 8000dbe:	f7ff fe67 	bl	8000a90 <SPI_RxByte>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	f107 0310 	add.w	r3, r7, #16
 8000dca:	4423      	add	r3, r4
 8000dcc:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	73fb      	strb	r3, [r7, #15]
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	d9ef      	bls.n	8000dbc <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000ddc:	7abb      	ldrb	r3, [r7, #10]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d17e      	bne.n	8000ee0 <SD_disk_initialize+0x188>
 8000de2:	7afb      	ldrb	r3, [r7, #11]
 8000de4:	2baa      	cmp	r3, #170	; 0xaa
 8000de6:	d17b      	bne.n	8000ee0 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000de8:	2100      	movs	r1, #0
 8000dea:	2077      	movs	r0, #119	; 0x77
 8000dec:	f7ff ff5f 	bl	8000cae <SD_SendCmd>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d807      	bhi.n	8000e06 <SD_disk_initialize+0xae>
 8000df6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000dfa:	2069      	movs	r0, #105	; 0x69
 8000dfc:	f7ff ff57 	bl	8000cae <SD_SendCmd>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d004      	beq.n	8000e10 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000e06:	4b45      	ldr	r3, [pc, #276]	; (8000f1c <SD_disk_initialize+0x1c4>)
 8000e08:	881b      	ldrh	r3, [r3, #0]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1ec      	bne.n	8000de8 <SD_disk_initialize+0x90>
 8000e0e:	e000      	b.n	8000e12 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000e10:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000e12:	4b42      	ldr	r3, [pc, #264]	; (8000f1c <SD_disk_initialize+0x1c4>)
 8000e14:	881b      	ldrh	r3, [r3, #0]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d062      	beq.n	8000ee0 <SD_disk_initialize+0x188>
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	207a      	movs	r0, #122	; 0x7a
 8000e1e:	f7ff ff46 	bl	8000cae <SD_SendCmd>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d15b      	bne.n	8000ee0 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73fb      	strb	r3, [r7, #15]
 8000e2c:	e00c      	b.n	8000e48 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000e2e:	7bfc      	ldrb	r4, [r7, #15]
 8000e30:	f7ff fe2e 	bl	8000a90 <SPI_RxByte>
 8000e34:	4603      	mov	r3, r0
 8000e36:	461a      	mov	r2, r3
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	4423      	add	r3, r4
 8000e3e:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000e42:	7bfb      	ldrb	r3, [r7, #15]
 8000e44:	3301      	adds	r3, #1
 8000e46:	73fb      	strb	r3, [r7, #15]
 8000e48:	7bfb      	ldrb	r3, [r7, #15]
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d9ef      	bls.n	8000e2e <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000e4e:	7a3b      	ldrb	r3, [r7, #8]
 8000e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SD_disk_initialize+0x104>
 8000e58:	230c      	movs	r3, #12
 8000e5a:	e000      	b.n	8000e5e <SD_disk_initialize+0x106>
 8000e5c:	2304      	movs	r3, #4
 8000e5e:	73bb      	strb	r3, [r7, #14]
 8000e60:	e03e      	b.n	8000ee0 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000e62:	2100      	movs	r1, #0
 8000e64:	2077      	movs	r0, #119	; 0x77
 8000e66:	f7ff ff22 	bl	8000cae <SD_SendCmd>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d808      	bhi.n	8000e82 <SD_disk_initialize+0x12a>
 8000e70:	2100      	movs	r1, #0
 8000e72:	2069      	movs	r0, #105	; 0x69
 8000e74:	f7ff ff1b 	bl	8000cae <SD_SendCmd>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d801      	bhi.n	8000e82 <SD_disk_initialize+0x12a>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	e000      	b.n	8000e84 <SD_disk_initialize+0x12c>
 8000e82:	2301      	movs	r3, #1
 8000e84:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000e86:	7bbb      	ldrb	r3, [r7, #14]
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d10e      	bne.n	8000eaa <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	2077      	movs	r0, #119	; 0x77
 8000e90:	f7ff ff0d 	bl	8000cae <SD_SendCmd>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d80e      	bhi.n	8000eb8 <SD_disk_initialize+0x160>
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	2069      	movs	r0, #105	; 0x69
 8000e9e:	f7ff ff06 	bl	8000cae <SD_SendCmd>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d107      	bne.n	8000eb8 <SD_disk_initialize+0x160>
 8000ea8:	e00c      	b.n	8000ec4 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000eaa:	2100      	movs	r1, #0
 8000eac:	2041      	movs	r0, #65	; 0x41
 8000eae:	f7ff fefe 	bl	8000cae <SD_SendCmd>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d004      	beq.n	8000ec2 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000eb8:	4b18      	ldr	r3, [pc, #96]	; (8000f1c <SD_disk_initialize+0x1c4>)
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1e2      	bne.n	8000e86 <SD_disk_initialize+0x12e>
 8000ec0:	e000      	b.n	8000ec4 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000ec2:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <SD_disk_initialize+0x1c4>)
 8000ec6:	881b      	ldrh	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d007      	beq.n	8000edc <SD_disk_initialize+0x184>
 8000ecc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ed0:	2050      	movs	r0, #80	; 0x50
 8000ed2:	f7ff feec 	bl	8000cae <SD_SendCmd>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <SD_disk_initialize+0x188>
 8000edc:	2300      	movs	r3, #0
 8000ede:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000ee0:	4a0f      	ldr	r2, [pc, #60]	; (8000f20 <SD_disk_initialize+0x1c8>)
 8000ee2:	7bbb      	ldrb	r3, [r7, #14]
 8000ee4:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000ee6:	f7ff fd8f 	bl	8000a08 <DESELECT>
	SPI_RxByte();
 8000eea:	f7ff fdd1 	bl	8000a90 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000eee:	7bbb      	ldrb	r3, [r7, #14]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d008      	beq.n	8000f06 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <SD_disk_initialize+0x1c0>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	f023 0301 	bic.w	r3, r3, #1
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <SD_disk_initialize+0x1c0>)
 8000f02:	701a      	strb	r2, [r3, #0]
 8000f04:	e001      	b.n	8000f0a <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000f06:	f7ff fe49 	bl	8000b9c <SD_PowerOff>
	}

	return Stat;
 8000f0a:	4b03      	ldr	r3, [pc, #12]	; (8000f18 <SD_disk_initialize+0x1c0>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b2db      	uxtb	r3, r3
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd90      	pop	{r4, r7, pc}
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	20000686 	.word	0x20000686
 8000f20:	20000228 	.word	0x20000228

08000f24 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <SD_disk_status+0x14>
 8000f34:	2301      	movs	r3, #1
 8000f36:	e002      	b.n	8000f3e <SD_disk_status+0x1a>
	return Stat;
 8000f38:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <SD_disk_status+0x28>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2db      	uxtb	r3, r3
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000000 	.word	0x20000000

08000f50 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60b9      	str	r1, [r7, #8]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <SD_disk_read+0x1c>
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d101      	bne.n	8000f70 <SD_disk_read+0x20>
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	e051      	b.n	8001014 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000f70:	4b2a      	ldr	r3, [pc, #168]	; (800101c <SD_disk_read+0xcc>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <SD_disk_read+0x32>
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e048      	b.n	8001014 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000f82:	4b27      	ldr	r3, [pc, #156]	; (8001020 <SD_disk_read+0xd0>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	f003 0304 	and.w	r3, r3, #4
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d102      	bne.n	8000f94 <SD_disk_read+0x44>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	025b      	lsls	r3, r3, #9
 8000f92:	607b      	str	r3, [r7, #4]

	SELECT();
 8000f94:	f7ff fd28 	bl	80009e8 <SELECT>

	if (count == 1)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d111      	bne.n	8000fc2 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	2051      	movs	r0, #81	; 0x51
 8000fa2:	f7ff fe84 	bl	8000cae <SD_SendCmd>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d129      	bne.n	8001000 <SD_disk_read+0xb0>
 8000fac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb0:	68b8      	ldr	r0, [r7, #8]
 8000fb2:	f7ff fe0b 	bl	8000bcc <SD_RxDataBlock>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d021      	beq.n	8001000 <SD_disk_read+0xb0>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	e01e      	b.n	8001000 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	2052      	movs	r0, #82	; 0x52
 8000fc6:	f7ff fe72 	bl	8000cae <SD_SendCmd>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d117      	bne.n	8001000 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000fd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd4:	68b8      	ldr	r0, [r7, #8]
 8000fd6:	f7ff fdf9 	bl	8000bcc <SD_RxDataBlock>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d00a      	beq.n	8000ff6 <SD_disk_read+0xa6>
				buff += 512;
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000fe6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	603b      	str	r3, [r7, #0]
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1ed      	bne.n	8000fd0 <SD_disk_read+0x80>
 8000ff4:	e000      	b.n	8000ff8 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000ff6:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	204c      	movs	r0, #76	; 0x4c
 8000ffc:	f7ff fe57 	bl	8000cae <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001000:	f7ff fd02 	bl	8000a08 <DESELECT>
	SPI_RxByte();
 8001004:	f7ff fd44 	bl	8000a90 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	bf14      	ite	ne
 800100e:	2301      	movne	r3, #1
 8001010:	2300      	moveq	r3, #0
 8001012:	b2db      	uxtb	r3, r3
}
 8001014:	4618      	mov	r0, r3
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000000 	.word	0x20000000
 8001020:	20000228 	.word	0x20000228

08001024 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	60b9      	str	r1, [r7, #8]
 800102c:	607a      	str	r2, [r7, #4]
 800102e:	603b      	str	r3, [r7, #0]
 8001030:	4603      	mov	r3, r0
 8001032:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d102      	bne.n	8001040 <SD_disk_write+0x1c>
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d101      	bne.n	8001044 <SD_disk_write+0x20>
 8001040:	2304      	movs	r3, #4
 8001042:	e06b      	b.n	800111c <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001044:	4b37      	ldr	r3, [pc, #220]	; (8001124 <SD_disk_write+0x100>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	b2db      	uxtb	r3, r3
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SD_disk_write+0x32>
 8001052:	2303      	movs	r3, #3
 8001054:	e062      	b.n	800111c <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8001056:	4b33      	ldr	r3, [pc, #204]	; (8001124 <SD_disk_write+0x100>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SD_disk_write+0x44>
 8001064:	2302      	movs	r3, #2
 8001066:	e059      	b.n	800111c <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001068:	4b2f      	ldr	r3, [pc, #188]	; (8001128 <SD_disk_write+0x104>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	2b00      	cmp	r3, #0
 8001072:	d102      	bne.n	800107a <SD_disk_write+0x56>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	025b      	lsls	r3, r3, #9
 8001078:	607b      	str	r3, [r7, #4]

	SELECT();
 800107a:	f7ff fcb5 	bl	80009e8 <SELECT>

	if (count == 1)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d110      	bne.n	80010a6 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001084:	6879      	ldr	r1, [r7, #4]
 8001086:	2058      	movs	r0, #88	; 0x58
 8001088:	f7ff fe11 	bl	8000cae <SD_SendCmd>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d13a      	bne.n	8001108 <SD_disk_write+0xe4>
 8001092:	21fe      	movs	r1, #254	; 0xfe
 8001094:	68b8      	ldr	r0, [r7, #8]
 8001096:	f7ff fdc7 	bl	8000c28 <SD_TxDataBlock>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d033      	beq.n	8001108 <SD_disk_write+0xe4>
			count = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	e030      	b.n	8001108 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 80010a6:	4b20      	ldr	r3, [pc, #128]	; (8001128 <SD_disk_write+0x104>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d007      	beq.n	80010c2 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 80010b2:	2100      	movs	r1, #0
 80010b4:	2077      	movs	r0, #119	; 0x77
 80010b6:	f7ff fdfa 	bl	8000cae <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 80010ba:	6839      	ldr	r1, [r7, #0]
 80010bc:	2057      	movs	r0, #87	; 0x57
 80010be:	f7ff fdf6 	bl	8000cae <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 80010c2:	6879      	ldr	r1, [r7, #4]
 80010c4:	2059      	movs	r0, #89	; 0x59
 80010c6:	f7ff fdf2 	bl	8000cae <SD_SendCmd>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d11b      	bne.n	8001108 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80010d0:	21fc      	movs	r1, #252	; 0xfc
 80010d2:	68b8      	ldr	r0, [r7, #8]
 80010d4:	f7ff fda8 	bl	8000c28 <SD_TxDataBlock>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00a      	beq.n	80010f4 <SD_disk_write+0xd0>
				buff += 512;
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80010e4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	3b01      	subs	r3, #1
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d1ee      	bne.n	80010d0 <SD_disk_write+0xac>
 80010f2:	e000      	b.n	80010f6 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80010f4:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 80010f6:	21fd      	movs	r1, #253	; 0xfd
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff fd95 	bl	8000c28 <SD_TxDataBlock>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d101      	bne.n	8001108 <SD_disk_write+0xe4>
			{
				count = 1;
 8001104:	2301      	movs	r3, #1
 8001106:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001108:	f7ff fc7e 	bl	8000a08 <DESELECT>
	SPI_RxByte();
 800110c:	f7ff fcc0 	bl	8000a90 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	bf14      	ite	ne
 8001116:	2301      	movne	r3, #1
 8001118:	2300      	moveq	r3, #0
 800111a:	b2db      	uxtb	r3, r3
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000
 8001128:	20000228 	.word	0x20000228

0800112c <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b08b      	sub	sp, #44	; 0x2c
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	603a      	str	r2, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	460b      	mov	r3, r1
 800113a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <SD_disk_ioctl+0x1e>
 8001146:	2304      	movs	r3, #4
 8001148:	e113      	b.n	8001372 <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8001150:	79bb      	ldrb	r3, [r7, #6]
 8001152:	2b05      	cmp	r3, #5
 8001154:	d121      	bne.n	800119a <SD_disk_ioctl+0x6e>
	{
		switch (*ptr)
 8001156:	6a3b      	ldr	r3, [r7, #32]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d009      	beq.n	8001172 <SD_disk_ioctl+0x46>
 800115e:	2b02      	cmp	r3, #2
 8001160:	d00d      	beq.n	800117e <SD_disk_ioctl+0x52>
 8001162:	2b00      	cmp	r3, #0
 8001164:	d115      	bne.n	8001192 <SD_disk_ioctl+0x66>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001166:	f7ff fd19 	bl	8000b9c <SD_PowerOff>
			res = RES_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001170:	e0fd      	b.n	800136e <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8001172:	f7ff fcd1 	bl	8000b18 <SD_PowerOn>
			res = RES_OK;
 8001176:	2300      	movs	r3, #0
 8001178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800117c:	e0f7      	b.n	800136e <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	1c5c      	adds	r4, r3, #1
 8001182:	f7ff fd17 	bl	8000bb4 <SD_CheckPower>
 8001186:	4603      	mov	r3, r0
 8001188:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 800118a:	2300      	movs	r3, #0
 800118c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001190:	e0ed      	b.n	800136e <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8001192:	2304      	movs	r3, #4
 8001194:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001198:	e0e9      	b.n	800136e <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 800119a:	4b78      	ldr	r3, [pc, #480]	; (800137c <SD_disk_ioctl+0x250>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SD_disk_ioctl+0x80>
 80011a8:	2303      	movs	r3, #3
 80011aa:	e0e2      	b.n	8001372 <SD_disk_ioctl+0x246>

		SELECT();
 80011ac:	f7ff fc1c 	bl	80009e8 <SELECT>

		switch (ctrl)
 80011b0:	79bb      	ldrb	r3, [r7, #6]
 80011b2:	2b0d      	cmp	r3, #13
 80011b4:	f200 80cc 	bhi.w	8001350 <SD_disk_ioctl+0x224>
 80011b8:	a201      	add	r2, pc, #4	; (adr r2, 80011c0 <SD_disk_ioctl+0x94>)
 80011ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011be:	bf00      	nop
 80011c0:	080012bb 	.word	0x080012bb
 80011c4:	080011f9 	.word	0x080011f9
 80011c8:	080012ab 	.word	0x080012ab
 80011cc:	08001351 	.word	0x08001351
 80011d0:	08001351 	.word	0x08001351
 80011d4:	08001351 	.word	0x08001351
 80011d8:	08001351 	.word	0x08001351
 80011dc:	08001351 	.word	0x08001351
 80011e0:	08001351 	.word	0x08001351
 80011e4:	08001351 	.word	0x08001351
 80011e8:	08001351 	.word	0x08001351
 80011ec:	080012cd 	.word	0x080012cd
 80011f0:	080012f1 	.word	0x080012f1
 80011f4:	08001315 	.word	0x08001315
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80011f8:	2100      	movs	r1, #0
 80011fa:	2049      	movs	r0, #73	; 0x49
 80011fc:	f7ff fd57 	bl	8000cae <SD_SendCmd>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	f040 80a8 	bne.w	8001358 <SD_disk_ioctl+0x22c>
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2110      	movs	r1, #16
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fcdc 	bl	8000bcc <SD_RxDataBlock>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 809e 	beq.w	8001358 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	099b      	lsrs	r3, r3, #6
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b01      	cmp	r3, #1
 8001224:	d10e      	bne.n	8001244 <SD_disk_ioctl+0x118>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001226:	7d7b      	ldrb	r3, [r7, #21]
 8001228:	b29a      	uxth	r2, r3
 800122a:	7d3b      	ldrb	r3, [r7, #20]
 800122c:	b29b      	uxth	r3, r3
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	b29b      	uxth	r3, r3
 8001232:	4413      	add	r3, r2
 8001234:	b29b      	uxth	r3, r3
 8001236:	3301      	adds	r3, #1
 8001238:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 800123a:	8bfb      	ldrh	r3, [r7, #30]
 800123c:	029a      	lsls	r2, r3, #10
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	e02e      	b.n	80012a2 <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001244:	7c7b      	ldrb	r3, [r7, #17]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	b2da      	uxtb	r2, r3
 800124c:	7dbb      	ldrb	r3, [r7, #22]
 800124e:	09db      	lsrs	r3, r3, #7
 8001250:	b2db      	uxtb	r3, r3
 8001252:	4413      	add	r3, r2
 8001254:	b2da      	uxtb	r2, r3
 8001256:	7d7b      	ldrb	r3, [r7, #21]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	b2db      	uxtb	r3, r3
 800125c:	f003 0306 	and.w	r3, r3, #6
 8001260:	b2db      	uxtb	r3, r3
 8001262:	4413      	add	r3, r2
 8001264:	b2db      	uxtb	r3, r3
 8001266:	3302      	adds	r3, #2
 8001268:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800126c:	7d3b      	ldrb	r3, [r7, #20]
 800126e:	099b      	lsrs	r3, r3, #6
 8001270:	b2db      	uxtb	r3, r3
 8001272:	b29a      	uxth	r2, r3
 8001274:	7cfb      	ldrb	r3, [r7, #19]
 8001276:	b29b      	uxth	r3, r3
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	b29b      	uxth	r3, r3
 800127c:	4413      	add	r3, r2
 800127e:	b29a      	uxth	r2, r3
 8001280:	7cbb      	ldrb	r3, [r7, #18]
 8001282:	029b      	lsls	r3, r3, #10
 8001284:	b29b      	uxth	r3, r3
 8001286:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800128a:	b29b      	uxth	r3, r3
 800128c:	4413      	add	r3, r2
 800128e:	b29b      	uxth	r3, r3
 8001290:	3301      	adds	r3, #1
 8001292:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001294:	8bfa      	ldrh	r2, [r7, #30]
 8001296:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800129a:	3b09      	subs	r3, #9
 800129c:	409a      	lsls	r2, r3
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 80012a8:	e056      	b.n	8001358 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012b0:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 80012b2:	2300      	movs	r3, #0
 80012b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80012b8:	e055      	b.n	8001366 <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 80012ba:	f7ff fc13 	bl	8000ae4 <SD_ReadyWait>
 80012be:	4603      	mov	r3, r0
 80012c0:	2bff      	cmp	r3, #255	; 0xff
 80012c2:	d14b      	bne.n	800135c <SD_disk_ioctl+0x230>
 80012c4:	2300      	movs	r3, #0
 80012c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80012ca:	e047      	b.n	800135c <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80012cc:	2100      	movs	r1, #0
 80012ce:	2049      	movs	r0, #73	; 0x49
 80012d0:	f7ff fced 	bl	8000cae <SD_SendCmd>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d142      	bne.n	8001360 <SD_disk_ioctl+0x234>
 80012da:	2110      	movs	r1, #16
 80012dc:	6a38      	ldr	r0, [r7, #32]
 80012de:	f7ff fc75 	bl	8000bcc <SD_RxDataBlock>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d03b      	beq.n	8001360 <SD_disk_ioctl+0x234>
 80012e8:	2300      	movs	r3, #0
 80012ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80012ee:	e037      	b.n	8001360 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80012f0:	2100      	movs	r1, #0
 80012f2:	204a      	movs	r0, #74	; 0x4a
 80012f4:	f7ff fcdb 	bl	8000cae <SD_SendCmd>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d132      	bne.n	8001364 <SD_disk_ioctl+0x238>
 80012fe:	2110      	movs	r1, #16
 8001300:	6a38      	ldr	r0, [r7, #32]
 8001302:	f7ff fc63 	bl	8000bcc <SD_RxDataBlock>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d02b      	beq.n	8001364 <SD_disk_ioctl+0x238>
 800130c:	2300      	movs	r3, #0
 800130e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001312:	e027      	b.n	8001364 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8001314:	2100      	movs	r1, #0
 8001316:	207a      	movs	r0, #122	; 0x7a
 8001318:	f7ff fcc9 	bl	8000cae <SD_SendCmd>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d116      	bne.n	8001350 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8001322:	2300      	movs	r3, #0
 8001324:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001328:	e00b      	b.n	8001342 <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 800132a:	6a3c      	ldr	r4, [r7, #32]
 800132c:	1c63      	adds	r3, r4, #1
 800132e:	623b      	str	r3, [r7, #32]
 8001330:	f7ff fbae 	bl	8000a90 <SPI_RxByte>
 8001334:	4603      	mov	r3, r0
 8001336:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001338:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800133c:	3301      	adds	r3, #1
 800133e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001342:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001346:	2b03      	cmp	r3, #3
 8001348:	d9ef      	bls.n	800132a <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 800134a:	2300      	movs	r3, #0
 800134c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001350:	2304      	movs	r3, #4
 8001352:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001356:	e006      	b.n	8001366 <SD_disk_ioctl+0x23a>
			break;
 8001358:	bf00      	nop
 800135a:	e004      	b.n	8001366 <SD_disk_ioctl+0x23a>
			break;
 800135c:	bf00      	nop
 800135e:	e002      	b.n	8001366 <SD_disk_ioctl+0x23a>
			break;
 8001360:	bf00      	nop
 8001362:	e000      	b.n	8001366 <SD_disk_ioctl+0x23a>
			break;
 8001364:	bf00      	nop
		}

		DESELECT();
 8001366:	f7ff fb4f 	bl	8000a08 <DESELECT>
		SPI_RxByte();
 800136a:	f7ff fb91 	bl	8000a90 <SPI_RxByte>
	}

	return res;
 800136e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001372:	4618      	mov	r0, r3
 8001374:	372c      	adds	r7, #44	; 0x2c
 8001376:	46bd      	mov	sp, r7
 8001378:	bd90      	pop	{r4, r7, pc}
 800137a:	bf00      	nop
 800137c:	20000000 	.word	0x20000000

08001380 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	; 0x28
 8001384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	4b3c      	ldr	r3, [pc, #240]	; (800148c <MX_GPIO_Init+0x10c>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a3b      	ldr	r2, [pc, #236]	; (800148c <MX_GPIO_Init+0x10c>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b39      	ldr	r3, [pc, #228]	; (800148c <MX_GPIO_Init+0x10c>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	613b      	str	r3, [r7, #16]
 80013b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	4b35      	ldr	r3, [pc, #212]	; (800148c <MX_GPIO_Init+0x10c>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a34      	ldr	r2, [pc, #208]	; (800148c <MX_GPIO_Init+0x10c>)
 80013bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b32      	ldr	r3, [pc, #200]	; (800148c <MX_GPIO_Init+0x10c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	4b2e      	ldr	r3, [pc, #184]	; (800148c <MX_GPIO_Init+0x10c>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a2d      	ldr	r2, [pc, #180]	; (800148c <MX_GPIO_Init+0x10c>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b2b      	ldr	r3, [pc, #172]	; (800148c <MX_GPIO_Init+0x10c>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	4b27      	ldr	r3, [pc, #156]	; (800148c <MX_GPIO_Init+0x10c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a26      	ldr	r2, [pc, #152]	; (800148c <MX_GPIO_Init+0x10c>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b24      	ldr	r3, [pc, #144]	; (800148c <MX_GPIO_Init+0x10c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED13_GPIO_Port, LED13_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140c:	4820      	ldr	r0, [pc, #128]	; (8001490 <MX_GPIO_Init+0x110>)
 800140e:	f002 f943 	bl	8003698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001412:	2200      	movs	r2, #0
 8001414:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8001418:	481e      	ldr	r0, [pc, #120]	; (8001494 <MX_GPIO_Init+0x114>)
 800141a:	f002 f93d 	bl	8003698 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800141e:	2200      	movs	r2, #0
 8001420:	f241 117f 	movw	r1, #4479	; 0x117f
 8001424:	481c      	ldr	r0, [pc, #112]	; (8001498 <MX_GPIO_Init+0x118>)
 8001426:	f002 f937 	bl	8003698 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED13_Pin;
 800142a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800142e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001430:	2301      	movs	r3, #1
 8001432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED13_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	4813      	ldr	r0, [pc, #76]	; (8001490 <MX_GPIO_Init+0x110>)
 8001444:	f001 ffa6 	bl	8003394 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001448:	f44f 738f 	mov.w	r3, #286	; 0x11e
 800144c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001456:	2302      	movs	r3, #2
 8001458:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	4619      	mov	r1, r3
 8001460:	480c      	ldr	r0, [pc, #48]	; (8001494 <MX_GPIO_Init+0x114>)
 8001462:	f001 ff97 	bl	8003394 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB3 PB4 PB5 PB6
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001466:	f241 137f 	movw	r3, #4479	; 0x117f
 800146a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146c:	2301      	movs	r3, #1
 800146e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001474:	2302      	movs	r3, #2
 8001476:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	4619      	mov	r1, r3
 800147e:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_GPIO_Init+0x118>)
 8001480:	f001 ff88 	bl	8003394 <HAL_GPIO_Init>

}
 8001484:	bf00      	nop
 8001486:	3728      	adds	r7, #40	; 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40023800 	.word	0x40023800
 8001490:	40020800 	.word	0x40020800
 8001494:	40020000 	.word	0x40020000
 8001498:	40020400 	.word	0x40020400

0800149c <SendUART>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SendUART(char *txt) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
#if 0
	while(CDC_Transmit_FS(txt, strlen(txt)) == USBD_BUSY) {
	}
#else
	CDC_Transmit_FS(txt, strlen(txt));
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7fe fe9b 	bl	80001e0 <strlen>
 80014aa:	4603      	mov	r3, r0
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	4619      	mov	r1, r3
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f00b f965 	bl	800c780 <CDC_Transmit_FS>
#endif
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <ClearDict>:
	uint16_t idx;
	uint16_t l;
} dict[4096];
int dictSize = 0;

void ClearDict(int mcs) {
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 4096; i++) {
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	e02e      	b.n	800152c <ClearDict+0x6c>
		if(i < (1<< mcs)) {
 80014ce:	2201      	movs	r2, #1
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	429a      	cmp	r2, r3
 80014da:	da15      	bge.n	8001508 <ClearDict+0x48>
			dict[i].idx = i;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	b299      	uxth	r1, r3
 80014e0:	4a1b      	ldr	r2, [pc, #108]	; (8001550 <ClearDict+0x90>)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			dict[i].l = 1;
 80014e8:	4a19      	ldr	r2, [pc, #100]	; (8001550 <ClearDict+0x90>)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	2201      	movs	r2, #1
 80014f2:	805a      	strh	r2, [r3, #2]
			dictBuffer[dict[i].idx] = i; // ith color at ith entry
 80014f4:	4a16      	ldr	r2, [pc, #88]	; (8001550 <ClearDict+0x90>)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80014fc:	461a      	mov	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	b2d9      	uxtb	r1, r3
 8001502:	4b14      	ldr	r3, [pc, #80]	; (8001554 <ClearDict+0x94>)
 8001504:	5499      	strb	r1, [r3, r2]
 8001506:	e00e      	b.n	8001526 <ClearDict+0x66>
		}
		else {
			dict[i].idx = 1 << mcs;
 8001508:	2201      	movs	r2, #1
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	b299      	uxth	r1, r3
 8001512:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <ClearDict+0x90>)
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			dict[i].l = 0;
 800151a:	4a0d      	ldr	r2, [pc, #52]	; (8001550 <ClearDict+0x90>)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	2200      	movs	r2, #0
 8001524:	805a      	strh	r2, [r3, #2]
	for(int i = 0; i < 4096; i++) {
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3301      	adds	r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001532:	dbcc      	blt.n	80014ce <ClearDict+0xe>
		}
	}


	dictSize = (1<< mcs) + 2;
 8001534:	2201      	movs	r2, #1
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	3302      	adds	r3, #2
 800153e:	4a06      	ldr	r2, [pc, #24]	; (8001558 <ClearDict+0x98>)
 8001540:	6013      	str	r3, [r2, #0]
}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20017b40 	.word	0x20017b40
 8001554:	20001800 	.word	0x20001800
 8001558:	20000430 	.word	0x20000430

0800155c <LoadImageSubData>:
uint8_t imageSubData[256];
uint8_t imageSubDataSize = 0;
int imageSubDataIdx = 0;
int imageSubDataBitsLeft = 8;

int LoadImageSubData() {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
	imageSubDataIdx = 0;
 8001562:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <LoadImageSubData+0x68>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
	imageSubDataBitsLeft = 8;
 8001568:	4b17      	ldr	r3, [pc, #92]	; (80015c8 <LoadImageSubData+0x6c>)
 800156a:	2208      	movs	r2, #8
 800156c:	601a      	str	r2, [r3, #0]

	UINT l;
	FRESULT res = f_read(&file, &imageSubDataSize, 1, &l);
 800156e:	463b      	mov	r3, r7
 8001570:	2201      	movs	r2, #1
 8001572:	4916      	ldr	r1, [pc, #88]	; (80015cc <LoadImageSubData+0x70>)
 8001574:	4816      	ldr	r0, [pc, #88]	; (80015d0 <LoadImageSubData+0x74>)
 8001576:	f00a fb9f 	bl	800bcb8 <f_read>
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
	if(res != FR_OK)
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d002      	beq.n	800158a <LoadImageSubData+0x2e>
		SendUART("Error while reading data!");
 8001584:	4813      	ldr	r0, [pc, #76]	; (80015d4 <LoadImageSubData+0x78>)
 8001586:	f7ff ff89 	bl	800149c <SendUART>

	if(imageSubDataSize > 0) {
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <LoadImageSubData+0x70>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d013      	beq.n	80015ba <LoadImageSubData+0x5e>
		sprintf(strBuffer, "data size = %d\r\n", imageSubDataSize);
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <LoadImageSubData+0x70>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	490f      	ldr	r1, [pc, #60]	; (80015d8 <LoadImageSubData+0x7c>)
 800159a:	4810      	ldr	r0, [pc, #64]	; (80015dc <LoadImageSubData+0x80>)
 800159c:	f00b fe22 	bl	800d1e4 <siprintf>
		SendUART(strBuffer);
 80015a0:	480e      	ldr	r0, [pc, #56]	; (80015dc <LoadImageSubData+0x80>)
 80015a2:	f7ff ff7b 	bl	800149c <SendUART>
		f_read(&file, imageSubData, imageSubDataSize, &l);
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <LoadImageSubData+0x70>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	463b      	mov	r3, r7
 80015ae:	490c      	ldr	r1, [pc, #48]	; (80015e0 <LoadImageSubData+0x84>)
 80015b0:	4807      	ldr	r0, [pc, #28]	; (80015d0 <LoadImageSubData+0x74>)
 80015b2:	f00a fb81 	bl	800bcb8 <f_read>
		return 1;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <LoadImageSubData+0x60>
	}

	return 0; // no more data!
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000438 	.word	0x20000438
 80015c8:	20000004 	.word	0x20000004
 80015cc:	20000434 	.word	0x20000434
 80015d0:	20005804 	.word	0x20005804
 80015d4:	0800e2f0 	.word	0x0800e2f0
 80015d8:	0800e30c 	.word	0x0800e30c
 80015dc:	2000022c 	.word	0x2000022c
 80015e0:	20000688 	.word	0x20000688

080015e4 <GetNextCode>:

uint16_t GetNextCode(int codeSize) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	uint16_t code = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	81fb      	strh	r3, [r7, #14]

	int bitCount = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
	while(bitCount < codeSize) {
 80015f4:	e03b      	b.n	800166e <GetNextCode+0x8a>
		code += (imageSubData[imageSubDataIdx] >> (8 - imageSubDataBitsLeft)) << bitCount;
 80015f6:	4b29      	ldr	r3, [pc, #164]	; (800169c <GetNextCode+0xb8>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a29      	ldr	r2, [pc, #164]	; (80016a0 <GetNextCode+0xbc>)
 80015fc:	5cd3      	ldrb	r3, [r2, r3]
 80015fe:	461a      	mov	r2, r3
 8001600:	4b28      	ldr	r3, [pc, #160]	; (80016a4 <GetNextCode+0xc0>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f1c3 0308 	rsb	r3, r3, #8
 8001608:	411a      	asrs	r2, r3
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	b29a      	uxth	r2, r3
 8001612:	89fb      	ldrh	r3, [r7, #14]
 8001614:	4413      	add	r3, r2
 8001616:	81fb      	strh	r3, [r7, #14]

		if(imageSubDataBitsLeft < codeSize - bitCount) {
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	1ad2      	subs	r2, r2, r3
 800161e:	4b21      	ldr	r3, [pc, #132]	; (80016a4 <GetNextCode+0xc0>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	429a      	cmp	r2, r3
 8001624:	dd19      	ble.n	800165a <GetNextCode+0x76>
			bitCount += imageSubDataBitsLeft;
 8001626:	4b1f      	ldr	r3, [pc, #124]	; (80016a4 <GetNextCode+0xc0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	4413      	add	r3, r2
 800162e:	60bb      	str	r3, [r7, #8]

			imageSubDataIdx++;
 8001630:	4b1a      	ldr	r3, [pc, #104]	; (800169c <GetNextCode+0xb8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3301      	adds	r3, #1
 8001636:	4a19      	ldr	r2, [pc, #100]	; (800169c <GetNextCode+0xb8>)
 8001638:	6013      	str	r3, [r2, #0]
			if(imageSubDataIdx >= imageSubDataSize)
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <GetNextCode+0xc4>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	461a      	mov	r2, r3
 8001640:	4b16      	ldr	r3, [pc, #88]	; (800169c <GetNextCode+0xb8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	dc04      	bgt.n	8001652 <GetNextCode+0x6e>
				if(!LoadImageSubData())
 8001648:	f7ff ff88 	bl	800155c <LoadImageSubData>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d012      	beq.n	8001678 <GetNextCode+0x94>
					break;

			imageSubDataBitsLeft = 8;
 8001652:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <GetNextCode+0xc0>)
 8001654:	2208      	movs	r2, #8
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	e009      	b.n	800166e <GetNextCode+0x8a>
		}
		else {
			imageSubDataBitsLeft -= (codeSize - bitCount);
 800165a:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <GetNextCode+0xc0>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	1acb      	subs	r3, r1, r3
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	4a0f      	ldr	r2, [pc, #60]	; (80016a4 <GetNextCode+0xc0>)
 8001668:	6013      	str	r3, [r2, #0]
			bitCount = codeSize;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	60bb      	str	r3, [r7, #8]
	while(bitCount < codeSize) {
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	429a      	cmp	r2, r3
 8001674:	dbbf      	blt.n	80015f6 <GetNextCode+0x12>
 8001676:	e000      	b.n	800167a <GetNextCode+0x96>
					break;
 8001678:	bf00      	nop
		}
	}

	return code & ((1 << codeSize) - 1);
 800167a:	2201      	movs	r2, #1
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	3b01      	subs	r3, #1
 8001686:	b29b      	uxth	r3, r3
 8001688:	b21a      	sxth	r2, r3
 800168a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800168e:	4013      	ands	r3, r2
 8001690:	b21b      	sxth	r3, r3
 8001692:	b29b      	uxth	r3, r3
}
 8001694:	4618      	mov	r0, r3
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000438 	.word	0x20000438
 80016a0:	20000688 	.word	0x20000688
 80016a4:	20000004 	.word	0x20000004
 80016a8:	20000434 	.word	0x20000434

080016ac <Decode>:

void Decode(int mcs) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08c      	sub	sp, #48	; 0x30
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	int compressedSize = mcs + 1;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3301      	adds	r3, #1
 80016b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	int clearCode = 1 << mcs;
 80016ba:	2201      	movs	r2, #1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	617b      	str	r3, [r7, #20]
	int eoi = clearCode + 1;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	3301      	adds	r3, #1
 80016c8:	613b      	str	r3, [r7, #16]

	frameIdx = 0;
 80016ca:	4ba1      	ldr	r3, [pc, #644]	; (8001950 <Decode+0x2a4>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]

	LoadImageSubData(); // load first data chunk
 80016d0:	f7ff ff44 	bl	800155c <LoadImageSubData>

	uint16_t current = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	81fb      	strh	r3, [r7, #14]
	uint16_t last = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	857b      	strh	r3, [r7, #42]	; 0x2a

	while(1) { // XXX warning!!!
		// get current
		current = GetNextCode(compressedSize);
 80016dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80016de:	f7ff ff81 	bl	80015e4 <GetNextCode>
 80016e2:	4603      	mov	r3, r0
 80016e4:	81fb      	strh	r3, [r7, #14]

		if(current == clearCode)
 80016e6:	89fb      	ldrh	r3, [r7, #14]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d103      	bne.n	80016f6 <Decode+0x4a>
			ClearDict(mcs);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff fee6 	bl	80014c0 <ClearDict>
 80016f4:	e129      	b.n	800194a <Decode+0x29e>

		else if(current == eoi)
 80016f6:	89fb      	ldrh	r3, [r7, #14]
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	f000 8132 	beq.w	8001964 <Decode+0x2b8>
			return; // we're done decoding

		else if(dict[current].l > 0) {
 8001700:	89fb      	ldrh	r3, [r7, #14]
 8001702:	4a94      	ldr	r2, [pc, #592]	; (8001954 <Decode+0x2a8>)
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	885b      	ldrh	r3, [r3, #2]
 800170a:	2b00      	cmp	r3, #0
 800170c:	f000 808e 	beq.w	800182c <Decode+0x180>
			// output
			for(int i = 0; i < dict[current].l; i++)
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
 8001714:	e012      	b.n	800173c <Decode+0x90>
				frame[frameIdx++] = dictBuffer[dict[current].idx + i];
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	4a8e      	ldr	r2, [pc, #568]	; (8001954 <Decode+0x2a8>)
 800171a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800171e:	461a      	mov	r2, r3
 8001720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001722:	441a      	add	r2, r3
 8001724:	4b8a      	ldr	r3, [pc, #552]	; (8001950 <Decode+0x2a4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	1c59      	adds	r1, r3, #1
 800172a:	4889      	ldr	r0, [pc, #548]	; (8001950 <Decode+0x2a4>)
 800172c:	6001      	str	r1, [r0, #0]
 800172e:	498a      	ldr	r1, [pc, #552]	; (8001958 <Decode+0x2ac>)
 8001730:	5c89      	ldrb	r1, [r1, r2]
 8001732:	4a8a      	ldr	r2, [pc, #552]	; (800195c <Decode+0x2b0>)
 8001734:	54d1      	strb	r1, [r2, r3]
			for(int i = 0; i < dict[current].l; i++)
 8001736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001738:	3301      	adds	r3, #1
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
 800173c:	89fb      	ldrh	r3, [r7, #14]
 800173e:	4a85      	ldr	r2, [pc, #532]	; (8001954 <Decode+0x2a8>)
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	885b      	ldrh	r3, [r3, #2]
 8001746:	461a      	mov	r2, r3
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	4293      	cmp	r3, r2
 800174c:	dbe3      	blt.n	8001716 <Decode+0x6a>

			if(last != clearCode) {
 800174e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	429a      	cmp	r2, r3
 8001754:	f000 80f9 	beq.w	800194a <Decode+0x29e>
				uint8_t k = dictBuffer[dict[current].idx];
 8001758:	89fb      	ldrh	r3, [r7, #14]
 800175a:	4a7e      	ldr	r2, [pc, #504]	; (8001954 <Decode+0x2a8>)
 800175c:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001760:	461a      	mov	r2, r3
 8001762:	4b7d      	ldr	r3, [pc, #500]	; (8001958 <Decode+0x2ac>)
 8001764:	5c9b      	ldrb	r3, [r3, r2]
 8001766:	733b      	strb	r3, [r7, #12]

				// add new code
				dict[dictSize].idx = dict[dictSize - 1].idx + dict[dictSize - 1].l;
 8001768:	4b7d      	ldr	r3, [pc, #500]	; (8001960 <Decode+0x2b4>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	3b01      	subs	r3, #1
 800176e:	4a79      	ldr	r2, [pc, #484]	; (8001954 <Decode+0x2a8>)
 8001770:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001774:	4b7a      	ldr	r3, [pc, #488]	; (8001960 <Decode+0x2b4>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	3b01      	subs	r3, #1
 800177a:	4a76      	ldr	r2, [pc, #472]	; (8001954 <Decode+0x2a8>)
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	885a      	ldrh	r2, [r3, #2]
 8001782:	4b77      	ldr	r3, [pc, #476]	; (8001960 <Decode+0x2b4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	440a      	add	r2, r1
 8001788:	b291      	uxth	r1, r2
 800178a:	4a72      	ldr	r2, [pc, #456]	; (8001954 <Decode+0x2a8>)
 800178c:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
				dict[dictSize].l = dict[last].l + 1;
 8001790:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001792:	4a70      	ldr	r2, [pc, #448]	; (8001954 <Decode+0x2a8>)
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	885a      	ldrh	r2, [r3, #2]
 800179a:	4b71      	ldr	r3, [pc, #452]	; (8001960 <Decode+0x2b4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3201      	adds	r2, #1
 80017a0:	b291      	uxth	r1, r2
 80017a2:	4a6c      	ldr	r2, [pc, #432]	; (8001954 <Decode+0x2a8>)
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	460a      	mov	r2, r1
 80017aa:	805a      	strh	r2, [r3, #2]
				for(int i = 0; i < dict[dictSize].l; i++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	623b      	str	r3, [r7, #32]
 80017b0:	e021      	b.n	80017f6 <Decode+0x14a>
					dictBuffer[dict[dictSize].idx + i] = i == dict[dictSize].l - 1 ? k : dictBuffer[dict[last].idx + i];
 80017b2:	4b6b      	ldr	r3, [pc, #428]	; (8001960 <Decode+0x2b4>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a67      	ldr	r2, [pc, #412]	; (8001954 <Decode+0x2a8>)
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4413      	add	r3, r2
 80017bc:	885b      	ldrh	r3, [r3, #2]
 80017be:	3b01      	subs	r3, #1
 80017c0:	6a3a      	ldr	r2, [r7, #32]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d009      	beq.n	80017da <Decode+0x12e>
 80017c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80017c8:	4a62      	ldr	r2, [pc, #392]	; (8001954 <Decode+0x2a8>)
 80017ca:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80017ce:	461a      	mov	r2, r3
 80017d0:	6a3b      	ldr	r3, [r7, #32]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a60      	ldr	r2, [pc, #384]	; (8001958 <Decode+0x2ac>)
 80017d6:	5cd3      	ldrb	r3, [r2, r3]
 80017d8:	e000      	b.n	80017dc <Decode+0x130>
 80017da:	7b3b      	ldrb	r3, [r7, #12]
 80017dc:	4a60      	ldr	r2, [pc, #384]	; (8001960 <Decode+0x2b4>)
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	495c      	ldr	r1, [pc, #368]	; (8001954 <Decode+0x2a8>)
 80017e2:	f831 2022 	ldrh.w	r2, [r1, r2, lsl #2]
 80017e6:	4611      	mov	r1, r2
 80017e8:	6a3a      	ldr	r2, [r7, #32]
 80017ea:	440a      	add	r2, r1
 80017ec:	495a      	ldr	r1, [pc, #360]	; (8001958 <Decode+0x2ac>)
 80017ee:	548b      	strb	r3, [r1, r2]
				for(int i = 0; i < dict[dictSize].l; i++)
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	3301      	adds	r3, #1
 80017f4:	623b      	str	r3, [r7, #32]
 80017f6:	4b5a      	ldr	r3, [pc, #360]	; (8001960 <Decode+0x2b4>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a56      	ldr	r2, [pc, #344]	; (8001954 <Decode+0x2a8>)
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	4413      	add	r3, r2
 8001800:	885b      	ldrh	r3, [r3, #2]
 8001802:	461a      	mov	r2, r3
 8001804:	6a3b      	ldr	r3, [r7, #32]
 8001806:	4293      	cmp	r3, r2
 8001808:	dbd3      	blt.n	80017b2 <Decode+0x106>

				dictSize++;
 800180a:	4b55      	ldr	r3, [pc, #340]	; (8001960 <Decode+0x2b4>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	4a53      	ldr	r2, [pc, #332]	; (8001960 <Decode+0x2b4>)
 8001812:	6013      	str	r3, [r2, #0]

				if(dictSize >= (1 << compressedSize))
 8001814:	2201      	movs	r2, #1
 8001816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001818:	409a      	lsls	r2, r3
 800181a:	4b51      	ldr	r3, [pc, #324]	; (8001960 <Decode+0x2b4>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	f300 8093 	bgt.w	800194a <Decode+0x29e>
					compressedSize++;
 8001824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001826:	3301      	adds	r3, #1
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800182a:	e08e      	b.n	800194a <Decode+0x29e>
			}
		}
		else {
			uint8_t k = dictBuffer[dict[last].idx];
 800182c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800182e:	4a49      	ldr	r2, [pc, #292]	; (8001954 <Decode+0x2a8>)
 8001830:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001834:	461a      	mov	r2, r3
 8001836:	4b48      	ldr	r3, [pc, #288]	; (8001958 <Decode+0x2ac>)
 8001838:	5c9b      	ldrb	r3, [r3, r2]
 800183a:	737b      	strb	r3, [r7, #13]

			// output
			for(int i = 0; i < dict[last].l; i++)
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
 8001840:	e012      	b.n	8001868 <Decode+0x1bc>
				frame[frameIdx++] = dictBuffer[dict[last].idx + i];
 8001842:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001844:	4a43      	ldr	r2, [pc, #268]	; (8001954 <Decode+0x2a8>)
 8001846:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800184a:	461a      	mov	r2, r3
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	441a      	add	r2, r3
 8001850:	4b3f      	ldr	r3, [pc, #252]	; (8001950 <Decode+0x2a4>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	1c59      	adds	r1, r3, #1
 8001856:	483e      	ldr	r0, [pc, #248]	; (8001950 <Decode+0x2a4>)
 8001858:	6001      	str	r1, [r0, #0]
 800185a:	493f      	ldr	r1, [pc, #252]	; (8001958 <Decode+0x2ac>)
 800185c:	5c89      	ldrb	r1, [r1, r2]
 800185e:	4a3f      	ldr	r2, [pc, #252]	; (800195c <Decode+0x2b0>)
 8001860:	54d1      	strb	r1, [r2, r3]
			for(int i = 0; i < dict[last].l; i++)
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3301      	adds	r3, #1
 8001866:	61fb      	str	r3, [r7, #28]
 8001868:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800186a:	4a3a      	ldr	r2, [pc, #232]	; (8001954 <Decode+0x2a8>)
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	885b      	ldrh	r3, [r3, #2]
 8001872:	461a      	mov	r2, r3
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	4293      	cmp	r3, r2
 8001878:	dbe3      	blt.n	8001842 <Decode+0x196>
			frame[frameIdx++] = k;
 800187a:	4b35      	ldr	r3, [pc, #212]	; (8001950 <Decode+0x2a4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	4933      	ldr	r1, [pc, #204]	; (8001950 <Decode+0x2a4>)
 8001882:	600a      	str	r2, [r1, #0]
 8001884:	4935      	ldr	r1, [pc, #212]	; (800195c <Decode+0x2b0>)
 8001886:	7b7a      	ldrb	r2, [r7, #13]
 8001888:	54ca      	strb	r2, [r1, r3]

			// add new code
			dict[dictSize].idx = dict[dictSize - 1].idx + dict[dictSize - 1].l;
 800188a:	4b35      	ldr	r3, [pc, #212]	; (8001960 <Decode+0x2b4>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	3b01      	subs	r3, #1
 8001890:	4a30      	ldr	r2, [pc, #192]	; (8001954 <Decode+0x2a8>)
 8001892:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001896:	4b32      	ldr	r3, [pc, #200]	; (8001960 <Decode+0x2b4>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	3b01      	subs	r3, #1
 800189c:	4a2d      	ldr	r2, [pc, #180]	; (8001954 <Decode+0x2a8>)
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	885a      	ldrh	r2, [r3, #2]
 80018a4:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <Decode+0x2b4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	440a      	add	r2, r1
 80018aa:	b291      	uxth	r1, r2
 80018ac:	4a29      	ldr	r2, [pc, #164]	; (8001954 <Decode+0x2a8>)
 80018ae:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			dict[dictSize].l = dict[last].l + 1;
 80018b2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80018b4:	4a27      	ldr	r2, [pc, #156]	; (8001954 <Decode+0x2a8>)
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4413      	add	r3, r2
 80018ba:	885a      	ldrh	r2, [r3, #2]
 80018bc:	4b28      	ldr	r3, [pc, #160]	; (8001960 <Decode+0x2b4>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	3201      	adds	r2, #1
 80018c2:	b291      	uxth	r1, r2
 80018c4:	4a23      	ldr	r2, [pc, #140]	; (8001954 <Decode+0x2a8>)
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	460a      	mov	r2, r1
 80018cc:	805a      	strh	r2, [r3, #2]
			for(int i = 0; i < dict[dictSize].l; i++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
 80018d2:	e021      	b.n	8001918 <Decode+0x26c>
				dictBuffer[dict[dictSize].idx + i] = i == dict[dictSize].l - 1 ? k : dictBuffer[dict[last].idx + i];
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <Decode+0x2b4>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a1e      	ldr	r2, [pc, #120]	; (8001954 <Decode+0x2a8>)
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	885b      	ldrh	r3, [r3, #2]
 80018e0:	3b01      	subs	r3, #1
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d009      	beq.n	80018fc <Decode+0x250>
 80018e8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80018ea:	4a1a      	ldr	r2, [pc, #104]	; (8001954 <Decode+0x2a8>)
 80018ec:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80018f0:	461a      	mov	r2, r3
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	4413      	add	r3, r2
 80018f6:	4a18      	ldr	r2, [pc, #96]	; (8001958 <Decode+0x2ac>)
 80018f8:	5cd3      	ldrb	r3, [r2, r3]
 80018fa:	e000      	b.n	80018fe <Decode+0x252>
 80018fc:	7b7b      	ldrb	r3, [r7, #13]
 80018fe:	4a18      	ldr	r2, [pc, #96]	; (8001960 <Decode+0x2b4>)
 8001900:	6812      	ldr	r2, [r2, #0]
 8001902:	4914      	ldr	r1, [pc, #80]	; (8001954 <Decode+0x2a8>)
 8001904:	f831 2022 	ldrh.w	r2, [r1, r2, lsl #2]
 8001908:	4611      	mov	r1, r2
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	440a      	add	r2, r1
 800190e:	4912      	ldr	r1, [pc, #72]	; (8001958 <Decode+0x2ac>)
 8001910:	548b      	strb	r3, [r1, r2]
			for(int i = 0; i < dict[dictSize].l; i++)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	3301      	adds	r3, #1
 8001916:	61bb      	str	r3, [r7, #24]
 8001918:	4b11      	ldr	r3, [pc, #68]	; (8001960 <Decode+0x2b4>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0d      	ldr	r2, [pc, #52]	; (8001954 <Decode+0x2a8>)
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	885b      	ldrh	r3, [r3, #2]
 8001924:	461a      	mov	r2, r3
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	4293      	cmp	r3, r2
 800192a:	dbd3      	blt.n	80018d4 <Decode+0x228>

			dictSize++;
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <Decode+0x2b4>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	3301      	adds	r3, #1
 8001932:	4a0b      	ldr	r2, [pc, #44]	; (8001960 <Decode+0x2b4>)
 8001934:	6013      	str	r3, [r2, #0]

			if(dictSize >= (1 << compressedSize))
 8001936:	2201      	movs	r2, #1
 8001938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193a:	409a      	lsls	r2, r3
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <Decode+0x2b4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	429a      	cmp	r2, r3
 8001942:	dc02      	bgt.n	800194a <Decode+0x29e>
				compressedSize++;
 8001944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001946:	3301      	adds	r3, #1
 8001948:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		last = current;
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	857b      	strh	r3, [r7, #42]	; 0x2a
		current = GetNextCode(compressedSize);
 800194e:	e6c5      	b.n	80016dc <Decode+0x30>
 8001950:	2000042c 	.word	0x2000042c
 8001954:	20017b40 	.word	0x20017b40
 8001958:	20001800 	.word	0x20001800
 800195c:	20016b34 	.word	0x20016b34
 8001960:	20000430 	.word	0x20000430
			return; // we're done decoding
 8001964:	bf00      	nop
	}
}
 8001966:	3730      	adds	r7, #48	; 0x30
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <sRGB2RGB>:

uint8_t sRGB2RGB(uint8_t v) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
	return powf(v / 255.0f, 2.2f) * 255.0f;
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	ee07 3a90 	vmov	s15, r3
 800197c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001980:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80019b4 <sRGB2RGB+0x48>
 8001984:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001988:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80019b8 <sRGB2RGB+0x4c>
 800198c:	eeb0 0a66 	vmov.f32	s0, s13
 8001990:	f00b ff76 	bl	800d880 <powf>
 8001994:	eeb0 7a40 	vmov.f32	s14, s0
 8001998:	eddf 7a06 	vldr	s15, [pc, #24]	; 80019b4 <sRGB2RGB+0x48>
 800199c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019a4:	edc7 7a00 	vstr	s15, [r7]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2db      	uxtb	r3, r3
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	437f0000 	.word	0x437f0000
 80019b8:	400ccccd 	.word	0x400ccccd

080019bc <ReadGifPalette>:

void ReadGifPalette(uint8_t *palette, int colorCount) {
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	UINT l;
	if(f_read(&file, palette, sizeof(uint8_t) * 3 * colorCount, &l) != FR_OK) {
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	4613      	mov	r3, r2
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	441a      	add	r2, r3
 80019ce:	f107 0308 	add.w	r3, r7, #8
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4812      	ldr	r0, [pc, #72]	; (8001a20 <ReadGifPalette+0x64>)
 80019d6:	f00a f96f 	bl	800bcb8 <f_read>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <ReadGifPalette+0x2c>
		SendUART("Can't read gif colors!);");
 80019e0:	4810      	ldr	r0, [pc, #64]	; (8001a24 <ReadGifPalette+0x68>)
 80019e2:	f7ff fd5b 	bl	800149c <SendUART>
 80019e6:	e018      	b.n	8001a1a <ReadGifPalette+0x5e>
		return;
	}

	// gamma correction ???
	for(int i = 0; i < colorCount * 3; i++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e00e      	b.n	8001a0c <ReadGifPalette+0x50>
		palette[i] = sRGB2RGB(palette[i]);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	7819      	ldrb	r1, [r3, #0]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	18d4      	adds	r4, r2, r3
 80019fc:	4608      	mov	r0, r1
 80019fe:	f7ff ffb5 	bl	800196c <sRGB2RGB>
 8001a02:	4603      	mov	r3, r0
 8001a04:	7023      	strb	r3, [r4, #0]
	for(int i = 0; i < colorCount * 3; i++) {
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	4413      	add	r3, r2
 8001a14:	68fa      	ldr	r2, [r7, #12]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	dbe9      	blt.n	80019ee <ReadGifPalette+0x32>
	}
}
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd90      	pop	{r4, r7, pc}
 8001a20:	20005804 	.word	0x20005804
 8001a24:	0800e320 	.word	0x0800e320

08001a28 <ReadGifImage>:

void ReadGifImage() {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08c      	sub	sp, #48	; 0x30
 8001a2c:	af02      	add	r7, sp, #8
	UINT l;

	while(1) {
		uint8_t sep;
		FRESULT res = f_read(&file, &sep, sizeof(uint8_t), &l);
 8001a2e:	f107 0320 	add.w	r3, r7, #32
 8001a32:	f107 011f 	add.w	r1, r7, #31
 8001a36:	2201      	movs	r2, #1
 8001a38:	4848      	ldr	r0, [pc, #288]	; (8001b5c <ReadGifImage+0x134>)
 8001a3a:	f00a f93d 	bl	800bcb8 <f_read>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if(sep == 0x3b) // rewind
 8001a44:	7ffb      	ldrb	r3, [r7, #31]
 8001a46:	2b3b      	cmp	r3, #59	; 0x3b
 8001a48:	d105      	bne.n	8001a56 <ReadGifImage+0x2e>
			f_lseek(&file, gifStart);
 8001a4a:	4b45      	ldr	r3, [pc, #276]	; (8001b60 <ReadGifImage+0x138>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4842      	ldr	r0, [pc, #264]	; (8001b5c <ReadGifImage+0x134>)
 8001a52:	f00a fa90 	bl	800bf76 <f_lseek>

		if(sep == 0x21) {
 8001a56:	7ffb      	ldrb	r3, [r7, #31]
 8001a58:	2b21      	cmp	r3, #33	; 0x21
 8001a5a:	d12d      	bne.n	8001ab8 <ReadGifImage+0x90>
			GifExtensionHeader extHeader;
			f_read(&file, &extHeader, sizeof(GifExtensionHeader), &l);
 8001a5c:	f107 0320 	add.w	r3, r7, #32
 8001a60:	f107 011c 	add.w	r1, r7, #28
 8001a64:	2202      	movs	r2, #2
 8001a66:	483d      	ldr	r0, [pc, #244]	; (8001b5c <ReadGifImage+0x134>)
 8001a68:	f00a f926 	bl	800bcb8 <f_read>

			if(extHeader.label == 0xf9) {
 8001a6c:	7f3b      	ldrb	r3, [r7, #28]
 8001a6e:	2bf9      	cmp	r3, #249	; 0xf9
 8001a70:	d114      	bne.n	8001a9c <ReadGifImage+0x74>
				//SendUART("---- Graphics Control Extension ----\r\n");
				GifGraphicsControlExtension desc;
				f_read(&file, &desc, sizeof(GifGraphicsControlExtension), &l);
 8001a72:	f107 0320 	add.w	r3, r7, #32
 8001a76:	f107 0114 	add.w	r1, r7, #20
 8001a7a:	2205      	movs	r2, #5
 8001a7c:	4837      	ldr	r0, [pc, #220]	; (8001b5c <ReadGifImage+0x134>)
 8001a7e:	f00a f91b 	bl	800bcb8 <f_read>

				delayTime = desc.delayTime;
 8001a82:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	4b36      	ldr	r3, [pc, #216]	; (8001b64 <ReadGifImage+0x13c>)
 8001a8a:	801a      	strh	r2, [r3, #0]
				sprintf(strBuffer, "delay time: %d\r\n", delayTime);
 8001a8c:	4b35      	ldr	r3, [pc, #212]	; (8001b64 <ReadGifImage+0x13c>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4935      	ldr	r1, [pc, #212]	; (8001b68 <ReadGifImage+0x140>)
 8001a94:	4835      	ldr	r0, [pc, #212]	; (8001b6c <ReadGifImage+0x144>)
 8001a96:	f00b fba5 	bl	800d1e4 <siprintf>
 8001a9a:	e00d      	b.n	8001ab8 <ReadGifImage+0x90>
				//SendUART(strBuffer);

				//SendUART("\r\n");
			}
			else {
				sprintf(strBuffer, "---- Unknown Extension %#X ----\r\n", extHeader.label);
 8001a9c:	7f3b      	ldrb	r3, [r7, #28]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4933      	ldr	r1, [pc, #204]	; (8001b70 <ReadGifImage+0x148>)
 8001aa2:	4832      	ldr	r0, [pc, #200]	; (8001b6c <ReadGifImage+0x144>)
 8001aa4:	f00b fb9e 	bl	800d1e4 <siprintf>
				//SendUART(strBuffer);
				// read remaining bytes
				f_read(&file, &extBuffer, extHeader.blockSize, &l);
 8001aa8:	7f7b      	ldrb	r3, [r7, #29]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	f107 0320 	add.w	r3, r7, #32
 8001ab0:	4930      	ldr	r1, [pc, #192]	; (8001b74 <ReadGifImage+0x14c>)
 8001ab2:	482a      	ldr	r0, [pc, #168]	; (8001b5c <ReadGifImage+0x134>)
 8001ab4:	f00a f900 	bl	800bcb8 <f_read>
				//SendUART("\r\n");
			}
		}

		if(sep == 0x2c) {
 8001ab8:	7ffb      	ldrb	r3, [r7, #31]
 8001aba:	2b2c      	cmp	r3, #44	; 0x2c
 8001abc:	d1b7      	bne.n	8001a2e <ReadGifImage+0x6>
			// image data
			//SendUART("---- Image Descriptor ----\r\n");

			GifImageDescriptor desc;
			res = f_read(&file, &desc, sizeof(GifImageDescriptor), &l);
 8001abe:	f107 0320 	add.w	r3, r7, #32
 8001ac2:	f107 0108 	add.w	r1, r7, #8
 8001ac6:	2209      	movs	r2, #9
 8001ac8:	4824      	ldr	r0, [pc, #144]	; (8001b5c <ReadGifImage+0x134>)
 8001aca:	f00a f8f5 	bl	800bcb8 <f_read>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			sprintf(strBuffer, "pos: %dx%d\r\nsize: %dx%d\r\n", desc.left, desc.top, desc.width, desc.height);
 8001ad4:	893b      	ldrh	r3, [r7, #8]
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	897b      	ldrh	r3, [r7, #10]
 8001ada:	4618      	mov	r0, r3
 8001adc:	89bb      	ldrh	r3, [r7, #12]
 8001ade:	89fa      	ldrh	r2, [r7, #14]
 8001ae0:	9201      	str	r2, [sp, #4]
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	460a      	mov	r2, r1
 8001ae8:	4923      	ldr	r1, [pc, #140]	; (8001b78 <ReadGifImage+0x150>)
 8001aea:	4820      	ldr	r0, [pc, #128]	; (8001b6c <ReadGifImage+0x144>)
 8001aec:	f00b fb7a 	bl	800d1e4 <siprintf>
			//SendUART(strBuffer);

			localPaletteColorCount = 2 << (desc.flags & 0x07);
 8001af0:	7c3b      	ldrb	r3, [r7, #16]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	2202      	movs	r2, #2
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	4a1f      	ldr	r2, [pc, #124]	; (8001b7c <ReadGifImage+0x154>)
 8001afe:	6013      	str	r3, [r2, #0]
			useLocalPalette = desc.flags & 0x80 ? 1 : 0;
 8001b00:	7c3b      	ldrb	r3, [r7, #16]
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	11db      	asrs	r3, r3, #7
 8001b06:	b25b      	sxtb	r3, r3
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	4a1c      	ldr	r2, [pc, #112]	; (8001b80 <ReadGifImage+0x158>)
 8001b0e:	6013      	str	r3, [r2, #0]
			if(useLocalPalette) {
 8001b10:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <ReadGifImage+0x158>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d005      	beq.n	8001b24 <ReadGifImage+0xfc>
				ReadGifPalette(localPalette, localPaletteColorCount);
 8001b18:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <ReadGifImage+0x154>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4819      	ldr	r0, [pc, #100]	; (8001b84 <ReadGifImage+0x15c>)
 8001b20:	f7ff ff4c 	bl	80019bc <ReadGifPalette>

			// decode GIF

			// read min code size
			uint8_t mcs;
			res = f_read(&file, &mcs, 1, &l);
 8001b24:	f107 0320 	add.w	r3, r7, #32
 8001b28:	1df9      	adds	r1, r7, #7
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	480b      	ldr	r0, [pc, #44]	; (8001b5c <ReadGifImage+0x134>)
 8001b2e:	f00a f8c3 	bl	800bcb8 <f_read>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			sprintf(strBuffer, "MCS = %d\r\n", mcs);
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4912      	ldr	r1, [pc, #72]	; (8001b88 <ReadGifImage+0x160>)
 8001b3e:	480b      	ldr	r0, [pc, #44]	; (8001b6c <ReadGifImage+0x144>)
 8001b40:	f00b fb50 	bl	800d1e4 <siprintf>
			SendUART(strBuffer);
 8001b44:	4809      	ldr	r0, [pc, #36]	; (8001b6c <ReadGifImage+0x144>)
 8001b46:	f7ff fca9 	bl	800149c <SendUART>

			Decode(mcs);
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fdad 	bl	80016ac <Decode>
				SendUART("\r\n");
			}

			SendUART("\r\n");
			*/
			break;
 8001b52:	bf00      	nop
		}
	}
}
 8001b54:	bf00      	nop
 8001b56:	3728      	adds	r7, #40	; 0x28
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20005804 	.word	0x20005804
 8001b60:	20017b38 	.word	0x20017b38
 8001b64:	20017b34 	.word	0x20017b34
 8001b68:	0800e33c 	.word	0x0800e33c
 8001b6c:	2000022c 	.word	0x2000022c
 8001b70:	0800e350 	.word	0x0800e350
 8001b74:	200017c0 	.word	0x200017c0
 8001b78:	0800e374 	.word	0x0800e374
 8001b7c:	2001be40 	.word	0x2001be40
 8001b80:	20017b3c 	.word	0x20017b3c
 8001b84:	20006834 	.word	0x20006834
 8001b88:	0800e390 	.word	0x0800e390

08001b8c <ReadGif>:

void ReadGif(char *path) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	; 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	if(f_open(&file, path, FA_READ) != FR_OK) {
 8001b94:	2201      	movs	r2, #1
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	4837      	ldr	r0, [pc, #220]	; (8001c78 <ReadGif+0xec>)
 8001b9a:	f009 fec1 	bl	800b920 <f_open>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <ReadGif+0x20>
		SendUART("Can't open file!);");
 8001ba4:	4835      	ldr	r0, [pc, #212]	; (8001c7c <ReadGif+0xf0>)
 8001ba6:	f7ff fc79 	bl	800149c <SendUART>
		return;
 8001baa:	e061      	b.n	8001c70 <ReadGif+0xe4>
	}


	GifHeader header;
	UINT l;
	if(f_read(&file, &header, sizeof(GifHeader), &l) != FR_OK) {
 8001bac:	f107 030c 	add.w	r3, r7, #12
 8001bb0:	f107 0110 	add.w	r1, r7, #16
 8001bb4:	220d      	movs	r2, #13
 8001bb6:	4830      	ldr	r0, [pc, #192]	; (8001c78 <ReadGif+0xec>)
 8001bb8:	f00a f87e 	bl	800bcb8 <f_read>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <ReadGif+0x3e>
		SendUART("Can't read gif header!);");
 8001bc2:	482f      	ldr	r0, [pc, #188]	; (8001c80 <ReadGif+0xf4>)
 8001bc4:	f7ff fc6a 	bl	800149c <SendUART>
		return;
 8001bc8:	e052      	b.n	8001c70 <ReadGif+0xe4>
	}

	sprintf(strBuffer, "GIF resolution: %dx%d\r\n", header.width, header.height);
 8001bca:	8afb      	ldrh	r3, [r7, #22]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	8b3b      	ldrh	r3, [r7, #24]
 8001bd0:	492c      	ldr	r1, [pc, #176]	; (8001c84 <ReadGif+0xf8>)
 8001bd2:	482d      	ldr	r0, [pc, #180]	; (8001c88 <ReadGif+0xfc>)
 8001bd4:	f00b fb06 	bl	800d1e4 <siprintf>
	SendUART(strBuffer);
 8001bd8:	482b      	ldr	r0, [pc, #172]	; (8001c88 <ReadGif+0xfc>)
 8001bda:	f7ff fc5f 	bl	800149c <SendUART>

	sprintf(strBuffer, "background color index: %d\r\n", header.backgroundColorIndex);
 8001bde:	7efb      	ldrb	r3, [r7, #27]
 8001be0:	461a      	mov	r2, r3
 8001be2:	492a      	ldr	r1, [pc, #168]	; (8001c8c <ReadGif+0x100>)
 8001be4:	4828      	ldr	r0, [pc, #160]	; (8001c88 <ReadGif+0xfc>)
 8001be6:	f00b fafd 	bl	800d1e4 <siprintf>
	SendUART(strBuffer);
 8001bea:	4827      	ldr	r0, [pc, #156]	; (8001c88 <ReadGif+0xfc>)
 8001bec:	f7ff fc56 	bl	800149c <SendUART>

	// read global palette
	int hasColorTable = header.flags & 0x80 ? 1 : 0;
 8001bf0:	7ebb      	ldrb	r3, [r7, #26]
 8001bf2:	b25b      	sxtb	r3, r3
 8001bf4:	11db      	asrs	r3, r3, #7
 8001bf6:	b25b      	sxtb	r3, r3
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
	int colorResolution = 2 << ((header.flags & 0x70) >> 4);
 8001bfe:	7ebb      	ldrb	r3, [r7, #26]
 8001c00:	111b      	asrs	r3, r3, #4
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	2202      	movs	r2, #2
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	623b      	str	r3, [r7, #32]
	globalPaletteColorCount = 2 << (header.flags & 0x07);
 8001c0e:	7ebb      	ldrb	r3, [r7, #26]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	2202      	movs	r2, #2
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	4a1d      	ldr	r2, [pc, #116]	; (8001c90 <ReadGif+0x104>)
 8001c1c:	6013      	str	r3, [r2, #0]

	sprintf(strBuffer,"Color resolution: %d\r\n", colorResolution);
 8001c1e:	6a3a      	ldr	r2, [r7, #32]
 8001c20:	491c      	ldr	r1, [pc, #112]	; (8001c94 <ReadGif+0x108>)
 8001c22:	4819      	ldr	r0, [pc, #100]	; (8001c88 <ReadGif+0xfc>)
 8001c24:	f00b fade 	bl	800d1e4 <siprintf>
	SendUART(strBuffer);
 8001c28:	4817      	ldr	r0, [pc, #92]	; (8001c88 <ReadGif+0xfc>)
 8001c2a:	f7ff fc37 	bl	800149c <SendUART>

	sprintf(strBuffer, "Has global color palette: %d\r\n", hasColorTable);
 8001c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c30:	4919      	ldr	r1, [pc, #100]	; (8001c98 <ReadGif+0x10c>)
 8001c32:	4815      	ldr	r0, [pc, #84]	; (8001c88 <ReadGif+0xfc>)
 8001c34:	f00b fad6 	bl	800d1e4 <siprintf>
	SendUART(strBuffer);
 8001c38:	4813      	ldr	r0, [pc, #76]	; (8001c88 <ReadGif+0xfc>)
 8001c3a:	f7ff fc2f 	bl	800149c <SendUART>

	sprintf(strBuffer, "Color count: %d\r\n", globalPaletteColorCount);
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <ReadGif+0x104>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	4915      	ldr	r1, [pc, #84]	; (8001c9c <ReadGif+0x110>)
 8001c46:	4810      	ldr	r0, [pc, #64]	; (8001c88 <ReadGif+0xfc>)
 8001c48:	f00b facc 	bl	800d1e4 <siprintf>
	SendUART(strBuffer);
 8001c4c:	480e      	ldr	r0, [pc, #56]	; (8001c88 <ReadGif+0xfc>)
 8001c4e:	f7ff fc25 	bl	800149c <SendUART>


	if(hasColorTable) {
 8001c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d005      	beq.n	8001c64 <ReadGif+0xd8>
		ReadGifPalette(globalPalette, globalPaletteColorCount);
 8001c58:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <ReadGif+0x104>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4810      	ldr	r0, [pc, #64]	; (8001ca0 <ReadGif+0x114>)
 8001c60:	f7ff feac 	bl	80019bc <ReadGifPalette>
	}

	// look for image data now
	gifStart = f_tell(&file);
 8001c64:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <ReadGif+0xec>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <ReadGif+0x118>)
 8001c6a:	6013      	str	r3, [r2, #0]
	ReadGifImage();
 8001c6c:	f7ff fedc 	bl	8001a28 <ReadGifImage>
}
 8001c70:	3728      	adds	r7, #40	; 0x28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20005804 	.word	0x20005804
 8001c7c:	0800e39c 	.word	0x0800e39c
 8001c80:	0800e3b0 	.word	0x0800e3b0
 8001c84:	0800e3cc 	.word	0x0800e3cc
 8001c88:	2000022c 	.word	0x2000022c
 8001c8c:	0800e3e4 	.word	0x0800e3e4
 8001c90:	20005800 	.word	0x20005800
 8001c94:	0800e404 	.word	0x0800e404
 8001c98:	0800e41c 	.word	0x0800e41c
 8001c9c:	0800e43c 	.word	0x0800e43c
 8001ca0:	2001bb40 	.word	0x2001bb40
 8001ca4:	20017b38 	.word	0x20017b38

08001ca8 <SwapBuffer>:


uint8_t *readBuffer = DMDBuffer[0];
uint8_t *writeBuffer = DMDBuffer[1];

void SwapBuffer() {
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
	readBuffer = readBuffer == DMDBuffer[0] ? DMDBuffer[1] : DMDBuffer[0];
 8001cac:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <SwapBuffer+0x38>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a0c      	ldr	r2, [pc, #48]	; (8001ce4 <SwapBuffer+0x3c>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d101      	bne.n	8001cba <SwapBuffer+0x12>
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <SwapBuffer+0x40>)
 8001cb8:	e000      	b.n	8001cbc <SwapBuffer+0x14>
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <SwapBuffer+0x3c>)
 8001cbc:	4a08      	ldr	r2, [pc, #32]	; (8001ce0 <SwapBuffer+0x38>)
 8001cbe:	6013      	str	r3, [r2, #0]
	writeBuffer = writeBuffer == DMDBuffer[0] ? DMDBuffer[1] : DMDBuffer[0];
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <SwapBuffer+0x44>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a07      	ldr	r2, [pc, #28]	; (8001ce4 <SwapBuffer+0x3c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <SwapBuffer+0x26>
 8001cca:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <SwapBuffer+0x40>)
 8001ccc:	e000      	b.n	8001cd0 <SwapBuffer+0x28>
 8001cce:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <SwapBuffer+0x3c>)
 8001cd0:	4a06      	ldr	r2, [pc, #24]	; (8001cec <SwapBuffer+0x44>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000008 	.word	0x20000008
 8001ce4:	20006b34 	.word	0x20006b34
 8001ce8:	2000eb34 	.word	0x2000eb34
 8001cec:	2000000c 	.word	0x2000000c

08001cf0 <InitDMDBuffer>:

void InitDMDBuffer() {
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
	for(int p = 0; p < 8; p++) {
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	e082      	b.n	8001e02 <InitDMDBuffer+0x112>
		uint8_t m = 1 << p;
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	70fb      	strb	r3, [r7, #3]
		for(int y = 0; y < 16; y++) {
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	e074      	b.n	8001df6 <InitDMDBuffer+0x106>
			for(int x = 0; x < 128; x++) {
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	e06b      	b.n	8001dea <InitDMDBuffer+0xfa>
				uint8_t c = x; //powf(x / 255.0f * 2.0f, 2.2f) * 255.0f;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	70bb      	strb	r3, [r7, #2]
				uint8_t col0 = (c & m ? 1 : 0) + (c & m ? 2 : 0) + (c & m ? 4 : 0);
 8001d16:	78ba      	ldrb	r2, [r7, #2]
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	bf14      	ite	ne
 8001d22:	2301      	movne	r3, #1
 8001d24:	2300      	moveq	r3, #0
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	4619      	mov	r1, r3
 8001d2a:	78ba      	ldrb	r2, [r7, #2]
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <InitDMDBuffer+0x4a>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e000      	b.n	8001d3c <InitDMDBuffer+0x4c>
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	440b      	add	r3, r1
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	78b9      	ldrb	r1, [r7, #2]
 8001d42:	78fa      	ldrb	r2, [r7, #3]
 8001d44:	400a      	ands	r2, r1
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	2a00      	cmp	r2, #0
 8001d4a:	d001      	beq.n	8001d50 <InitDMDBuffer+0x60>
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	e000      	b.n	8001d52 <InitDMDBuffer+0x62>
 8001d50:	2200      	movs	r2, #0
 8001d52:	4413      	add	r3, r2
 8001d54:	707b      	strb	r3, [r7, #1]
				uint8_t col1 = (c & m ? 1 : 0) + (c & m ? 2 : 0) + (c & m ? 4 : 0);
 8001d56:	78ba      	ldrb	r2, [r7, #2]
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	bf14      	ite	ne
 8001d62:	2301      	movne	r3, #1
 8001d64:	2300      	moveq	r3, #0
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	4619      	mov	r1, r3
 8001d6a:	78ba      	ldrb	r2, [r7, #2]
 8001d6c:	78fb      	ldrb	r3, [r7, #3]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <InitDMDBuffer+0x8a>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e000      	b.n	8001d7c <InitDMDBuffer+0x8c>
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	440b      	add	r3, r1
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	78b9      	ldrb	r1, [r7, #2]
 8001d82:	78fa      	ldrb	r2, [r7, #3]
 8001d84:	400a      	ands	r2, r1
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	2a00      	cmp	r2, #0
 8001d8a:	d001      	beq.n	8001d90 <InitDMDBuffer+0xa0>
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	e000      	b.n	8001d92 <InitDMDBuffer+0xa2>
 8001d90:	2200      	movs	r2, #0
 8001d92:	4413      	add	r3, r2
 8001d94:	703b      	strb	r3, [r7, #0]
				writeBuffer[(x * 2 + 0 + (y * 256)) + p * 256 * 16] = col0 + (col1 << 3);
 8001d96:	783b      	ldrb	r3, [r7, #0]
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	b2d9      	uxtb	r1, r3
 8001d9c:	4b1e      	ldr	r3, [pc, #120]	; (8001e18 <InitDMDBuffer+0x128>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68ba      	ldr	r2, [r7, #8]
 8001da2:	01d0      	lsls	r0, r2, #7
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	4410      	add	r0, r2
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	02d2      	lsls	r2, r2, #11
 8001dac:	4402      	add	r2, r0
 8001dae:	0052      	lsls	r2, r2, #1
 8001db0:	4413      	add	r3, r2
 8001db2:	787a      	ldrb	r2, [r7, #1]
 8001db4:	440a      	add	r2, r1
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	701a      	strb	r2, [r3, #0]
				writeBuffer[(x * 2 + 1 + (y * 256)) + p * 256 * 16] = col0 + (col1 << 3) + 64;
 8001dba:	783b      	ldrb	r3, [r7, #0]
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	787b      	ldrb	r3, [r7, #1]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4b14      	ldr	r3, [pc, #80]	; (8001e18 <InitDMDBuffer+0x128>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	0049      	lsls	r1, r1, #1
 8001dce:	1c48      	adds	r0, r1, #1
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	0209      	lsls	r1, r1, #8
 8001dd4:	4408      	add	r0, r1
 8001dd6:	68f9      	ldr	r1, [r7, #12]
 8001dd8:	0309      	lsls	r1, r1, #12
 8001dda:	4401      	add	r1, r0
 8001ddc:	440b      	add	r3, r1
 8001dde:	3240      	adds	r2, #64	; 0x40
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	701a      	strb	r2, [r3, #0]
			for(int x = 0; x < 128; x++) {
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3301      	adds	r3, #1
 8001de8:	607b      	str	r3, [r7, #4]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b7f      	cmp	r3, #127	; 0x7f
 8001dee:	dd90      	ble.n	8001d12 <InitDMDBuffer+0x22>
		for(int y = 0; y < 16; y++) {
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	3301      	adds	r3, #1
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b0f      	cmp	r3, #15
 8001dfa:	dd87      	ble.n	8001d0c <InitDMDBuffer+0x1c>
	for(int p = 0; p < 8; p++) {
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b07      	cmp	r3, #7
 8001e06:	f77f af79 	ble.w	8001cfc <InitDMDBuffer+0xc>
			}
		}
	}
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	2000000c 	.word	0x2000000c

08001e1c <FillDMDBuffer>:

void FillDMDBuffer() {
 8001e1c:	b480      	push	{r7}
 8001e1e:	b087      	sub	sp, #28
 8001e20:	af00      	add	r7, sp, #0
	int idx = 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
	for(int p = 0; p < 8; p++) {
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	e0a8      	b.n	8001f7e <FillDMDBuffer+0x162>
		uint8_t m = 1 << p;
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	71fb      	strb	r3, [r7, #7]
		for(int y = 0; y < 16; y++) {
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	e099      	b.n	8001f70 <FillDMDBuffer+0x154>
			for(int x = 0; x < 128; x++) {
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	e08f      	b.n	8001f62 <FillDMDBuffer+0x146>
				uint8_t col0 = frame[x + y * 128];
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	01da      	lsls	r2, r3, #7
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a52      	ldr	r2, [pc, #328]	; (8001f94 <FillDMDBuffer+0x178>)
 8001e4c:	5cd3      	ldrb	r3, [r2, r3]
 8001e4e:	71bb      	strb	r3, [r7, #6]
				uint8_t px0 = (globalPalette[col0 * 3 + 0] & m ? 1 : 0) + (globalPalette[col0 * 3 + 1] & m ? 2 : 0) + (globalPalette[col0 * 3 + 2] & m ? 4 : 0);
 8001e50:	79ba      	ldrb	r2, [r7, #6]
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	4a4f      	ldr	r2, [pc, #316]	; (8001f98 <FillDMDBuffer+0x17c>)
 8001e5a:	5cd2      	ldrb	r2, [r2, r3]
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	bf14      	ite	ne
 8001e66:	2301      	movne	r3, #1
 8001e68:	2300      	moveq	r3, #0
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	79ba      	ldrb	r2, [r7, #6]
 8001e70:	4613      	mov	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	3301      	adds	r3, #1
 8001e78:	4a47      	ldr	r2, [pc, #284]	; (8001f98 <FillDMDBuffer+0x17c>)
 8001e7a:	5cd2      	ldrb	r2, [r2, r3]
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <FillDMDBuffer+0x6e>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e000      	b.n	8001e8c <FillDMDBuffer+0x70>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	440b      	add	r3, r1
 8001e8e:	b2d9      	uxtb	r1, r3
 8001e90:	79ba      	ldrb	r2, [r7, #6]
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	3302      	adds	r3, #2
 8001e9a:	4a3f      	ldr	r2, [pc, #252]	; (8001f98 <FillDMDBuffer+0x17c>)
 8001e9c:	5cd2      	ldrb	r2, [r2, r3]
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <FillDMDBuffer+0x90>
 8001ea8:	2304      	movs	r3, #4
 8001eaa:	e000      	b.n	8001eae <FillDMDBuffer+0x92>
 8001eac:	2300      	movs	r3, #0
 8001eae:	440b      	add	r3, r1
 8001eb0:	717b      	strb	r3, [r7, #5]

				uint8_t col1 = frame[x + (y + 16) * 128];
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	3310      	adds	r3, #16
 8001eb6:	01da      	lsls	r2, r3, #7
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a35      	ldr	r2, [pc, #212]	; (8001f94 <FillDMDBuffer+0x178>)
 8001ebe:	5cd3      	ldrb	r3, [r2, r3]
 8001ec0:	713b      	strb	r3, [r7, #4]
				uint8_t px1 = (globalPalette[col1 * 3 + 0] & m ? 1 : 0) + (globalPalette[col1 * 3 + 1] & m ? 2 : 0) + (globalPalette[col1 * 3 + 2] & m ? 4 : 0);
 8001ec2:	793a      	ldrb	r2, [r7, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	4413      	add	r3, r2
 8001eca:	4a33      	ldr	r2, [pc, #204]	; (8001f98 <FillDMDBuffer+0x17c>)
 8001ecc:	5cd2      	ldrb	r2, [r2, r3]
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	bf14      	ite	ne
 8001ed8:	2301      	movne	r3, #1
 8001eda:	2300      	moveq	r3, #0
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	4619      	mov	r1, r3
 8001ee0:	793a      	ldrb	r2, [r7, #4]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	3301      	adds	r3, #1
 8001eea:	4a2b      	ldr	r2, [pc, #172]	; (8001f98 <FillDMDBuffer+0x17c>)
 8001eec:	5cd2      	ldrb	r2, [r2, r3]
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <FillDMDBuffer+0xe0>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e000      	b.n	8001efe <FillDMDBuffer+0xe2>
 8001efc:	2300      	movs	r3, #0
 8001efe:	440b      	add	r3, r1
 8001f00:	b2d9      	uxtb	r1, r3
 8001f02:	793a      	ldrb	r2, [r7, #4]
 8001f04:	4613      	mov	r3, r2
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	4413      	add	r3, r2
 8001f0a:	3302      	adds	r3, #2
 8001f0c:	4a22      	ldr	r2, [pc, #136]	; (8001f98 <FillDMDBuffer+0x17c>)
 8001f0e:	5cd2      	ldrb	r2, [r2, r3]
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	4013      	ands	r3, r2
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <FillDMDBuffer+0x102>
 8001f1a:	2304      	movs	r3, #4
 8001f1c:	e000      	b.n	8001f20 <FillDMDBuffer+0x104>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	440b      	add	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]


				writeBuffer[idx++] = px0 + (px1 << 3);
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	b2d9      	uxtb	r1, r3
 8001f2a:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <FillDMDBuffer+0x180>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	1c58      	adds	r0, r3, #1
 8001f32:	6178      	str	r0, [r7, #20]
 8001f34:	4413      	add	r3, r2
 8001f36:	797a      	ldrb	r2, [r7, #5]
 8001f38:	440a      	add	r2, r1
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	701a      	strb	r2, [r3, #0]
				writeBuffer[idx++] = px0 + (px1 << 3) + 64;
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	797b      	ldrb	r3, [r7, #5]
 8001f46:	4413      	add	r3, r2
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4b14      	ldr	r3, [pc, #80]	; (8001f9c <FillDMDBuffer+0x180>)
 8001f4c:	6819      	ldr	r1, [r3, #0]
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	1c58      	adds	r0, r3, #1
 8001f52:	6178      	str	r0, [r7, #20]
 8001f54:	440b      	add	r3, r1
 8001f56:	3240      	adds	r2, #64	; 0x40
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	701a      	strb	r2, [r3, #0]
			for(int x = 0; x < 128; x++) {
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b7f      	cmp	r3, #127	; 0x7f
 8001f66:	f77f af6c 	ble.w	8001e42 <FillDMDBuffer+0x26>
		for(int y = 0; y < 16; y++) {
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2b0f      	cmp	r3, #15
 8001f74:	f77f af62 	ble.w	8001e3c <FillDMDBuffer+0x20>
	for(int p = 0; p < 8; p++) {
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	2b07      	cmp	r3, #7
 8001f82:	f77f af53 	ble.w	8001e2c <FillDMDBuffer+0x10>
			}
		}
	}
}
 8001f86:	bf00      	nop
 8001f88:	371c      	adds	r7, #28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20016b34 	.word	0x20016b34
 8001f98:	2001bb40 	.word	0x2001bb40
 8001f9c:	2000000c 	.word	0x2000000c

08001fa0 <SendFrame>:

volatile uint8_t pass = 0;
volatile uint8_t y = 0;

void SendFrame() {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
	TIM4->CR1 &= ~TIM_CR1_CEN;
 8001fa6:	4b42      	ldr	r3, [pc, #264]	; (80020b0 <SendFrame+0x110>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a41      	ldr	r2, [pc, #260]	; (80020b0 <SendFrame+0x110>)
 8001fac:	f023 0301 	bic.w	r3, r3, #1
 8001fb0:	6013      	str	r3, [r2, #0]

	GPIOA->ODR = (GPIOA->ODR & ~(0x01E)) | (y<<1); // set row
 8001fb2:	4b40      	ldr	r3, [pc, #256]	; (80020b4 <SendFrame+0x114>)
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f023 031e 	bic.w	r3, r3, #30
 8001fba:	4a3f      	ldr	r2, [pc, #252]	; (80020b8 <SendFrame+0x118>)
 8001fbc:	7812      	ldrb	r2, [r2, #0]
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	0052      	lsls	r2, r2, #1
 8001fc2:	4611      	mov	r1, r2
 8001fc4:	4a3b      	ldr	r2, [pc, #236]	; (80020b4 <SendFrame+0x114>)
 8001fc6:	430b      	orrs	r3, r1
 8001fc8:	6153      	str	r3, [r2, #20]
	GPIOB->BSRR = GPIO_PIN_8; // strobe up
 8001fca:	4b3c      	ldr	r3, [pc, #240]	; (80020bc <SendFrame+0x11c>)
 8001fcc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fd0:	619a      	str	r2, [r3, #24]


	int prevPass = pass;
 8001fd2:	4b3b      	ldr	r3, [pc, #236]	; (80020c0 <SendFrame+0x120>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	60fb      	str	r3, [r7, #12]
	int prevY = y;
 8001fda:	4b37      	ldr	r3, [pc, #220]	; (80020b8 <SendFrame+0x118>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	60bb      	str	r3, [r7, #8]

	pass++;
 8001fe2:	4b37      	ldr	r3, [pc, #220]	; (80020c0 <SendFrame+0x120>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	3301      	adds	r3, #1
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	4b34      	ldr	r3, [pc, #208]	; (80020c0 <SendFrame+0x120>)
 8001fee:	701a      	strb	r2, [r3, #0]
	if(pass == 8) {
 8001ff0:	4b33      	ldr	r3, [pc, #204]	; (80020c0 <SendFrame+0x120>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b08      	cmp	r3, #8
 8001ff8:	d111      	bne.n	800201e <SendFrame+0x7e>
		y++;
 8001ffa:	4b2f      	ldr	r3, [pc, #188]	; (80020b8 <SendFrame+0x118>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	3301      	adds	r3, #1
 8002002:	b2da      	uxtb	r2, r3
 8002004:	4b2c      	ldr	r3, [pc, #176]	; (80020b8 <SendFrame+0x118>)
 8002006:	701a      	strb	r2, [r3, #0]
		if(y == 16)
 8002008:	4b2b      	ldr	r3, [pc, #172]	; (80020b8 <SendFrame+0x118>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b10      	cmp	r3, #16
 8002010:	d102      	bne.n	8002018 <SendFrame+0x78>
			y = 0;
 8002012:	4b29      	ldr	r3, [pc, #164]	; (80020b8 <SendFrame+0x118>)
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
		pass = 0;
 8002018:	4b29      	ldr	r3, [pc, #164]	; (80020c0 <SendFrame+0x120>)
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]
	}

	TIM4->ARR = 0x1FFF;
 800201e:	4b24      	ldr	r3, [pc, #144]	; (80020b0 <SendFrame+0x110>)
 8002020:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8002024:	62da      	str	r2, [r3, #44]	; 0x2c
	uint16_t litTime = (0x1FFF - 0x0040) >> (7 - prevPass);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f1c3 0307 	rsb	r3, r3, #7
 800202c:	f641 72bf 	movw	r2, #8127	; 0x1fbf
 8002030:	fa42 f303 	asr.w	r3, r2, r3
 8002034:	80fb      	strh	r3, [r7, #6]
	TIM4->CCR2 = 0x1FFF - (litTime >> 0);
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	f5c3 53ff 	rsb	r3, r3, #8160	; 0x1fe0
 800203c:	331f      	adds	r3, #31
 800203e:	4a1c      	ldr	r2, [pc, #112]	; (80020b0 <SendFrame+0x110>)
 8002040:	6393      	str	r3, [r2, #56]	; 0x38
	TIM4->PSC = 0;
 8002042:	4b1b      	ldr	r3, [pc, #108]	; (80020b0 <SendFrame+0x110>)
 8002044:	2200      	movs	r2, #0
 8002046:	629a      	str	r2, [r3, #40]	; 0x28

	GPIOB->BSRR = GPIO_PIN_8 << 16; // strobe down
 8002048:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <SendFrame+0x11c>)
 800204a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800204e:	619a      	str	r2, [r3, #24]
	TIM4->CNT = 0; // reset counter
 8002050:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <SendFrame+0x110>)
 8002052:	2200      	movs	r2, #0
 8002054:	625a      	str	r2, [r3, #36]	; 0x24

	TIM4->CR1 |= TIM_CR1_CEN;
 8002056:	4b16      	ldr	r3, [pc, #88]	; (80020b0 <SendFrame+0x110>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a15      	ldr	r2, [pc, #84]	; (80020b0 <SendFrame+0x110>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6013      	str	r3, [r2, #0]
	// DMA2_Stream5->NDTR = 256;
	// DMA2_Stream5->M0AR = (uint32_t)&readBuffer[ y * 256 + prevPass * 256 * 16];
	// DMA2_Stream5->PAR = (uint32_t)&GPIOB->ODR;
	// DMA2->LIFCR = 0b111101;
	// DMA2_Stream5->CR |= DMA_SxCR_EN; // enable channel
    HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_UPDATE],(uint32_t)&readBuffer[y * 256 + prevPass * 256 * 16], (uint32_t)&GPIOB->ODR, 256);
 8002062:	4b18      	ldr	r3, [pc, #96]	; (80020c4 <SendFrame+0x124>)
 8002064:	6a18      	ldr	r0, [r3, #32]
 8002066:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <SendFrame+0x128>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a13      	ldr	r2, [pc, #76]	; (80020b8 <SendFrame+0x118>)
 800206c:	7812      	ldrb	r2, [r2, #0]
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	4611      	mov	r1, r2
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	0112      	lsls	r2, r2, #4
 8002076:	440a      	add	r2, r1
 8002078:	0212      	lsls	r2, r2, #8
 800207a:	4413      	add	r3, r2
 800207c:	4619      	mov	r1, r3
 800207e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <SendFrame+0x12c>)
 8002084:	f000 fec6 	bl	8002e14 <HAL_DMA_Start_IT>

    // TIM1->DIER = TIM_DMA_UPDATE;
    __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002088:	4b0e      	ldr	r3, [pc, #56]	; (80020c4 <SendFrame+0x124>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <SendFrame+0x124>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002096:	60da      	str	r2, [r3, #12]

    // TIM1->CR1 = TIM_CR1_CEN;
    __HAL_TIM_ENABLE(&htim1);
 8002098:	4b0a      	ldr	r3, [pc, #40]	; (80020c4 <SendFrame+0x124>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <SendFrame+0x124>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
#endif
}
 80020a8:	bf00      	nop
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40000800 	.word	0x40000800
 80020b4:	40020000 	.word	0x40020000
 80020b8:	2000043d 	.word	0x2000043d
 80020bc:	40020400 	.word	0x40020400
 80020c0:	2000043c 	.word	0x2000043c
 80020c4:	2001bedc 	.word	0x2001bedc
 80020c8:	20000008 	.word	0x20000008
 80020cc:	40020414 	.word	0x40020414

080020d0 <data_tramsmitted_handler>:

/* 9 (DMA IRQ callbacks) */
void data_tramsmitted_handler(DMA_HandleTypeDef *hdma)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    /* Stop timer */
    __HAL_TIM_DISABLE(&htim1); //TIM1->CR1 &= ~TIM_CR1_CEN;
 80020d8:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <data_tramsmitted_handler+0x44>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6a1a      	ldr	r2, [r3, #32]
 80020de:	f241 1311 	movw	r3, #4369	; 0x1111
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10f      	bne.n	8002108 <data_tramsmitted_handler+0x38>
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <data_tramsmitted_handler+0x44>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	f240 4344 	movw	r3, #1092	; 0x444
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d107      	bne.n	8002108 <data_tramsmitted_handler+0x38>
 80020f8:	4b06      	ldr	r3, [pc, #24]	; (8002114 <data_tramsmitted_handler+0x44>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4b05      	ldr	r3, [pc, #20]	; (8002114 <data_tramsmitted_handler+0x44>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0201 	bic.w	r2, r2, #1
 8002106:	601a      	str	r2, [r3, #0]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	2001bedc 	.word	0x2001bedc

08002118 <transmit_error_handler>:

void transmit_error_handler(DMA_HandleTypeDef *hdma)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    /* Stop timer */
    __HAL_TIM_DISABLE(&htim1);
 8002120:	4b0e      	ldr	r3, [pc, #56]	; (800215c <transmit_error_handler+0x44>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6a1a      	ldr	r2, [r3, #32]
 8002126:	f241 1311 	movw	r3, #4369	; 0x1111
 800212a:	4013      	ands	r3, r2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10f      	bne.n	8002150 <transmit_error_handler+0x38>
 8002130:	4b0a      	ldr	r3, [pc, #40]	; (800215c <transmit_error_handler+0x44>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6a1a      	ldr	r2, [r3, #32]
 8002136:	f240 4344 	movw	r3, #1092	; 0x444
 800213a:	4013      	ands	r3, r2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d107      	bne.n	8002150 <transmit_error_handler+0x38>
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <transmit_error_handler+0x44>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	4b05      	ldr	r3, [pc, #20]	; (800215c <transmit_error_handler+0x44>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0201 	bic.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]
    /* Some error handle ? */
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	2001bedc 	.word	0x2001bedc

08002160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002164:	f000 fc02 	bl	800296c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002168:	f000 f85c 	bl	8002224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800216c:	f7ff f908 	bl	8001380 <MX_GPIO_Init>
  MX_DMA_Init();
 8002170:	f7fe fc1a 	bl	80009a8 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8002174:	f00a fa46 	bl	800c604 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8002178:	f000 f8d4 	bl	8002324 <MX_SPI1_Init>
  MX_FATFS_Init();
 800217c:	f005 fde8 	bl	8007d50 <MX_FATFS_Init>
  MX_TIM4_Init();
 8002180:	f000 faa0 	bl	80026c4 <MX_TIM4_Init>
  MX_TIM1_Init();
 8002184:	f000 fa4e 	bl	8002624 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SendUART("Start:\r\n");
 8002188:	481b      	ldr	r0, [pc, #108]	; (80021f8 <main+0x98>)
 800218a:	f7ff f987 	bl	800149c <SendUART>
  if(f_mount(&fs, "", 0) != FR_OK)
 800218e:	2200      	movs	r2, #0
 8002190:	491a      	ldr	r1, [pc, #104]	; (80021fc <main+0x9c>)
 8002192:	481b      	ldr	r0, [pc, #108]	; (8002200 <main+0xa0>)
 8002194:	f009 fb7e 	bl	800b894 <f_mount>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <main+0x46>
	  SendUART("Error (sdcard): can't mount sdcard\r\n");
 800219e:	4819      	ldr	r0, [pc, #100]	; (8002204 <main+0xa4>)
 80021a0:	f7ff f97c 	bl	800149c <SendUART>
 80021a4:	e002      	b.n	80021ac <main+0x4c>
  else
	  SendUART("Success (sdcard): SD CARD mounted successfully\r\n");
 80021a6:	4818      	ldr	r0, [pc, #96]	; (8002208 <main+0xa8>)
 80021a8:	f7ff f978 	bl	800149c <SendUART>
  //ReadGif("Computers/AMIGA_MonkeyIsland01.gif");
  //ReadGif("Arcade/ARCADE_NEOGEO_MetalSlugFire05_Shabazz.gif");
  //ReadGif("Arcade/ARCADE_MortalKombat05SubZero.gif");
  //ReadGif("Other/OTHER_SCROLL_StarWars02.gif");
  //ReadGif("XXX_Mature/XXX_PC_MUGEN_Maishiranui_RattenJager.gif");
  ReadGif("Arcade/ARCADE_Skycurser.gif");
 80021ac:	4817      	ldr	r0, [pc, #92]	; (800220c <main+0xac>)
 80021ae:	f7ff fced 	bl	8001b8c <ReadGif>

  SendUART("Ended SD card\r\n");
 80021b2:	4817      	ldr	r0, [pc, #92]	; (8002210 <main+0xb0>)
 80021b4:	f7ff f972 	bl	800149c <SendUART>

  InitDMDBuffer();
 80021b8:	f7ff fd9a 	bl	8001cf0 <InitDMDBuffer>
  FillDMDBuffer();
 80021bc:	f7ff fe2e 	bl	8001e1c <FillDMDBuffer>
  SwapBuffer();
 80021c0:	f7ff fd72 	bl	8001ca8 <SwapBuffer>

  HAL_TIM_Base_Start_IT(&htim4);
 80021c4:	4813      	ldr	r0, [pc, #76]	; (8002214 <main+0xb4>)
 80021c6:	f003 fc28 	bl	8005a1a <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Init(&htim4);
 80021ca:	4812      	ldr	r0, [pc, #72]	; (8002214 <main+0xb4>)
 80021cc:	f003 fc49 	bl	8005a62 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80021d0:	2104      	movs	r1, #4
 80021d2:	4810      	ldr	r0, [pc, #64]	; (8002214 <main+0xb4>)
 80021d4:	f003 fc7a 	bl	8005acc <HAL_TIM_PWM_Start>

  /* Callbacks for DMA IRQs */
  htim1.hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = data_tramsmitted_handler;
 80021d8:	4b0f      	ldr	r3, [pc, #60]	; (8002218 <main+0xb8>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	4a0f      	ldr	r2, [pc, #60]	; (800221c <main+0xbc>)
 80021de:	63da      	str	r2, [r3, #60]	; 0x3c
  htim1.hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = transmit_error_handler;
 80021e0:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <main+0xb8>)
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	4a0e      	ldr	r2, [pc, #56]	; (8002220 <main+0xc0>)
 80021e6:	64da      	str	r2, [r3, #76]	; 0x4c
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	ReadGifImage();
 80021e8:	f7ff fc1e 	bl	8001a28 <ReadGifImage>
	FillDMDBuffer();
 80021ec:	f7ff fe16 	bl	8001e1c <FillDMDBuffer>
	SwapBuffer();
 80021f0:	f7ff fd5a 	bl	8001ca8 <SwapBuffer>
	ReadGifImage();
 80021f4:	e7f8      	b.n	80021e8 <main+0x88>
 80021f6:	bf00      	nop
 80021f8:	0800e450 	.word	0x0800e450
 80021fc:	0800e45c 	.word	0x0800e45c
 8002200:	20000788 	.word	0x20000788
 8002204:	0800e460 	.word	0x0800e460
 8002208:	0800e488 	.word	0x0800e488
 800220c:	0800e4bc 	.word	0x0800e4bc
 8002210:	0800e4d8 	.word	0x0800e4d8
 8002214:	2001be9c 	.word	0x2001be9c
 8002218:	2001bedc 	.word	0x2001bedc
 800221c:	080020d1 	.word	0x080020d1
 8002220:	08002119 	.word	0x08002119

08002224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b094      	sub	sp, #80	; 0x50
 8002228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800222a:	f107 0320 	add.w	r3, r7, #32
 800222e:	2230      	movs	r2, #48	; 0x30
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f00a ff16 	bl	800d064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002248:	2300      	movs	r3, #0
 800224a:	60bb      	str	r3, [r7, #8]
 800224c:	4b27      	ldr	r3, [pc, #156]	; (80022ec <SystemClock_Config+0xc8>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	4a26      	ldr	r2, [pc, #152]	; (80022ec <SystemClock_Config+0xc8>)
 8002252:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002256:	6413      	str	r3, [r2, #64]	; 0x40
 8002258:	4b24      	ldr	r3, [pc, #144]	; (80022ec <SystemClock_Config+0xc8>)
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002264:	2300      	movs	r3, #0
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	4b21      	ldr	r3, [pc, #132]	; (80022f0 <SystemClock_Config+0xcc>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a20      	ldr	r2, [pc, #128]	; (80022f0 <SystemClock_Config+0xcc>)
 800226e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	4b1e      	ldr	r3, [pc, #120]	; (80022f0 <SystemClock_Config+0xcc>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800227c:	607b      	str	r3, [r7, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002280:	2301      	movs	r3, #1
 8002282:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002284:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800228a:	2302      	movs	r3, #2
 800228c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800228e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002292:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002294:	2319      	movs	r3, #25
 8002296:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002298:	23c0      	movs	r3, #192	; 0xc0
 800229a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800229c:	2302      	movs	r3, #2
 800229e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022a0:	2304      	movs	r3, #4
 80022a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a4:	f107 0320 	add.w	r3, r7, #32
 80022a8:	4618      	mov	r0, r3
 80022aa:	f002 fb91 	bl	80049d0 <HAL_RCC_OscConfig>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80022b4:	f000 f82e 	bl	8002314 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022b8:	230f      	movs	r3, #15
 80022ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022bc:	2302      	movs	r3, #2
 80022be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022c0:	2300      	movs	r3, #0
 80022c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80022ce:	f107 030c 	add.w	r3, r7, #12
 80022d2:	2103      	movs	r1, #3
 80022d4:	4618      	mov	r0, r3
 80022d6:	f002 fdeb 	bl	8004eb0 <HAL_RCC_ClockConfig>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80022e0:	f000 f818 	bl	8002314 <Error_Handler>
  }
}
 80022e4:	bf00      	nop
 80022e6:	3750      	adds	r7, #80	; 0x50
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40007000 	.word	0x40007000

080022f4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a04      	ldr	r2, [pc, #16]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d101      	bne.n	8002308 <HAL_TIM_PeriodElapsedCallback+0x14>
		SendFrame();
 8002304:	f7ff fe4c 	bl	8001fa0 <SendFrame>
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	2001be9c 	.word	0x2001be9c

08002314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
	...

08002324 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002328:	4b17      	ldr	r3, [pc, #92]	; (8002388 <MX_SPI1_Init+0x64>)
 800232a:	4a18      	ldr	r2, [pc, #96]	; (800238c <MX_SPI1_Init+0x68>)
 800232c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800232e:	4b16      	ldr	r3, [pc, #88]	; (8002388 <MX_SPI1_Init+0x64>)
 8002330:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002334:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002336:	4b14      	ldr	r3, [pc, #80]	; (8002388 <MX_SPI1_Init+0x64>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <MX_SPI1_Init+0x64>)
 800233e:	2200      	movs	r2, #0
 8002340:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002342:	4b11      	ldr	r3, [pc, #68]	; (8002388 <MX_SPI1_Init+0x64>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <MX_SPI1_Init+0x64>)
 800234a:	2200      	movs	r2, #0
 800234c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800234e:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <MX_SPI1_Init+0x64>)
 8002350:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002354:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002356:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <MX_SPI1_Init+0x64>)
 8002358:	2220      	movs	r2, #32
 800235a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800235c:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <MX_SPI1_Init+0x64>)
 800235e:	2200      	movs	r2, #0
 8002360:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <MX_SPI1_Init+0x64>)
 8002364:	2200      	movs	r2, #0
 8002366:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002368:	4b07      	ldr	r3, [pc, #28]	; (8002388 <MX_SPI1_Init+0x64>)
 800236a:	2200      	movs	r2, #0
 800236c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800236e:	4b06      	ldr	r3, [pc, #24]	; (8002388 <MX_SPI1_Init+0x64>)
 8002370:	220a      	movs	r2, #10
 8002372:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002374:	4804      	ldr	r0, [pc, #16]	; (8002388 <MX_SPI1_Init+0x64>)
 8002376:	f002 ff3f 	bl	80051f8 <HAL_SPI_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002380:	f7ff ffc8 	bl	8002314 <Error_Handler>
  }

}
 8002384:	bf00      	nop
 8002386:	bd80      	pop	{r7, pc}
 8002388:	2001be44 	.word	0x2001be44
 800238c:	40013000 	.word	0x40013000

08002390 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	; 0x28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a19      	ldr	r2, [pc, #100]	; (8002414 <HAL_SPI_MspInit+0x84>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d12b      	bne.n	800240a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	4b18      	ldr	r3, [pc, #96]	; (8002418 <HAL_SPI_MspInit+0x88>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	4a17      	ldr	r2, [pc, #92]	; (8002418 <HAL_SPI_MspInit+0x88>)
 80023bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023c0:	6453      	str	r3, [r2, #68]	; 0x44
 80023c2:	4b15      	ldr	r3, [pc, #84]	; (8002418 <HAL_SPI_MspInit+0x88>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <HAL_SPI_MspInit+0x88>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a10      	ldr	r2, [pc, #64]	; (8002418 <HAL_SPI_MspInit+0x88>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b0e      	ldr	r3, [pc, #56]	; (8002418 <HAL_SPI_MspInit+0x88>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023ea:	23e0      	movs	r3, #224	; 0xe0
 80023ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f6:	2303      	movs	r3, #3
 80023f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023fa:	2305      	movs	r3, #5
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 0314 	add.w	r3, r7, #20
 8002402:	4619      	mov	r1, r3
 8002404:	4805      	ldr	r0, [pc, #20]	; (800241c <HAL_SPI_MspInit+0x8c>)
 8002406:	f000 ffc5 	bl	8003394 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800240a:	bf00      	nop
 800240c:	3728      	adds	r7, #40	; 0x28
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40013000 	.word	0x40013000
 8002418:	40023800 	.word	0x40023800
 800241c:	40020000 	.word	0x40020000

08002420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	4b10      	ldr	r3, [pc, #64]	; (800246c <HAL_MspInit+0x4c>)
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	4a0f      	ldr	r2, [pc, #60]	; (800246c <HAL_MspInit+0x4c>)
 8002430:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002434:	6453      	str	r3, [r2, #68]	; 0x44
 8002436:	4b0d      	ldr	r3, [pc, #52]	; (800246c <HAL_MspInit+0x4c>)
 8002438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243e:	607b      	str	r3, [r7, #4]
 8002440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	603b      	str	r3, [r7, #0]
 8002446:	4b09      	ldr	r3, [pc, #36]	; (800246c <HAL_MspInit+0x4c>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	4a08      	ldr	r2, [pc, #32]	; (800246c <HAL_MspInit+0x4c>)
 800244c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002450:	6413      	str	r3, [r2, #64]	; 0x40
 8002452:	4b06      	ldr	r3, [pc, #24]	; (800246c <HAL_MspInit+0x4c>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	40023800 	.word	0x40023800

08002470 <SDTimer_Handler>:
/* USER CODE BEGIN PV */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002474:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <SDTimer_Handler+0x40>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d006      	beq.n	800248c <SDTimer_Handler+0x1c>
    Timer1--;
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <SDTimer_Handler+0x40>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	b2db      	uxtb	r3, r3
 8002484:	3b01      	subs	r3, #1
 8002486:	b2da      	uxtb	r2, r3
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <SDTimer_Handler+0x40>)
 800248a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800248c:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <SDTimer_Handler+0x44>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <SDTimer_Handler+0x34>
    Timer2--;
 8002496:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <SDTimer_Handler+0x44>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	b2db      	uxtb	r3, r3
 800249c:	3b01      	subs	r3, #1
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <SDTimer_Handler+0x44>)
 80024a2:	701a      	strb	r2, [r3, #0]
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20000686 	.word	0x20000686
 80024b4:	20000684 	.word	0x20000684

080024b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ca:	e7fe      	b.n	80024ca <HardFault_Handler+0x4>

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	e7fe      	b.n	80024d0 <MemManage_Handler+0x4>

080024d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d6:	e7fe      	b.n	80024d6 <BusFault_Handler+0x4>

080024d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024dc:	e7fe      	b.n	80024dc <UsageFault_Handler+0x4>

080024de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  FatFsCnt++;
 800250c:	4b0a      	ldr	r3, [pc, #40]	; (8002538 <SysTick_Handler+0x30>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	3301      	adds	r3, #1
 8002514:	b2da      	uxtb	r2, r3
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <SysTick_Handler+0x30>)
 8002518:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 800251a:	4b07      	ldr	r3, [pc, #28]	; (8002538 <SysTick_Handler+0x30>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b09      	cmp	r3, #9
 8002522:	d904      	bls.n	800252e <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <SysTick_Handler+0x30>)
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 800252a:	f7ff ffa1 	bl	8002470 <SDTimer_Handler>
	  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252e:	f000 fa6f 	bl	8002a10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000043e 	.word	0x2000043e

0800253c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  TIM4->CR1 &= ~TIM_CR1_CEN; // disable timer
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <TIM4_IRQHandler+0x20>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a05      	ldr	r2, [pc, #20]	; (800255c <TIM4_IRQHandler+0x20>)
 8002546:	f023 0301 	bic.w	r3, r3, #1
 800254a:	6013      	str	r3, [r2, #0]
  TIM4->CNT = 0;
 800254c:	4b03      	ldr	r3, [pc, #12]	; (800255c <TIM4_IRQHandler+0x20>)
 800254e:	2200      	movs	r2, #0
 8002550:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002552:	4803      	ldr	r0, [pc, #12]	; (8002560 <TIM4_IRQHandler+0x24>)
 8002554:	f003 faec 	bl	8005b30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002558:	bf00      	nop
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40000800 	.word	0x40000800
 8002560:	2001be9c 	.word	0x2001be9c

08002564 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002568:	4802      	ldr	r0, [pc, #8]	; (8002574 <OTG_FS_IRQHandler+0x10>)
 800256a:	f001 f9fe 	bl	800396a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	2001f4c0 	.word	0x2001f4c0

08002578 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 800257c:	4802      	ldr	r0, [pc, #8]	; (8002588 <DMA2_Stream5_IRQHandler+0x10>)
 800257e:	f000 fca1 	bl	8002ec4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	2001bf1c 	.word	0x2001bf1c

0800258c <_sbrk>:
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <_sbrk+0x5c>)
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <_sbrk+0x60>)
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <_sbrk+0x64>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d102      	bne.n	80025ae <_sbrk+0x22>
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <_sbrk+0x64>)
 80025aa:	4a12      	ldr	r2, [pc, #72]	; (80025f4 <_sbrk+0x68>)
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <_sbrk+0x64>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4413      	add	r3, r2
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d207      	bcs.n	80025cc <_sbrk+0x40>
 80025bc:	f00a fd18 	bl	800cff0 <__errno>
 80025c0:	4602      	mov	r2, r0
 80025c2:	230c      	movs	r3, #12
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ca:	e009      	b.n	80025e0 <_sbrk+0x54>
 80025cc:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <_sbrk+0x64>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <_sbrk+0x64>)
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4413      	add	r3, r2
 80025da:	4a05      	ldr	r2, [pc, #20]	; (80025f0 <_sbrk+0x64>)
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20020000 	.word	0x20020000
 80025ec:	00000100 	.word	0x00000100
 80025f0:	20000440 	.word	0x20000440
 80025f4:	2001f8d0 	.word	0x2001f8d0

080025f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025fc:	4b08      	ldr	r3, [pc, #32]	; (8002620 <SystemInit+0x28>)
 80025fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002602:	4a07      	ldr	r2, [pc, #28]	; (8002620 <SystemInit+0x28>)
 8002604:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002608:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800260c:	4b04      	ldr	r3, [pc, #16]	; (8002620 <SystemInit+0x28>)
 800260e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002612:	609a      	str	r2, [r3, #8]
#endif
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800262a:	f107 0308 	add.w	r3, r7, #8
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	609a      	str	r2, [r3, #8]
 8002636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002638:	463b      	mov	r3, r7
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8002640:	4b1e      	ldr	r3, [pc, #120]	; (80026bc <MX_TIM1_Init+0x98>)
 8002642:	4a1f      	ldr	r2, [pc, #124]	; (80026c0 <MX_TIM1_Init+0x9c>)
 8002644:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002646:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <MX_TIM1_Init+0x98>)
 8002648:	2200      	movs	r2, #0
 800264a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800264c:	4b1b      	ldr	r3, [pc, #108]	; (80026bc <MX_TIM1_Init+0x98>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 8002652:	4b1a      	ldr	r3, [pc, #104]	; (80026bc <MX_TIM1_Init+0x98>)
 8002654:	2201      	movs	r2, #1
 8002656:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002658:	4b18      	ldr	r3, [pc, #96]	; (80026bc <MX_TIM1_Init+0x98>)
 800265a:	2200      	movs	r2, #0
 800265c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800265e:	4b17      	ldr	r3, [pc, #92]	; (80026bc <MX_TIM1_Init+0x98>)
 8002660:	2200      	movs	r2, #0
 8002662:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002664:	4b15      	ldr	r3, [pc, #84]	; (80026bc <MX_TIM1_Init+0x98>)
 8002666:	2200      	movs	r2, #0
 8002668:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800266a:	4814      	ldr	r0, [pc, #80]	; (80026bc <MX_TIM1_Init+0x98>)
 800266c:	f003 f9aa 	bl	80059c4 <HAL_TIM_Base_Init>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8002676:	f7ff fe4d 	bl	8002314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800267a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800267e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002680:	f107 0308 	add.w	r3, r7, #8
 8002684:	4619      	mov	r1, r3
 8002686:	480d      	ldr	r0, [pc, #52]	; (80026bc <MX_TIM1_Init+0x98>)
 8002688:	f003 fc20 	bl	8005ecc <HAL_TIM_ConfigClockSource>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8002692:	f7ff fe3f 	bl	8002314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002696:	2300      	movs	r3, #0
 8002698:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800269a:	2300      	movs	r3, #0
 800269c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800269e:	463b      	mov	r3, r7
 80026a0:	4619      	mov	r1, r3
 80026a2:	4806      	ldr	r0, [pc, #24]	; (80026bc <MX_TIM1_Init+0x98>)
 80026a4:	f003 ffbe 	bl	8006624 <HAL_TIMEx_MasterConfigSynchronization>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80026ae:	f7ff fe31 	bl	8002314 <Error_Handler>
  }

}
 80026b2:	bf00      	nop
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	2001bedc 	.word	0x2001bedc
 80026c0:	40010000 	.word	0x40010000

080026c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08e      	sub	sp, #56	; 0x38
 80026c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026d8:	f107 0320 	add.w	r3, r7, #32
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	60da      	str	r2, [r3, #12]
 80026ee:	611a      	str	r2, [r3, #16]
 80026f0:	615a      	str	r2, [r3, #20]
 80026f2:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80026f4:	4b2c      	ldr	r3, [pc, #176]	; (80027a8 <MX_TIM4_Init+0xe4>)
 80026f6:	4a2d      	ldr	r2, [pc, #180]	; (80027ac <MX_TIM4_Init+0xe8>)
 80026f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 80026fa:	4b2b      	ldr	r3, [pc, #172]	; (80027a8 <MX_TIM4_Init+0xe4>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002700:	4b29      	ldr	r3, [pc, #164]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002702:	2200      	movs	r2, #0
 8002704:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002706:	4b28      	ldr	r3, [pc, #160]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002708:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800270c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800270e:	4b26      	ldr	r3, [pc, #152]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002710:	2200      	movs	r2, #0
 8002712:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002714:	4b24      	ldr	r3, [pc, #144]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002716:	2200      	movs	r2, #0
 8002718:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800271a:	4823      	ldr	r0, [pc, #140]	; (80027a8 <MX_TIM4_Init+0xe4>)
 800271c:	f003 f952 	bl	80059c4 <HAL_TIM_Base_Init>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002726:	f7ff fdf5 	bl	8002314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800272a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002730:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002734:	4619      	mov	r1, r3
 8002736:	481c      	ldr	r0, [pc, #112]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002738:	f003 fbc8 	bl	8005ecc <HAL_TIM_ConfigClockSource>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002742:	f7ff fde7 	bl	8002314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002746:	4818      	ldr	r0, [pc, #96]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002748:	f003 f98b 	bl	8005a62 <HAL_TIM_PWM_Init>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002752:	f7ff fddf 	bl	8002314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002756:	2300      	movs	r3, #0
 8002758:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800275e:	f107 0320 	add.w	r3, r7, #32
 8002762:	4619      	mov	r1, r3
 8002764:	4810      	ldr	r0, [pc, #64]	; (80027a8 <MX_TIM4_Init+0xe4>)
 8002766:	f003 ff5d 	bl	8006624 <HAL_TIMEx_MasterConfigSynchronization>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002770:	f7ff fdd0 	bl	8002314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002774:	2360      	movs	r3, #96	; 0x60
 8002776:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 30;
 8002778:	231e      	movs	r3, #30
 800277a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002780:	2304      	movs	r3, #4
 8002782:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002784:	1d3b      	adds	r3, r7, #4
 8002786:	2204      	movs	r2, #4
 8002788:	4619      	mov	r1, r3
 800278a:	4807      	ldr	r0, [pc, #28]	; (80027a8 <MX_TIM4_Init+0xe4>)
 800278c:	f003 fad8 	bl	8005d40 <HAL_TIM_PWM_ConfigChannel>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002796:	f7ff fdbd 	bl	8002314 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 800279a:	4803      	ldr	r0, [pc, #12]	; (80027a8 <MX_TIM4_Init+0xe4>)
 800279c:	f000 f882 	bl	80028a4 <HAL_TIM_MspPostInit>

}
 80027a0:	bf00      	nop
 80027a2:	3738      	adds	r7, #56	; 0x38
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	2001be9c 	.word	0x2001be9c
 80027ac:	40000800 	.word	0x40000800

080027b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a34      	ldr	r2, [pc, #208]	; (8002890 <HAL_TIM_Base_MspInit+0xe0>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d147      	bne.n	8002852 <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	4b33      	ldr	r3, [pc, #204]	; (8002894 <HAL_TIM_Base_MspInit+0xe4>)
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	4a32      	ldr	r2, [pc, #200]	; (8002894 <HAL_TIM_Base_MspInit+0xe4>)
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6453      	str	r3, [r2, #68]	; 0x44
 80027d2:	4b30      	ldr	r3, [pc, #192]	; (8002894 <HAL_TIM_Base_MspInit+0xe4>)
 80027d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 80027de:	4b2e      	ldr	r3, [pc, #184]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 80027e0:	4a2e      	ldr	r2, [pc, #184]	; (800289c <HAL_TIM_Base_MspInit+0xec>)
 80027e2:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 80027e4:	4b2c      	ldr	r3, [pc, #176]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 80027e6:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80027ea:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027ec:	4b2a      	ldr	r3, [pc, #168]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 80027ee:	2240      	movs	r2, #64	; 0x40
 80027f0:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f2:	4b29      	ldr	r3, [pc, #164]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80027f8:	4b27      	ldr	r3, [pc, #156]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 80027fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027fe:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002800:	4b25      	ldr	r3, [pc, #148]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002802:	2200      	movs	r2, #0
 8002804:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002806:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002808:	2200      	movs	r2, #0
 800280a:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 800280c:	4b22      	ldr	r3, [pc, #136]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 800280e:	2200      	movs	r2, #0
 8002810:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002812:	4b21      	ldr	r3, [pc, #132]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002814:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002818:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800281a:	4b1f      	ldr	r3, [pc, #124]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 800281c:	2204      	movs	r2, #4
 800281e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim1_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002820:	4b1d      	ldr	r3, [pc, #116]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002822:	2203      	movs	r2, #3
 8002824:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim1_up.Init.MemBurst = DMA_MBURST_INC16;
 8002826:	4b1c      	ldr	r3, [pc, #112]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002828:	f04f 72c0 	mov.w	r2, #25165824	; 0x1800000
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim1_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800282e:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002830:	2200      	movs	r2, #0
 8002832:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8002834:	4818      	ldr	r0, [pc, #96]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002836:	f000 fa3f 	bl	8002cb8 <HAL_DMA_Init>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <HAL_TIM_Base_MspInit+0x94>
    {
      Error_Handler();
 8002840:	f7ff fd68 	bl	8002314 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a14      	ldr	r2, [pc, #80]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 8002848:	621a      	str	r2, [r3, #32]
 800284a:	4a13      	ldr	r2, [pc, #76]	; (8002898 <HAL_TIM_Base_MspInit+0xe8>)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002850:	e01a      	b.n	8002888 <HAL_TIM_Base_MspInit+0xd8>
  else if(tim_baseHandle->Instance==TIM4)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a12      	ldr	r2, [pc, #72]	; (80028a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d115      	bne.n	8002888 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800285c:	2300      	movs	r3, #0
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <HAL_TIM_Base_MspInit+0xe4>)
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	4a0b      	ldr	r2, [pc, #44]	; (8002894 <HAL_TIM_Base_MspInit+0xe4>)
 8002866:	f043 0304 	orr.w	r3, r3, #4
 800286a:	6413      	str	r3, [r2, #64]	; 0x40
 800286c:	4b09      	ldr	r3, [pc, #36]	; (8002894 <HAL_TIM_Base_MspInit+0xe4>)
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002878:	2200      	movs	r2, #0
 800287a:	2100      	movs	r1, #0
 800287c:	201e      	movs	r0, #30
 800287e:	f000 f9e4 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002882:	201e      	movs	r0, #30
 8002884:	f000 f9fd 	bl	8002c82 <HAL_NVIC_EnableIRQ>
}
 8002888:	bf00      	nop
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40010000 	.word	0x40010000
 8002894:	40023800 	.word	0x40023800
 8002898:	2001bf1c 	.word	0x2001bf1c
 800289c:	40026488 	.word	0x40026488
 80028a0:	40000800 	.word	0x40000800

080028a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b088      	sub	sp, #32
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ac:	f107 030c 	add.w	r3, r7, #12
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a12      	ldr	r2, [pc, #72]	; (800290c <HAL_TIM_MspPostInit+0x68>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d11d      	bne.n	8002902 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	4b11      	ldr	r3, [pc, #68]	; (8002910 <HAL_TIM_MspPostInit+0x6c>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	4a10      	ldr	r2, [pc, #64]	; (8002910 <HAL_TIM_MspPostInit+0x6c>)
 80028d0:	f043 0302 	orr.w	r3, r3, #2
 80028d4:	6313      	str	r3, [r2, #48]	; 0x30
 80028d6:	4b0e      	ldr	r3, [pc, #56]	; (8002910 <HAL_TIM_MspPostInit+0x6c>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	60bb      	str	r3, [r7, #8]
 80028e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028f2:	2302      	movs	r3, #2
 80028f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f6:	f107 030c 	add.w	r3, r7, #12
 80028fa:	4619      	mov	r1, r3
 80028fc:	4805      	ldr	r0, [pc, #20]	; (8002914 <HAL_TIM_MspPostInit+0x70>)
 80028fe:	f000 fd49 	bl	8003394 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002902:	bf00      	nop
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40000800 	.word	0x40000800
 8002910:	40023800 	.word	0x40023800
 8002914:	40020400 	.word	0x40020400

08002918 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002918:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002950 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800291c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800291e:	e003      	b.n	8002928 <LoopCopyDataInit>

08002920 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002922:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002924:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002926:	3104      	adds	r1, #4

08002928 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002928:	480b      	ldr	r0, [pc, #44]	; (8002958 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800292a:	4b0c      	ldr	r3, [pc, #48]	; (800295c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800292c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800292e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002930:	d3f6      	bcc.n	8002920 <CopyDataInit>
  ldr  r2, =_sbss
 8002932:	4a0b      	ldr	r2, [pc, #44]	; (8002960 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002934:	e002      	b.n	800293c <LoopFillZerobss>

08002936 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002936:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002938:	f842 3b04 	str.w	r3, [r2], #4

0800293c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800293e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002940:	d3f9      	bcc.n	8002936 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002942:	f7ff fe59 	bl	80025f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002946:	f00a fb59 	bl	800cffc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800294a:	f7ff fc09 	bl	8002160 <main>
  bx  lr    
 800294e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002950:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002954:	0800ea38 	.word	0x0800ea38
  ldr  r0, =_sdata
 8002958:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800295c:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 8002960:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 8002964:	2001f8cc 	.word	0x2001f8cc

08002968 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002968:	e7fe      	b.n	8002968 <ADC_IRQHandler>
	...

0800296c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002970:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <HAL_Init+0x40>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a0d      	ldr	r2, [pc, #52]	; (80029ac <HAL_Init+0x40>)
 8002976:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800297a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800297c:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <HAL_Init+0x40>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a0a      	ldr	r2, [pc, #40]	; (80029ac <HAL_Init+0x40>)
 8002982:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002986:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002988:	4b08      	ldr	r3, [pc, #32]	; (80029ac <HAL_Init+0x40>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a07      	ldr	r2, [pc, #28]	; (80029ac <HAL_Init+0x40>)
 800298e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002992:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002994:	2003      	movs	r0, #3
 8002996:	f000 f94d 	bl	8002c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800299a:	2000      	movs	r0, #0
 800299c:	f000 f808 	bl	80029b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a0:	f7ff fd3e 	bl	8002420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40023c00 	.word	0x40023c00

080029b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029b8:	4b12      	ldr	r3, [pc, #72]	; (8002a04 <HAL_InitTick+0x54>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <HAL_InitTick+0x58>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	4619      	mov	r1, r3
 80029c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80029ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 f965 	bl	8002c9e <HAL_SYSTICK_Config>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e00e      	b.n	80029fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b0f      	cmp	r3, #15
 80029e2:	d80a      	bhi.n	80029fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029e4:	2200      	movs	r2, #0
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	f04f 30ff 	mov.w	r0, #4294967295
 80029ec:	f000 f92d 	bl	8002c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029f0:	4a06      	ldr	r2, [pc, #24]	; (8002a0c <HAL_InitTick+0x5c>)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	e000      	b.n	80029fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20000010 	.word	0x20000010
 8002a08:	20000018 	.word	0x20000018
 8002a0c:	20000014 	.word	0x20000014

08002a10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a14:	4b06      	ldr	r3, [pc, #24]	; (8002a30 <HAL_IncTick+0x20>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <HAL_IncTick+0x24>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4413      	add	r3, r2
 8002a20:	4a04      	ldr	r2, [pc, #16]	; (8002a34 <HAL_IncTick+0x24>)
 8002a22:	6013      	str	r3, [r2, #0]
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	20000018 	.word	0x20000018
 8002a34:	2001bf7c 	.word	0x2001bf7c

08002a38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a3c:	4b03      	ldr	r3, [pc, #12]	; (8002a4c <HAL_GetTick+0x14>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	2001bf7c 	.word	0x2001bf7c

08002a50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a58:	f7ff ffee 	bl	8002a38 <HAL_GetTick>
 8002a5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a68:	d005      	beq.n	8002a76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a6a:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <HAL_Delay+0x40>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4413      	add	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a76:	bf00      	nop
 8002a78:	f7ff ffde 	bl	8002a38 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d8f7      	bhi.n	8002a78 <HAL_Delay+0x28>
  {
  }
}
 8002a88:	bf00      	nop
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	20000018 	.word	0x20000018

08002a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ac6:	4a04      	ldr	r2, [pc, #16]	; (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	60d3      	str	r3, [r2, #12]
}
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae0:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	0a1b      	lsrs	r3, r3, #8
 8002ae6:	f003 0307 	and.w	r3, r3, #7
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	db0b      	blt.n	8002b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	f003 021f 	and.w	r2, r3, #31
 8002b10:	4907      	ldr	r1, [pc, #28]	; (8002b30 <__NVIC_EnableIRQ+0x38>)
 8002b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	2001      	movs	r0, #1
 8002b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	e000e100 	.word	0xe000e100

08002b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	6039      	str	r1, [r7, #0]
 8002b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	db0a      	blt.n	8002b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	b2da      	uxtb	r2, r3
 8002b4c:	490c      	ldr	r1, [pc, #48]	; (8002b80 <__NVIC_SetPriority+0x4c>)
 8002b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b52:	0112      	lsls	r2, r2, #4
 8002b54:	b2d2      	uxtb	r2, r2
 8002b56:	440b      	add	r3, r1
 8002b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b5c:	e00a      	b.n	8002b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4908      	ldr	r1, [pc, #32]	; (8002b84 <__NVIC_SetPriority+0x50>)
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	3b04      	subs	r3, #4
 8002b6c:	0112      	lsls	r2, r2, #4
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	440b      	add	r3, r1
 8002b72:	761a      	strb	r2, [r3, #24]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000e100 	.word	0xe000e100
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	; 0x24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f1c3 0307 	rsb	r3, r3, #7
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	bf28      	it	cs
 8002ba6:	2304      	movcs	r3, #4
 8002ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	3304      	adds	r3, #4
 8002bae:	2b06      	cmp	r3, #6
 8002bb0:	d902      	bls.n	8002bb8 <NVIC_EncodePriority+0x30>
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3b03      	subs	r3, #3
 8002bb6:	e000      	b.n	8002bba <NVIC_EncodePriority+0x32>
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	401a      	ands	r2, r3
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bda:	43d9      	mvns	r1, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be0:	4313      	orrs	r3, r2
         );
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3724      	adds	r7, #36	; 0x24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c00:	d301      	bcc.n	8002c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c02:	2301      	movs	r3, #1
 8002c04:	e00f      	b.n	8002c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c06:	4a0a      	ldr	r2, [pc, #40]	; (8002c30 <SysTick_Config+0x40>)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c0e:	210f      	movs	r1, #15
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295
 8002c14:	f7ff ff8e 	bl	8002b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c18:	4b05      	ldr	r3, [pc, #20]	; (8002c30 <SysTick_Config+0x40>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c1e:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <SysTick_Config+0x40>)
 8002c20:	2207      	movs	r2, #7
 8002c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	e000e010 	.word	0xe000e010

08002c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff ff29 	bl	8002a94 <__NVIC_SetPriorityGrouping>
}
 8002c42:	bf00      	nop
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b086      	sub	sp, #24
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	4603      	mov	r3, r0
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c5c:	f7ff ff3e 	bl	8002adc <__NVIC_GetPriorityGrouping>
 8002c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	6978      	ldr	r0, [r7, #20]
 8002c68:	f7ff ff8e 	bl	8002b88 <NVIC_EncodePriority>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff5d 	bl	8002b34 <__NVIC_SetPriority>
}
 8002c7a:	bf00      	nop
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff31 	bl	8002af8 <__NVIC_EnableIRQ>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ffa2 	bl	8002bf0 <SysTick_Config>
 8002cac:	4603      	mov	r3, r0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cc4:	f7ff feb8 	bl	8002a38 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e099      	b.n	8002e08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0201 	bic.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf4:	e00f      	b.n	8002d16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cf6:	f7ff fe9f 	bl	8002a38 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b05      	cmp	r3, #5
 8002d02:	d908      	bls.n	8002d16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2220      	movs	r2, #32
 8002d08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e078      	b.n	8002e08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1e8      	bne.n	8002cf6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	4b38      	ldr	r3, [pc, #224]	; (8002e10 <HAL_DMA_Init+0x158>)
 8002d30:	4013      	ands	r3, r2
 8002d32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d107      	bne.n	8002d80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f023 0307 	bic.w	r3, r3, #7
 8002d96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d117      	bne.n	8002dda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00e      	beq.n	8002dda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 fa6f 	bl	80032a0 <DMA_CheckFifoParam>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2240      	movs	r2, #64	; 0x40
 8002dcc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e016      	b.n	8002e08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fa26 	bl	8003234 <DMA_CalcBaseAndBitshift>
 8002de8:	4603      	mov	r3, r0
 8002dea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df0:	223f      	movs	r2, #63	; 0x3f
 8002df2:	409a      	lsls	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	f010803f 	.word	0xf010803f

08002e14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
 8002e20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_DMA_Start_IT+0x26>
 8002e36:	2302      	movs	r3, #2
 8002e38:	e040      	b.n	8002ebc <HAL_DMA_Start_IT+0xa8>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d12f      	bne.n	8002eae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2202      	movs	r2, #2
 8002e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 f9b8 	bl	80031d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6c:	223f      	movs	r2, #63	; 0x3f
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0216 	orr.w	r2, r2, #22
 8002e82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d007      	beq.n	8002e9c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0208 	orr.w	r2, r2, #8
 8002e9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0201 	orr.w	r2, r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	e005      	b.n	8002eba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3718      	adds	r7, #24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ed0:	4b92      	ldr	r3, [pc, #584]	; (800311c <HAL_DMA_IRQHandler+0x258>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a92      	ldr	r2, [pc, #584]	; (8003120 <HAL_DMA_IRQHandler+0x25c>)
 8002ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eda:	0a9b      	lsrs	r3, r3, #10
 8002edc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eee:	2208      	movs	r2, #8
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d01a      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d013      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 0204 	bic.w	r2, r2, #4
 8002f16:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f1c:	2208      	movs	r2, #8
 8002f1e:	409a      	lsls	r2, r3
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f28:	f043 0201 	orr.w	r2, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f34:	2201      	movs	r2, #1
 8002f36:	409a      	lsls	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d012      	beq.n	8002f66 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00b      	beq.n	8002f66 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f52:	2201      	movs	r2, #1
 8002f54:	409a      	lsls	r2, r3
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5e:	f043 0202 	orr.w	r2, r3, #2
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6a:	2204      	movs	r2, #4
 8002f6c:	409a      	lsls	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d012      	beq.n	8002f9c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00b      	beq.n	8002f9c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f88:	2204      	movs	r2, #4
 8002f8a:	409a      	lsls	r2, r3
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f94:	f043 0204 	orr.w	r2, r3, #4
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	409a      	lsls	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d043      	beq.n	8003034 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d03c      	beq.n	8003034 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fbe:	2210      	movs	r2, #16
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d018      	beq.n	8003006 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d108      	bne.n	8002ff4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d024      	beq.n	8003034 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	4798      	blx	r3
 8002ff2:	e01f      	b.n	8003034 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d01b      	beq.n	8003034 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	4798      	blx	r3
 8003004:	e016      	b.n	8003034 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003010:	2b00      	cmp	r3, #0
 8003012:	d107      	bne.n	8003024 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f022 0208 	bic.w	r2, r2, #8
 8003022:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003038:	2220      	movs	r2, #32
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 808e 	beq.w	8003162 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0310 	and.w	r3, r3, #16
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 8086 	beq.w	8003162 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305a:	2220      	movs	r2, #32
 800305c:	409a      	lsls	r2, r3
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b05      	cmp	r3, #5
 800306c:	d136      	bne.n	80030dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0216 	bic.w	r2, r2, #22
 800307c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800308c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	2b00      	cmp	r3, #0
 8003094:	d103      	bne.n	800309e <HAL_DMA_IRQHandler+0x1da>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309a:	2b00      	cmp	r3, #0
 800309c:	d007      	beq.n	80030ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0208 	bic.w	r2, r2, #8
 80030ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b2:	223f      	movs	r2, #63	; 0x3f
 80030b4:	409a      	lsls	r2, r3
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d07d      	beq.n	80031ce <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4798      	blx	r3
        }
        return;
 80030da:	e078      	b.n	80031ce <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d01c      	beq.n	8003124 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d108      	bne.n	800310a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d030      	beq.n	8003162 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	4798      	blx	r3
 8003108:	e02b      	b.n	8003162 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800310e:	2b00      	cmp	r3, #0
 8003110:	d027      	beq.n	8003162 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	4798      	blx	r3
 800311a:	e022      	b.n	8003162 <HAL_DMA_IRQHandler+0x29e>
 800311c:	20000010 	.word	0x20000010
 8003120:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10f      	bne.n	8003152 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0210 	bic.w	r2, r2, #16
 8003140:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003166:	2b00      	cmp	r3, #0
 8003168:	d032      	beq.n	80031d0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d022      	beq.n	80031bc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2205      	movs	r2, #5
 800317a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0201 	bic.w	r2, r2, #1
 800318c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	3301      	adds	r3, #1
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	429a      	cmp	r2, r3
 8003198:	d307      	bcc.n	80031aa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1f2      	bne.n	800318e <HAL_DMA_IRQHandler+0x2ca>
 80031a8:	e000      	b.n	80031ac <HAL_DMA_IRQHandler+0x2e8>
          break;
 80031aa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d005      	beq.n	80031d0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	4798      	blx	r3
 80031cc:	e000      	b.n	80031d0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80031ce:	bf00      	nop
    }
  }
}
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop

080031d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	2b40      	cmp	r3, #64	; 0x40
 8003204:	d108      	bne.n	8003218 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003216:	e007      	b.n	8003228 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	60da      	str	r2, [r3, #12]
}
 8003228:	bf00      	nop
 800322a:	3714      	adds	r7, #20
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	b2db      	uxtb	r3, r3
 8003242:	3b10      	subs	r3, #16
 8003244:	4a14      	ldr	r2, [pc, #80]	; (8003298 <DMA_CalcBaseAndBitshift+0x64>)
 8003246:	fba2 2303 	umull	r2, r3, r2, r3
 800324a:	091b      	lsrs	r3, r3, #4
 800324c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800324e:	4a13      	ldr	r2, [pc, #76]	; (800329c <DMA_CalcBaseAndBitshift+0x68>)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	4413      	add	r3, r2
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	461a      	mov	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2b03      	cmp	r3, #3
 8003260:	d909      	bls.n	8003276 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800326a:	f023 0303 	bic.w	r3, r3, #3
 800326e:	1d1a      	adds	r2, r3, #4
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	659a      	str	r2, [r3, #88]	; 0x58
 8003274:	e007      	b.n	8003286 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800327e:	f023 0303 	bic.w	r3, r3, #3
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800328a:	4618      	mov	r0, r3
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	aaaaaaab 	.word	0xaaaaaaab
 800329c:	0800e588 	.word	0x0800e588

080032a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032a8:	2300      	movs	r3, #0
 80032aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d11f      	bne.n	80032fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d855      	bhi.n	800336c <DMA_CheckFifoParam+0xcc>
 80032c0:	a201      	add	r2, pc, #4	; (adr r2, 80032c8 <DMA_CheckFifoParam+0x28>)
 80032c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c6:	bf00      	nop
 80032c8:	080032d9 	.word	0x080032d9
 80032cc:	080032eb 	.word	0x080032eb
 80032d0:	080032d9 	.word	0x080032d9
 80032d4:	0800336d 	.word	0x0800336d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d045      	beq.n	8003370 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032e8:	e042      	b.n	8003370 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032f2:	d13f      	bne.n	8003374 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032f8:	e03c      	b.n	8003374 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003302:	d121      	bne.n	8003348 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	2b03      	cmp	r3, #3
 8003308:	d836      	bhi.n	8003378 <DMA_CheckFifoParam+0xd8>
 800330a:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <DMA_CheckFifoParam+0x70>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003321 	.word	0x08003321
 8003314:	08003327 	.word	0x08003327
 8003318:	08003321 	.word	0x08003321
 800331c:	08003339 	.word	0x08003339
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
      break;
 8003324:	e02f      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d024      	beq.n	800337c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003336:	e021      	b.n	800337c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003340:	d11e      	bne.n	8003380 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003346:	e01b      	b.n	8003380 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2b02      	cmp	r3, #2
 800334c:	d902      	bls.n	8003354 <DMA_CheckFifoParam+0xb4>
 800334e:	2b03      	cmp	r3, #3
 8003350:	d003      	beq.n	800335a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003352:	e018      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
      break;
 8003358:	e015      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00e      	beq.n	8003384 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	73fb      	strb	r3, [r7, #15]
      break;
 800336a:	e00b      	b.n	8003384 <DMA_CheckFifoParam+0xe4>
      break;
 800336c:	bf00      	nop
 800336e:	e00a      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      break;
 8003370:	bf00      	nop
 8003372:	e008      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      break;
 8003374:	bf00      	nop
 8003376:	e006      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      break;
 8003378:	bf00      	nop
 800337a:	e004      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      break;
 800337c:	bf00      	nop
 800337e:	e002      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      break;   
 8003380:	bf00      	nop
 8003382:	e000      	b.n	8003386 <DMA_CheckFifoParam+0xe6>
      break;
 8003384:	bf00      	nop
    }
  } 
  
  return status; 
 8003386:	7bfb      	ldrb	r3, [r7, #15]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003394:	b480      	push	{r7}
 8003396:	b089      	sub	sp, #36	; 0x24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800339e:	2300      	movs	r3, #0
 80033a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033aa:	2300      	movs	r3, #0
 80033ac:	61fb      	str	r3, [r7, #28]
 80033ae:	e159      	b.n	8003664 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033b0:	2201      	movs	r2, #1
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4013      	ands	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	f040 8148 	bne.w	800365e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d00b      	beq.n	80033ee <HAL_GPIO_Init+0x5a>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d007      	beq.n	80033ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033e2:	2b11      	cmp	r3, #17
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b12      	cmp	r3, #18
 80033ec:	d130      	bne.n	8003450 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	2203      	movs	r2, #3
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4013      	ands	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003424:	2201      	movs	r2, #1
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4013      	ands	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	091b      	lsrs	r3, r3, #4
 800343a:	f003 0201 	and.w	r2, r3, #1
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4313      	orrs	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	2203      	movs	r2, #3
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	43db      	mvns	r3, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4013      	ands	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d003      	beq.n	8003490 <HAL_GPIO_Init+0xfc>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b12      	cmp	r3, #18
 800348e:	d123      	bne.n	80034d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	08da      	lsrs	r2, r3, #3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	3208      	adds	r2, #8
 8003498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800349c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	220f      	movs	r2, #15
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4013      	ands	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	08da      	lsrs	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	3208      	adds	r2, #8
 80034d2:	69b9      	ldr	r1, [r7, #24]
 80034d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	2203      	movs	r2, #3
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0203 	and.w	r2, r3, #3
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80a2 	beq.w	800365e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	4b56      	ldr	r3, [pc, #344]	; (8003678 <HAL_GPIO_Init+0x2e4>)
 8003520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003522:	4a55      	ldr	r2, [pc, #340]	; (8003678 <HAL_GPIO_Init+0x2e4>)
 8003524:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003528:	6453      	str	r3, [r2, #68]	; 0x44
 800352a:	4b53      	ldr	r3, [pc, #332]	; (8003678 <HAL_GPIO_Init+0x2e4>)
 800352c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003536:	4a51      	ldr	r2, [pc, #324]	; (800367c <HAL_GPIO_Init+0x2e8>)
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	089b      	lsrs	r3, r3, #2
 800353c:	3302      	adds	r3, #2
 800353e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003542:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	220f      	movs	r2, #15
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	43db      	mvns	r3, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4013      	ands	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a48      	ldr	r2, [pc, #288]	; (8003680 <HAL_GPIO_Init+0x2ec>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d019      	beq.n	8003596 <HAL_GPIO_Init+0x202>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a47      	ldr	r2, [pc, #284]	; (8003684 <HAL_GPIO_Init+0x2f0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d013      	beq.n	8003592 <HAL_GPIO_Init+0x1fe>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a46      	ldr	r2, [pc, #280]	; (8003688 <HAL_GPIO_Init+0x2f4>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d00d      	beq.n	800358e <HAL_GPIO_Init+0x1fa>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a45      	ldr	r2, [pc, #276]	; (800368c <HAL_GPIO_Init+0x2f8>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d007      	beq.n	800358a <HAL_GPIO_Init+0x1f6>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a44      	ldr	r2, [pc, #272]	; (8003690 <HAL_GPIO_Init+0x2fc>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d101      	bne.n	8003586 <HAL_GPIO_Init+0x1f2>
 8003582:	2304      	movs	r3, #4
 8003584:	e008      	b.n	8003598 <HAL_GPIO_Init+0x204>
 8003586:	2307      	movs	r3, #7
 8003588:	e006      	b.n	8003598 <HAL_GPIO_Init+0x204>
 800358a:	2303      	movs	r3, #3
 800358c:	e004      	b.n	8003598 <HAL_GPIO_Init+0x204>
 800358e:	2302      	movs	r3, #2
 8003590:	e002      	b.n	8003598 <HAL_GPIO_Init+0x204>
 8003592:	2301      	movs	r3, #1
 8003594:	e000      	b.n	8003598 <HAL_GPIO_Init+0x204>
 8003596:	2300      	movs	r3, #0
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	f002 0203 	and.w	r2, r2, #3
 800359e:	0092      	lsls	r2, r2, #2
 80035a0:	4093      	lsls	r3, r2
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035a8:	4934      	ldr	r1, [pc, #208]	; (800367c <HAL_GPIO_Init+0x2e8>)
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	089b      	lsrs	r3, r3, #2
 80035ae:	3302      	adds	r3, #2
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035b6:	4b37      	ldr	r3, [pc, #220]	; (8003694 <HAL_GPIO_Init+0x300>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	43db      	mvns	r3, r3
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	4013      	ands	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035da:	4a2e      	ldr	r2, [pc, #184]	; (8003694 <HAL_GPIO_Init+0x300>)
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80035e0:	4b2c      	ldr	r3, [pc, #176]	; (8003694 <HAL_GPIO_Init+0x300>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	43db      	mvns	r3, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4013      	ands	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4313      	orrs	r3, r2
 8003602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003604:	4a23      	ldr	r2, [pc, #140]	; (8003694 <HAL_GPIO_Init+0x300>)
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800360a:	4b22      	ldr	r3, [pc, #136]	; (8003694 <HAL_GPIO_Init+0x300>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	43db      	mvns	r3, r3
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	4013      	ands	r3, r2
 8003618:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4313      	orrs	r3, r2
 800362c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800362e:	4a19      	ldr	r2, [pc, #100]	; (8003694 <HAL_GPIO_Init+0x300>)
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003634:	4b17      	ldr	r3, [pc, #92]	; (8003694 <HAL_GPIO_Init+0x300>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	43db      	mvns	r3, r3
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4013      	ands	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	4313      	orrs	r3, r2
 8003656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003658:	4a0e      	ldr	r2, [pc, #56]	; (8003694 <HAL_GPIO_Init+0x300>)
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	3301      	adds	r3, #1
 8003662:	61fb      	str	r3, [r7, #28]
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	2b0f      	cmp	r3, #15
 8003668:	f67f aea2 	bls.w	80033b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800366c:	bf00      	nop
 800366e:	3724      	adds	r7, #36	; 0x24
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	40023800 	.word	0x40023800
 800367c:	40013800 	.word	0x40013800
 8003680:	40020000 	.word	0x40020000
 8003684:	40020400 	.word	0x40020400
 8003688:	40020800 	.word	0x40020800
 800368c:	40020c00 	.word	0x40020c00
 8003690:	40021000 	.word	0x40021000
 8003694:	40013c00 	.word	0x40013c00

08003698 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
 80036a4:	4613      	mov	r3, r2
 80036a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036a8:	787b      	ldrb	r3, [r7, #1]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ae:	887a      	ldrh	r2, [r7, #2]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036b4:	e003      	b.n	80036be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036b6:	887b      	ldrh	r3, [r7, #2]
 80036b8:	041a      	lsls	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	619a      	str	r2, [r3, #24]
}
 80036be:	bf00      	nop
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr

080036ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80036ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036cc:	b08f      	sub	sp, #60	; 0x3c
 80036ce:	af0a      	add	r7, sp, #40	; 0x28
 80036d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e10f      	b.n	80038fc <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d106      	bne.n	80036fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f009 f988 	bl	800ca0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2203      	movs	r2, #3
 8003700:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800370c:	2b00      	cmp	r3, #0
 800370e:	d102      	bne.n	8003716 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f003 f919 	bl	8006952 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	603b      	str	r3, [r7, #0]
 8003726:	687e      	ldr	r6, [r7, #4]
 8003728:	466d      	mov	r5, sp
 800372a:	f106 0410 	add.w	r4, r6, #16
 800372e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003730:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003732:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003734:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003736:	e894 0003 	ldmia.w	r4, {r0, r1}
 800373a:	e885 0003 	stmia.w	r5, {r0, r1}
 800373e:	1d33      	adds	r3, r6, #4
 8003740:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003742:	6838      	ldr	r0, [r7, #0]
 8003744:	f002 fff0 	bl	8006728 <USB_CoreInit>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d005      	beq.n	800375a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2202      	movs	r2, #2
 8003752:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e0d0      	b.n	80038fc <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2100      	movs	r1, #0
 8003760:	4618      	mov	r0, r3
 8003762:	f003 f907 	bl	8006974 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003766:	2300      	movs	r3, #0
 8003768:	73fb      	strb	r3, [r7, #15]
 800376a:	e04a      	b.n	8003802 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	333d      	adds	r3, #61	; 0x3d
 800377c:	2201      	movs	r2, #1
 800377e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003780:	7bfa      	ldrb	r2, [r7, #15]
 8003782:	6879      	ldr	r1, [r7, #4]
 8003784:	4613      	mov	r3, r2
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	1a9b      	subs	r3, r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	440b      	add	r3, r1
 800378e:	333c      	adds	r3, #60	; 0x3c
 8003790:	7bfa      	ldrb	r2, [r7, #15]
 8003792:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003794:	7bfa      	ldrb	r2, [r7, #15]
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	b298      	uxth	r0, r3
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3342      	adds	r3, #66	; 0x42
 80037a8:	4602      	mov	r2, r0
 80037aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80037ac:	7bfa      	ldrb	r2, [r7, #15]
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	4613      	mov	r3, r2
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	1a9b      	subs	r3, r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	333f      	adds	r3, #63	; 0x3f
 80037bc:	2200      	movs	r2, #0
 80037be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80037c0:	7bfa      	ldrb	r2, [r7, #15]
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	4613      	mov	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	3344      	adds	r3, #68	; 0x44
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80037d4:	7bfa      	ldrb	r2, [r7, #15]
 80037d6:	6879      	ldr	r1, [r7, #4]
 80037d8:	4613      	mov	r3, r2
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	1a9b      	subs	r3, r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	440b      	add	r3, r1
 80037e2:	3348      	adds	r3, #72	; 0x48
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80037e8:	7bfa      	ldrb	r2, [r7, #15]
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	1a9b      	subs	r3, r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	3350      	adds	r3, #80	; 0x50
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037fc:	7bfb      	ldrb	r3, [r7, #15]
 80037fe:	3301      	adds	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
 8003802:	7bfa      	ldrb	r2, [r7, #15]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	429a      	cmp	r2, r3
 800380a:	d3af      	bcc.n	800376c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800380c:	2300      	movs	r3, #0
 800380e:	73fb      	strb	r3, [r7, #15]
 8003810:	e044      	b.n	800389c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003812:	7bfa      	ldrb	r2, [r7, #15]
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	1a9b      	subs	r3, r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003828:	7bfa      	ldrb	r2, [r7, #15]
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	4613      	mov	r3, r2
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	1a9b      	subs	r3, r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	440b      	add	r3, r1
 8003836:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800383a:	7bfa      	ldrb	r2, [r7, #15]
 800383c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800383e:	7bfa      	ldrb	r2, [r7, #15]
 8003840:	6879      	ldr	r1, [r7, #4]
 8003842:	4613      	mov	r3, r2
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	1a9b      	subs	r3, r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	440b      	add	r3, r1
 800384c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003854:	7bfa      	ldrb	r2, [r7, #15]
 8003856:	6879      	ldr	r1, [r7, #4]
 8003858:	4613      	mov	r3, r2
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	1a9b      	subs	r3, r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	440b      	add	r3, r1
 8003862:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800386a:	7bfa      	ldrb	r2, [r7, #15]
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	1a9b      	subs	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003880:	7bfa      	ldrb	r2, [r7, #15]
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	4613      	mov	r3, r2
 8003886:	00db      	lsls	r3, r3, #3
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003896:	7bfb      	ldrb	r3, [r7, #15]
 8003898:	3301      	adds	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
 800389c:	7bfa      	ldrb	r2, [r7, #15]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d3b5      	bcc.n	8003812 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	603b      	str	r3, [r7, #0]
 80038ac:	687e      	ldr	r6, [r7, #4]
 80038ae:	466d      	mov	r5, sp
 80038b0:	f106 0410 	add.w	r4, r6, #16
 80038b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80038c4:	1d33      	adds	r3, r6, #4
 80038c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038c8:	6838      	ldr	r0, [r7, #0]
 80038ca:	f003 f87d 	bl	80069c8 <USB_DevInit>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e00d      	b.n	80038fc <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f004 f8bc 	bl	8007a72 <USB_DevDisconnect>

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003904 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_PCD_Start+0x1c>
 800391c:	2302      	movs	r3, #2
 800391e:	e020      	b.n	8003962 <HAL_PCD_Start+0x5e>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800392c:	2b01      	cmp	r3, #1
 800392e:	d109      	bne.n	8003944 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003934:	2b01      	cmp	r3, #1
 8003936:	d005      	beq.n	8003944 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4618      	mov	r0, r3
 800394a:	f004 f87a 	bl	8007a42 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f002 ffec 	bl	8006930 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800396a:	b590      	push	{r4, r7, lr}
 800396c:	b08d      	sub	sp, #52	; 0x34
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f004 f921 	bl	8007bc8 <USB_GetMode>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	f040 839d 	bne.w	80040c8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f004 f885 	bl	8007aa2 <USB_ReadInterrupts>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 8393 	beq.w	80040c6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f004 f87c 	bl	8007aa2 <USB_ReadInterrupts>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d107      	bne.n	80039c4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695a      	ldr	r2, [r3, #20]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f002 0202 	and.w	r2, r2, #2
 80039c2:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f004 f86a 	bl	8007aa2 <USB_ReadInterrupts>
 80039ce:	4603      	mov	r3, r0
 80039d0:	f003 0310 	and.w	r3, r3, #16
 80039d4:	2b10      	cmp	r3, #16
 80039d6:	d161      	bne.n	8003a9c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699a      	ldr	r2, [r3, #24]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0210 	bic.w	r2, r2, #16
 80039e6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	f003 020f 	and.w	r2, r3, #15
 80039f4:	4613      	mov	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	1a9b      	subs	r3, r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	4413      	add	r3, r2
 8003a04:	3304      	adds	r3, #4
 8003a06:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	0c5b      	lsrs	r3, r3, #17
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d124      	bne.n	8003a5e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d035      	beq.n	8003a8c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	091b      	lsrs	r3, r3, #4
 8003a28:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	461a      	mov	r2, r3
 8003a32:	6a38      	ldr	r0, [r7, #32]
 8003a34:	f003 fee2 	bl	80077fc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	091b      	lsrs	r3, r3, #4
 8003a40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a44:	441a      	add	r2, r3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	699a      	ldr	r2, [r3, #24]
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	091b      	lsrs	r3, r3, #4
 8003a52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a56:	441a      	add	r2, r3
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	619a      	str	r2, [r3, #24]
 8003a5c:	e016      	b.n	8003a8c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	0c5b      	lsrs	r3, r3, #17
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d110      	bne.n	8003a8c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003a70:	2208      	movs	r2, #8
 8003a72:	4619      	mov	r1, r3
 8003a74:	6a38      	ldr	r0, [r7, #32]
 8003a76:	f003 fec1 	bl	80077fc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	091b      	lsrs	r3, r3, #4
 8003a82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a86:	441a      	add	r2, r3
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	699a      	ldr	r2, [r3, #24]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0210 	orr.w	r2, r2, #16
 8003a9a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f003 fffe 	bl	8007aa2 <USB_ReadInterrupts>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003ab0:	d16e      	bne.n	8003b90 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f004 f804 	bl	8007ac8 <USB_ReadDevAllOutEpInterrupt>
 8003ac0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003ac2:	e062      	b.n	8003b8a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d057      	beq.n	8003b7e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f004 f829 	bl	8007b30 <USB_ReadDevOutEPInterrupt>
 8003ade:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00c      	beq.n	8003b04 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	015a      	lsls	r2, r3, #5
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	4413      	add	r3, r2
 8003af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003af6:	461a      	mov	r2, r3
 8003af8:	2301      	movs	r3, #1
 8003afa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003afc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fdb0 	bl	8004664 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00c      	beq.n	8003b28 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	015a      	lsls	r2, r3, #5
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	4413      	add	r3, r2
 8003b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	2308      	movs	r3, #8
 8003b1e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003b20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 feaa 	bl	800487c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	f003 0310 	and.w	r3, r3, #16
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d008      	beq.n	8003b44 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	015a      	lsls	r2, r3, #5
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b3e:	461a      	mov	r2, r3
 8003b40:	2310      	movs	r3, #16
 8003b42:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	f003 0320 	and.w	r3, r3, #32
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d008      	beq.n	8003b60 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	2320      	movs	r3, #32
 8003b5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	015a      	lsls	r2, r3, #5
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	4413      	add	r3, r2
 8003b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b76:	461a      	mov	r2, r3
 8003b78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b7c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	3301      	adds	r3, #1
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b86:	085b      	lsrs	r3, r3, #1
 8003b88:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d199      	bne.n	8003ac4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f003 ff84 	bl	8007aa2 <USB_ReadInterrupts>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ba0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ba4:	f040 80c0 	bne.w	8003d28 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f003 ffa5 	bl	8007afc <USB_ReadDevAllInEpInterrupt>
 8003bb2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003bb8:	e0b2      	b.n	8003d20 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 80a7 	beq.w	8003d14 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bcc:	b2d2      	uxtb	r2, r2
 8003bce:	4611      	mov	r1, r2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f003 ffcb 	bl	8007b6c <USB_ReadDevInEPInterrupt>
 8003bd6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d057      	beq.n	8003c92 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	f003 030f 	and.w	r3, r3, #15
 8003be8:	2201      	movs	r2, #1
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	43db      	mvns	r3, r3
 8003bfc:	69f9      	ldr	r1, [r7, #28]
 8003bfe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c02:	4013      	ands	r3, r2
 8003c04:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c08:	015a      	lsls	r2, r3, #5
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c12:	461a      	mov	r2, r3
 8003c14:	2301      	movs	r3, #1
 8003c16:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d132      	bne.n	8003c86 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c24:	4613      	mov	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	1a9b      	subs	r3, r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	3348      	adds	r3, #72	; 0x48
 8003c30:	6819      	ldr	r1, [r3, #0]
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c36:	4613      	mov	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4403      	add	r3, r0
 8003c40:	3344      	adds	r3, #68	; 0x44
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4419      	add	r1, r3
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4403      	add	r3, r0
 8003c54:	3348      	adds	r3, #72	; 0x48
 8003c56:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d113      	bne.n	8003c86 <HAL_PCD_IRQHandler+0x31c>
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c62:	4613      	mov	r3, r2
 8003c64:	00db      	lsls	r3, r3, #3
 8003c66:	1a9b      	subs	r3, r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	440b      	add	r3, r1
 8003c6c:	3350      	adds	r3, #80	; 0x50
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d108      	bne.n	8003c86 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6818      	ldr	r0, [r3, #0]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003c7e:	461a      	mov	r2, r3
 8003c80:	2101      	movs	r1, #1
 8003c82:	f003 ffd3 	bl	8007c2c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f008 ff3e 	bl	800cb0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d008      	beq.n	8003cae <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ca8:	461a      	mov	r2, r3
 8003caa:	2308      	movs	r3, #8
 8003cac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f003 0310 	and.w	r3, r3, #16
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d008      	beq.n	8003cca <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	015a      	lsls	r2, r3, #5
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	2310      	movs	r3, #16
 8003cc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	015a      	lsls	r2, r3, #5
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2340      	movs	r3, #64	; 0x40
 8003ce4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	015a      	lsls	r2, r3, #5
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	2302      	movs	r3, #2
 8003d00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003d0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 fc1b 	bl	800454a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d16:	3301      	adds	r3, #1
 8003d18:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1c:	085b      	lsrs	r3, r3, #1
 8003d1e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f47f af49 	bne.w	8003bba <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f003 feb8 	bl	8007aa2 <USB_ReadInterrupts>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d3c:	d122      	bne.n	8003d84 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	69fa      	ldr	r2, [r7, #28]
 8003d48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d4c:	f023 0301 	bic.w	r3, r3, #1
 8003d50:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d108      	bne.n	8003d6e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003d64:	2100      	movs	r1, #0
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 fe26 	bl	80049b8 <HAL_PCDEx_LPM_Callback>
 8003d6c:	e002      	b.n	8003d74 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f008 ff3a 	bl	800cbe8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003d82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f003 fe8a 	bl	8007aa2 <USB_ReadInterrupts>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d98:	d112      	bne.n	8003dc0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d102      	bne.n	8003db0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f008 fef6 	bl	800cb9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695a      	ldr	r2, [r3, #20]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003dbe:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f003 fe6c 	bl	8007aa2 <USB_ReadInterrupts>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd4:	f040 80c7 	bne.w	8003f66 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	69fa      	ldr	r2, [r7, #28]
 8003de2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003de6:	f023 0301 	bic.w	r3, r3, #1
 8003dea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2110      	movs	r1, #16
 8003df2:	4618      	mov	r0, r3
 8003df4:	f002 ff4c 	bl	8006c90 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003df8:	2300      	movs	r3, #0
 8003dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dfc:	e056      	b.n	8003eac <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e10:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e14:	015a      	lsls	r2, r3, #5
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	4413      	add	r3, r2
 8003e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e22:	0151      	lsls	r1, r2, #5
 8003e24:	69fa      	ldr	r2, [r7, #28]
 8003e26:	440a      	add	r2, r1
 8003e28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e30:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e34:	015a      	lsls	r2, r3, #5
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	4413      	add	r3, r2
 8003e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e42:	0151      	lsls	r1, r2, #5
 8003e44:	69fa      	ldr	r2, [r7, #28]
 8003e46:	440a      	add	r2, r1
 8003e48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003e50:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e54:	015a      	lsls	r2, r3, #5
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	4413      	add	r3, r2
 8003e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e5e:	461a      	mov	r2, r3
 8003e60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e64:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e76:	0151      	lsls	r1, r2, #5
 8003e78:	69fa      	ldr	r2, [r7, #28]
 8003e7a:	440a      	add	r2, r1
 8003e7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e88:	015a      	lsls	r2, r3, #5
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e96:	0151      	lsls	r1, r2, #5
 8003e98:	69fa      	ldr	r2, [r7, #28]
 8003e9a:	440a      	add	r2, r1
 8003e9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ea0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003ea4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d3a3      	bcc.n	8003dfe <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ec4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003ec8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d016      	beq.n	8003f00 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003edc:	69fa      	ldr	r2, [r7, #28]
 8003ede:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ee2:	f043 030b 	orr.w	r3, r3, #11
 8003ee6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef2:	69fa      	ldr	r2, [r7, #28]
 8003ef4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ef8:	f043 030b 	orr.w	r3, r3, #11
 8003efc:	6453      	str	r3, [r2, #68]	; 0x44
 8003efe:	e015      	b.n	8003f2c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	69fa      	ldr	r2, [r7, #28]
 8003f0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f12:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003f16:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	69fa      	ldr	r2, [r7, #28]
 8003f22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f26:	f043 030b 	orr.w	r3, r3, #11
 8003f2a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003f3e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6818      	ldr	r0, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003f50:	461a      	mov	r2, r3
 8003f52:	f003 fe6b 	bl	8007c2c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003f64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f003 fd99 	bl	8007aa2 <USB_ReadInterrupts>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f7a:	d124      	bne.n	8003fc6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f003 fe2f 	bl	8007be4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f002 fee1 	bl	8006d52 <USB_GetDevSpeed>
 8003f90:	4603      	mov	r3, r0
 8003f92:	461a      	mov	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681c      	ldr	r4, [r3, #0]
 8003f9c:	f001 f920 	bl	80051e0 <HAL_RCC_GetHCLKFreq>
 8003fa0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4620      	mov	r0, r4
 8003fac:	f002 fc1e 	bl	80067ec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f008 fdd4 	bl	800cb5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	695a      	ldr	r2, [r3, #20]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003fc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f003 fd69 	bl	8007aa2 <USB_ReadInterrupts>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d10a      	bne.n	8003ff0 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f008 fdb1 	bl	800cb42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f002 0208 	and.w	r2, r2, #8
 8003fee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f003 fd54 	bl	8007aa2 <USB_ReadInterrupts>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004000:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004004:	d10f      	bne.n	8004026 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004006:	2300      	movs	r3, #0
 8004008:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400c:	b2db      	uxtb	r3, r3
 800400e:	4619      	mov	r1, r3
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f008 fe09 	bl	800cc28 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695a      	ldr	r2, [r3, #20]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004024:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f003 fd39 	bl	8007aa2 <USB_ReadInterrupts>
 8004030:	4603      	mov	r3, r0
 8004032:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004036:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800403a:	d10f      	bne.n	800405c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004042:	b2db      	uxtb	r3, r3
 8004044:	4619      	mov	r1, r3
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f008 fddc 	bl	800cc04 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695a      	ldr	r2, [r3, #20]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800405a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4618      	mov	r0, r3
 8004062:	f003 fd1e 	bl	8007aa2 <USB_ReadInterrupts>
 8004066:	4603      	mov	r3, r0
 8004068:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800406c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004070:	d10a      	bne.n	8004088 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f008 fdea 	bl	800cc4c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695a      	ldr	r2, [r3, #20]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004086:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f003 fd08 	bl	8007aa2 <USB_ReadInterrupts>
 8004092:	4603      	mov	r3, r0
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b04      	cmp	r3, #4
 800409a:	d115      	bne.n	80040c8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f008 fdda 	bl	800cc68 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6859      	ldr	r1, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	605a      	str	r2, [r3, #4]
 80040c4:	e000      	b.n	80040c8 <HAL_PCD_IRQHandler+0x75e>
      return;
 80040c6:	bf00      	nop
    }
  }
}
 80040c8:	3734      	adds	r7, #52	; 0x34
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd90      	pop	{r4, r7, pc}

080040ce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
 80040d6:	460b      	mov	r3, r1
 80040d8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_PCD_SetAddress+0x1a>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e013      	b.n	8004110 <HAL_PCD_SetAddress+0x42>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	78fa      	ldrb	r2, [r7, #3]
 80040f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	78fa      	ldrb	r2, [r7, #3]
 80040fe:	4611      	mov	r1, r2
 8004100:	4618      	mov	r0, r3
 8004102:	f003 fc78 	bl	80079f6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	4608      	mov	r0, r1
 8004122:	4611      	mov	r1, r2
 8004124:	461a      	mov	r2, r3
 8004126:	4603      	mov	r3, r0
 8004128:	70fb      	strb	r3, [r7, #3]
 800412a:	460b      	mov	r3, r1
 800412c:	803b      	strh	r3, [r7, #0]
 800412e:	4613      	mov	r3, r2
 8004130:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004132:	2300      	movs	r3, #0
 8004134:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004136:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800413a:	2b00      	cmp	r3, #0
 800413c:	da0f      	bge.n	800415e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800413e:	78fb      	ldrb	r3, [r7, #3]
 8004140:	f003 020f 	and.w	r2, r3, #15
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	3338      	adds	r3, #56	; 0x38
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	4413      	add	r3, r2
 8004152:	3304      	adds	r3, #4
 8004154:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2201      	movs	r2, #1
 800415a:	705a      	strb	r2, [r3, #1]
 800415c:	e00f      	b.n	800417e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800415e:	78fb      	ldrb	r3, [r7, #3]
 8004160:	f003 020f 	and.w	r2, r3, #15
 8004164:	4613      	mov	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	1a9b      	subs	r3, r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	4413      	add	r3, r2
 8004174:	3304      	adds	r3, #4
 8004176:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800417e:	78fb      	ldrb	r3, [r7, #3]
 8004180:	f003 030f 	and.w	r3, r3, #15
 8004184:	b2da      	uxtb	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800418a:	883a      	ldrh	r2, [r7, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	78ba      	ldrb	r2, [r7, #2]
 8004194:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	785b      	ldrb	r3, [r3, #1]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d004      	beq.n	80041a8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80041a8:	78bb      	ldrb	r3, [r7, #2]
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d102      	bne.n	80041b4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d101      	bne.n	80041c2 <HAL_PCD_EP_Open+0xaa>
 80041be:	2302      	movs	r3, #2
 80041c0:	e00e      	b.n	80041e0 <HAL_PCD_EP_Open+0xc8>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68f9      	ldr	r1, [r7, #12]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f002 fde3 	bl	8006d9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80041de:	7afb      	ldrb	r3, [r7, #11]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	460b      	mov	r3, r1
 80041f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80041f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	da0f      	bge.n	800421c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041fc:	78fb      	ldrb	r3, [r7, #3]
 80041fe:	f003 020f 	and.w	r2, r3, #15
 8004202:	4613      	mov	r3, r2
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	1a9b      	subs	r3, r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	3338      	adds	r3, #56	; 0x38
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	4413      	add	r3, r2
 8004210:	3304      	adds	r3, #4
 8004212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2201      	movs	r2, #1
 8004218:	705a      	strb	r2, [r3, #1]
 800421a:	e00f      	b.n	800423c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	f003 020f 	and.w	r2, r3, #15
 8004222:	4613      	mov	r3, r2
 8004224:	00db      	lsls	r3, r3, #3
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	4413      	add	r3, r2
 8004232:	3304      	adds	r3, #4
 8004234:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800423c:	78fb      	ldrb	r3, [r7, #3]
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	b2da      	uxtb	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800424e:	2b01      	cmp	r3, #1
 8004250:	d101      	bne.n	8004256 <HAL_PCD_EP_Close+0x6e>
 8004252:	2302      	movs	r3, #2
 8004254:	e00e      	b.n	8004274 <HAL_PCD_EP_Close+0x8c>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68f9      	ldr	r1, [r7, #12]
 8004264:	4618      	mov	r0, r3
 8004266:	f002 fe21 	bl	8006eac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	607a      	str	r2, [r7, #4]
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	460b      	mov	r3, r1
 800428a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800428c:	7afb      	ldrb	r3, [r7, #11]
 800428e:	f003 020f 	and.w	r2, r3, #15
 8004292:	4613      	mov	r3, r2
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	1a9b      	subs	r3, r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4413      	add	r3, r2
 80042a2:	3304      	adds	r3, #4
 80042a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2200      	movs	r2, #0
 80042b6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2200      	movs	r2, #0
 80042bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042be:	7afb      	ldrb	r3, [r7, #11]
 80042c0:	f003 030f 	and.w	r3, r3, #15
 80042c4:	b2da      	uxtb	r2, r3
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d102      	bne.n	80042d8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80042d8:	7afb      	ldrb	r3, [r7, #11]
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6818      	ldr	r0, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	461a      	mov	r2, r3
 80042ee:	6979      	ldr	r1, [r7, #20]
 80042f0:	f003 f8fc 	bl	80074ec <USB_EP0StartXfer>
 80042f4:	e008      	b.n	8004308 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6818      	ldr	r0, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	461a      	mov	r2, r3
 8004302:	6979      	ldr	r1, [r7, #20]
 8004304:	f002 feae 	bl	8007064 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
 800431a:	460b      	mov	r3, r1
 800431c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800431e:	78fb      	ldrb	r3, [r7, #3]
 8004320:	f003 020f 	and.w	r2, r3, #15
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004334:	681b      	ldr	r3, [r3, #0]
}
 8004336:	4618      	mov	r0, r3
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b086      	sub	sp, #24
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
 800434e:	460b      	mov	r3, r1
 8004350:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004352:	7afb      	ldrb	r3, [r7, #11]
 8004354:	f003 020f 	and.w	r2, r3, #15
 8004358:	4613      	mov	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	3338      	adds	r3, #56	; 0x38
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	4413      	add	r3, r2
 8004366:	3304      	adds	r3, #4
 8004368:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2200      	movs	r2, #0
 800437a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2201      	movs	r2, #1
 8004380:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004382:	7afb      	ldrb	r3, [r7, #11]
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	b2da      	uxtb	r2, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d102      	bne.n	800439c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800439c:	7afb      	ldrb	r3, [r7, #11]
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6818      	ldr	r0, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	461a      	mov	r2, r3
 80043b2:	6979      	ldr	r1, [r7, #20]
 80043b4:	f003 f89a 	bl	80074ec <USB_EP0StartXfer>
 80043b8:	e008      	b.n	80043cc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6818      	ldr	r0, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	461a      	mov	r2, r3
 80043c6:	6979      	ldr	r1, [r7, #20]
 80043c8:	f002 fe4c 	bl	8007064 <USB_EPStartXfer>
  }

  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b084      	sub	sp, #16
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
 80043de:	460b      	mov	r3, r1
 80043e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80043e2:	78fb      	ldrb	r3, [r7, #3]
 80043e4:	f003 020f 	and.w	r2, r3, #15
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d901      	bls.n	80043f4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e050      	b.n	8004496 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80043f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	da0f      	bge.n	800441c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	f003 020f 	and.w	r2, r3, #15
 8004402:	4613      	mov	r3, r2
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	1a9b      	subs	r3, r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	3338      	adds	r3, #56	; 0x38
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	4413      	add	r3, r2
 8004410:	3304      	adds	r3, #4
 8004412:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	705a      	strb	r2, [r3, #1]
 800441a:	e00d      	b.n	8004438 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800441c:	78fa      	ldrb	r2, [r7, #3]
 800441e:	4613      	mov	r3, r2
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	1a9b      	subs	r3, r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	4413      	add	r3, r2
 800442e:	3304      	adds	r3, #4
 8004430:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2201      	movs	r2, #1
 800443c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800443e:	78fb      	ldrb	r3, [r7, #3]
 8004440:	f003 030f 	and.w	r3, r3, #15
 8004444:	b2da      	uxtb	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004450:	2b01      	cmp	r3, #1
 8004452:	d101      	bne.n	8004458 <HAL_PCD_EP_SetStall+0x82>
 8004454:	2302      	movs	r3, #2
 8004456:	e01e      	b.n	8004496 <HAL_PCD_EP_SetStall+0xc0>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68f9      	ldr	r1, [r7, #12]
 8004466:	4618      	mov	r0, r3
 8004468:	f003 f9f1 	bl	800784e <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800446c:	78fb      	ldrb	r3, [r7, #3]
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10a      	bne.n	800448c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6818      	ldr	r0, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	b2d9      	uxtb	r1, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004486:	461a      	mov	r2, r3
 8004488:	f003 fbd0 	bl	8007c2c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b084      	sub	sp, #16
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
 80044a6:	460b      	mov	r3, r1
 80044a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80044aa:	78fb      	ldrb	r3, [r7, #3]
 80044ac:	f003 020f 	and.w	r2, r3, #15
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d901      	bls.n	80044bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e042      	b.n	8004542 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80044bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	da0f      	bge.n	80044e4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	f003 020f 	and.w	r2, r3, #15
 80044ca:	4613      	mov	r3, r2
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	1a9b      	subs	r3, r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	3338      	adds	r3, #56	; 0x38
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	4413      	add	r3, r2
 80044d8:	3304      	adds	r3, #4
 80044da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	705a      	strb	r2, [r3, #1]
 80044e2:	e00f      	b.n	8004504 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	f003 020f 	and.w	r2, r3, #15
 80044ea:	4613      	mov	r3, r2
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	1a9b      	subs	r3, r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	4413      	add	r3, r2
 80044fa:	3304      	adds	r3, #4
 80044fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800450a:	78fb      	ldrb	r3, [r7, #3]
 800450c:	f003 030f 	and.w	r3, r3, #15
 8004510:	b2da      	uxtb	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_PCD_EP_ClrStall+0x86>
 8004520:	2302      	movs	r3, #2
 8004522:	e00e      	b.n	8004542 <HAL_PCD_EP_ClrStall+0xa4>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68f9      	ldr	r1, [r7, #12]
 8004532:	4618      	mov	r0, r3
 8004534:	f003 f9f9 	bl	800792a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b08a      	sub	sp, #40	; 0x28
 800454e:	af02      	add	r7, sp, #8
 8004550:	6078      	str	r0, [r7, #4]
 8004552:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	1a9b      	subs	r3, r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	3338      	adds	r3, #56	; 0x38
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	4413      	add	r3, r2
 800456e:	3304      	adds	r3, #4
 8004570:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699a      	ldr	r2, [r3, #24]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	429a      	cmp	r2, r3
 800457c:	d901      	bls.n	8004582 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e06c      	b.n	800465c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	695a      	ldr	r2, [r3, #20]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	69fa      	ldr	r2, [r7, #28]
 8004594:	429a      	cmp	r2, r3
 8004596:	d902      	bls.n	800459e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	3303      	adds	r3, #3
 80045a2:	089b      	lsrs	r3, r3, #2
 80045a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045a6:	e02b      	b.n	8004600 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	695a      	ldr	r2, [r3, #20]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	69fa      	ldr	r2, [r7, #28]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d902      	bls.n	80045c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	3303      	adds	r3, #3
 80045c8:	089b      	lsrs	r3, r3, #2
 80045ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	68d9      	ldr	r1, [r3, #12]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	4603      	mov	r3, r0
 80045e2:	6978      	ldr	r0, [r7, #20]
 80045e4:	f003 f8d5 	bl	8007792 <USB_WritePacket>

    ep->xfer_buff  += len;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	68da      	ldr	r2, [r3, #12]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	441a      	add	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	699a      	ldr	r2, [r3, #24]
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	441a      	add	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	4413      	add	r3, r2
 8004608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	b29b      	uxth	r3, r3
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	429a      	cmp	r2, r3
 8004614:	d809      	bhi.n	800462a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800461e:	429a      	cmp	r2, r3
 8004620:	d203      	bcs.n	800462a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1be      	bne.n	80045a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	695a      	ldr	r2, [r3, #20]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	429a      	cmp	r2, r3
 8004634:	d811      	bhi.n	800465a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	2201      	movs	r2, #1
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800464a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	43db      	mvns	r3, r3
 8004650:	6939      	ldr	r1, [r7, #16]
 8004652:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004656:	4013      	ands	r3, r2
 8004658:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3720      	adds	r7, #32
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	333c      	adds	r3, #60	; 0x3c
 800467c:	3304      	adds	r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	4413      	add	r3, r2
 800468a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b01      	cmp	r3, #1
 8004698:	f040 80a0 	bne.w	80047dc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f003 0308 	and.w	r3, r3, #8
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d015      	beq.n	80046d2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	4a72      	ldr	r2, [pc, #456]	; (8004874 <PCD_EP_OutXfrComplete_int+0x210>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	f240 80dd 	bls.w	800486a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 80d7 	beq.w	800486a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046c8:	461a      	mov	r2, r3
 80046ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ce:	6093      	str	r3, [r2, #8]
 80046d0:	e0cb      	b.n	800486a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f003 0320 	and.w	r3, r3, #32
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d009      	beq.n	80046f0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	015a      	lsls	r2, r3, #5
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	4413      	add	r3, r2
 80046e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e8:	461a      	mov	r2, r3
 80046ea:	2320      	movs	r3, #32
 80046ec:	6093      	str	r3, [r2, #8]
 80046ee:	e0bc      	b.n	800486a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f040 80b7 	bne.w	800486a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	4a5d      	ldr	r2, [pc, #372]	; (8004874 <PCD_EP_OutXfrComplete_int+0x210>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d90f      	bls.n	8004724 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00a      	beq.n	8004724 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	015a      	lsls	r2, r3, #5
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	4413      	add	r3, r2
 8004716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800471a:	461a      	mov	r2, r3
 800471c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004720:	6093      	str	r3, [r2, #8]
 8004722:	e0a2      	b.n	800486a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	1a9b      	subs	r3, r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004736:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	0159      	lsls	r1, r3, #5
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	440b      	add	r3, r1
 8004740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800474a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	4613      	mov	r3, r2
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	1a9b      	subs	r3, r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4403      	add	r3, r0
 800475a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800475e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004760:	6879      	ldr	r1, [r7, #4]
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	4613      	mov	r3, r2
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	1a9b      	subs	r3, r3, r2
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	440b      	add	r3, r1
 800476e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	4613      	mov	r3, r2
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	1a9b      	subs	r3, r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4403      	add	r3, r0
 8004782:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4419      	add	r1, r3
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	4613      	mov	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	4403      	add	r3, r0
 8004798:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800479c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d114      	bne.n	80047ce <PCD_EP_OutXfrComplete_int+0x16a>
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	683a      	ldr	r2, [r7, #0]
 80047a8:	4613      	mov	r3, r2
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	1a9b      	subs	r3, r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	440b      	add	r3, r1
 80047b2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d108      	bne.n	80047ce <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6818      	ldr	r0, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80047c6:	461a      	mov	r2, r3
 80047c8:	2101      	movs	r1, #1
 80047ca:	f003 fa2f 	bl	8007c2c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	4619      	mov	r1, r3
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f008 f97f 	bl	800cad8 <HAL_PCD_DataOutStageCallback>
 80047da:	e046      	b.n	800486a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a26      	ldr	r2, [pc, #152]	; (8004878 <PCD_EP_OutXfrComplete_int+0x214>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d124      	bne.n	800482e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047fa:	461a      	mov	r2, r3
 80047fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004800:	6093      	str	r3, [r2, #8]
 8004802:	e032      	b.n	800486a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0320 	and.w	r3, r3, #32
 800480a:	2b00      	cmp	r3, #0
 800480c:	d008      	beq.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	015a      	lsls	r2, r3, #5
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	4413      	add	r3, r2
 8004816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800481a:	461a      	mov	r2, r3
 800481c:	2320      	movs	r3, #32
 800481e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	4619      	mov	r1, r3
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f008 f956 	bl	800cad8 <HAL_PCD_DataOutStageCallback>
 800482c:	e01d      	b.n	800486a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d114      	bne.n	800485e <PCD_EP_OutXfrComplete_int+0x1fa>
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	4613      	mov	r3, r2
 800483a:	00db      	lsls	r3, r3, #3
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	440b      	add	r3, r1
 8004842:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d108      	bne.n	800485e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6818      	ldr	r0, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004856:	461a      	mov	r2, r3
 8004858:	2100      	movs	r1, #0
 800485a:	f003 f9e7 	bl	8007c2c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	4619      	mov	r1, r3
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f008 f937 	bl	800cad8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	4f54300a 	.word	0x4f54300a
 8004878:	4f54310a 	.word	0x4f54310a

0800487c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	333c      	adds	r3, #60	; 0x3c
 8004894:	3304      	adds	r3, #4
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	015a      	lsls	r2, r3, #5
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	4413      	add	r3, r2
 80048a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	4a15      	ldr	r2, [pc, #84]	; (8004904 <PCD_EP_OutSetupPacket_int+0x88>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d90e      	bls.n	80048d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d009      	beq.n	80048d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	015a      	lsls	r2, r3, #5
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4413      	add	r3, r2
 80048c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048c8:	461a      	mov	r2, r3
 80048ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f008 f8ef 	bl	800cab4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4a0a      	ldr	r2, [pc, #40]	; (8004904 <PCD_EP_OutSetupPacket_int+0x88>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d90c      	bls.n	80048f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d108      	bne.n	80048f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6818      	ldr	r0, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80048f0:	461a      	mov	r2, r3
 80048f2:	2101      	movs	r1, #1
 80048f4:	f003 f99a 	bl	8007c2c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	4f54300a 	.word	0x4f54300a

08004908 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	460b      	mov	r3, r1
 8004912:	70fb      	strb	r3, [r7, #3]
 8004914:	4613      	mov	r3, r2
 8004916:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004920:	78fb      	ldrb	r3, [r7, #3]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d107      	bne.n	8004936 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004926:	883b      	ldrh	r3, [r7, #0]
 8004928:	0419      	lsls	r1, r3, #16
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	430a      	orrs	r2, r1
 8004932:	629a      	str	r2, [r3, #40]	; 0x28
 8004934:	e028      	b.n	8004988 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493c:	0c1b      	lsrs	r3, r3, #16
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	4413      	add	r3, r2
 8004942:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004944:	2300      	movs	r3, #0
 8004946:	73fb      	strb	r3, [r7, #15]
 8004948:	e00d      	b.n	8004966 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	7bfb      	ldrb	r3, [r7, #15]
 8004950:	3340      	adds	r3, #64	; 0x40
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	4413      	add	r3, r2
 800495e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004960:	7bfb      	ldrb	r3, [r7, #15]
 8004962:	3301      	adds	r3, #1
 8004964:	73fb      	strb	r3, [r7, #15]
 8004966:	7bfa      	ldrb	r2, [r7, #15]
 8004968:	78fb      	ldrb	r3, [r7, #3]
 800496a:	3b01      	subs	r3, #1
 800496c:	429a      	cmp	r2, r3
 800496e:	d3ec      	bcc.n	800494a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004970:	883b      	ldrh	r3, [r7, #0]
 8004972:	0418      	lsls	r0, r3, #16
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6819      	ldr	r1, [r3, #0]
 8004978:	78fb      	ldrb	r3, [r7, #3]
 800497a:	3b01      	subs	r3, #1
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	4302      	orrs	r2, r0
 8004980:	3340      	adds	r3, #64	; 0x40
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	440b      	add	r3, r1
 8004986:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004996:	b480      	push	{r7}
 8004998:	b083      	sub	sp, #12
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
 800499e:	460b      	mov	r3, r1
 80049a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	887a      	ldrh	r2, [r7, #2]
 80049a8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	460b      	mov	r3, r1
 80049c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e25b      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d075      	beq.n	8004ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049ee:	4ba3      	ldr	r3, [pc, #652]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d00c      	beq.n	8004a14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	4ba0      	ldr	r3, [pc, #640]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d112      	bne.n	8004a2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a06:	4b9d      	ldr	r3, [pc, #628]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a12:	d10b      	bne.n	8004a2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a14:	4b99      	ldr	r3, [pc, #612]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d05b      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x108>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d157      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e236      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a34:	d106      	bne.n	8004a44 <HAL_RCC_OscConfig+0x74>
 8004a36:	4b91      	ldr	r3, [pc, #580]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a90      	ldr	r2, [pc, #576]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e01d      	b.n	8004a80 <HAL_RCC_OscConfig+0xb0>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a4c:	d10c      	bne.n	8004a68 <HAL_RCC_OscConfig+0x98>
 8004a4e:	4b8b      	ldr	r3, [pc, #556]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a8a      	ldr	r2, [pc, #552]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	4b88      	ldr	r3, [pc, #544]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a87      	ldr	r2, [pc, #540]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	e00b      	b.n	8004a80 <HAL_RCC_OscConfig+0xb0>
 8004a68:	4b84      	ldr	r3, [pc, #528]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a83      	ldr	r2, [pc, #524]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	4b81      	ldr	r3, [pc, #516]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a80      	ldr	r2, [pc, #512]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d013      	beq.n	8004ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a88:	f7fd ffd6 	bl	8002a38 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a90:	f7fd ffd2 	bl	8002a38 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b64      	cmp	r3, #100	; 0x64
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e1fb      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa2:	4b76      	ldr	r3, [pc, #472]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d0f0      	beq.n	8004a90 <HAL_RCC_OscConfig+0xc0>
 8004aae:	e014      	b.n	8004ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab0:	f7fd ffc2 	bl	8002a38 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab6:	e008      	b.n	8004aca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ab8:	f7fd ffbe 	bl	8002a38 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b64      	cmp	r3, #100	; 0x64
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e1e7      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aca:	4b6c      	ldr	r3, [pc, #432]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCC_OscConfig+0xe8>
 8004ad6:	e000      	b.n	8004ada <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d063      	beq.n	8004bae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ae6:	4b65      	ldr	r3, [pc, #404]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00b      	beq.n	8004b0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004af2:	4b62      	ldr	r3, [pc, #392]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d11c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afe:	4b5f      	ldr	r3, [pc, #380]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d116      	bne.n	8004b38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b0a:	4b5c      	ldr	r3, [pc, #368]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_RCC_OscConfig+0x152>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d001      	beq.n	8004b22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e1bb      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b22:	4b56      	ldr	r3, [pc, #344]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	4952      	ldr	r1, [pc, #328]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b36:	e03a      	b.n	8004bae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d020      	beq.n	8004b82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b40:	4b4f      	ldr	r3, [pc, #316]	; (8004c80 <HAL_RCC_OscConfig+0x2b0>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b46:	f7fd ff77 	bl	8002a38 <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b4e:	f7fd ff73 	bl	8002a38 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e19c      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b60:	4b46      	ldr	r3, [pc, #280]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0f0      	beq.n	8004b4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6c:	4b43      	ldr	r3, [pc, #268]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4940      	ldr	r1, [pc, #256]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	600b      	str	r3, [r1, #0]
 8004b80:	e015      	b.n	8004bae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b82:	4b3f      	ldr	r3, [pc, #252]	; (8004c80 <HAL_RCC_OscConfig+0x2b0>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b88:	f7fd ff56 	bl	8002a38 <HAL_GetTick>
 8004b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8e:	e008      	b.n	8004ba2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b90:	f7fd ff52 	bl	8002a38 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e17b      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ba2:	4b36      	ldr	r3, [pc, #216]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1f0      	bne.n	8004b90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d030      	beq.n	8004c1c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d016      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bc2:	4b30      	ldr	r3, [pc, #192]	; (8004c84 <HAL_RCC_OscConfig+0x2b4>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc8:	f7fd ff36 	bl	8002a38 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bd0:	f7fd ff32 	bl	8002a38 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e15b      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004be2:	4b26      	ldr	r3, [pc, #152]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x200>
 8004bee:	e015      	b.n	8004c1c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bf0:	4b24      	ldr	r3, [pc, #144]	; (8004c84 <HAL_RCC_OscConfig+0x2b4>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf6:	f7fd ff1f 	bl	8002a38 <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfc:	e008      	b.n	8004c10 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bfe:	f7fd ff1b 	bl	8002a38 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e144      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c10:	4b1a      	ldr	r3, [pc, #104]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1f0      	bne.n	8004bfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 80a0 	beq.w	8004d6a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c2e:	4b13      	ldr	r3, [pc, #76]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10f      	bne.n	8004c5a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	4b0f      	ldr	r3, [pc, #60]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	4a0e      	ldr	r2, [pc, #56]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c48:	6413      	str	r3, [r2, #64]	; 0x40
 8004c4a:	4b0c      	ldr	r3, [pc, #48]	; (8004c7c <HAL_RCC_OscConfig+0x2ac>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c52:	60bb      	str	r3, [r7, #8]
 8004c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c56:	2301      	movs	r3, #1
 8004c58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c5a:	4b0b      	ldr	r3, [pc, #44]	; (8004c88 <HAL_RCC_OscConfig+0x2b8>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d121      	bne.n	8004caa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c66:	4b08      	ldr	r3, [pc, #32]	; (8004c88 <HAL_RCC_OscConfig+0x2b8>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a07      	ldr	r2, [pc, #28]	; (8004c88 <HAL_RCC_OscConfig+0x2b8>)
 8004c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c72:	f7fd fee1 	bl	8002a38 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c78:	e011      	b.n	8004c9e <HAL_RCC_OscConfig+0x2ce>
 8004c7a:	bf00      	nop
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	42470000 	.word	0x42470000
 8004c84:	42470e80 	.word	0x42470e80
 8004c88:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c8c:	f7fd fed4 	bl	8002a38 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d901      	bls.n	8004c9e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e0fd      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9e:	4b81      	ldr	r3, [pc, #516]	; (8004ea4 <HAL_RCC_OscConfig+0x4d4>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d0f0      	beq.n	8004c8c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d106      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x2f0>
 8004cb2:	4b7d      	ldr	r3, [pc, #500]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb6:	4a7c      	ldr	r2, [pc, #496]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cb8:	f043 0301 	orr.w	r3, r3, #1
 8004cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cbe:	e01c      	b.n	8004cfa <HAL_RCC_OscConfig+0x32a>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b05      	cmp	r3, #5
 8004cc6:	d10c      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x312>
 8004cc8:	4b77      	ldr	r3, [pc, #476]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ccc:	4a76      	ldr	r2, [pc, #472]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cce:	f043 0304 	orr.w	r3, r3, #4
 8004cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004cd4:	4b74      	ldr	r3, [pc, #464]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd8:	4a73      	ldr	r2, [pc, #460]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cda:	f043 0301 	orr.w	r3, r3, #1
 8004cde:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce0:	e00b      	b.n	8004cfa <HAL_RCC_OscConfig+0x32a>
 8004ce2:	4b71      	ldr	r3, [pc, #452]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce6:	4a70      	ldr	r2, [pc, #448]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004ce8:	f023 0301 	bic.w	r3, r3, #1
 8004cec:	6713      	str	r3, [r2, #112]	; 0x70
 8004cee:	4b6e      	ldr	r3, [pc, #440]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf2:	4a6d      	ldr	r2, [pc, #436]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004cf4:	f023 0304 	bic.w	r3, r3, #4
 8004cf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d015      	beq.n	8004d2e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d02:	f7fd fe99 	bl	8002a38 <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d08:	e00a      	b.n	8004d20 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d0a:	f7fd fe95 	bl	8002a38 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e0bc      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d20:	4b61      	ldr	r3, [pc, #388]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d0ee      	beq.n	8004d0a <HAL_RCC_OscConfig+0x33a>
 8004d2c:	e014      	b.n	8004d58 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d2e:	f7fd fe83 	bl	8002a38 <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d34:	e00a      	b.n	8004d4c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d36:	f7fd fe7f 	bl	8002a38 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d901      	bls.n	8004d4c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e0a6      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4c:	4b56      	ldr	r3, [pc, #344]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1ee      	bne.n	8004d36 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d58:	7dfb      	ldrb	r3, [r7, #23]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d105      	bne.n	8004d6a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d5e:	4b52      	ldr	r3, [pc, #328]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	4a51      	ldr	r2, [pc, #324]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 8092 	beq.w	8004e98 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d74:	4b4c      	ldr	r3, [pc, #304]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f003 030c 	and.w	r3, r3, #12
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d05c      	beq.n	8004e3a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d141      	bne.n	8004e0c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d88:	4b48      	ldr	r3, [pc, #288]	; (8004eac <HAL_RCC_OscConfig+0x4dc>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8e:	f7fd fe53 	bl	8002a38 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d94:	e008      	b.n	8004da8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d96:	f7fd fe4f 	bl	8002a38 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d901      	bls.n	8004da8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e078      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da8:	4b3f      	ldr	r3, [pc, #252]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1f0      	bne.n	8004d96 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	69da      	ldr	r2, [r3, #28]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	431a      	orrs	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc2:	019b      	lsls	r3, r3, #6
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	041b      	lsls	r3, r3, #16
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd6:	061b      	lsls	r3, r3, #24
 8004dd8:	4933      	ldr	r1, [pc, #204]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dde:	4b33      	ldr	r3, [pc, #204]	; (8004eac <HAL_RCC_OscConfig+0x4dc>)
 8004de0:	2201      	movs	r2, #1
 8004de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de4:	f7fd fe28 	bl	8002a38 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dec:	f7fd fe24 	bl	8002a38 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e04d      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dfe:	4b2a      	ldr	r3, [pc, #168]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d0f0      	beq.n	8004dec <HAL_RCC_OscConfig+0x41c>
 8004e0a:	e045      	b.n	8004e98 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e0c:	4b27      	ldr	r3, [pc, #156]	; (8004eac <HAL_RCC_OscConfig+0x4dc>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e12:	f7fd fe11 	bl	8002a38 <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e1a:	f7fd fe0d 	bl	8002a38 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e036      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1f0      	bne.n	8004e1a <HAL_RCC_OscConfig+0x44a>
 8004e38:	e02e      	b.n	8004e98 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d101      	bne.n	8004e46 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e029      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e46:	4b18      	ldr	r3, [pc, #96]	; (8004ea8 <HAL_RCC_OscConfig+0x4d8>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d11c      	bne.n	8004e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d115      	bne.n	8004e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e6e:	4013      	ands	r3, r2
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d10d      	bne.n	8004e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d106      	bne.n	8004e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d001      	beq.n	8004e98 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e000      	b.n	8004e9a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3718      	adds	r7, #24
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	40007000 	.word	0x40007000
 8004ea8:	40023800 	.word	0x40023800
 8004eac:	42470060 	.word	0x42470060

08004eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d101      	bne.n	8004ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e0cc      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ec4:	4b68      	ldr	r3, [pc, #416]	; (8005068 <HAL_RCC_ClockConfig+0x1b8>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 030f 	and.w	r3, r3, #15
 8004ecc:	683a      	ldr	r2, [r7, #0]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d90c      	bls.n	8004eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed2:	4b65      	ldr	r3, [pc, #404]	; (8005068 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	b2d2      	uxtb	r2, r2
 8004ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eda:	4b63      	ldr	r3, [pc, #396]	; (8005068 <HAL_RCC_ClockConfig+0x1b8>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	683a      	ldr	r2, [r7, #0]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d001      	beq.n	8004eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e0b8      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d020      	beq.n	8004f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d005      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f04:	4b59      	ldr	r3, [pc, #356]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	4a58      	ldr	r2, [pc, #352]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0308 	and.w	r3, r3, #8
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f1c:	4b53      	ldr	r3, [pc, #332]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	4a52      	ldr	r2, [pc, #328]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f28:	4b50      	ldr	r3, [pc, #320]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	494d      	ldr	r1, [pc, #308]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d044      	beq.n	8004fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d107      	bne.n	8004f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f4e:	4b47      	ldr	r3, [pc, #284]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d119      	bne.n	8004f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e07f      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d003      	beq.n	8004f6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f6a:	2b03      	cmp	r3, #3
 8004f6c:	d107      	bne.n	8004f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f6e:	4b3f      	ldr	r3, [pc, #252]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e06f      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f7e:	4b3b      	ldr	r3, [pc, #236]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e067      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f8e:	4b37      	ldr	r3, [pc, #220]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f023 0203 	bic.w	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	4934      	ldr	r1, [pc, #208]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa0:	f7fd fd4a 	bl	8002a38 <HAL_GetTick>
 8004fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fa6:	e00a      	b.n	8004fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fa8:	f7fd fd46 	bl	8002a38 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e04f      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fbe:	4b2b      	ldr	r3, [pc, #172]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 020c 	and.w	r2, r3, #12
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d1eb      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd0:	4b25      	ldr	r3, [pc, #148]	; (8005068 <HAL_RCC_ClockConfig+0x1b8>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 030f 	and.w	r3, r3, #15
 8004fd8:	683a      	ldr	r2, [r7, #0]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d20c      	bcs.n	8004ff8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fde:	4b22      	ldr	r3, [pc, #136]	; (8005068 <HAL_RCC_ClockConfig+0x1b8>)
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	b2d2      	uxtb	r2, r2
 8004fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fe6:	4b20      	ldr	r3, [pc, #128]	; (8005068 <HAL_RCC_ClockConfig+0x1b8>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 030f 	and.w	r3, r3, #15
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d001      	beq.n	8004ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e032      	b.n	800505e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0304 	and.w	r3, r3, #4
 8005000:	2b00      	cmp	r3, #0
 8005002:	d008      	beq.n	8005016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005004:	4b19      	ldr	r3, [pc, #100]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	4916      	ldr	r1, [pc, #88]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8005012:	4313      	orrs	r3, r2
 8005014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0308 	and.w	r3, r3, #8
 800501e:	2b00      	cmp	r3, #0
 8005020:	d009      	beq.n	8005036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005022:	4b12      	ldr	r3, [pc, #72]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	490e      	ldr	r1, [pc, #56]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	4313      	orrs	r3, r2
 8005034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005036:	f000 f821 	bl	800507c <HAL_RCC_GetSysClockFreq>
 800503a:	4601      	mov	r1, r0
 800503c:	4b0b      	ldr	r3, [pc, #44]	; (800506c <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	091b      	lsrs	r3, r3, #4
 8005042:	f003 030f 	and.w	r3, r3, #15
 8005046:	4a0a      	ldr	r2, [pc, #40]	; (8005070 <HAL_RCC_ClockConfig+0x1c0>)
 8005048:	5cd3      	ldrb	r3, [r2, r3]
 800504a:	fa21 f303 	lsr.w	r3, r1, r3
 800504e:	4a09      	ldr	r2, [pc, #36]	; (8005074 <HAL_RCC_ClockConfig+0x1c4>)
 8005050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005052:	4b09      	ldr	r3, [pc, #36]	; (8005078 <HAL_RCC_ClockConfig+0x1c8>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4618      	mov	r0, r3
 8005058:	f7fd fcaa 	bl	80029b0 <HAL_InitTick>

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40023c00 	.word	0x40023c00
 800506c:	40023800 	.word	0x40023800
 8005070:	0800e578 	.word	0x0800e578
 8005074:	20000010 	.word	0x20000010
 8005078:	20000014 	.word	0x20000014

0800507c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800507c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005082:	2300      	movs	r3, #0
 8005084:	607b      	str	r3, [r7, #4]
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	2300      	movs	r3, #0
 800508c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800508e:	2300      	movs	r3, #0
 8005090:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005092:	4b50      	ldr	r3, [pc, #320]	; (80051d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f003 030c 	and.w	r3, r3, #12
 800509a:	2b04      	cmp	r3, #4
 800509c:	d007      	beq.n	80050ae <HAL_RCC_GetSysClockFreq+0x32>
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d008      	beq.n	80050b4 <HAL_RCC_GetSysClockFreq+0x38>
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f040 808d 	bne.w	80051c2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050a8:	4b4b      	ldr	r3, [pc, #300]	; (80051d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80050aa:	60bb      	str	r3, [r7, #8]
       break;
 80050ac:	e08c      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ae:	4b4b      	ldr	r3, [pc, #300]	; (80051dc <HAL_RCC_GetSysClockFreq+0x160>)
 80050b0:	60bb      	str	r3, [r7, #8]
      break;
 80050b2:	e089      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050b4:	4b47      	ldr	r3, [pc, #284]	; (80051d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050be:	4b45      	ldr	r3, [pc, #276]	; (80051d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d023      	beq.n	8005112 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ca:	4b42      	ldr	r3, [pc, #264]	; (80051d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	099b      	lsrs	r3, r3, #6
 80050d0:	f04f 0400 	mov.w	r4, #0
 80050d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80050d8:	f04f 0200 	mov.w	r2, #0
 80050dc:	ea03 0501 	and.w	r5, r3, r1
 80050e0:	ea04 0602 	and.w	r6, r4, r2
 80050e4:	4a3d      	ldr	r2, [pc, #244]	; (80051dc <HAL_RCC_GetSysClockFreq+0x160>)
 80050e6:	fb02 f106 	mul.w	r1, r2, r6
 80050ea:	2200      	movs	r2, #0
 80050ec:	fb02 f205 	mul.w	r2, r2, r5
 80050f0:	440a      	add	r2, r1
 80050f2:	493a      	ldr	r1, [pc, #232]	; (80051dc <HAL_RCC_GetSysClockFreq+0x160>)
 80050f4:	fba5 0101 	umull	r0, r1, r5, r1
 80050f8:	1853      	adds	r3, r2, r1
 80050fa:	4619      	mov	r1, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f04f 0400 	mov.w	r4, #0
 8005102:	461a      	mov	r2, r3
 8005104:	4623      	mov	r3, r4
 8005106:	f7fb facf 	bl	80006a8 <__aeabi_uldivmod>
 800510a:	4603      	mov	r3, r0
 800510c:	460c      	mov	r4, r1
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	e049      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005112:	4b30      	ldr	r3, [pc, #192]	; (80051d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	099b      	lsrs	r3, r3, #6
 8005118:	f04f 0400 	mov.w	r4, #0
 800511c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005120:	f04f 0200 	mov.w	r2, #0
 8005124:	ea03 0501 	and.w	r5, r3, r1
 8005128:	ea04 0602 	and.w	r6, r4, r2
 800512c:	4629      	mov	r1, r5
 800512e:	4632      	mov	r2, r6
 8005130:	f04f 0300 	mov.w	r3, #0
 8005134:	f04f 0400 	mov.w	r4, #0
 8005138:	0154      	lsls	r4, r2, #5
 800513a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800513e:	014b      	lsls	r3, r1, #5
 8005140:	4619      	mov	r1, r3
 8005142:	4622      	mov	r2, r4
 8005144:	1b49      	subs	r1, r1, r5
 8005146:	eb62 0206 	sbc.w	r2, r2, r6
 800514a:	f04f 0300 	mov.w	r3, #0
 800514e:	f04f 0400 	mov.w	r4, #0
 8005152:	0194      	lsls	r4, r2, #6
 8005154:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005158:	018b      	lsls	r3, r1, #6
 800515a:	1a5b      	subs	r3, r3, r1
 800515c:	eb64 0402 	sbc.w	r4, r4, r2
 8005160:	f04f 0100 	mov.w	r1, #0
 8005164:	f04f 0200 	mov.w	r2, #0
 8005168:	00e2      	lsls	r2, r4, #3
 800516a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800516e:	00d9      	lsls	r1, r3, #3
 8005170:	460b      	mov	r3, r1
 8005172:	4614      	mov	r4, r2
 8005174:	195b      	adds	r3, r3, r5
 8005176:	eb44 0406 	adc.w	r4, r4, r6
 800517a:	f04f 0100 	mov.w	r1, #0
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	02a2      	lsls	r2, r4, #10
 8005184:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005188:	0299      	lsls	r1, r3, #10
 800518a:	460b      	mov	r3, r1
 800518c:	4614      	mov	r4, r2
 800518e:	4618      	mov	r0, r3
 8005190:	4621      	mov	r1, r4
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f04f 0400 	mov.w	r4, #0
 8005198:	461a      	mov	r2, r3
 800519a:	4623      	mov	r3, r4
 800519c:	f7fb fa84 	bl	80006a8 <__aeabi_uldivmod>
 80051a0:	4603      	mov	r3, r0
 80051a2:	460c      	mov	r4, r1
 80051a4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051a6:	4b0b      	ldr	r3, [pc, #44]	; (80051d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	0c1b      	lsrs	r3, r3, #16
 80051ac:	f003 0303 	and.w	r3, r3, #3
 80051b0:	3301      	adds	r3, #1
 80051b2:	005b      	lsls	r3, r3, #1
 80051b4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80051be:	60bb      	str	r3, [r7, #8]
      break;
 80051c0:	e002      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051c2:	4b05      	ldr	r3, [pc, #20]	; (80051d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80051c4:	60bb      	str	r3, [r7, #8]
      break;
 80051c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051c8:	68bb      	ldr	r3, [r7, #8]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051d2:	bf00      	nop
 80051d4:	40023800 	.word	0x40023800
 80051d8:	00f42400 	.word	0x00f42400
 80051dc:	017d7840 	.word	0x017d7840

080051e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051e4:	4b03      	ldr	r3, [pc, #12]	; (80051f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80051e6:	681b      	ldr	r3, [r3, #0]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	20000010 	.word	0x20000010

080051f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e056      	b.n	80052b8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d106      	bne.n	800522a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f7fd f8b3 	bl	8002390 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2202      	movs	r2, #2
 800522e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005240:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685a      	ldr	r2, [r3, #4]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	431a      	orrs	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	431a      	orrs	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005266:	431a      	orrs	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	69db      	ldr	r3, [r3, #28]
 800526c:	431a      	orrs	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	ea42 0103 	orr.w	r1, r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	0c1b      	lsrs	r3, r3, #16
 8005288:	f003 0104 	and.w	r1, r3, #4
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	69da      	ldr	r2, [r3, #28]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b088      	sub	sp, #32
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	603b      	str	r3, [r7, #0]
 80052cc:	4613      	mov	r3, r2
 80052ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d101      	bne.n	80052e2 <HAL_SPI_Transmit+0x22>
 80052de:	2302      	movs	r3, #2
 80052e0:	e11e      	b.n	8005520 <HAL_SPI_Transmit+0x260>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052ea:	f7fd fba5 	bl	8002a38 <HAL_GetTick>
 80052ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80052f0:	88fb      	ldrh	r3, [r7, #6]
 80052f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d002      	beq.n	8005306 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005300:	2302      	movs	r3, #2
 8005302:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005304:	e103      	b.n	800550e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <HAL_SPI_Transmit+0x52>
 800530c:	88fb      	ldrh	r3, [r7, #6]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d102      	bne.n	8005318 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005316:	e0fa      	b.n	800550e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2203      	movs	r2, #3
 800531c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	88fa      	ldrh	r2, [r7, #6]
 8005330:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	88fa      	ldrh	r2, [r7, #6]
 8005336:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800535e:	d107      	bne.n	8005370 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800536e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800537a:	2b40      	cmp	r3, #64	; 0x40
 800537c:	d007      	beq.n	800538e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800538c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005396:	d14b      	bne.n	8005430 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d002      	beq.n	80053a6 <HAL_SPI_Transmit+0xe6>
 80053a0:	8afb      	ldrh	r3, [r7, #22]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d13e      	bne.n	8005424 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	881a      	ldrh	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b6:	1c9a      	adds	r2, r3, #2
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	3b01      	subs	r3, #1
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053ca:	e02b      	b.n	8005424 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d112      	bne.n	8005400 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053de:	881a      	ldrh	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ea:	1c9a      	adds	r2, r3, #2
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80053fe:	e011      	b.n	8005424 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005400:	f7fd fb1a 	bl	8002a38 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d803      	bhi.n	8005418 <HAL_SPI_Transmit+0x158>
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005416:	d102      	bne.n	800541e <HAL_SPI_Transmit+0x15e>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d102      	bne.n	8005424 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005422:	e074      	b.n	800550e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005428:	b29b      	uxth	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1ce      	bne.n	80053cc <HAL_SPI_Transmit+0x10c>
 800542e:	e04c      	b.n	80054ca <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d002      	beq.n	800543e <HAL_SPI_Transmit+0x17e>
 8005438:	8afb      	ldrh	r3, [r7, #22]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d140      	bne.n	80054c0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	330c      	adds	r3, #12
 8005448:	7812      	ldrb	r2, [r2, #0]
 800544a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800545a:	b29b      	uxth	r3, r3
 800545c:	3b01      	subs	r3, #1
 800545e:	b29a      	uxth	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005464:	e02c      	b.n	80054c0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d113      	bne.n	800549c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	330c      	adds	r3, #12
 800547e:	7812      	ldrb	r2, [r2, #0]
 8005480:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005490:	b29b      	uxth	r3, r3
 8005492:	3b01      	subs	r3, #1
 8005494:	b29a      	uxth	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	86da      	strh	r2, [r3, #54]	; 0x36
 800549a:	e011      	b.n	80054c0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800549c:	f7fd facc 	bl	8002a38 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d803      	bhi.n	80054b4 <HAL_SPI_Transmit+0x1f4>
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b2:	d102      	bne.n	80054ba <HAL_SPI_Transmit+0x1fa>
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d102      	bne.n	80054c0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80054be:	e026      	b.n	800550e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1cd      	bne.n	8005466 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	6839      	ldr	r1, [r7, #0]
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f000 fa36 	bl	8005940 <SPI_EndRxTxTransaction>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d002      	beq.n	80054e0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2220      	movs	r2, #32
 80054de:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d10a      	bne.n	80054fe <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054e8:	2300      	movs	r3, #0
 80054ea:	613b      	str	r3, [r7, #16]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	613b      	str	r3, [r7, #16]
 80054fc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005502:	2b00      	cmp	r3, #0
 8005504:	d002      	beq.n	800550c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	77fb      	strb	r3, [r7, #31]
 800550a:	e000      	b.n	800550e <HAL_SPI_Transmit+0x24e>
  }

error:
 800550c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800551e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005520:	4618      	mov	r0, r3
 8005522:	3720      	adds	r7, #32
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b08c      	sub	sp, #48	; 0x30
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005536:	2301      	movs	r3, #1
 8005538:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005546:	2b01      	cmp	r3, #1
 8005548:	d101      	bne.n	800554e <HAL_SPI_TransmitReceive+0x26>
 800554a:	2302      	movs	r3, #2
 800554c:	e18a      	b.n	8005864 <HAL_SPI_TransmitReceive+0x33c>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005556:	f7fd fa6f 	bl	8002a38 <HAL_GetTick>
 800555a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800556c:	887b      	ldrh	r3, [r7, #2]
 800556e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005570:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005574:	2b01      	cmp	r3, #1
 8005576:	d00f      	beq.n	8005598 <HAL_SPI_TransmitReceive+0x70>
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800557e:	d107      	bne.n	8005590 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d103      	bne.n	8005590 <HAL_SPI_TransmitReceive+0x68>
 8005588:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800558c:	2b04      	cmp	r3, #4
 800558e:	d003      	beq.n	8005598 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005590:	2302      	movs	r3, #2
 8005592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005596:	e15b      	b.n	8005850 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <HAL_SPI_TransmitReceive+0x82>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <HAL_SPI_TransmitReceive+0x82>
 80055a4:	887b      	ldrh	r3, [r7, #2]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d103      	bne.n	80055b2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80055b0:	e14e      	b.n	8005850 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d003      	beq.n	80055c6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2205      	movs	r2, #5
 80055c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	887a      	ldrh	r2, [r7, #2]
 80055d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	887a      	ldrh	r2, [r7, #2]
 80055dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	887a      	ldrh	r2, [r7, #2]
 80055e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	887a      	ldrh	r2, [r7, #2]
 80055ee:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005606:	2b40      	cmp	r3, #64	; 0x40
 8005608:	d007      	beq.n	800561a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005618:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005622:	d178      	bne.n	8005716 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d002      	beq.n	8005632 <HAL_SPI_TransmitReceive+0x10a>
 800562c:	8b7b      	ldrh	r3, [r7, #26]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d166      	bne.n	8005700 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005636:	881a      	ldrh	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005642:	1c9a      	adds	r2, r3, #2
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b01      	subs	r3, #1
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005656:	e053      	b.n	8005700 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b02      	cmp	r3, #2
 8005664:	d11b      	bne.n	800569e <HAL_SPI_TransmitReceive+0x176>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800566a:	b29b      	uxth	r3, r3
 800566c:	2b00      	cmp	r3, #0
 800566e:	d016      	beq.n	800569e <HAL_SPI_TransmitReceive+0x176>
 8005670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005672:	2b01      	cmp	r3, #1
 8005674:	d113      	bne.n	800569e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567a:	881a      	ldrh	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005686:	1c9a      	adds	r2, r3, #2
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005690:	b29b      	uxth	r3, r3
 8005692:	3b01      	subs	r3, #1
 8005694:	b29a      	uxth	r2, r3
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800569a:	2300      	movs	r3, #0
 800569c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d119      	bne.n	80056e0 <HAL_SPI_TransmitReceive+0x1b8>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d014      	beq.n	80056e0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c0:	b292      	uxth	r2, r2
 80056c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c8:	1c9a      	adds	r2, r3, #2
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056dc:	2301      	movs	r3, #1
 80056de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056e0:	f7fd f9aa 	bl	8002a38 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d807      	bhi.n	8005700 <HAL_SPI_TransmitReceive+0x1d8>
 80056f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f6:	d003      	beq.n	8005700 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80056fe:	e0a7      	b.n	8005850 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005704:	b29b      	uxth	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1a6      	bne.n	8005658 <HAL_SPI_TransmitReceive+0x130>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800570e:	b29b      	uxth	r3, r3
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1a1      	bne.n	8005658 <HAL_SPI_TransmitReceive+0x130>
 8005714:	e07c      	b.n	8005810 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_SPI_TransmitReceive+0x1fc>
 800571e:	8b7b      	ldrh	r3, [r7, #26]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d16b      	bne.n	80057fc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	330c      	adds	r3, #12
 800572e:	7812      	ldrb	r2, [r2, #0]
 8005730:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005736:	1c5a      	adds	r2, r3, #1
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005740:	b29b      	uxth	r3, r3
 8005742:	3b01      	subs	r3, #1
 8005744:	b29a      	uxth	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800574a:	e057      	b.n	80057fc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b02      	cmp	r3, #2
 8005758:	d11c      	bne.n	8005794 <HAL_SPI_TransmitReceive+0x26c>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800575e:	b29b      	uxth	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	d017      	beq.n	8005794 <HAL_SPI_TransmitReceive+0x26c>
 8005764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005766:	2b01      	cmp	r3, #1
 8005768:	d114      	bne.n	8005794 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	330c      	adds	r3, #12
 8005774:	7812      	ldrb	r2, [r2, #0]
 8005776:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800577c:	1c5a      	adds	r2, r3, #1
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005786:	b29b      	uxth	r3, r3
 8005788:	3b01      	subs	r3, #1
 800578a:	b29a      	uxth	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005790:	2300      	movs	r3, #0
 8005792:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d119      	bne.n	80057d6 <HAL_SPI_TransmitReceive+0x2ae>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d014      	beq.n	80057d6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68da      	ldr	r2, [r3, #12]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b6:	b2d2      	uxtb	r2, r2
 80057b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057be:	1c5a      	adds	r2, r3, #1
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	3b01      	subs	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057d2:	2301      	movs	r3, #1
 80057d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057d6:	f7fd f92f 	bl	8002a38 <HAL_GetTick>
 80057da:	4602      	mov	r2, r0
 80057dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d803      	bhi.n	80057ee <HAL_SPI_TransmitReceive+0x2c6>
 80057e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ec:	d102      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x2cc>
 80057ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d103      	bne.n	80057fc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80057fa:	e029      	b.n	8005850 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005800:	b29b      	uxth	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1a2      	bne.n	800574c <HAL_SPI_TransmitReceive+0x224>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800580a:	b29b      	uxth	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d19d      	bne.n	800574c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005812:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 f893 	bl	8005940 <SPI_EndRxTxTransaction>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d006      	beq.n	800582e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2220      	movs	r2, #32
 800582a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800582c:	e010      	b.n	8005850 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10b      	bne.n	800584e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	617b      	str	r3, [r7, #20]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	e000      	b.n	8005850 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800584e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005860:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005864:	4618      	mov	r0, r3
 8005866:	3730      	adds	r7, #48	; 0x30
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	4613      	mov	r3, r2
 800587a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800587c:	e04c      	b.n	8005918 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005884:	d048      	beq.n	8005918 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005886:	f7fd f8d7 	bl	8002a38 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d902      	bls.n	800589c <SPI_WaitFlagStateUntilTimeout+0x30>
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d13d      	bne.n	8005918 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80058aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058b4:	d111      	bne.n	80058da <SPI_WaitFlagStateUntilTimeout+0x6e>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058be:	d004      	beq.n	80058ca <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058c8:	d107      	bne.n	80058da <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058e2:	d10f      	bne.n	8005904 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058f2:	601a      	str	r2, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005902:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e00f      	b.n	8005938 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689a      	ldr	r2, [r3, #8]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	4013      	ands	r3, r2
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	429a      	cmp	r2, r3
 8005926:	bf0c      	ite	eq
 8005928:	2301      	moveq	r3, #1
 800592a:	2300      	movne	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	461a      	mov	r2, r3
 8005930:	79fb      	ldrb	r3, [r7, #7]
 8005932:	429a      	cmp	r2, r3
 8005934:	d1a3      	bne.n	800587e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800594c:	4b1b      	ldr	r3, [pc, #108]	; (80059bc <SPI_EndRxTxTransaction+0x7c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a1b      	ldr	r2, [pc, #108]	; (80059c0 <SPI_EndRxTxTransaction+0x80>)
 8005952:	fba2 2303 	umull	r2, r3, r2, r3
 8005956:	0d5b      	lsrs	r3, r3, #21
 8005958:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800595c:	fb02 f303 	mul.w	r3, r2, r3
 8005960:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800596a:	d112      	bne.n	8005992 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2200      	movs	r2, #0
 8005974:	2180      	movs	r1, #128	; 0x80
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f7ff ff78 	bl	800586c <SPI_WaitFlagStateUntilTimeout>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d016      	beq.n	80059b0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005986:	f043 0220 	orr.w	r2, r3, #32
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e00f      	b.n	80059b2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	3b01      	subs	r3, #1
 800599c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a8:	2b80      	cmp	r3, #128	; 0x80
 80059aa:	d0f2      	beq.n	8005992 <SPI_EndRxTxTransaction+0x52>
 80059ac:	e000      	b.n	80059b0 <SPI_EndRxTxTransaction+0x70>
        break;
 80059ae:	bf00      	nop
  }

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3718      	adds	r7, #24
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20000010 	.word	0x20000010
 80059c0:	165e9f81 	.word	0x165e9f81

080059c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e01d      	b.n	8005a12 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d106      	bne.n	80059f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fc fee0 	bl	80027b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	3304      	adds	r3, #4
 8005a00:	4619      	mov	r1, r3
 8005a02:	4610      	mov	r0, r2
 8005a04:	f000 fb42 	bl	800608c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b085      	sub	sp, #20
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 0201 	orr.w	r2, r2, #1
 8005a30:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2b06      	cmp	r3, #6
 8005a42:	d007      	beq.n	8005a54 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f042 0201 	orr.w	r2, r2, #1
 8005a52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr

08005a62 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b082      	sub	sp, #8
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e01d      	b.n	8005ab0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d106      	bne.n	8005a8e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f815 	bl	8005ab8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2202      	movs	r2, #2
 8005a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	4610      	mov	r0, r2
 8005aa2:	f000 faf3 	bl	800608c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2201      	movs	r2, #1
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fd7a 	bl	80065d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a10      	ldr	r2, [pc, #64]	; (8005b2c <HAL_TIM_PWM_Start+0x60>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d107      	bne.n	8005afe <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005afc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f003 0307 	and.w	r3, r3, #7
 8005b08:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2b06      	cmp	r3, #6
 8005b0e:	d007      	beq.n	8005b20 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	40010000 	.word	0x40010000

08005b30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d122      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d11b      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f06f 0202 	mvn.w	r2, #2
 8005b5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 fa6b 	bl	800604e <HAL_TIM_IC_CaptureCallback>
 8005b78:	e005      	b.n	8005b86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fa5d 	bl	800603a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 fa6e 	bl	8006062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	f003 0304 	and.w	r3, r3, #4
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	d122      	bne.n	8005be0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	f003 0304 	and.w	r3, r3, #4
 8005ba4:	2b04      	cmp	r3, #4
 8005ba6:	d11b      	bne.n	8005be0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f06f 0204 	mvn.w	r2, #4
 8005bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 fa41 	bl	800604e <HAL_TIM_IC_CaptureCallback>
 8005bcc:	e005      	b.n	8005bda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 fa33 	bl	800603a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 fa44 	bl	8006062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	f003 0308 	and.w	r3, r3, #8
 8005bea:	2b08      	cmp	r3, #8
 8005bec:	d122      	bne.n	8005c34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	f003 0308 	and.w	r3, r3, #8
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d11b      	bne.n	8005c34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f06f 0208 	mvn.w	r2, #8
 8005c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2204      	movs	r2, #4
 8005c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	f003 0303 	and.w	r3, r3, #3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 fa17 	bl	800604e <HAL_TIM_IC_CaptureCallback>
 8005c20:	e005      	b.n	8005c2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 fa09 	bl	800603a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 fa1a 	bl	8006062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	f003 0310 	and.w	r3, r3, #16
 8005c3e:	2b10      	cmp	r3, #16
 8005c40:	d122      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f003 0310 	and.w	r3, r3, #16
 8005c4c:	2b10      	cmp	r3, #16
 8005c4e:	d11b      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f06f 0210 	mvn.w	r2, #16
 8005c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2208      	movs	r2, #8
 8005c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	69db      	ldr	r3, [r3, #28]
 8005c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f9ed 	bl	800604e <HAL_TIM_IC_CaptureCallback>
 8005c74:	e005      	b.n	8005c82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f9df 	bl	800603a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 f9f0 	bl	8006062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d10e      	bne.n	8005cb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d107      	bne.n	8005cb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0201 	mvn.w	r2, #1
 8005cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f7fc fb20 	bl	80022f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cbe:	2b80      	cmp	r3, #128	; 0x80
 8005cc0:	d10e      	bne.n	8005ce0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ccc:	2b80      	cmp	r3, #128	; 0x80
 8005cce:	d107      	bne.n	8005ce0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 fd1a 	bl	8006714 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cea:	2b40      	cmp	r3, #64	; 0x40
 8005cec:	d10e      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf8:	2b40      	cmp	r3, #64	; 0x40
 8005cfa:	d107      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f9b5 	bl	8006076 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b20      	cmp	r3, #32
 8005d18:	d10e      	bne.n	8005d38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f003 0320 	and.w	r3, r3, #32
 8005d24:	2b20      	cmp	r3, #32
 8005d26:	d107      	bne.n	8005d38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f06f 0220 	mvn.w	r2, #32
 8005d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fce4 	bl	8006700 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d38:	bf00      	nop
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d101      	bne.n	8005d5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005d56:	2302      	movs	r3, #2
 8005d58:	e0b4      	b.n	8005ec4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2202      	movs	r2, #2
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b0c      	cmp	r3, #12
 8005d6e:	f200 809f 	bhi.w	8005eb0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005d72:	a201      	add	r2, pc, #4	; (adr r2, 8005d78 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d78:	08005dad 	.word	0x08005dad
 8005d7c:	08005eb1 	.word	0x08005eb1
 8005d80:	08005eb1 	.word	0x08005eb1
 8005d84:	08005eb1 	.word	0x08005eb1
 8005d88:	08005ded 	.word	0x08005ded
 8005d8c:	08005eb1 	.word	0x08005eb1
 8005d90:	08005eb1 	.word	0x08005eb1
 8005d94:	08005eb1 	.word	0x08005eb1
 8005d98:	08005e2f 	.word	0x08005e2f
 8005d9c:	08005eb1 	.word	0x08005eb1
 8005da0:	08005eb1 	.word	0x08005eb1
 8005da4:	08005eb1 	.word	0x08005eb1
 8005da8:	08005e6f 	.word	0x08005e6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f000 f9ea 	bl	800618c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699a      	ldr	r2, [r3, #24]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0208 	orr.w	r2, r2, #8
 8005dc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	699a      	ldr	r2, [r3, #24]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f022 0204 	bic.w	r2, r2, #4
 8005dd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6999      	ldr	r1, [r3, #24]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	619a      	str	r2, [r3, #24]
      break;
 8005dea:	e062      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fa30 	bl	8006258 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6999      	ldr	r1, [r3, #24]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	021a      	lsls	r2, r3, #8
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	619a      	str	r2, [r3, #24]
      break;
 8005e2c:	e041      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68b9      	ldr	r1, [r7, #8]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f000 fa7b 	bl	8006330 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69da      	ldr	r2, [r3, #28]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f042 0208 	orr.w	r2, r2, #8
 8005e48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69da      	ldr	r2, [r3, #28]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 0204 	bic.w	r2, r2, #4
 8005e58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69d9      	ldr	r1, [r3, #28]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	691a      	ldr	r2, [r3, #16]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	61da      	str	r2, [r3, #28]
      break;
 8005e6c:	e021      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68b9      	ldr	r1, [r7, #8]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fac5 	bl	8006404 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69da      	ldr	r2, [r3, #28]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69d9      	ldr	r1, [r3, #28]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	021a      	lsls	r2, r3, #8
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	61da      	str	r2, [r3, #28]
      break;
 8005eae:	e000      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005eb0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d101      	bne.n	8005ee4 <HAL_TIM_ConfigClockSource+0x18>
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e0a6      	b.n	8006032 <HAL_TIM_ConfigClockSource+0x166>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2b40      	cmp	r3, #64	; 0x40
 8005f1a:	d067      	beq.n	8005fec <HAL_TIM_ConfigClockSource+0x120>
 8005f1c:	2b40      	cmp	r3, #64	; 0x40
 8005f1e:	d80b      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x6c>
 8005f20:	2b10      	cmp	r3, #16
 8005f22:	d073      	beq.n	800600c <HAL_TIM_ConfigClockSource+0x140>
 8005f24:	2b10      	cmp	r3, #16
 8005f26:	d802      	bhi.n	8005f2e <HAL_TIM_ConfigClockSource+0x62>
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d06f      	beq.n	800600c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005f2c:	e078      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f2e:	2b20      	cmp	r3, #32
 8005f30:	d06c      	beq.n	800600c <HAL_TIM_ConfigClockSource+0x140>
 8005f32:	2b30      	cmp	r3, #48	; 0x30
 8005f34:	d06a      	beq.n	800600c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005f36:	e073      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f38:	2b70      	cmp	r3, #112	; 0x70
 8005f3a:	d00d      	beq.n	8005f58 <HAL_TIM_ConfigClockSource+0x8c>
 8005f3c:	2b70      	cmp	r3, #112	; 0x70
 8005f3e:	d804      	bhi.n	8005f4a <HAL_TIM_ConfigClockSource+0x7e>
 8005f40:	2b50      	cmp	r3, #80	; 0x50
 8005f42:	d033      	beq.n	8005fac <HAL_TIM_ConfigClockSource+0xe0>
 8005f44:	2b60      	cmp	r3, #96	; 0x60
 8005f46:	d041      	beq.n	8005fcc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005f48:	e06a      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f4e:	d066      	beq.n	800601e <HAL_TIM_ConfigClockSource+0x152>
 8005f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f54:	d017      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005f56:	e063      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6818      	ldr	r0, [r3, #0]
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	6899      	ldr	r1, [r3, #8]
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f000 fb16 	bl	8006598 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f7a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	609a      	str	r2, [r3, #8]
      break;
 8005f84:	e04c      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	6899      	ldr	r1, [r3, #8]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f000 faff 	bl	8006598 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fa8:	609a      	str	r2, [r3, #8]
      break;
 8005faa:	e039      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6818      	ldr	r0, [r3, #0]
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	6859      	ldr	r1, [r3, #4]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	461a      	mov	r2, r3
 8005fba:	f000 fa73 	bl	80064a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2150      	movs	r1, #80	; 0x50
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f000 facc 	bl	8006562 <TIM_ITRx_SetConfig>
      break;
 8005fca:	e029      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6818      	ldr	r0, [r3, #0]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	6859      	ldr	r1, [r3, #4]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	f000 fa92 	bl	8006502 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2160      	movs	r1, #96	; 0x60
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 fabc 	bl	8006562 <TIM_ITRx_SetConfig>
      break;
 8005fea:	e019      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6818      	ldr	r0, [r3, #0]
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	6859      	ldr	r1, [r3, #4]
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	f000 fa53 	bl	80064a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2140      	movs	r1, #64	; 0x40
 8006004:	4618      	mov	r0, r3
 8006006:	f000 faac 	bl	8006562 <TIM_ITRx_SetConfig>
      break;
 800600a:	e009      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4619      	mov	r1, r3
 8006016:	4610      	mov	r0, r2
 8006018:	f000 faa3 	bl	8006562 <TIM_ITRx_SetConfig>
      break;
 800601c:	e000      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800601e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800603a:	b480      	push	{r7}
 800603c:	b083      	sub	sp, #12
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006042:	bf00      	nop
 8006044:	370c      	adds	r7, #12
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr

0800604e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800604e:	b480      	push	{r7}
 8006050:	b083      	sub	sp, #12
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006056:	bf00      	nop
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr

08006062 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006062:	b480      	push	{r7}
 8006064:	b083      	sub	sp, #12
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800606a:	bf00      	nop
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr

08006076 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006076:	b480      	push	{r7}
 8006078:	b083      	sub	sp, #12
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800607e:	bf00      	nop
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
	...

0800608c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a34      	ldr	r2, [pc, #208]	; (8006170 <TIM_Base_SetConfig+0xe4>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00f      	beq.n	80060c4 <TIM_Base_SetConfig+0x38>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060aa:	d00b      	beq.n	80060c4 <TIM_Base_SetConfig+0x38>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a31      	ldr	r2, [pc, #196]	; (8006174 <TIM_Base_SetConfig+0xe8>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d007      	beq.n	80060c4 <TIM_Base_SetConfig+0x38>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a30      	ldr	r2, [pc, #192]	; (8006178 <TIM_Base_SetConfig+0xec>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d003      	beq.n	80060c4 <TIM_Base_SetConfig+0x38>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a2f      	ldr	r2, [pc, #188]	; (800617c <TIM_Base_SetConfig+0xf0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d108      	bne.n	80060d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a25      	ldr	r2, [pc, #148]	; (8006170 <TIM_Base_SetConfig+0xe4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d01b      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060e4:	d017      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a22      	ldr	r2, [pc, #136]	; (8006174 <TIM_Base_SetConfig+0xe8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d013      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a21      	ldr	r2, [pc, #132]	; (8006178 <TIM_Base_SetConfig+0xec>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d00f      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a20      	ldr	r2, [pc, #128]	; (800617c <TIM_Base_SetConfig+0xf0>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d00b      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a1f      	ldr	r2, [pc, #124]	; (8006180 <TIM_Base_SetConfig+0xf4>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d007      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a1e      	ldr	r2, [pc, #120]	; (8006184 <TIM_Base_SetConfig+0xf8>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d003      	beq.n	8006116 <TIM_Base_SetConfig+0x8a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a1d      	ldr	r2, [pc, #116]	; (8006188 <TIM_Base_SetConfig+0xfc>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d108      	bne.n	8006128 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800611c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4313      	orrs	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a08      	ldr	r2, [pc, #32]	; (8006170 <TIM_Base_SetConfig+0xe4>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d103      	bne.n	800615c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	691a      	ldr	r2, [r3, #16]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	615a      	str	r2, [r3, #20]
}
 8006162:	bf00      	nop
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	40010000 	.word	0x40010000
 8006174:	40000400 	.word	0x40000400
 8006178:	40000800 	.word	0x40000800
 800617c:	40000c00 	.word	0x40000c00
 8006180:	40014000 	.word	0x40014000
 8006184:	40014400 	.word	0x40014400
 8006188:	40014800 	.word	0x40014800

0800618c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	f023 0201 	bic.w	r2, r3, #1
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 0303 	bic.w	r3, r3, #3
 80061c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f023 0302 	bic.w	r3, r3, #2
 80061d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	4313      	orrs	r3, r2
 80061de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a1c      	ldr	r2, [pc, #112]	; (8006254 <TIM_OC1_SetConfig+0xc8>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d10c      	bne.n	8006202 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f023 0308 	bic.w	r3, r3, #8
 80061ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	f023 0304 	bic.w	r3, r3, #4
 8006200:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a13      	ldr	r2, [pc, #76]	; (8006254 <TIM_OC1_SetConfig+0xc8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d111      	bne.n	800622e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	693a      	ldr	r2, [r7, #16]
 8006220:	4313      	orrs	r3, r2
 8006222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	4313      	orrs	r3, r2
 800622c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	621a      	str	r2, [r3, #32]
}
 8006248:	bf00      	nop
 800624a:	371c      	adds	r7, #28
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	40010000 	.word	0x40010000

08006258 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	f023 0210 	bic.w	r2, r3, #16
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800628e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	021b      	lsls	r3, r3, #8
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	4313      	orrs	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f023 0320 	bic.w	r3, r3, #32
 80062a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	011b      	lsls	r3, r3, #4
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a1e      	ldr	r2, [pc, #120]	; (800632c <TIM_OC2_SetConfig+0xd4>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d10d      	bne.n	80062d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	011b      	lsls	r3, r3, #4
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a15      	ldr	r2, [pc, #84]	; (800632c <TIM_OC2_SetConfig+0xd4>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d113      	bne.n	8006304 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	699b      	ldr	r3, [r3, #24]
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	4313      	orrs	r3, r2
 8006302:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	621a      	str	r2, [r3, #32]
}
 800631e:	bf00      	nop
 8006320:	371c      	adds	r7, #28
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	40010000 	.word	0x40010000

08006330 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006330:	b480      	push	{r7}
 8006332:	b087      	sub	sp, #28
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800635e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f023 0303 	bic.w	r3, r3, #3
 8006366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	4313      	orrs	r3, r2
 8006370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	021b      	lsls	r3, r3, #8
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a1d      	ldr	r2, [pc, #116]	; (8006400 <TIM_OC3_SetConfig+0xd0>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d10d      	bne.n	80063aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006394:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	021b      	lsls	r3, r3, #8
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	4313      	orrs	r3, r2
 80063a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a14      	ldr	r2, [pc, #80]	; (8006400 <TIM_OC3_SetConfig+0xd0>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d113      	bne.n	80063da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80063c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	011b      	lsls	r3, r3, #4
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	621a      	str	r2, [r3, #32]
}
 80063f4:	bf00      	nop
 80063f6:	371c      	adds	r7, #28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	40010000 	.word	0x40010000

08006404 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a1b      	ldr	r3, [r3, #32]
 8006412:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	69db      	ldr	r3, [r3, #28]
 800642a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800643a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	021b      	lsls	r3, r3, #8
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800644e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	031b      	lsls	r3, r3, #12
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	4313      	orrs	r3, r2
 800645a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a10      	ldr	r2, [pc, #64]	; (80064a0 <TIM_OC4_SetConfig+0x9c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d109      	bne.n	8006478 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800646a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	019b      	lsls	r3, r3, #6
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	4313      	orrs	r3, r2
 8006476:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	621a      	str	r2, [r3, #32]
}
 8006492:	bf00      	nop
 8006494:	371c      	adds	r7, #28
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	40010000 	.word	0x40010000

080064a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	f023 0201 	bic.w	r2, r3, #1
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	011b      	lsls	r3, r3, #4
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f023 030a 	bic.w	r3, r3, #10
 80064e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	621a      	str	r2, [r3, #32]
}
 80064f6:	bf00      	nop
 80064f8:	371c      	adds	r7, #28
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr

08006502 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006502:	b480      	push	{r7}
 8006504:	b087      	sub	sp, #28
 8006506:	af00      	add	r7, sp, #0
 8006508:	60f8      	str	r0, [r7, #12]
 800650a:	60b9      	str	r1, [r7, #8]
 800650c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	f023 0210 	bic.w	r2, r3, #16
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800652c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	031b      	lsls	r3, r3, #12
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	4313      	orrs	r3, r2
 8006536:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800653e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	011b      	lsls	r3, r3, #4
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	4313      	orrs	r3, r2
 8006548:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	697a      	ldr	r2, [r7, #20]
 800654e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	621a      	str	r2, [r3, #32]
}
 8006556:	bf00      	nop
 8006558:	371c      	adds	r7, #28
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006562:	b480      	push	{r7}
 8006564:	b085      	sub	sp, #20
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
 800656a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006578:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800657a:	683a      	ldr	r2, [r7, #0]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	4313      	orrs	r3, r2
 8006580:	f043 0307 	orr.w	r3, r3, #7
 8006584:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	609a      	str	r2, [r3, #8]
}
 800658c:	bf00      	nop
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
 80065a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	021a      	lsls	r2, r3, #8
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	431a      	orrs	r2, r3
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	4313      	orrs	r3, r2
 80065c0:	697a      	ldr	r2, [r7, #20]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	609a      	str	r2, [r3, #8]
}
 80065cc:	bf00      	nop
 80065ce:	371c      	adds	r7, #28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065d8:	b480      	push	{r7}
 80065da:	b087      	sub	sp, #28
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f003 031f 	and.w	r3, r3, #31
 80065ea:	2201      	movs	r2, #1
 80065ec:	fa02 f303 	lsl.w	r3, r2, r3
 80065f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6a1a      	ldr	r2, [r3, #32]
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	43db      	mvns	r3, r3
 80065fa:	401a      	ands	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6a1a      	ldr	r2, [r3, #32]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f003 031f 	and.w	r3, r3, #31
 800660a:	6879      	ldr	r1, [r7, #4]
 800660c:	fa01 f303 	lsl.w	r3, r1, r3
 8006610:	431a      	orrs	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	621a      	str	r2, [r3, #32]
}
 8006616:	bf00      	nop
 8006618:	371c      	adds	r7, #28
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
	...

08006624 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006634:	2b01      	cmp	r3, #1
 8006636:	d101      	bne.n	800663c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006638:	2302      	movs	r3, #2
 800663a:	e050      	b.n	80066de <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006662:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4313      	orrs	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a1c      	ldr	r2, [pc, #112]	; (80066ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d018      	beq.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006688:	d013      	beq.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a18      	ldr	r2, [pc, #96]	; (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d00e      	beq.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a16      	ldr	r2, [pc, #88]	; (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d009      	beq.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a15      	ldr	r2, [pc, #84]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d004      	beq.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a13      	ldr	r2, [pc, #76]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d10c      	bne.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3714      	adds	r7, #20
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	40010000 	.word	0x40010000
 80066f0:	40000400 	.word	0x40000400
 80066f4:	40000800 	.word	0x40000800
 80066f8:	40000c00 	.word	0x40000c00
 80066fc:	40014000 	.word	0x40014000

08006700 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006728:	b084      	sub	sp, #16
 800672a:	b580      	push	{r7, lr}
 800672c:	b084      	sub	sp, #16
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
 8006732:	f107 001c 	add.w	r0, r7, #28
 8006736:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800673a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673c:	2b01      	cmp	r3, #1
 800673e:	d122      	bne.n	8006786 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006744:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006754:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006758:	687a      	ldr	r2, [r7, #4]
 800675a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006768:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800676a:	2b01      	cmp	r3, #1
 800676c:	d105      	bne.n	800677a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f001 fab4 	bl	8007ce8 <USB_CoreReset>
 8006780:	4603      	mov	r3, r0
 8006782:	73fb      	strb	r3, [r7, #15]
 8006784:	e01a      	b.n	80067bc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f001 faa8 	bl	8007ce8 <USB_CoreReset>
 8006798:	4603      	mov	r3, r0
 800679a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800679c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d106      	bne.n	80067b0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	639a      	str	r2, [r3, #56]	; 0x38
 80067ae:	e005      	b.n	80067bc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80067bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d10b      	bne.n	80067da <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f043 0206 	orr.w	r2, r3, #6
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f043 0220 	orr.w	r2, r3, #32
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80067da:	7bfb      	ldrb	r3, [r7, #15]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80067e6:	b004      	add	sp, #16
 80067e8:	4770      	bx	lr
	...

080067ec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b087      	sub	sp, #28
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	4613      	mov	r3, r2
 80067f8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80067fa:	79fb      	ldrb	r3, [r7, #7]
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d165      	bne.n	80068cc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	4a41      	ldr	r2, [pc, #260]	; (8006908 <USB_SetTurnaroundTime+0x11c>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d906      	bls.n	8006816 <USB_SetTurnaroundTime+0x2a>
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	4a40      	ldr	r2, [pc, #256]	; (800690c <USB_SetTurnaroundTime+0x120>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d802      	bhi.n	8006816 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006810:	230f      	movs	r3, #15
 8006812:	617b      	str	r3, [r7, #20]
 8006814:	e062      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	4a3c      	ldr	r2, [pc, #240]	; (800690c <USB_SetTurnaroundTime+0x120>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d906      	bls.n	800682c <USB_SetTurnaroundTime+0x40>
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	4a3b      	ldr	r2, [pc, #236]	; (8006910 <USB_SetTurnaroundTime+0x124>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d802      	bhi.n	800682c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006826:	230e      	movs	r3, #14
 8006828:	617b      	str	r3, [r7, #20]
 800682a:	e057      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4a38      	ldr	r2, [pc, #224]	; (8006910 <USB_SetTurnaroundTime+0x124>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d906      	bls.n	8006842 <USB_SetTurnaroundTime+0x56>
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	4a37      	ldr	r2, [pc, #220]	; (8006914 <USB_SetTurnaroundTime+0x128>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d802      	bhi.n	8006842 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800683c:	230d      	movs	r3, #13
 800683e:	617b      	str	r3, [r7, #20]
 8006840:	e04c      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	4a33      	ldr	r2, [pc, #204]	; (8006914 <USB_SetTurnaroundTime+0x128>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d906      	bls.n	8006858 <USB_SetTurnaroundTime+0x6c>
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	4a32      	ldr	r2, [pc, #200]	; (8006918 <USB_SetTurnaroundTime+0x12c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d802      	bhi.n	8006858 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006852:	230c      	movs	r3, #12
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	e041      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	4a2f      	ldr	r2, [pc, #188]	; (8006918 <USB_SetTurnaroundTime+0x12c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d906      	bls.n	800686e <USB_SetTurnaroundTime+0x82>
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	4a2e      	ldr	r2, [pc, #184]	; (800691c <USB_SetTurnaroundTime+0x130>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d802      	bhi.n	800686e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006868:	230b      	movs	r3, #11
 800686a:	617b      	str	r3, [r7, #20]
 800686c:	e036      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	4a2a      	ldr	r2, [pc, #168]	; (800691c <USB_SetTurnaroundTime+0x130>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d906      	bls.n	8006884 <USB_SetTurnaroundTime+0x98>
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	4a29      	ldr	r2, [pc, #164]	; (8006920 <USB_SetTurnaroundTime+0x134>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d802      	bhi.n	8006884 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800687e:	230a      	movs	r3, #10
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	e02b      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	4a26      	ldr	r2, [pc, #152]	; (8006920 <USB_SetTurnaroundTime+0x134>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d906      	bls.n	800689a <USB_SetTurnaroundTime+0xae>
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	4a25      	ldr	r2, [pc, #148]	; (8006924 <USB_SetTurnaroundTime+0x138>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d802      	bhi.n	800689a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006894:	2309      	movs	r3, #9
 8006896:	617b      	str	r3, [r7, #20]
 8006898:	e020      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	4a21      	ldr	r2, [pc, #132]	; (8006924 <USB_SetTurnaroundTime+0x138>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d906      	bls.n	80068b0 <USB_SetTurnaroundTime+0xc4>
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	4a20      	ldr	r2, [pc, #128]	; (8006928 <USB_SetTurnaroundTime+0x13c>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d802      	bhi.n	80068b0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80068aa:	2308      	movs	r3, #8
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	e015      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	4a1d      	ldr	r2, [pc, #116]	; (8006928 <USB_SetTurnaroundTime+0x13c>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d906      	bls.n	80068c6 <USB_SetTurnaroundTime+0xda>
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	4a1c      	ldr	r2, [pc, #112]	; (800692c <USB_SetTurnaroundTime+0x140>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d802      	bhi.n	80068c6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80068c0:	2307      	movs	r3, #7
 80068c2:	617b      	str	r3, [r7, #20]
 80068c4:	e00a      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80068c6:	2306      	movs	r3, #6
 80068c8:	617b      	str	r3, [r7, #20]
 80068ca:	e007      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80068cc:	79fb      	ldrb	r3, [r7, #7]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d102      	bne.n	80068d8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80068d2:	2309      	movs	r3, #9
 80068d4:	617b      	str	r3, [r7, #20]
 80068d6:	e001      	b.n	80068dc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80068d8:	2309      	movs	r3, #9
 80068da:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	68da      	ldr	r2, [r3, #12]
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	029b      	lsls	r3, r3, #10
 80068f0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80068f4:	431a      	orrs	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	371c      	adds	r7, #28
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	00d8acbf 	.word	0x00d8acbf
 800690c:	00e4e1bf 	.word	0x00e4e1bf
 8006910:	00f423ff 	.word	0x00f423ff
 8006914:	0106737f 	.word	0x0106737f
 8006918:	011a499f 	.word	0x011a499f
 800691c:	01312cff 	.word	0x01312cff
 8006920:	014ca43f 	.word	0x014ca43f
 8006924:	016e35ff 	.word	0x016e35ff
 8006928:	01a6ab1f 	.word	0x01a6ab1f
 800692c:	01e847ff 	.word	0x01e847ff

08006930 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	f043 0201 	orr.w	r2, r3, #1
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f023 0201 	bic.w	r2, r3, #1
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800698c:	78fb      	ldrb	r3, [r7, #3]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d106      	bne.n	80069a0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	60da      	str	r2, [r3, #12]
 800699e:	e00b      	b.n	80069b8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80069a0:	78fb      	ldrb	r3, [r7, #3]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d106      	bne.n	80069b4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	60da      	str	r2, [r3, #12]
 80069b2:	e001      	b.n	80069b8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e003      	b.n	80069c0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80069b8:	2032      	movs	r0, #50	; 0x32
 80069ba:	f7fc f849 	bl	8002a50 <HAL_Delay>

  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3708      	adds	r7, #8
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069c8:	b084      	sub	sp, #16
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b086      	sub	sp, #24
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80069d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80069da:	2300      	movs	r3, #0
 80069dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80069e2:	2300      	movs	r3, #0
 80069e4:	613b      	str	r3, [r7, #16]
 80069e6:	e009      	b.n	80069fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	3340      	adds	r3, #64	; 0x40
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4413      	add	r3, r2
 80069f2:	2200      	movs	r2, #0
 80069f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	3301      	adds	r3, #1
 80069fa:	613b      	str	r3, [r7, #16]
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	2b0e      	cmp	r3, #14
 8006a00:	d9f2      	bls.n	80069e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006a02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d11c      	bne.n	8006a42 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a16:	f043 0302 	orr.w	r3, r3, #2
 8006a1a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a38:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	639a      	str	r2, [r3, #56]	; 0x38
 8006a40:	e00b      	b.n	8006a5a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a46:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006a60:	461a      	mov	r2, r3
 8006a62:	2300      	movs	r3, #0
 8006a64:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a74:	461a      	mov	r2, r3
 8006a76:	680b      	ldr	r3, [r1, #0]
 8006a78:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d10c      	bne.n	8006a9a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d104      	bne.n	8006a90 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006a86:	2100      	movs	r1, #0
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f949 	bl	8006d20 <USB_SetDevSpeed>
 8006a8e:	e008      	b.n	8006aa2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006a90:	2101      	movs	r1, #1
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f944 	bl	8006d20 <USB_SetDevSpeed>
 8006a98:	e003      	b.n	8006aa2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006a9a:	2103      	movs	r1, #3
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f93f 	bl	8006d20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006aa2:	2110      	movs	r1, #16
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f8f3 	bl	8006c90 <USB_FlushTxFifo>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d001      	beq.n	8006ab4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f911 	bl	8006cdc <USB_FlushRxFifo>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aca:	461a      	mov	r2, r3
 8006acc:	2300      	movs	r3, #0
 8006ace:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	2300      	movs	r3, #0
 8006ada:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	613b      	str	r3, [r7, #16]
 8006aec:	e043      	b.n	8006b76 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	015a      	lsls	r2, r3, #5
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	4413      	add	r3, r2
 8006af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b04:	d118      	bne.n	8006b38 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10a      	bne.n	8006b22 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b18:	461a      	mov	r2, r3
 8006b1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006b1e:	6013      	str	r3, [r2, #0]
 8006b20:	e013      	b.n	8006b4a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b2e:	461a      	mov	r2, r3
 8006b30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006b34:	6013      	str	r3, [r2, #0]
 8006b36:	e008      	b.n	8006b4a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	015a      	lsls	r2, r3, #5
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	4413      	add	r3, r2
 8006b40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b44:	461a      	mov	r2, r3
 8006b46:	2300      	movs	r3, #0
 8006b48:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	015a      	lsls	r2, r3, #5
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	4413      	add	r3, r2
 8006b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b56:	461a      	mov	r2, r3
 8006b58:	2300      	movs	r3, #0
 8006b5a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	015a      	lsls	r2, r3, #5
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	4413      	add	r3, r2
 8006b64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b68:	461a      	mov	r2, r3
 8006b6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006b6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	3301      	adds	r3, #1
 8006b74:	613b      	str	r3, [r7, #16]
 8006b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d3b7      	bcc.n	8006aee <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b7e:	2300      	movs	r3, #0
 8006b80:	613b      	str	r3, [r7, #16]
 8006b82:	e043      	b.n	8006c0c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b9a:	d118      	bne.n	8006bce <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10a      	bne.n	8006bb8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	e013      	b.n	8006be0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	015a      	lsls	r2, r3, #5
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006bca:	6013      	str	r3, [r2, #0]
 8006bcc:	e008      	b.n	8006be0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bda:	461a      	mov	r2, r3
 8006bdc:	2300      	movs	r3, #0
 8006bde:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	015a      	lsls	r2, r3, #5
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	4413      	add	r3, r2
 8006be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bec:	461a      	mov	r2, r3
 8006bee:	2300      	movs	r3, #0
 8006bf0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bfe:	461a      	mov	r2, r3
 8006c00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006c04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	613b      	str	r3, [r7, #16]
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d3b7      	bcc.n	8006b84 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c26:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006c34:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d105      	bne.n	8006c48 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	f043 0210 	orr.w	r2, r3, #16
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	699a      	ldr	r2, [r3, #24]
 8006c4c:	4b0f      	ldr	r3, [pc, #60]	; (8006c8c <USB_DevInit+0x2c4>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d005      	beq.n	8006c66 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	f043 0208 	orr.w	r2, r3, #8
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006c66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d107      	bne.n	8006c7c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	699b      	ldr	r3, [r3, #24]
 8006c70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006c74:	f043 0304 	orr.w	r3, r3, #4
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3718      	adds	r7, #24
 8006c82:	46bd      	mov	sp, r7
 8006c84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c88:	b004      	add	sp, #16
 8006c8a:	4770      	bx	lr
 8006c8c:	803c3800 	.word	0x803c3800

08006c90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	019b      	lsls	r3, r3, #6
 8006ca2:	f043 0220 	orr.w	r2, r3, #32
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	3301      	adds	r3, #1
 8006cae:	60fb      	str	r3, [r7, #12]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4a09      	ldr	r2, [pc, #36]	; (8006cd8 <USB_FlushTxFifo+0x48>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d901      	bls.n	8006cbc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e006      	b.n	8006cca <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	f003 0320 	and.w	r3, r3, #32
 8006cc4:	2b20      	cmp	r3, #32
 8006cc6:	d0f0      	beq.n	8006caa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	00030d40 	.word	0x00030d40

08006cdc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2210      	movs	r2, #16
 8006cec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	60fb      	str	r3, [r7, #12]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4a09      	ldr	r2, [pc, #36]	; (8006d1c <USB_FlushRxFifo+0x40>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d901      	bls.n	8006d00 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e006      	b.n	8006d0e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	f003 0310 	and.w	r3, r3, #16
 8006d08:	2b10      	cmp	r3, #16
 8006d0a:	d0f0      	beq.n	8006cee <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	00030d40 	.word	0x00030d40

08006d20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	460b      	mov	r3, r1
 8006d2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	68f9      	ldr	r1, [r7, #12]
 8006d3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d40:	4313      	orrs	r3, r2
 8006d42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b087      	sub	sp, #28
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f003 0306 	and.w	r3, r3, #6
 8006d6a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d102      	bne.n	8006d78 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006d72:	2300      	movs	r3, #0
 8006d74:	75fb      	strb	r3, [r7, #23]
 8006d76:	e00a      	b.n	8006d8e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d002      	beq.n	8006d84 <USB_GetDevSpeed+0x32>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2b06      	cmp	r3, #6
 8006d82:	d102      	bne.n	8006d8a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006d84:	2302      	movs	r3, #2
 8006d86:	75fb      	strb	r3, [r7, #23]
 8006d88:	e001      	b.n	8006d8e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006d8a:	230f      	movs	r3, #15
 8006d8c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006d8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	371c      	adds	r7, #28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	785b      	ldrb	r3, [r3, #1]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d13a      	bne.n	8006e2e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dbe:	69da      	ldr	r2, [r3, #28]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	f003 030f 	and.w	r3, r3, #15
 8006dc8:	2101      	movs	r1, #1
 8006dca:	fa01 f303 	lsl.w	r3, r1, r3
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	68f9      	ldr	r1, [r7, #12]
 8006dd2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	015a      	lsls	r2, r3, #5
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	4413      	add	r3, r2
 8006de2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d155      	bne.n	8006e9c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	78db      	ldrb	r3, [r3, #3]
 8006e0a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006e0c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	059b      	lsls	r3, r3, #22
 8006e12:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006e14:	4313      	orrs	r3, r2
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	0151      	lsls	r1, r2, #5
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	440a      	add	r2, r1
 8006e1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	e036      	b.n	8006e9c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e34:	69da      	ldr	r2, [r3, #28]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	f003 030f 	and.w	r3, r3, #15
 8006e3e:	2101      	movs	r1, #1
 8006e40:	fa01 f303 	lsl.w	r3, r1, r3
 8006e44:	041b      	lsls	r3, r3, #16
 8006e46:	68f9      	ldr	r1, [r7, #12]
 8006e48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d11a      	bne.n	8006e9c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	015a      	lsls	r2, r3, #5
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	78db      	ldrb	r3, [r3, #3]
 8006e80:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006e82:	430b      	orrs	r3, r1
 8006e84:	4313      	orrs	r3, r2
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	0151      	lsls	r1, r2, #5
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	440a      	add	r2, r1
 8006e8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e9a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
	...

08006eac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	781b      	ldrb	r3, [r3, #0]
 8006ebe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	785b      	ldrb	r3, [r3, #1]
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d161      	bne.n	8006f8c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	015a      	lsls	r2, r3, #5
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	4413      	add	r3, r2
 8006ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006eda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ede:	d11f      	bne.n	8006f20 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	015a      	lsls	r2, r3, #5
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	0151      	lsls	r1, r2, #5
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	440a      	add	r2, r1
 8006ef6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006efa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006efe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	0151      	lsls	r1, r2, #5
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	440a      	add	r2, r1
 8006f16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	f003 030f 	and.w	r3, r3, #15
 8006f30:	2101      	movs	r1, #1
 8006f32:	fa01 f303 	lsl.w	r3, r1, r3
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	43db      	mvns	r3, r3
 8006f3a:	68f9      	ldr	r1, [r7, #12]
 8006f3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f40:	4013      	ands	r3, r2
 8006f42:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f4a:	69da      	ldr	r2, [r3, #28]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	f003 030f 	and.w	r3, r3, #15
 8006f54:	2101      	movs	r1, #1
 8006f56:	fa01 f303 	lsl.w	r3, r1, r3
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	43db      	mvns	r3, r3
 8006f5e:	68f9      	ldr	r1, [r7, #12]
 8006f60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f64:	4013      	ands	r3, r2
 8006f66:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	015a      	lsls	r2, r3, #5
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4413      	add	r3, r2
 8006f70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	0159      	lsls	r1, r3, #5
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	440b      	add	r3, r1
 8006f7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f82:	4619      	mov	r1, r3
 8006f84:	4b35      	ldr	r3, [pc, #212]	; (800705c <USB_DeactivateEndpoint+0x1b0>)
 8006f86:	4013      	ands	r3, r2
 8006f88:	600b      	str	r3, [r1, #0]
 8006f8a:	e060      	b.n	800704e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	015a      	lsls	r2, r3, #5
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	4413      	add	r3, r2
 8006f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fa2:	d11f      	bne.n	8006fe4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	0151      	lsls	r1, r2, #5
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	440a      	add	r2, r1
 8006fba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fbe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fc2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	015a      	lsls	r2, r3, #5
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4413      	add	r3, r2
 8006fcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68ba      	ldr	r2, [r7, #8]
 8006fd4:	0151      	lsls	r1, r2, #5
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	440a      	add	r2, r1
 8006fda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fde:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006fe2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	f003 030f 	and.w	r3, r3, #15
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8006ffa:	041b      	lsls	r3, r3, #16
 8006ffc:	43db      	mvns	r3, r3
 8006ffe:	68f9      	ldr	r1, [r7, #12]
 8007000:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007004:	4013      	ands	r3, r2
 8007006:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800700e:	69da      	ldr	r2, [r3, #28]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	f003 030f 	and.w	r3, r3, #15
 8007018:	2101      	movs	r1, #1
 800701a:	fa01 f303 	lsl.w	r3, r1, r3
 800701e:	041b      	lsls	r3, r3, #16
 8007020:	43db      	mvns	r3, r3
 8007022:	68f9      	ldr	r1, [r7, #12]
 8007024:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007028:	4013      	ands	r3, r2
 800702a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	4413      	add	r3, r2
 8007034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	0159      	lsls	r1, r3, #5
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	440b      	add	r3, r1
 8007042:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007046:	4619      	mov	r1, r3
 8007048:	4b05      	ldr	r3, [pc, #20]	; (8007060 <USB_DeactivateEndpoint+0x1b4>)
 800704a:	4013      	ands	r3, r2
 800704c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3714      	adds	r7, #20
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr
 800705c:	ec337800 	.word	0xec337800
 8007060:	eff37800 	.word	0xeff37800

08007064 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b08a      	sub	sp, #40	; 0x28
 8007068:	af02      	add	r7, sp, #8
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	4613      	mov	r3, r2
 8007070:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	785b      	ldrb	r3, [r3, #1]
 8007080:	2b01      	cmp	r3, #1
 8007082:	f040 815c 	bne.w	800733e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	695b      	ldr	r3, [r3, #20]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d132      	bne.n	80070f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	015a      	lsls	r2, r3, #5
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	4413      	add	r3, r2
 8007096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800709a:	691b      	ldr	r3, [r3, #16]
 800709c:	69ba      	ldr	r2, [r7, #24]
 800709e:	0151      	lsls	r1, r2, #5
 80070a0:	69fa      	ldr	r2, [r7, #28]
 80070a2:	440a      	add	r2, r1
 80070a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80070ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80070b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	015a      	lsls	r2, r3, #5
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070be:	691b      	ldr	r3, [r3, #16]
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	0151      	lsls	r1, r2, #5
 80070c4:	69fa      	ldr	r2, [r7, #28]
 80070c6:	440a      	add	r2, r1
 80070c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80070d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	015a      	lsls	r2, r3, #5
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	4413      	add	r3, r2
 80070da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	69ba      	ldr	r2, [r7, #24]
 80070e2:	0151      	lsls	r1, r2, #5
 80070e4:	69fa      	ldr	r2, [r7, #28]
 80070e6:	440a      	add	r2, r1
 80070e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070ec:	0cdb      	lsrs	r3, r3, #19
 80070ee:	04db      	lsls	r3, r3, #19
 80070f0:	6113      	str	r3, [r2, #16]
 80070f2:	e074      	b.n	80071de <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	015a      	lsls	r2, r3, #5
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	4413      	add	r3, r2
 80070fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	69ba      	ldr	r2, [r7, #24]
 8007104:	0151      	lsls	r1, r2, #5
 8007106:	69fa      	ldr	r2, [r7, #28]
 8007108:	440a      	add	r2, r1
 800710a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800710e:	0cdb      	lsrs	r3, r3, #19
 8007110:	04db      	lsls	r3, r3, #19
 8007112:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	4413      	add	r3, r2
 800711c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	0151      	lsls	r1, r2, #5
 8007126:	69fa      	ldr	r2, [r7, #28]
 8007128:	440a      	add	r2, r1
 800712a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800712e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007132:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007136:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	4413      	add	r3, r2
 8007140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007144:	691a      	ldr	r2, [r3, #16]
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	6959      	ldr	r1, [r3, #20]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	440b      	add	r3, r1
 8007150:	1e59      	subs	r1, r3, #1
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	fbb1 f3f3 	udiv	r3, r1, r3
 800715a:	04d9      	lsls	r1, r3, #19
 800715c:	4b9d      	ldr	r3, [pc, #628]	; (80073d4 <USB_EPStartXfer+0x370>)
 800715e:	400b      	ands	r3, r1
 8007160:	69b9      	ldr	r1, [r7, #24]
 8007162:	0148      	lsls	r0, r1, #5
 8007164:	69f9      	ldr	r1, [r7, #28]
 8007166:	4401      	add	r1, r0
 8007168:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800716c:	4313      	orrs	r3, r2
 800716e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800717c:	691a      	ldr	r2, [r3, #16]
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007186:	69b9      	ldr	r1, [r7, #24]
 8007188:	0148      	lsls	r0, r1, #5
 800718a:	69f9      	ldr	r1, [r7, #28]
 800718c:	4401      	add	r1, r0
 800718e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007192:	4313      	orrs	r3, r2
 8007194:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	78db      	ldrb	r3, [r3, #3]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d11f      	bne.n	80071de <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	015a      	lsls	r2, r3, #5
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	4413      	add	r3, r2
 80071a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	69ba      	ldr	r2, [r7, #24]
 80071ae:	0151      	lsls	r1, r2, #5
 80071b0:	69fa      	ldr	r2, [r7, #28]
 80071b2:	440a      	add	r2, r1
 80071b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071b8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80071bc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	015a      	lsls	r2, r3, #5
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	4413      	add	r3, r2
 80071c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	0151      	lsls	r1, r2, #5
 80071d0:	69fa      	ldr	r2, [r7, #28]
 80071d2:	440a      	add	r2, r1
 80071d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80071dc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80071de:	79fb      	ldrb	r3, [r7, #7]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d14b      	bne.n	800727c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d009      	beq.n	8007200 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071f8:	461a      	mov	r2, r3
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	78db      	ldrb	r3, [r3, #3]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d128      	bne.n	800725a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007214:	2b00      	cmp	r3, #0
 8007216:	d110      	bne.n	800723a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	015a      	lsls	r2, r3, #5
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	4413      	add	r3, r2
 8007220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	69ba      	ldr	r2, [r7, #24]
 8007228:	0151      	lsls	r1, r2, #5
 800722a:	69fa      	ldr	r2, [r7, #28]
 800722c:	440a      	add	r2, r1
 800722e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007232:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007236:	6013      	str	r3, [r2, #0]
 8007238:	e00f      	b.n	800725a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	4413      	add	r3, r2
 8007242:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	69ba      	ldr	r2, [r7, #24]
 800724a:	0151      	lsls	r1, r2, #5
 800724c:	69fa      	ldr	r2, [r7, #28]
 800724e:	440a      	add	r2, r1
 8007250:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007258:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	015a      	lsls	r2, r3, #5
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	4413      	add	r3, r2
 8007262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	0151      	lsls	r1, r2, #5
 800726c:	69fa      	ldr	r2, [r7, #28]
 800726e:	440a      	add	r2, r1
 8007270:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007274:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007278:	6013      	str	r3, [r2, #0]
 800727a:	e12f      	b.n	80074dc <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	4413      	add	r3, r2
 8007284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	0151      	lsls	r1, r2, #5
 800728e:	69fa      	ldr	r2, [r7, #28]
 8007290:	440a      	add	r2, r1
 8007292:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007296:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800729a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	78db      	ldrb	r3, [r3, #3]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d015      	beq.n	80072d0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	695b      	ldr	r3, [r3, #20]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 8117 	beq.w	80074dc <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	f003 030f 	and.w	r3, r3, #15
 80072be:	2101      	movs	r1, #1
 80072c0:	fa01 f303 	lsl.w	r3, r1, r3
 80072c4:	69f9      	ldr	r1, [r7, #28]
 80072c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072ca:	4313      	orrs	r3, r2
 80072cc:	634b      	str	r3, [r1, #52]	; 0x34
 80072ce:	e105      	b.n	80074dc <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d110      	bne.n	8007302 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	69ba      	ldr	r2, [r7, #24]
 80072f0:	0151      	lsls	r1, r2, #5
 80072f2:	69fa      	ldr	r2, [r7, #28]
 80072f4:	440a      	add	r2, r1
 80072f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80072fe:	6013      	str	r3, [r2, #0]
 8007300:	e00f      	b.n	8007322 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007302:	69bb      	ldr	r3, [r7, #24]
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	4413      	add	r3, r2
 800730a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	0151      	lsls	r1, r2, #5
 8007314:	69fa      	ldr	r2, [r7, #28]
 8007316:	440a      	add	r2, r1
 8007318:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800731c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007320:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	68d9      	ldr	r1, [r3, #12]
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	781a      	ldrb	r2, [r3, #0]
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	b298      	uxth	r0, r3
 8007330:	79fb      	ldrb	r3, [r7, #7]
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	4603      	mov	r3, r0
 8007336:	68f8      	ldr	r0, [r7, #12]
 8007338:	f000 fa2b 	bl	8007792 <USB_WritePacket>
 800733c:	e0ce      	b.n	80074dc <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	4413      	add	r3, r2
 8007346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	0151      	lsls	r1, r2, #5
 8007350:	69fa      	ldr	r2, [r7, #28]
 8007352:	440a      	add	r2, r1
 8007354:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007358:	0cdb      	lsrs	r3, r3, #19
 800735a:	04db      	lsls	r3, r3, #19
 800735c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	4413      	add	r3, r2
 8007366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	69ba      	ldr	r2, [r7, #24]
 800736e:	0151      	lsls	r1, r2, #5
 8007370:	69fa      	ldr	r2, [r7, #28]
 8007372:	440a      	add	r2, r1
 8007374:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007378:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800737c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007380:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d126      	bne.n	80073d8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	015a      	lsls	r2, r3, #5
 800738e:	69fb      	ldr	r3, [r7, #28]
 8007390:	4413      	add	r3, r2
 8007392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007396:	691a      	ldr	r2, [r3, #16]
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073a0:	69b9      	ldr	r1, [r7, #24]
 80073a2:	0148      	lsls	r0, r1, #5
 80073a4:	69f9      	ldr	r1, [r7, #28]
 80073a6:	4401      	add	r1, r0
 80073a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80073ac:	4313      	orrs	r3, r2
 80073ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	0151      	lsls	r1, r2, #5
 80073c2:	69fa      	ldr	r2, [r7, #28]
 80073c4:	440a      	add	r2, r1
 80073c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80073ce:	6113      	str	r3, [r2, #16]
 80073d0:	e036      	b.n	8007440 <USB_EPStartXfer+0x3dc>
 80073d2:	bf00      	nop
 80073d4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	695a      	ldr	r2, [r3, #20]
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	4413      	add	r3, r2
 80073e2:	1e5a      	subs	r2, r3, #1
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ec:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	015a      	lsls	r2, r3, #5
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	4413      	add	r3, r2
 80073f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073fa:	691a      	ldr	r2, [r3, #16]
 80073fc:	8afb      	ldrh	r3, [r7, #22]
 80073fe:	04d9      	lsls	r1, r3, #19
 8007400:	4b39      	ldr	r3, [pc, #228]	; (80074e8 <USB_EPStartXfer+0x484>)
 8007402:	400b      	ands	r3, r1
 8007404:	69b9      	ldr	r1, [r7, #24]
 8007406:	0148      	lsls	r0, r1, #5
 8007408:	69f9      	ldr	r1, [r7, #28]
 800740a:	4401      	add	r1, r0
 800740c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007410:	4313      	orrs	r3, r2
 8007412:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	015a      	lsls	r2, r3, #5
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	4413      	add	r3, r2
 800741c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007420:	691a      	ldr	r2, [r3, #16]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	8af9      	ldrh	r1, [r7, #22]
 8007428:	fb01 f303 	mul.w	r3, r1, r3
 800742c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007430:	69b9      	ldr	r1, [r7, #24]
 8007432:	0148      	lsls	r0, r1, #5
 8007434:	69f9      	ldr	r1, [r7, #28]
 8007436:	4401      	add	r1, r0
 8007438:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800743c:	4313      	orrs	r3, r2
 800743e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007440:	79fb      	ldrb	r3, [r7, #7]
 8007442:	2b01      	cmp	r3, #1
 8007444:	d10d      	bne.n	8007462 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d009      	beq.n	8007462 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	68d9      	ldr	r1, [r3, #12]
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	015a      	lsls	r2, r3, #5
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	4413      	add	r3, r2
 800745a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800745e:	460a      	mov	r2, r1
 8007460:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	78db      	ldrb	r3, [r3, #3]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d128      	bne.n	80074bc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007476:	2b00      	cmp	r3, #0
 8007478:	d110      	bne.n	800749c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800747a:	69bb      	ldr	r3, [r7, #24]
 800747c:	015a      	lsls	r2, r3, #5
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	4413      	add	r3, r2
 8007482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	0151      	lsls	r1, r2, #5
 800748c:	69fa      	ldr	r2, [r7, #28]
 800748e:	440a      	add	r2, r1
 8007490:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007494:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007498:	6013      	str	r3, [r2, #0]
 800749a:	e00f      	b.n	80074bc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	69ba      	ldr	r2, [r7, #24]
 80074ac:	0151      	lsls	r1, r2, #5
 80074ae:	69fa      	ldr	r2, [r7, #28]
 80074b0:	440a      	add	r2, r1
 80074b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074ba:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	69ba      	ldr	r2, [r7, #24]
 80074cc:	0151      	lsls	r1, r2, #5
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	440a      	add	r2, r1
 80074d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80074da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80074dc:	2300      	movs	r3, #0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3720      	adds	r7, #32
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	bf00      	nop
 80074e8:	1ff80000 	.word	0x1ff80000

080074ec <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b087      	sub	sp, #28
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	4613      	mov	r3, r2
 80074f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	785b      	ldrb	r3, [r3, #1]
 8007508:	2b01      	cmp	r3, #1
 800750a:	f040 80cd 	bne.w	80076a8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d132      	bne.n	800757c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	015a      	lsls	r2, r3, #5
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	4413      	add	r3, r2
 800751e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	0151      	lsls	r1, r2, #5
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	440a      	add	r2, r1
 800752c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007530:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007534:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007538:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	015a      	lsls	r2, r3, #5
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	4413      	add	r3, r2
 8007542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	0151      	lsls	r1, r2, #5
 800754c:	697a      	ldr	r2, [r7, #20]
 800754e:	440a      	add	r2, r1
 8007550:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007554:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007558:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	015a      	lsls	r2, r3, #5
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	4413      	add	r3, r2
 8007562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	693a      	ldr	r2, [r7, #16]
 800756a:	0151      	lsls	r1, r2, #5
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	440a      	add	r2, r1
 8007570:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007574:	0cdb      	lsrs	r3, r3, #19
 8007576:	04db      	lsls	r3, r3, #19
 8007578:	6113      	str	r3, [r2, #16]
 800757a:	e04e      	b.n	800761a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	4413      	add	r3, r2
 8007584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	693a      	ldr	r2, [r7, #16]
 800758c:	0151      	lsls	r1, r2, #5
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	440a      	add	r2, r1
 8007592:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007596:	0cdb      	lsrs	r3, r3, #19
 8007598:	04db      	lsls	r3, r3, #19
 800759a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	015a      	lsls	r2, r3, #5
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	4413      	add	r3, r2
 80075a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	0151      	lsls	r1, r2, #5
 80075ae:	697a      	ldr	r2, [r7, #20]
 80075b0:	440a      	add	r2, r1
 80075b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075b6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80075ba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80075be:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	695a      	ldr	r2, [r3, #20]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d903      	bls.n	80075d4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	689a      	ldr	r2, [r3, #8]
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	015a      	lsls	r2, r3, #5
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	0151      	lsls	r1, r2, #5
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	440a      	add	r2, r1
 80075ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	015a      	lsls	r2, r3, #5
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	4413      	add	r3, r2
 80075fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007600:	691a      	ldr	r2, [r3, #16]
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800760a:	6939      	ldr	r1, [r7, #16]
 800760c:	0148      	lsls	r0, r1, #5
 800760e:	6979      	ldr	r1, [r7, #20]
 8007610:	4401      	add	r1, r0
 8007612:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007616:	4313      	orrs	r3, r2
 8007618:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800761a:	79fb      	ldrb	r3, [r7, #7]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d11e      	bne.n	800765e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	691b      	ldr	r3, [r3, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d009      	beq.n	800763c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	4413      	add	r3, r2
 8007630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007634:	461a      	mov	r2, r3
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	015a      	lsls	r2, r3, #5
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	4413      	add	r3, r2
 8007644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	693a      	ldr	r2, [r7, #16]
 800764c:	0151      	lsls	r1, r2, #5
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	440a      	add	r2, r1
 8007652:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007656:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800765a:	6013      	str	r3, [r2, #0]
 800765c:	e092      	b.n	8007784 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	015a      	lsls	r2, r3, #5
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	4413      	add	r3, r2
 8007666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	0151      	lsls	r1, r2, #5
 8007670:	697a      	ldr	r2, [r7, #20]
 8007672:	440a      	add	r2, r1
 8007674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007678:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800767c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d07e      	beq.n	8007784 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800768c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	f003 030f 	and.w	r3, r3, #15
 8007696:	2101      	movs	r1, #1
 8007698:	fa01 f303 	lsl.w	r3, r1, r3
 800769c:	6979      	ldr	r1, [r7, #20]
 800769e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076a2:	4313      	orrs	r3, r2
 80076a4:	634b      	str	r3, [r1, #52]	; 0x34
 80076a6:	e06d      	b.n	8007784 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	015a      	lsls	r2, r3, #5
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	4413      	add	r3, r2
 80076b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	0151      	lsls	r1, r2, #5
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	440a      	add	r2, r1
 80076be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076c2:	0cdb      	lsrs	r3, r3, #19
 80076c4:	04db      	lsls	r3, r3, #19
 80076c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	015a      	lsls	r2, r3, #5
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	4413      	add	r3, r2
 80076d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	693a      	ldr	r2, [r7, #16]
 80076d8:	0151      	lsls	r1, r2, #5
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	440a      	add	r2, r1
 80076de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076e2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80076e6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80076ea:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d003      	beq.n	80076fc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	689a      	ldr	r2, [r3, #8]
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	015a      	lsls	r2, r3, #5
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	4413      	add	r3, r2
 8007704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	693a      	ldr	r2, [r7, #16]
 800770c:	0151      	lsls	r1, r2, #5
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	440a      	add	r2, r1
 8007712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007716:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800771a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	4413      	add	r3, r2
 8007724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007728:	691a      	ldr	r2, [r3, #16]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007732:	6939      	ldr	r1, [r7, #16]
 8007734:	0148      	lsls	r0, r1, #5
 8007736:	6979      	ldr	r1, [r7, #20]
 8007738:	4401      	add	r1, r0
 800773a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800773e:	4313      	orrs	r3, r2
 8007740:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007742:	79fb      	ldrb	r3, [r7, #7]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d10d      	bne.n	8007764 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d009      	beq.n	8007764 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	68d9      	ldr	r1, [r3, #12]
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007760:	460a      	mov	r2, r1
 8007762:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	015a      	lsls	r2, r3, #5
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	4413      	add	r3, r2
 800776c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	0151      	lsls	r1, r2, #5
 8007776:	697a      	ldr	r2, [r7, #20]
 8007778:	440a      	add	r2, r1
 800777a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800777e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007782:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	371c      	adds	r7, #28
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007792:	b480      	push	{r7}
 8007794:	b089      	sub	sp, #36	; 0x24
 8007796:	af00      	add	r7, sp, #0
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	4611      	mov	r1, r2
 800779e:	461a      	mov	r2, r3
 80077a0:	460b      	mov	r3, r1
 80077a2:	71fb      	strb	r3, [r7, #7]
 80077a4:	4613      	mov	r3, r2
 80077a6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80077b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d11a      	bne.n	80077ee <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80077b8:	88bb      	ldrh	r3, [r7, #4]
 80077ba:	3303      	adds	r3, #3
 80077bc:	089b      	lsrs	r3, r3, #2
 80077be:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80077c0:	2300      	movs	r3, #0
 80077c2:	61bb      	str	r3, [r7, #24]
 80077c4:	e00f      	b.n	80077e6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80077c6:	79fb      	ldrb	r3, [r7, #7]
 80077c8:	031a      	lsls	r2, r3, #12
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	4413      	add	r3, r2
 80077ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077d2:	461a      	mov	r2, r3
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6013      	str	r3, [r2, #0]
      pSrc++;
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	3304      	adds	r3, #4
 80077de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	3301      	adds	r3, #1
 80077e4:	61bb      	str	r3, [r7, #24]
 80077e6:	69ba      	ldr	r2, [r7, #24]
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d3eb      	bcc.n	80077c6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3724      	adds	r7, #36	; 0x24
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b089      	sub	sp, #36	; 0x24
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	4613      	mov	r3, r2
 8007808:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007812:	88fb      	ldrh	r3, [r7, #6]
 8007814:	3303      	adds	r3, #3
 8007816:	089b      	lsrs	r3, r3, #2
 8007818:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800781a:	2300      	movs	r3, #0
 800781c:	61bb      	str	r3, [r7, #24]
 800781e:	e00b      	b.n	8007838 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	601a      	str	r2, [r3, #0]
    pDest++;
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	3304      	adds	r3, #4
 8007830:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	3301      	adds	r3, #1
 8007836:	61bb      	str	r3, [r7, #24]
 8007838:	69ba      	ldr	r2, [r7, #24]
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	429a      	cmp	r2, r3
 800783e:	d3ef      	bcc.n	8007820 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007840:	69fb      	ldr	r3, [r7, #28]
}
 8007842:	4618      	mov	r0, r3
 8007844:	3724      	adds	r7, #36	; 0x24
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800784e:	b480      	push	{r7}
 8007850:	b085      	sub	sp, #20
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
 8007856:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	785b      	ldrb	r3, [r3, #1]
 8007866:	2b01      	cmp	r3, #1
 8007868:	d12c      	bne.n	80078c4 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	015a      	lsls	r2, r3, #5
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	4413      	add	r3, r2
 8007872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	db12      	blt.n	80078a2 <USB_EPSetStall+0x54>
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00f      	beq.n	80078a2 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	015a      	lsls	r2, r3, #5
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	4413      	add	r3, r2
 800788a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	0151      	lsls	r1, r2, #5
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	440a      	add	r2, r1
 8007898:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800789c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078a0:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	015a      	lsls	r2, r3, #5
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	4413      	add	r3, r2
 80078aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	0151      	lsls	r1, r2, #5
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	440a      	add	r2, r1
 80078b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80078c0:	6013      	str	r3, [r2, #0]
 80078c2:	e02b      	b.n	800791c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	015a      	lsls	r2, r3, #5
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	db12      	blt.n	80078fc <USB_EPSetStall+0xae>
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00f      	beq.n	80078fc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	015a      	lsls	r2, r3, #5
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	4413      	add	r3, r2
 80078e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	0151      	lsls	r1, r2, #5
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	440a      	add	r2, r1
 80078f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078fa:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	0151      	lsls	r1, r2, #5
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	440a      	add	r2, r1
 8007912:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007916:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800791a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	3714      	adds	r7, #20
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800792a:	b480      	push	{r7}
 800792c:	b085      	sub	sp, #20
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
 8007932:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	785b      	ldrb	r3, [r3, #1]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d128      	bne.n	8007998 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	015a      	lsls	r2, r3, #5
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	4413      	add	r3, r2
 800794e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	0151      	lsls	r1, r2, #5
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	440a      	add	r2, r1
 800795c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007960:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007964:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	78db      	ldrb	r3, [r3, #3]
 800796a:	2b03      	cmp	r3, #3
 800796c:	d003      	beq.n	8007976 <USB_EPClearStall+0x4c>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	78db      	ldrb	r3, [r3, #3]
 8007972:	2b02      	cmp	r3, #2
 8007974:	d138      	bne.n	80079e8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	015a      	lsls	r2, r3, #5
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	4413      	add	r3, r2
 800797e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	0151      	lsls	r1, r2, #5
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	440a      	add	r2, r1
 800798c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007994:	6013      	str	r3, [r2, #0]
 8007996:	e027      	b.n	80079e8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	0151      	lsls	r1, r2, #5
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	440a      	add	r2, r1
 80079ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079b2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80079b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	78db      	ldrb	r3, [r3, #3]
 80079bc:	2b03      	cmp	r3, #3
 80079be:	d003      	beq.n	80079c8 <USB_EPClearStall+0x9e>
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	78db      	ldrb	r3, [r3, #3]
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d10f      	bne.n	80079e8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	015a      	lsls	r2, r3, #5
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	4413      	add	r3, r2
 80079d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68ba      	ldr	r2, [r7, #8]
 80079d8:	0151      	lsls	r1, r2, #5
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	440a      	add	r2, r1
 80079de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079e6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b085      	sub	sp, #20
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	460b      	mov	r3, r1
 8007a00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a14:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007a18:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	78fb      	ldrb	r3, [r7, #3]
 8007a24:	011b      	lsls	r3, r3, #4
 8007a26:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007a2a:	68f9      	ldr	r1, [r7, #12]
 8007a2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a30:	4313      	orrs	r3, r2
 8007a32:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3714      	adds	r7, #20
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr

08007a42 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b084      	sub	sp, #16
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a5c:	f023 0302 	bic.w	r3, r3, #2
 8007a60:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8007a62:	2003      	movs	r0, #3
 8007a64:	f7fa fff4 	bl	8002a50 <HAL_Delay>

  return HAL_OK;
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b084      	sub	sp, #16
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a8c:	f043 0302 	orr.w	r3, r3, #2
 8007a90:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8007a92:	2003      	movs	r0, #3
 8007a94:	f7fa ffdc 	bl	8002a50 <HAL_Delay>

  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b085      	sub	sp, #20
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007aba:	68fb      	ldr	r3, [r7, #12]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	68ba      	ldr	r2, [r7, #8]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	0c1b      	lsrs	r3, r3, #16
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	b29b      	uxth	r3, r3
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3714      	adds	r7, #20
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	460b      	mov	r3, r1
 8007b3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007b40:	78fb      	ldrb	r3, [r7, #3]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007b5e:	68bb      	ldr	r3, [r7, #8]
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b087      	sub	sp, #28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	460b      	mov	r3, r1
 8007b76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b8e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007b90:	78fb      	ldrb	r3, [r7, #3]
 8007b92:	f003 030f 	and.w	r3, r3, #15
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	fa22 f303 	lsr.w	r3, r2, r3
 8007b9c:	01db      	lsls	r3, r3, #7
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007ba6:	78fb      	ldrb	r3, [r7, #3]
 8007ba8:	015a      	lsls	r2, r3, #5
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	4413      	add	r3, r2
 8007bae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007bba:	68bb      	ldr	r3, [r7, #8]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	371c      	adds	r7, #28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68fa      	ldr	r2, [r7, #12]
 8007bfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bfe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007c02:	f023 0307 	bic.w	r3, r3, #7
 8007c06:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c1a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3714      	adds	r7, #20
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
	...

08007c2c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b087      	sub	sp, #28
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	460b      	mov	r3, r1
 8007c36:	607a      	str	r2, [r7, #4]
 8007c38:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	333c      	adds	r3, #60	; 0x3c
 8007c42:	3304      	adds	r3, #4
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	4a26      	ldr	r2, [pc, #152]	; (8007ce4 <USB_EP0_OutStart+0xb8>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d90a      	bls.n	8007c66 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c60:	d101      	bne.n	8007c66 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	e037      	b.n	8007cd6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	2300      	movs	r3, #0
 8007c70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c84:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c94:	f043 0318 	orr.w	r3, r3, #24
 8007c98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ca8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007cac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007cae:	7afb      	ldrb	r3, [r7, #11]
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d10f      	bne.n	8007cd4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cba:	461a      	mov	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cce:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007cd2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	371c      	adds	r7, #28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	4f54300a 	.word	0x4f54300a

08007ce8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	60fb      	str	r3, [r7, #12]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	4a13      	ldr	r2, [pc, #76]	; (8007d4c <USB_CoreReset+0x64>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d901      	bls.n	8007d06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e01b      	b.n	8007d3e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	daf2      	bge.n	8007cf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	f043 0201 	orr.w	r2, r3, #1
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3301      	adds	r3, #1
 8007d22:	60fb      	str	r3, [r7, #12]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4a09      	ldr	r2, [pc, #36]	; (8007d4c <USB_CoreReset+0x64>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d901      	bls.n	8007d30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e006      	b.n	8007d3e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	f003 0301 	and.w	r3, r3, #1
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d0f0      	beq.n	8007d1e <USB_CoreReset+0x36>

  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	00030d40 	.word	0x00030d40

08007d50 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007d54:	4904      	ldr	r1, [pc, #16]	; (8007d68 <MX_FATFS_Init+0x18>)
 8007d56:	4805      	ldr	r0, [pc, #20]	; (8007d6c <MX_FATFS_Init+0x1c>)
 8007d58:	f004 fb7e 	bl	800c458 <FATFS_LinkDriver>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	461a      	mov	r2, r3
 8007d60:	4b03      	ldr	r3, [pc, #12]	; (8007d70 <MX_FATFS_Init+0x20>)
 8007d62:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007d64:	bf00      	nop
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	2001bf80 	.word	0x2001bf80
 8007d6c:	2000001c 	.word	0x2000001c
 8007d70:	2001bf84 	.word	0x2001bf84

08007d74 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007d74:	b480      	push	{r7}
 8007d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007d78:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b082      	sub	sp, #8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8007d8e:	79fb      	ldrb	r3, [r7, #7]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7f8 ffe1 	bl	8000d58 <SD_disk_initialize>
 8007d96:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3708      	adds	r7, #8
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	4603      	mov	r3, r0
 8007da8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8007daa:	79fb      	ldrb	r3, [r7, #7]
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7f9 f8b9 	bl	8000f24 <SD_disk_status>
 8007db2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b084      	sub	sp, #16
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	60b9      	str	r1, [r7, #8]
 8007dc4:	607a      	str	r2, [r7, #4]
 8007dc6:	603b      	str	r3, [r7, #0]
 8007dc8:	4603      	mov	r3, r0
 8007dca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8007dcc:	7bf8      	ldrb	r0, [r7, #15]
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	68b9      	ldr	r1, [r7, #8]
 8007dd4:	f7f9 f8bc 	bl	8000f50 <SD_disk_read>
 8007dd8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	b084      	sub	sp, #16
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
 8007dec:	603b      	str	r3, [r7, #0]
 8007dee:	4603      	mov	r3, r0
 8007df0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8007df2:	7bf8      	ldrb	r0, [r7, #15]
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	68b9      	ldr	r1, [r7, #8]
 8007dfa:	f7f9 f913 	bl	8001024 <SD_disk_write>
 8007dfe:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	4603      	mov	r3, r0
 8007e10:	603a      	str	r2, [r7, #0]
 8007e12:	71fb      	strb	r3, [r7, #7]
 8007e14:	460b      	mov	r3, r1
 8007e16:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8007e18:	79b9      	ldrb	r1, [r7, #6]
 8007e1a:	79fb      	ldrb	r3, [r7, #7]
 8007e1c:	683a      	ldr	r2, [r7, #0]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7f9 f984 	bl	800112c <SD_disk_ioctl>
 8007e24:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3708      	adds	r7, #8
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b084      	sub	sp, #16
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
 8007e36:	460b      	mov	r3, r1
 8007e38:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007e3a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007e3e:	f005 f901 	bl	800d044 <malloc>
 8007e42:	4603      	mov	r3, r0
 8007e44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d105      	bne.n	8007e58 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007e54:	2302      	movs	r3, #2
 8007e56:	e066      	b.n	8007f26 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	7c1b      	ldrb	r3, [r3, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d119      	bne.n	8007e9c <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007e68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	2181      	movs	r1, #129	; 0x81
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f004 ff6e 	bl	800cd52 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007e7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e80:	2202      	movs	r2, #2
 8007e82:	2101      	movs	r1, #1
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f004 ff64 	bl	800cd52 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2210      	movs	r2, #16
 8007e96:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8007e9a:	e016      	b.n	8007eca <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007e9c:	2340      	movs	r3, #64	; 0x40
 8007e9e:	2202      	movs	r2, #2
 8007ea0:	2181      	movs	r1, #129	; 0x81
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f004 ff55 	bl	800cd52 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007eae:	2340      	movs	r3, #64	; 0x40
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f004 ff4c 	bl	800cd52 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2210      	movs	r2, #16
 8007ec6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007eca:	2308      	movs	r3, #8
 8007ecc:	2203      	movs	r2, #3
 8007ece:	2182      	movs	r1, #130	; 0x82
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f004 ff3e 	bl	800cd52 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	7c1b      	ldrb	r3, [r3, #16]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d109      	bne.n	8007f14 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f005 f80f 	bl	800cf30 <USBD_LL_PrepareReceive>
 8007f12:	e007      	b.n	8007f24 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f1a:	2340      	movs	r3, #64	; 0x40
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f005 f806 	bl	800cf30 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3710      	adds	r7, #16
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b084      	sub	sp, #16
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
 8007f36:	460b      	mov	r3, r1
 8007f38:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007f3e:	2181      	movs	r1, #129	; 0x81
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f004 ff2c 	bl	800cd9e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f004 ff25 	bl	800cd9e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007f5c:	2182      	movs	r1, #130	; 0x82
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f004 ff1d 	bl	800cd9e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00e      	beq.n	8007f9c <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f005 f860 	bl	800d054 <free>
    pdev->pClassData = NULL;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8007f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
	...

08007fa8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b086      	sub	sp, #24
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007fb8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d03a      	beq.n	8008048 <USBD_CDC_Setup+0xa0>
 8007fd2:	2b20      	cmp	r3, #32
 8007fd4:	f040 8097 	bne.w	8008106 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	88db      	ldrh	r3, [r3, #6]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d029      	beq.n	8008034 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	b25b      	sxtb	r3, r3
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	da11      	bge.n	800800e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	683a      	ldr	r2, [r7, #0]
 8007ff4:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8007ff6:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ff8:	683a      	ldr	r2, [r7, #0]
 8007ffa:	88d2      	ldrh	r2, [r2, #6]
 8007ffc:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007ffe:	6939      	ldr	r1, [r7, #16]
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	88db      	ldrh	r3, [r3, #6]
 8008004:	461a      	mov	r2, r3
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f001 fa9d 	bl	8009546 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800800c:	e082      	b.n	8008114 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	785a      	ldrb	r2, [r3, #1]
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	88db      	ldrh	r3, [r3, #6]
 800801c:	b2da      	uxtb	r2, r3
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008024:	6939      	ldr	r1, [r7, #16]
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	88db      	ldrh	r3, [r3, #6]
 800802a:	461a      	mov	r2, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f001 fab6 	bl	800959e <USBD_CtlPrepareRx>
    break;
 8008032:	e06f      	b.n	8008114 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	7850      	ldrb	r0, [r2, #1]
 8008040:	2200      	movs	r2, #0
 8008042:	6839      	ldr	r1, [r7, #0]
 8008044:	4798      	blx	r3
    break;
 8008046:	e065      	b.n	8008114 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	785b      	ldrb	r3, [r3, #1]
 800804c:	2b0b      	cmp	r3, #11
 800804e:	d84f      	bhi.n	80080f0 <USBD_CDC_Setup+0x148>
 8008050:	a201      	add	r2, pc, #4	; (adr r2, 8008058 <USBD_CDC_Setup+0xb0>)
 8008052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008056:	bf00      	nop
 8008058:	08008089 	.word	0x08008089
 800805c:	080080ff 	.word	0x080080ff
 8008060:	080080f1 	.word	0x080080f1
 8008064:	080080f1 	.word	0x080080f1
 8008068:	080080f1 	.word	0x080080f1
 800806c:	080080f1 	.word	0x080080f1
 8008070:	080080f1 	.word	0x080080f1
 8008074:	080080f1 	.word	0x080080f1
 8008078:	080080f1 	.word	0x080080f1
 800807c:	080080f1 	.word	0x080080f1
 8008080:	080080b1 	.word	0x080080b1
 8008084:	080080d9 	.word	0x080080d9
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800808e:	2b03      	cmp	r3, #3
 8008090:	d107      	bne.n	80080a2 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008092:	f107 030c 	add.w	r3, r7, #12
 8008096:	2202      	movs	r2, #2
 8008098:	4619      	mov	r1, r3
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f001 fa53 	bl	8009546 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80080a0:	e030      	b.n	8008104 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80080a2:	6839      	ldr	r1, [r7, #0]
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f001 f9dd 	bl	8009464 <USBD_CtlError>
        ret = USBD_FAIL;
 80080aa:	2303      	movs	r3, #3
 80080ac:	75fb      	strb	r3, [r7, #23]
      break;
 80080ae:	e029      	b.n	8008104 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080b6:	2b03      	cmp	r3, #3
 80080b8:	d107      	bne.n	80080ca <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80080ba:	f107 030f 	add.w	r3, r7, #15
 80080be:	2201      	movs	r2, #1
 80080c0:	4619      	mov	r1, r3
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f001 fa3f 	bl	8009546 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80080c8:	e01c      	b.n	8008104 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80080ca:	6839      	ldr	r1, [r7, #0]
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f001 f9c9 	bl	8009464 <USBD_CtlError>
        ret = USBD_FAIL;
 80080d2:	2303      	movs	r3, #3
 80080d4:	75fb      	strb	r3, [r7, #23]
      break;
 80080d6:	e015      	b.n	8008104 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080de:	2b03      	cmp	r3, #3
 80080e0:	d00f      	beq.n	8008102 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 80080e2:	6839      	ldr	r1, [r7, #0]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f001 f9bd 	bl	8009464 <USBD_CtlError>
        ret = USBD_FAIL;
 80080ea:	2303      	movs	r3, #3
 80080ec:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80080ee:	e008      	b.n	8008102 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 80080f0:	6839      	ldr	r1, [r7, #0]
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f001 f9b6 	bl	8009464 <USBD_CtlError>
      ret = USBD_FAIL;
 80080f8:	2303      	movs	r3, #3
 80080fa:	75fb      	strb	r3, [r7, #23]
      break;
 80080fc:	e002      	b.n	8008104 <USBD_CDC_Setup+0x15c>
      break;
 80080fe:	bf00      	nop
 8008100:	e008      	b.n	8008114 <USBD_CDC_Setup+0x16c>
      break;
 8008102:	bf00      	nop
    }
    break;
 8008104:	e006      	b.n	8008114 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8008106:	6839      	ldr	r1, [r7, #0]
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f001 f9ab 	bl	8009464 <USBD_CtlError>
    ret = USBD_FAIL;
 800810e:	2303      	movs	r3, #3
 8008110:	75fb      	strb	r3, [r7, #23]
    break;
 8008112:	bf00      	nop
  }

  return (uint8_t)ret;
 8008114:	7dfb      	ldrb	r3, [r7, #23]
}
 8008116:	4618      	mov	r0, r3
 8008118:	3718      	adds	r7, #24
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop

08008120 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	460b      	mov	r3, r1
 800812a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008132:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800813a:	2b00      	cmp	r3, #0
 800813c:	d101      	bne.n	8008142 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800813e:	2303      	movs	r3, #3
 8008140:	e049      	b.n	80081d6 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008148:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800814a:	78fa      	ldrb	r2, [r7, #3]
 800814c:	6879      	ldr	r1, [r7, #4]
 800814e:	4613      	mov	r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	4413      	add	r3, r2
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	440b      	add	r3, r1
 8008158:	3318      	adds	r3, #24
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d029      	beq.n	80081b4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008160:	78fa      	ldrb	r2, [r7, #3]
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	4613      	mov	r3, r2
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	4413      	add	r3, r2
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	440b      	add	r3, r1
 800816e:	3318      	adds	r3, #24
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	78f9      	ldrb	r1, [r7, #3]
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	460b      	mov	r3, r1
 8008178:	00db      	lsls	r3, r3, #3
 800817a:	1a5b      	subs	r3, r3, r1
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	4403      	add	r3, r0
 8008180:	3344      	adds	r3, #68	; 0x44
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	fbb2 f1f3 	udiv	r1, r2, r3
 8008188:	fb03 f301 	mul.w	r3, r3, r1
 800818c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800818e:	2b00      	cmp	r3, #0
 8008190:	d110      	bne.n	80081b4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008192:	78fa      	ldrb	r2, [r7, #3]
 8008194:	6879      	ldr	r1, [r7, #4]
 8008196:	4613      	mov	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4413      	add	r3, r2
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	440b      	add	r3, r1
 80081a0:	3318      	adds	r3, #24
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80081a6:	78f9      	ldrb	r1, [r7, #3]
 80081a8:	2300      	movs	r3, #0
 80081aa:	2200      	movs	r2, #0
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f004 fe9e 	bl	800ceee <USBD_LL_Transmit>
 80081b2:	e00f      	b.n	80081d4 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	68ba      	ldr	r2, [r7, #8]
 80081c6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80081d0:	78fa      	ldrb	r2, [r7, #3]
 80081d2:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}

080081de <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081de:	b580      	push	{r7, lr}
 80081e0:	b084      	sub	sp, #16
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
 80081e6:	460b      	mov	r3, r1
 80081e8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081f0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d101      	bne.n	8008200 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e015      	b.n	800822c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008200:	78fb      	ldrb	r3, [r7, #3]
 8008202:	4619      	mov	r1, r3
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f004 feb4 	bl	800cf72 <USBD_LL_GetRxDataSize>
 800820a:	4602      	mov	r2, r0
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008226:	4611      	mov	r1, r2
 8008228:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3710      	adds	r7, #16
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008242:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d015      	beq.n	800827a <USBD_CDC_EP0_RxReady+0x46>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008254:	2bff      	cmp	r3, #255	; 0xff
 8008256:	d010      	beq.n	800827a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	68fa      	ldr	r2, [r7, #12]
 8008262:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008266:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800826e:	b292      	uxth	r2, r2
 8008270:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	22ff      	movs	r2, #255	; 0xff
 8008276:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2243      	movs	r2, #67	; 0x43
 8008290:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008292:	4b03      	ldr	r3, [pc, #12]	; (80082a0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008294:	4618      	mov	r0, r3
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	200000b8 	.word	0x200000b8

080082a4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2243      	movs	r2, #67	; 0x43
 80082b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80082b2:	4b03      	ldr	r3, [pc, #12]	; (80082c0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr
 80082c0:	20000074 	.word	0x20000074

080082c4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2243      	movs	r2, #67	; 0x43
 80082d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80082d2:	4b03      	ldr	r3, [pc, #12]	; (80082e0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr
 80082e0:	200000fc 	.word	0x200000fc

080082e4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	220a      	movs	r2, #10
 80082f0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80082f2:	4b03      	ldr	r3, [pc, #12]	; (8008300 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr
 8008300:	20000030 	.word	0x20000030

08008304 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d101      	bne.n	8008318 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008314:	2303      	movs	r3, #3
 8008316:	e004      	b.n	8008322 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	683a      	ldr	r2, [r7, #0]
 800831c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	370c      	adds	r7, #12
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr

0800832e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800832e:	b480      	push	{r7}
 8008330:	b087      	sub	sp, #28
 8008332:	af00      	add	r7, sp, #0
 8008334:	60f8      	str	r0, [r7, #12]
 8008336:	60b9      	str	r1, [r7, #8]
 8008338:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008340:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	371c      	adds	r7, #28
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008370:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	683a      	ldr	r2, [r7, #0]
 8008376:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3714      	adds	r7, #20
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008396:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008398:	2301      	movs	r3, #1
 800839a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e01a      	b.n	80083e0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d114      	bne.n	80083de <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80083d2:	2181      	movs	r1, #129	; 0x81
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f004 fd8a 	bl	800ceee <USBD_LL_Transmit>

    ret = USBD_OK;
 80083da:	2300      	movs	r3, #0
 80083dc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80083de:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008402:	2303      	movs	r3, #3
 8008404:	e016      	b.n	8008434 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	7c1b      	ldrb	r3, [r3, #16]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d109      	bne.n	8008422 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008414:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008418:	2101      	movs	r1, #1
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f004 fd88 	bl	800cf30 <USBD_LL_PrepareReceive>
 8008420:	e007      	b.n	8008432 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008428:	2340      	movs	r3, #64	; 0x40
 800842a:	2101      	movs	r1, #1
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f004 fd7f 	bl	800cf30 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b086      	sub	sp, #24
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	4613      	mov	r3, r2
 8008448:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d101      	bne.n	8008454 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008450:	2303      	movs	r3, #3
 8008452:	e025      	b.n	80084a0 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800845a:	2b00      	cmp	r3, #0
 800845c:	d003      	beq.n	8008466 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2200      	movs	r2, #0
 8008462:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2200      	movs	r2, #0
 8008474:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	68ba      	ldr	r2, [r7, #8]
 8008482:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	79fa      	ldrb	r2, [r7, #7]
 8008492:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f004 fbf5 	bl	800cc84 <USBD_LL_Init>
 800849a:	4603      	mov	r3, r0
 800849c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800849e:	7dfb      	ldrb	r3, [r7, #23]
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3718      	adds	r7, #24
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80084bc:	2303      	movs	r3, #3
 80084be:	e010      	b.n	80084e2 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084d0:	f107 020e 	add.w	r2, r7, #14
 80084d4:	4610      	mov	r0, r2
 80084d6:	4798      	blx	r3
 80084d8:	4602      	mov	r2, r0
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b082      	sub	sp, #8
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f004 fc12 	bl	800cd1c <USBD_LL_Start>
 80084f8:	4603      	mov	r3, r0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008502:	b480      	push	{r7}
 8008504:	b083      	sub	sp, #12
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	460b      	mov	r3, r1
 8008522:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008524:	2303      	movs	r3, #3
 8008526:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800852e:	2b00      	cmp	r3, #0
 8008530:	d009      	beq.n	8008546 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	78fa      	ldrb	r2, [r7, #3]
 800853c:	4611      	mov	r1, r2
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	4798      	blx	r3
 8008542:	4603      	mov	r3, r0
 8008544:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008546:	7bfb      	ldrb	r3, [r7, #15]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	460b      	mov	r3, r1
 800855a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008562:	2b00      	cmp	r3, #0
 8008564:	d007      	beq.n	8008576 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	78fa      	ldrb	r2, [r7, #3]
 8008570:	4611      	mov	r1, r2
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	4798      	blx	r3
  }

  return USBD_OK;
 8008576:	2300      	movs	r3, #0
}
 8008578:	4618      	mov	r0, r3
 800857a:	3708      	adds	r7, #8
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008590:	6839      	ldr	r1, [r7, #0]
 8008592:	4618      	mov	r0, r3
 8008594:	f000 ff2c 	bl	80093f0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80085a6:	461a      	mov	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80085b4:	f003 031f 	and.w	r3, r3, #31
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d00e      	beq.n	80085da <USBD_LL_SetupStage+0x5a>
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d302      	bcc.n	80085c6 <USBD_LL_SetupStage+0x46>
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d014      	beq.n	80085ee <USBD_LL_SetupStage+0x6e>
 80085c4:	e01d      	b.n	8008602 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 fa18 	bl	8008a04 <USBD_StdDevReq>
 80085d4:	4603      	mov	r3, r0
 80085d6:	73fb      	strb	r3, [r7, #15]
      break;
 80085d8:	e020      	b.n	800861c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085e0:	4619      	mov	r1, r3
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 fa7c 	bl	8008ae0 <USBD_StdItfReq>
 80085e8:	4603      	mov	r3, r0
 80085ea:	73fb      	strb	r3, [r7, #15]
      break;
 80085ec:	e016      	b.n	800861c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085f4:	4619      	mov	r1, r3
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 fab8 	bl	8008b6c <USBD_StdEPReq>
 80085fc:	4603      	mov	r3, r0
 80085fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008600:	e00c      	b.n	800861c <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008608:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800860c:	b2db      	uxtb	r3, r3
 800860e:	4619      	mov	r1, r3
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f004 fbe3 	bl	800cddc <USBD_LL_StallEP>
 8008616:	4603      	mov	r3, r0
 8008618:	73fb      	strb	r3, [r7, #15]
      break;
 800861a:	bf00      	nop
  }

  return ret;
 800861c:	7bfb      	ldrb	r3, [r7, #15]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b086      	sub	sp, #24
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	460b      	mov	r3, r1
 8008630:	607a      	str	r2, [r7, #4]
 8008632:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008634:	7afb      	ldrb	r3, [r7, #11]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d137      	bne.n	80086aa <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008640:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008648:	2b03      	cmp	r3, #3
 800864a:	d14a      	bne.n	80086e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	689a      	ldr	r2, [r3, #8]
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	429a      	cmp	r2, r3
 8008656:	d913      	bls.n	8008680 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	689a      	ldr	r2, [r3, #8]
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	1ad2      	subs	r2, r2, r3
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	68da      	ldr	r2, [r3, #12]
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	4293      	cmp	r3, r2
 8008670:	bf28      	it	cs
 8008672:	4613      	movcs	r3, r2
 8008674:	461a      	mov	r2, r3
 8008676:	6879      	ldr	r1, [r7, #4]
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f000 ffad 	bl	80095d8 <USBD_CtlContinueRx>
 800867e:	e030      	b.n	80086e2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00a      	beq.n	80086a2 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008692:	2b03      	cmp	r3, #3
 8008694:	d105      	bne.n	80086a2 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	68f8      	ldr	r0, [r7, #12]
 80086a0:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 ffa9 	bl	80095fa <USBD_CtlSendStatus>
 80086a8:	e01b      	b.n	80086e2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d013      	beq.n	80086de <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80086bc:	2b03      	cmp	r3, #3
 80086be:	d10e      	bne.n	80086de <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	7afa      	ldrb	r2, [r7, #11]
 80086ca:	4611      	mov	r1, r2
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	4798      	blx	r3
 80086d0:	4603      	mov	r3, r0
 80086d2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80086d4:	7dfb      	ldrb	r3, [r7, #23]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d003      	beq.n	80086e2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80086da:	7dfb      	ldrb	r3, [r7, #23]
 80086dc:	e002      	b.n	80086e4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80086de:	2303      	movs	r3, #3
 80086e0:	e000      	b.n	80086e4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3718      	adds	r7, #24
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b086      	sub	sp, #24
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	460b      	mov	r3, r1
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80086fa:	7afb      	ldrb	r3, [r7, #11]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d16a      	bne.n	80087d6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	3314      	adds	r3, #20
 8008704:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800870c:	2b02      	cmp	r3, #2
 800870e:	d155      	bne.n	80087bc <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	689a      	ldr	r2, [r3, #8]
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	68db      	ldr	r3, [r3, #12]
 8008718:	429a      	cmp	r2, r3
 800871a:	d914      	bls.n	8008746 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	689a      	ldr	r2, [r3, #8]
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	1ad2      	subs	r2, r2, r3
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	461a      	mov	r2, r3
 8008730:	6879      	ldr	r1, [r7, #4]
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 ff22 	bl	800957c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008738:	2300      	movs	r3, #0
 800873a:	2200      	movs	r2, #0
 800873c:	2100      	movs	r1, #0
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f004 fbf6 	bl	800cf30 <USBD_LL_PrepareReceive>
 8008744:	e03a      	b.n	80087bc <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	68da      	ldr	r2, [r3, #12]
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	429a      	cmp	r2, r3
 8008750:	d11c      	bne.n	800878c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	685a      	ldr	r2, [r3, #4]
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800875a:	429a      	cmp	r2, r3
 800875c:	d316      	bcc.n	800878c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	685a      	ldr	r2, [r3, #4]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008768:	429a      	cmp	r2, r3
 800876a:	d20f      	bcs.n	800878c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800876c:	2200      	movs	r2, #0
 800876e:	2100      	movs	r1, #0
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f000 ff03 	bl	800957c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2200      	movs	r2, #0
 800877a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800877e:	2300      	movs	r3, #0
 8008780:	2200      	movs	r2, #0
 8008782:	2100      	movs	r1, #0
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f004 fbd3 	bl	800cf30 <USBD_LL_PrepareReceive>
 800878a:	e017      	b.n	80087bc <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00a      	beq.n	80087ae <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800879e:	2b03      	cmp	r3, #3
 80087a0:	d105      	bne.n	80087ae <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80087ae:	2180      	movs	r1, #128	; 0x80
 80087b0:	68f8      	ldr	r0, [r7, #12]
 80087b2:	f004 fb13 	bl	800cddc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f000 ff32 	bl	8009620 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d123      	bne.n	800880e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80087c6:	68f8      	ldr	r0, [r7, #12]
 80087c8:	f7ff fe9b 	bl	8008502 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80087d4:	e01b      	b.n	800880e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d013      	beq.n	800880a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80087e8:	2b03      	cmp	r3, #3
 80087ea:	d10e      	bne.n	800880a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	7afa      	ldrb	r2, [r7, #11]
 80087f6:	4611      	mov	r1, r2
 80087f8:	68f8      	ldr	r0, [r7, #12]
 80087fa:	4798      	blx	r3
 80087fc:	4603      	mov	r3, r0
 80087fe:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008800:	7dfb      	ldrb	r3, [r7, #23]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8008806:	7dfb      	ldrb	r3, [r7, #23]
 8008808:	e002      	b.n	8008810 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800880a:	2303      	movs	r3, #3
 800880c:	e000      	b.n	8008810 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	3718      	adds	r7, #24
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008844:	2b00      	cmp	r3, #0
 8008846:	d009      	beq.n	800885c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	6852      	ldr	r2, [r2, #4]
 8008854:	b2d2      	uxtb	r2, r2
 8008856:	4611      	mov	r1, r2
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800885c:	2340      	movs	r3, #64	; 0x40
 800885e:	2200      	movs	r2, #0
 8008860:	2100      	movs	r1, #0
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f004 fa75 	bl	800cd52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2240      	movs	r2, #64	; 0x40
 8008874:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008878:	2340      	movs	r3, #64	; 0x40
 800887a:	2200      	movs	r2, #0
 800887c:	2180      	movs	r1, #128	; 0x80
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f004 fa67 	bl	800cd52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2240      	movs	r2, #64	; 0x40
 800888e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3708      	adds	r7, #8
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
 80088a2:	460b      	mov	r3, r1
 80088a4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	78fa      	ldrb	r2, [r7, #3]
 80088aa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	370c      	adds	r7, #12
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr

080088ba <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80088ba:	b480      	push	{r7}
 80088bc:	b083      	sub	sp, #12
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2204      	movs	r2, #4
 80088d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088f2:	2b04      	cmp	r3, #4
 80088f4:	d105      	bne.n	8008902 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008902:	2300      	movs	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr

08008910 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800891e:	2b03      	cmp	r3, #3
 8008920:	d10b      	bne.n	800893a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d005      	beq.n	800893a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008934:	69db      	ldr	r3, [r3, #28]
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3708      	adds	r7, #8
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	460b      	mov	r3, r1
 800894e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	370c      	adds	r7, #12
 8008956:	46bd      	mov	sp, r7
 8008958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895c:	4770      	bx	lr

0800895e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800895e:	b480      	push	{r7}
 8008960:	b083      	sub	sp, #12
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]
 8008966:	460b      	mov	r3, r1
 8008968:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	370c      	adds	r7, #12
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr

0800898e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800898e:	b580      	push	{r7, lr}
 8008990:	b082      	sub	sp, #8
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d009      	beq.n	80089bc <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	6852      	ldr	r2, [r2, #4]
 80089b4:	b2d2      	uxtb	r2, r2
 80089b6:	4611      	mov	r1, r2
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	4798      	blx	r3
  }

  return USBD_OK;
 80089bc:	2300      	movs	r3, #0
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3708      	adds	r7, #8
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80089c6:	b480      	push	{r7}
 80089c8:	b087      	sub	sp, #28
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	3301      	adds	r3, #1
 80089dc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80089e4:	8a3b      	ldrh	r3, [r7, #16]
 80089e6:	021b      	lsls	r3, r3, #8
 80089e8:	b21a      	sxth	r2, r3
 80089ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80089ee:	4313      	orrs	r3, r2
 80089f0:	b21b      	sxth	r3, r3
 80089f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80089f4:	89fb      	ldrh	r3, [r7, #14]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	371c      	adds	r7, #28
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
	...

08008a04 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d004      	beq.n	8008a28 <USBD_StdDevReq+0x24>
 8008a1e:	2b40      	cmp	r3, #64	; 0x40
 8008a20:	d002      	beq.n	8008a28 <USBD_StdDevReq+0x24>
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d00a      	beq.n	8008a3c <USBD_StdDevReq+0x38>
 8008a26:	e050      	b.n	8008aca <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	4798      	blx	r3
 8008a36:	4603      	mov	r3, r0
 8008a38:	73fb      	strb	r3, [r7, #15]
    break;
 8008a3a:	e04b      	b.n	8008ad4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	785b      	ldrb	r3, [r3, #1]
 8008a40:	2b09      	cmp	r3, #9
 8008a42:	d83c      	bhi.n	8008abe <USBD_StdDevReq+0xba>
 8008a44:	a201      	add	r2, pc, #4	; (adr r2, 8008a4c <USBD_StdDevReq+0x48>)
 8008a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a4a:	bf00      	nop
 8008a4c:	08008aa1 	.word	0x08008aa1
 8008a50:	08008ab5 	.word	0x08008ab5
 8008a54:	08008abf 	.word	0x08008abf
 8008a58:	08008aab 	.word	0x08008aab
 8008a5c:	08008abf 	.word	0x08008abf
 8008a60:	08008a7f 	.word	0x08008a7f
 8008a64:	08008a75 	.word	0x08008a75
 8008a68:	08008abf 	.word	0x08008abf
 8008a6c:	08008a97 	.word	0x08008a97
 8008a70:	08008a89 	.word	0x08008a89
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f9ce 	bl	8008e18 <USBD_GetDescriptor>
      break;
 8008a7c:	e024      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8008a7e:	6839      	ldr	r1, [r7, #0]
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 fb33 	bl	80090ec <USBD_SetAddress>
      break;
 8008a86:	e01f      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008a88:	6839      	ldr	r1, [r7, #0]
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 fb70 	bl	8009170 <USBD_SetConfig>
 8008a90:	4603      	mov	r3, r0
 8008a92:	73fb      	strb	r3, [r7, #15]
      break;
 8008a94:	e018      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8008a96:	6839      	ldr	r1, [r7, #0]
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 fc0d 	bl	80092b8 <USBD_GetConfig>
      break;
 8008a9e:	e013      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8008aa0:	6839      	ldr	r1, [r7, #0]
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 fc3c 	bl	8009320 <USBD_GetStatus>
      break;
 8008aa8:	e00e      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8008aaa:	6839      	ldr	r1, [r7, #0]
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 fc6a 	bl	8009386 <USBD_SetFeature>
      break;
 8008ab2:	e009      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008ab4:	6839      	ldr	r1, [r7, #0]
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fc79 	bl	80093ae <USBD_ClrFeature>
      break;
 8008abc:	e004      	b.n	8008ac8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8008abe:	6839      	ldr	r1, [r7, #0]
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fccf 	bl	8009464 <USBD_CtlError>
      break;
 8008ac6:	bf00      	nop
    }
    break;
 8008ac8:	e004      	b.n	8008ad4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8008aca:	6839      	ldr	r1, [r7, #0]
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 fcc9 	bl	8009464 <USBD_CtlError>
    break;
 8008ad2:	bf00      	nop
  }

  return ret;
 8008ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	bf00      	nop

08008ae0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008af6:	2b20      	cmp	r3, #32
 8008af8:	d003      	beq.n	8008b02 <USBD_StdItfReq+0x22>
 8008afa:	2b40      	cmp	r3, #64	; 0x40
 8008afc:	d001      	beq.n	8008b02 <USBD_StdItfReq+0x22>
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d12a      	bne.n	8008b58 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b08:	3b01      	subs	r3, #1
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d81d      	bhi.n	8008b4a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	889b      	ldrh	r3, [r3, #4]
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d813      	bhi.n	8008b40 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	6839      	ldr	r1, [r7, #0]
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	4798      	blx	r3
 8008b26:	4603      	mov	r3, r0
 8008b28:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	88db      	ldrh	r3, [r3, #6]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d110      	bne.n	8008b54 <USBD_StdItfReq+0x74>
 8008b32:	7bfb      	ldrb	r3, [r7, #15]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d10d      	bne.n	8008b54 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fd5e 	bl	80095fa <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8008b3e:	e009      	b.n	8008b54 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8008b40:	6839      	ldr	r1, [r7, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fc8e 	bl	8009464 <USBD_CtlError>
      break;
 8008b48:	e004      	b.n	8008b54 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8008b4a:	6839      	ldr	r1, [r7, #0]
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 fc89 	bl	8009464 <USBD_CtlError>
      break;
 8008b52:	e000      	b.n	8008b56 <USBD_StdItfReq+0x76>
      break;
 8008b54:	bf00      	nop
    }
    break;
 8008b56:	e004      	b.n	8008b62 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8008b58:	6839      	ldr	r1, [r7, #0]
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 fc82 	bl	8009464 <USBD_CtlError>
    break;
 8008b60:	bf00      	nop
  }

  return ret;
 8008b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3710      	adds	r7, #16
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b084      	sub	sp, #16
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b76:	2300      	movs	r3, #0
 8008b78:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	889b      	ldrh	r3, [r3, #4]
 8008b7e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b88:	2b20      	cmp	r3, #32
 8008b8a:	d004      	beq.n	8008b96 <USBD_StdEPReq+0x2a>
 8008b8c:	2b40      	cmp	r3, #64	; 0x40
 8008b8e:	d002      	beq.n	8008b96 <USBD_StdEPReq+0x2a>
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00a      	beq.n	8008baa <USBD_StdEPReq+0x3e>
 8008b94:	e135      	b.n	8008e02 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	4798      	blx	r3
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	73fb      	strb	r3, [r7, #15]
    break;
 8008ba8:	e130      	b.n	8008e0c <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	785b      	ldrb	r3, [r3, #1]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d03e      	beq.n	8008c30 <USBD_StdEPReq+0xc4>
 8008bb2:	2b03      	cmp	r3, #3
 8008bb4:	d002      	beq.n	8008bbc <USBD_StdEPReq+0x50>
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d077      	beq.n	8008caa <USBD_StdEPReq+0x13e>
 8008bba:	e11c      	b.n	8008df6 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d002      	beq.n	8008bcc <USBD_StdEPReq+0x60>
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d015      	beq.n	8008bf6 <USBD_StdEPReq+0x8a>
 8008bca:	e02b      	b.n	8008c24 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bcc:	7bbb      	ldrb	r3, [r7, #14]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00c      	beq.n	8008bec <USBD_StdEPReq+0x80>
 8008bd2:	7bbb      	ldrb	r3, [r7, #14]
 8008bd4:	2b80      	cmp	r3, #128	; 0x80
 8008bd6:	d009      	beq.n	8008bec <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bd8:	7bbb      	ldrb	r3, [r7, #14]
 8008bda:	4619      	mov	r1, r3
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f004 f8fd 	bl	800cddc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008be2:	2180      	movs	r1, #128	; 0x80
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f004 f8f9 	bl	800cddc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008bea:	e020      	b.n	8008c2e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8008bec:	6839      	ldr	r1, [r7, #0]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fc38 	bl	8009464 <USBD_CtlError>
        break;
 8008bf4:	e01b      	b.n	8008c2e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	885b      	ldrh	r3, [r3, #2]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d10e      	bne.n	8008c1c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008bfe:	7bbb      	ldrb	r3, [r7, #14]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d00b      	beq.n	8008c1c <USBD_StdEPReq+0xb0>
 8008c04:	7bbb      	ldrb	r3, [r7, #14]
 8008c06:	2b80      	cmp	r3, #128	; 0x80
 8008c08:	d008      	beq.n	8008c1c <USBD_StdEPReq+0xb0>
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	88db      	ldrh	r3, [r3, #6]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d104      	bne.n	8008c1c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c12:	7bbb      	ldrb	r3, [r7, #14]
 8008c14:	4619      	mov	r1, r3
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f004 f8e0 	bl	800cddc <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 fcec 	bl	80095fa <USBD_CtlSendStatus>

        break;
 8008c22:	e004      	b.n	8008c2e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8008c24:	6839      	ldr	r1, [r7, #0]
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fc1c 	bl	8009464 <USBD_CtlError>
        break;
 8008c2c:	bf00      	nop
      }
      break;
 8008c2e:	e0e7      	b.n	8008e00 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c36:	2b02      	cmp	r3, #2
 8008c38:	d002      	beq.n	8008c40 <USBD_StdEPReq+0xd4>
 8008c3a:	2b03      	cmp	r3, #3
 8008c3c:	d015      	beq.n	8008c6a <USBD_StdEPReq+0xfe>
 8008c3e:	e02d      	b.n	8008c9c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c40:	7bbb      	ldrb	r3, [r7, #14]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00c      	beq.n	8008c60 <USBD_StdEPReq+0xf4>
 8008c46:	7bbb      	ldrb	r3, [r7, #14]
 8008c48:	2b80      	cmp	r3, #128	; 0x80
 8008c4a:	d009      	beq.n	8008c60 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c4c:	7bbb      	ldrb	r3, [r7, #14]
 8008c4e:	4619      	mov	r1, r3
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f004 f8c3 	bl	800cddc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c56:	2180      	movs	r1, #128	; 0x80
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f004 f8bf 	bl	800cddc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008c5e:	e023      	b.n	8008ca8 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8008c60:	6839      	ldr	r1, [r7, #0]
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 fbfe 	bl	8009464 <USBD_CtlError>
        break;
 8008c68:	e01e      	b.n	8008ca8 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	885b      	ldrh	r3, [r3, #2]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d119      	bne.n	8008ca6 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008c72:	7bbb      	ldrb	r3, [r7, #14]
 8008c74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d004      	beq.n	8008c86 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c7c:	7bbb      	ldrb	r3, [r7, #14]
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f004 f8ca 	bl	800ce1a <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fcb7 	bl	80095fa <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	6839      	ldr	r1, [r7, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	4798      	blx	r3
        }
        break;
 8008c9a:	e004      	b.n	8008ca6 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8008c9c:	6839      	ldr	r1, [r7, #0]
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 fbe0 	bl	8009464 <USBD_CtlError>
        break;
 8008ca4:	e000      	b.n	8008ca8 <USBD_StdEPReq+0x13c>
        break;
 8008ca6:	bf00      	nop
      }
      break;
 8008ca8:	e0aa      	b.n	8008e00 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cb0:	2b02      	cmp	r3, #2
 8008cb2:	d002      	beq.n	8008cba <USBD_StdEPReq+0x14e>
 8008cb4:	2b03      	cmp	r3, #3
 8008cb6:	d032      	beq.n	8008d1e <USBD_StdEPReq+0x1b2>
 8008cb8:	e097      	b.n	8008dea <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008cba:	7bbb      	ldrb	r3, [r7, #14]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d007      	beq.n	8008cd0 <USBD_StdEPReq+0x164>
 8008cc0:	7bbb      	ldrb	r3, [r7, #14]
 8008cc2:	2b80      	cmp	r3, #128	; 0x80
 8008cc4:	d004      	beq.n	8008cd0 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8008cc6:	6839      	ldr	r1, [r7, #0]
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 fbcb 	bl	8009464 <USBD_CtlError>
          break;
 8008cce:	e091      	b.n	8008df4 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	da0b      	bge.n	8008cf0 <USBD_StdEPReq+0x184>
 8008cd8:	7bbb      	ldrb	r3, [r7, #14]
 8008cda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cde:	4613      	mov	r3, r2
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	4413      	add	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	3310      	adds	r3, #16
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	4413      	add	r3, r2
 8008cec:	3304      	adds	r3, #4
 8008cee:	e00b      	b.n	8008d08 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008cf0:	7bbb      	ldrb	r3, [r7, #14]
 8008cf2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	4413      	add	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	4413      	add	r3, r2
 8008d06:	3304      	adds	r3, #4
 8008d08:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	2202      	movs	r2, #2
 8008d14:	4619      	mov	r1, r3
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 fc15 	bl	8009546 <USBD_CtlSendData>
        break;
 8008d1c:	e06a      	b.n	8008df4 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008d1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	da11      	bge.n	8008d4a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d26:	7bbb      	ldrb	r3, [r7, #14]
 8008d28:	f003 020f 	and.w	r2, r3, #15
 8008d2c:	6879      	ldr	r1, [r7, #4]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4413      	add	r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	440b      	add	r3, r1
 8008d38:	3324      	adds	r3, #36	; 0x24
 8008d3a:	881b      	ldrh	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d117      	bne.n	8008d70 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008d40:	6839      	ldr	r1, [r7, #0]
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 fb8e 	bl	8009464 <USBD_CtlError>
            break;
 8008d48:	e054      	b.n	8008df4 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d4a:	7bbb      	ldrb	r3, [r7, #14]
 8008d4c:	f003 020f 	and.w	r2, r3, #15
 8008d50:	6879      	ldr	r1, [r7, #4]
 8008d52:	4613      	mov	r3, r2
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4413      	add	r3, r2
 8008d58:	009b      	lsls	r3, r3, #2
 8008d5a:	440b      	add	r3, r1
 8008d5c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008d60:	881b      	ldrh	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d104      	bne.n	8008d70 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fb7b 	bl	8009464 <USBD_CtlError>
            break;
 8008d6e:	e041      	b.n	8008df4 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	da0b      	bge.n	8008d90 <USBD_StdEPReq+0x224>
 8008d78:	7bbb      	ldrb	r3, [r7, #14]
 8008d7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d7e:	4613      	mov	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	4413      	add	r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	3310      	adds	r3, #16
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	4413      	add	r3, r2
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	e00b      	b.n	8008da8 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008d90:	7bbb      	ldrb	r3, [r7, #14]
 8008d92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d96:	4613      	mov	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	4413      	add	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	4413      	add	r3, r2
 8008da6:	3304      	adds	r3, #4
 8008da8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008daa:	7bbb      	ldrb	r3, [r7, #14]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d002      	beq.n	8008db6 <USBD_StdEPReq+0x24a>
 8008db0:	7bbb      	ldrb	r3, [r7, #14]
 8008db2:	2b80      	cmp	r3, #128	; 0x80
 8008db4:	d103      	bne.n	8008dbe <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	2200      	movs	r2, #0
 8008dba:	601a      	str	r2, [r3, #0]
 8008dbc:	e00e      	b.n	8008ddc <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008dbe:	7bbb      	ldrb	r3, [r7, #14]
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f004 f848 	bl	800ce58 <USBD_LL_IsStallEP>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	601a      	str	r2, [r3, #0]
 8008dd4:	e002      	b.n	8008ddc <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	2202      	movs	r2, #2
 8008de0:	4619      	mov	r1, r3
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f000 fbaf 	bl	8009546 <USBD_CtlSendData>
          break;
 8008de8:	e004      	b.n	8008df4 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8008dea:	6839      	ldr	r1, [r7, #0]
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fb39 	bl	8009464 <USBD_CtlError>
        break;
 8008df2:	bf00      	nop
      }
      break;
 8008df4:	e004      	b.n	8008e00 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8008df6:	6839      	ldr	r1, [r7, #0]
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fb33 	bl	8009464 <USBD_CtlError>
      break;
 8008dfe:	bf00      	nop
    }
    break;
 8008e00:	e004      	b.n	8008e0c <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8008e02:	6839      	ldr	r1, [r7, #0]
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 fb2d 	bl	8009464 <USBD_CtlError>
    break;
 8008e0a:	bf00      	nop
  }

  return ret;
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3710      	adds	r7, #16
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
	...

08008e18 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b084      	sub	sp, #16
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e22:	2300      	movs	r3, #0
 8008e24:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e26:	2300      	movs	r3, #0
 8008e28:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	885b      	ldrh	r3, [r3, #2]
 8008e32:	0a1b      	lsrs	r3, r3, #8
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	3b01      	subs	r3, #1
 8008e38:	2b06      	cmp	r3, #6
 8008e3a:	f200 8128 	bhi.w	800908e <USBD_GetDescriptor+0x276>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <USBD_GetDescriptor+0x2c>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e61 	.word	0x08008e61
 8008e48:	08008e79 	.word	0x08008e79
 8008e4c:	08008eb9 	.word	0x08008eb9
 8008e50:	0800908f 	.word	0x0800908f
 8008e54:	0800908f 	.word	0x0800908f
 8008e58:	0800902f 	.word	0x0800902f
 8008e5c:	0800905b 	.word	0x0800905b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	7c12      	ldrb	r2, [r2, #16]
 8008e6c:	f107 0108 	add.w	r1, r7, #8
 8008e70:	4610      	mov	r0, r2
 8008e72:	4798      	blx	r3
 8008e74:	60f8      	str	r0, [r7, #12]
    break;
 8008e76:	e112      	b.n	800909e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	7c1b      	ldrb	r3, [r3, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d10d      	bne.n	8008e9c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e88:	f107 0208 	add.w	r2, r7, #8
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	4798      	blx	r3
 8008e90:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	3301      	adds	r3, #1
 8008e96:	2202      	movs	r2, #2
 8008e98:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8008e9a:	e100      	b.n	800909e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ea4:	f107 0208 	add.w	r2, r7, #8
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	4798      	blx	r3
 8008eac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	701a      	strb	r2, [r3, #0]
    break;
 8008eb6:	e0f2      	b.n	800909e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	885b      	ldrh	r3, [r3, #2]
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	2b05      	cmp	r3, #5
 8008ec0:	f200 80ac 	bhi.w	800901c <USBD_GetDescriptor+0x204>
 8008ec4:	a201      	add	r2, pc, #4	; (adr r2, 8008ecc <USBD_GetDescriptor+0xb4>)
 8008ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eca:	bf00      	nop
 8008ecc:	08008ee5 	.word	0x08008ee5
 8008ed0:	08008f19 	.word	0x08008f19
 8008ed4:	08008f4d 	.word	0x08008f4d
 8008ed8:	08008f81 	.word	0x08008f81
 8008edc:	08008fb5 	.word	0x08008fb5
 8008ee0:	08008fe9 	.word	0x08008fe9
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00b      	beq.n	8008f08 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	7c12      	ldrb	r2, [r2, #16]
 8008efc:	f107 0108 	add.w	r1, r7, #8
 8008f00:	4610      	mov	r0, r2
 8008f02:	4798      	blx	r3
 8008f04:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f06:	e091      	b.n	800902c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f08:	6839      	ldr	r1, [r7, #0]
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 faaa 	bl	8009464 <USBD_CtlError>
        err++;
 8008f10:	7afb      	ldrb	r3, [r7, #11]
 8008f12:	3301      	adds	r3, #1
 8008f14:	72fb      	strb	r3, [r7, #11]
      break;
 8008f16:	e089      	b.n	800902c <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00b      	beq.n	8008f3c <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	7c12      	ldrb	r2, [r2, #16]
 8008f30:	f107 0108 	add.w	r1, r7, #8
 8008f34:	4610      	mov	r0, r2
 8008f36:	4798      	blx	r3
 8008f38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f3a:	e077      	b.n	800902c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fa90 	bl	8009464 <USBD_CtlError>
        err++;
 8008f44:	7afb      	ldrb	r3, [r7, #11]
 8008f46:	3301      	adds	r3, #1
 8008f48:	72fb      	strb	r3, [r7, #11]
      break;
 8008f4a:	e06f      	b.n	800902c <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00b      	beq.n	8008f70 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	7c12      	ldrb	r2, [r2, #16]
 8008f64:	f107 0108 	add.w	r1, r7, #8
 8008f68:	4610      	mov	r0, r2
 8008f6a:	4798      	blx	r3
 8008f6c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f6e:	e05d      	b.n	800902c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f70:	6839      	ldr	r1, [r7, #0]
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 fa76 	bl	8009464 <USBD_CtlError>
        err++;
 8008f78:	7afb      	ldrb	r3, [r7, #11]
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	72fb      	strb	r3, [r7, #11]
      break;
 8008f7e:	e055      	b.n	800902c <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f86:	691b      	ldr	r3, [r3, #16]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00b      	beq.n	8008fa4 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f92:	691b      	ldr	r3, [r3, #16]
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	7c12      	ldrb	r2, [r2, #16]
 8008f98:	f107 0108 	add.w	r1, r7, #8
 8008f9c:	4610      	mov	r0, r2
 8008f9e:	4798      	blx	r3
 8008fa0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fa2:	e043      	b.n	800902c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008fa4:	6839      	ldr	r1, [r7, #0]
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f000 fa5c 	bl	8009464 <USBD_CtlError>
        err++;
 8008fac:	7afb      	ldrb	r3, [r7, #11]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	72fb      	strb	r3, [r7, #11]
      break;
 8008fb2:	e03b      	b.n	800902c <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00b      	beq.n	8008fd8 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	7c12      	ldrb	r2, [r2, #16]
 8008fcc:	f107 0108 	add.w	r1, r7, #8
 8008fd0:	4610      	mov	r0, r2
 8008fd2:	4798      	blx	r3
 8008fd4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fd6:	e029      	b.n	800902c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008fd8:	6839      	ldr	r1, [r7, #0]
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fa42 	bl	8009464 <USBD_CtlError>
        err++;
 8008fe0:	7afb      	ldrb	r3, [r7, #11]
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	72fb      	strb	r3, [r7, #11]
      break;
 8008fe6:	e021      	b.n	800902c <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00b      	beq.n	800900c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	7c12      	ldrb	r2, [r2, #16]
 8009000:	f107 0108 	add.w	r1, r7, #8
 8009004:	4610      	mov	r0, r2
 8009006:	4798      	blx	r3
 8009008:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800900a:	e00f      	b.n	800902c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800900c:	6839      	ldr	r1, [r7, #0]
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 fa28 	bl	8009464 <USBD_CtlError>
        err++;
 8009014:	7afb      	ldrb	r3, [r7, #11]
 8009016:	3301      	adds	r3, #1
 8009018:	72fb      	strb	r3, [r7, #11]
      break;
 800901a:	e007      	b.n	800902c <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800901c:	6839      	ldr	r1, [r7, #0]
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 fa20 	bl	8009464 <USBD_CtlError>
      err++;
 8009024:	7afb      	ldrb	r3, [r7, #11]
 8009026:	3301      	adds	r3, #1
 8009028:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800902a:	bf00      	nop
    }
    break;
 800902c:	e037      	b.n	800909e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	7c1b      	ldrb	r3, [r3, #16]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d109      	bne.n	800904a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800903c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800903e:	f107 0208 	add.w	r2, r7, #8
 8009042:	4610      	mov	r0, r2
 8009044:	4798      	blx	r3
 8009046:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009048:	e029      	b.n	800909e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800904a:	6839      	ldr	r1, [r7, #0]
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 fa09 	bl	8009464 <USBD_CtlError>
      err++;
 8009052:	7afb      	ldrb	r3, [r7, #11]
 8009054:	3301      	adds	r3, #1
 8009056:	72fb      	strb	r3, [r7, #11]
    break;
 8009058:	e021      	b.n	800909e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	7c1b      	ldrb	r3, [r3, #16]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10d      	bne.n	800907e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800906a:	f107 0208 	add.w	r2, r7, #8
 800906e:	4610      	mov	r0, r2
 8009070:	4798      	blx	r3
 8009072:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3301      	adds	r3, #1
 8009078:	2207      	movs	r2, #7
 800907a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800907c:	e00f      	b.n	800909e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800907e:	6839      	ldr	r1, [r7, #0]
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 f9ef 	bl	8009464 <USBD_CtlError>
      err++;
 8009086:	7afb      	ldrb	r3, [r7, #11]
 8009088:	3301      	adds	r3, #1
 800908a:	72fb      	strb	r3, [r7, #11]
    break;
 800908c:	e007      	b.n	800909e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800908e:	6839      	ldr	r1, [r7, #0]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 f9e7 	bl	8009464 <USBD_CtlError>
    err++;
 8009096:	7afb      	ldrb	r3, [r7, #11]
 8009098:	3301      	adds	r3, #1
 800909a:	72fb      	strb	r3, [r7, #11]
    break;
 800909c:	bf00      	nop
  }

  if (err != 0U)
 800909e:	7afb      	ldrb	r3, [r7, #11]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d11e      	bne.n	80090e2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	88db      	ldrh	r3, [r3, #6]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d016      	beq.n	80090da <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80090ac:	893b      	ldrh	r3, [r7, #8]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d00e      	beq.n	80090d0 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	88da      	ldrh	r2, [r3, #6]
 80090b6:	893b      	ldrh	r3, [r7, #8]
 80090b8:	4293      	cmp	r3, r2
 80090ba:	bf28      	it	cs
 80090bc:	4613      	movcs	r3, r2
 80090be:	b29b      	uxth	r3, r3
 80090c0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80090c2:	893b      	ldrh	r3, [r7, #8]
 80090c4:	461a      	mov	r2, r3
 80090c6:	68f9      	ldr	r1, [r7, #12]
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 fa3c 	bl	8009546 <USBD_CtlSendData>
 80090ce:	e009      	b.n	80090e4 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 f9c6 	bl	8009464 <USBD_CtlError>
 80090d8:	e004      	b.n	80090e4 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fa8d 	bl	80095fa <USBD_CtlSendStatus>
 80090e0:	e000      	b.n	80090e4 <USBD_GetDescriptor+0x2cc>
    return;
 80090e2:	bf00      	nop
    }
  }
}
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop

080090ec <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	889b      	ldrh	r3, [r3, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d130      	bne.n	8009160 <USBD_SetAddress+0x74>
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	88db      	ldrh	r3, [r3, #6]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d12c      	bne.n	8009160 <USBD_SetAddress+0x74>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	885b      	ldrh	r3, [r3, #2]
 800910a:	2b7f      	cmp	r3, #127	; 0x7f
 800910c:	d828      	bhi.n	8009160 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	885b      	ldrh	r3, [r3, #2]
 8009112:	b2db      	uxtb	r3, r3
 8009114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009118:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009120:	2b03      	cmp	r3, #3
 8009122:	d104      	bne.n	800912e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009124:	6839      	ldr	r1, [r7, #0]
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 f99c 	bl	8009464 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800912c:	e01c      	b.n	8009168 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	7bfa      	ldrb	r2, [r7, #15]
 8009132:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009136:	7bfb      	ldrb	r3, [r7, #15]
 8009138:	4619      	mov	r1, r3
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f003 feb8 	bl	800ceb0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 fa5a 	bl	80095fa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009146:	7bfb      	ldrb	r3, [r7, #15]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d004      	beq.n	8009156 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2202      	movs	r2, #2
 8009150:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009154:	e008      	b.n	8009168 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2201      	movs	r2, #1
 800915a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800915e:	e003      	b.n	8009168 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009160:	6839      	ldr	r1, [r7, #0]
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 f97e 	bl	8009464 <USBD_CtlError>
  }
}
 8009168:	bf00      	nop
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800917a:	2300      	movs	r3, #0
 800917c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	885b      	ldrh	r3, [r3, #2]
 8009182:	b2da      	uxtb	r2, r3
 8009184:	4b4b      	ldr	r3, [pc, #300]	; (80092b4 <USBD_SetConfig+0x144>)
 8009186:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009188:	4b4a      	ldr	r3, [pc, #296]	; (80092b4 <USBD_SetConfig+0x144>)
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d905      	bls.n	800919c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 f966 	bl	8009464 <USBD_CtlError>
    return USBD_FAIL;
 8009198:	2303      	movs	r3, #3
 800919a:	e087      	b.n	80092ac <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d002      	beq.n	80091ac <USBD_SetConfig+0x3c>
 80091a6:	2b03      	cmp	r3, #3
 80091a8:	d025      	beq.n	80091f6 <USBD_SetConfig+0x86>
 80091aa:	e071      	b.n	8009290 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80091ac:	4b41      	ldr	r3, [pc, #260]	; (80092b4 <USBD_SetConfig+0x144>)
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d01c      	beq.n	80091ee <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80091b4:	4b3f      	ldr	r3, [pc, #252]	; (80092b4 <USBD_SetConfig+0x144>)
 80091b6:	781b      	ldrb	r3, [r3, #0]
 80091b8:	461a      	mov	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80091be:	4b3d      	ldr	r3, [pc, #244]	; (80092b4 <USBD_SetConfig+0x144>)
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f7ff f9a7 	bl	8008518 <USBD_SetClassConfig>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d004      	beq.n	80091de <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80091d4:	6839      	ldr	r1, [r7, #0]
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 f944 	bl	8009464 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80091dc:	e065      	b.n	80092aa <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 fa0b 	bl	80095fa <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2203      	movs	r2, #3
 80091e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80091ec:	e05d      	b.n	80092aa <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fa03 	bl	80095fa <USBD_CtlSendStatus>
    break;
 80091f4:	e059      	b.n	80092aa <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80091f6:	4b2f      	ldr	r3, [pc, #188]	; (80092b4 <USBD_SetConfig+0x144>)
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d112      	bne.n	8009224 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2202      	movs	r2, #2
 8009202:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8009206:	4b2b      	ldr	r3, [pc, #172]	; (80092b4 <USBD_SetConfig+0x144>)
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	461a      	mov	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009210:	4b28      	ldr	r3, [pc, #160]	; (80092b4 <USBD_SetConfig+0x144>)
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	4619      	mov	r1, r3
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f7ff f99a 	bl	8008550 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 f9ec 	bl	80095fa <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8009222:	e042      	b.n	80092aa <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8009224:	4b23      	ldr	r3, [pc, #140]	; (80092b4 <USBD_SetConfig+0x144>)
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	461a      	mov	r2, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	429a      	cmp	r2, r3
 8009230:	d02a      	beq.n	8009288 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	b2db      	uxtb	r3, r3
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f7ff f988 	bl	8008550 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8009240:	4b1c      	ldr	r3, [pc, #112]	; (80092b4 <USBD_SetConfig+0x144>)
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	461a      	mov	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800924a:	4b1a      	ldr	r3, [pc, #104]	; (80092b4 <USBD_SetConfig+0x144>)
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	4619      	mov	r1, r3
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f7ff f961 	bl	8008518 <USBD_SetClassConfig>
 8009256:	4603      	mov	r3, r0
 8009258:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800925a:	7bfb      	ldrb	r3, [r7, #15]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00f      	beq.n	8009280 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f8fe 	bl	8009464 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	b2db      	uxtb	r3, r3
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7ff f96d 	bl	8008550 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2202      	movs	r2, #2
 800927a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800927e:	e014      	b.n	80092aa <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 f9ba 	bl	80095fa <USBD_CtlSendStatus>
    break;
 8009286:	e010      	b.n	80092aa <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 f9b6 	bl	80095fa <USBD_CtlSendStatus>
    break;
 800928e:	e00c      	b.n	80092aa <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8009290:	6839      	ldr	r1, [r7, #0]
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 f8e6 	bl	8009464 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009298:	4b06      	ldr	r3, [pc, #24]	; (80092b4 <USBD_SetConfig+0x144>)
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	4619      	mov	r1, r3
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f7ff f956 	bl	8008550 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80092a4:	2303      	movs	r3, #3
 80092a6:	73fb      	strb	r3, [r7, #15]
    break;
 80092a8:	bf00      	nop
  }

  return ret;
 80092aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3710      	adds	r7, #16
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	20000444 	.word	0x20000444

080092b8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	88db      	ldrh	r3, [r3, #6]
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d004      	beq.n	80092d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80092ca:	6839      	ldr	r1, [r7, #0]
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f8c9 	bl	8009464 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80092d2:	e021      	b.n	8009318 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092da:	2b01      	cmp	r3, #1
 80092dc:	db17      	blt.n	800930e <USBD_GetConfig+0x56>
 80092de:	2b02      	cmp	r3, #2
 80092e0:	dd02      	ble.n	80092e8 <USBD_GetConfig+0x30>
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d00b      	beq.n	80092fe <USBD_GetConfig+0x46>
 80092e6:	e012      	b.n	800930e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	3308      	adds	r3, #8
 80092f2:	2201      	movs	r2, #1
 80092f4:	4619      	mov	r1, r3
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f000 f925 	bl	8009546 <USBD_CtlSendData>
      break;
 80092fc:	e00c      	b.n	8009318 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	3304      	adds	r3, #4
 8009302:	2201      	movs	r2, #1
 8009304:	4619      	mov	r1, r3
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 f91d 	bl	8009546 <USBD_CtlSendData>
      break;
 800930c:	e004      	b.n	8009318 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800930e:	6839      	ldr	r1, [r7, #0]
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f000 f8a7 	bl	8009464 <USBD_CtlError>
      break;
 8009316:	bf00      	nop
}
 8009318:	bf00      	nop
 800931a:	3708      	adds	r7, #8
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009330:	3b01      	subs	r3, #1
 8009332:	2b02      	cmp	r3, #2
 8009334:	d81e      	bhi.n	8009374 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	88db      	ldrh	r3, [r3, #6]
 800933a:	2b02      	cmp	r3, #2
 800933c:	d004      	beq.n	8009348 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800933e:	6839      	ldr	r1, [r7, #0]
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 f88f 	bl	8009464 <USBD_CtlError>
      break;
 8009346:	e01a      	b.n	800937e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009354:	2b00      	cmp	r3, #0
 8009356:	d005      	beq.n	8009364 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	68db      	ldr	r3, [r3, #12]
 800935c:	f043 0202 	orr.w	r2, r3, #2
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	330c      	adds	r3, #12
 8009368:	2202      	movs	r2, #2
 800936a:	4619      	mov	r1, r3
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f000 f8ea 	bl	8009546 <USBD_CtlSendData>
    break;
 8009372:	e004      	b.n	800937e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 f874 	bl	8009464 <USBD_CtlError>
    break;
 800937c:	bf00      	nop
  }
}
 800937e:	bf00      	nop
 8009380:	3708      	adds	r7, #8
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}

08009386 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009386:	b580      	push	{r7, lr}
 8009388:	b082      	sub	sp, #8
 800938a:	af00      	add	r7, sp, #0
 800938c:	6078      	str	r0, [r7, #4]
 800938e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	885b      	ldrh	r3, [r3, #2]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d106      	bne.n	80093a6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2201      	movs	r2, #1
 800939c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 f92a 	bl	80095fa <USBD_CtlSendStatus>
  }
}
 80093a6:	bf00      	nop
 80093a8:	3708      	adds	r7, #8
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b082      	sub	sp, #8
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
 80093b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093be:	3b01      	subs	r3, #1
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d80b      	bhi.n	80093dc <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	885b      	ldrh	r3, [r3, #2]
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d10c      	bne.n	80093e6 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f910 	bl	80095fa <USBD_CtlSendStatus>
      }
      break;
 80093da:	e004      	b.n	80093e6 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80093dc:	6839      	ldr	r1, [r7, #0]
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f840 	bl	8009464 <USBD_CtlError>
      break;
 80093e4:	e000      	b.n	80093e8 <USBD_ClrFeature+0x3a>
      break;
 80093e6:	bf00      	nop
  }
}
 80093e8:	bf00      	nop
 80093ea:	3708      	adds	r7, #8
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	781a      	ldrb	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	3301      	adds	r3, #1
 800940a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	781a      	ldrb	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	3301      	adds	r3, #1
 8009418:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	f7ff fad3 	bl	80089c6 <SWAPBYTE>
 8009420:	4603      	mov	r3, r0
 8009422:	461a      	mov	r2, r3
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	3301      	adds	r3, #1
 800942c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	3301      	adds	r3, #1
 8009432:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f7ff fac6 	bl	80089c6 <SWAPBYTE>
 800943a:	4603      	mov	r3, r0
 800943c:	461a      	mov	r2, r3
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	3301      	adds	r3, #1
 8009446:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	3301      	adds	r3, #1
 800944c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f7ff fab9 	bl	80089c6 <SWAPBYTE>
 8009454:	4603      	mov	r3, r0
 8009456:	461a      	mov	r2, r3
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	80da      	strh	r2, [r3, #6]
}
 800945c:	bf00      	nop
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800946e:	2180      	movs	r1, #128	; 0x80
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f003 fcb3 	bl	800cddc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009476:	2100      	movs	r1, #0
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f003 fcaf 	bl	800cddc <USBD_LL_StallEP>
}
 800947e:	bf00      	nop
 8009480:	3708      	adds	r7, #8
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b086      	sub	sp, #24
 800948a:	af00      	add	r7, sp, #0
 800948c:	60f8      	str	r0, [r7, #12]
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009492:	2300      	movs	r3, #0
 8009494:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d036      	beq.n	800950a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80094a0:	6938      	ldr	r0, [r7, #16]
 80094a2:	f000 f836 	bl	8009512 <USBD_GetLen>
 80094a6:	4603      	mov	r3, r0
 80094a8:	3301      	adds	r3, #1
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80094b4:	7dfb      	ldrb	r3, [r7, #23]
 80094b6:	68ba      	ldr	r2, [r7, #8]
 80094b8:	4413      	add	r3, r2
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	7812      	ldrb	r2, [r2, #0]
 80094be:	701a      	strb	r2, [r3, #0]
  idx++;
 80094c0:	7dfb      	ldrb	r3, [r7, #23]
 80094c2:	3301      	adds	r3, #1
 80094c4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80094c6:	7dfb      	ldrb	r3, [r7, #23]
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	4413      	add	r3, r2
 80094cc:	2203      	movs	r2, #3
 80094ce:	701a      	strb	r2, [r3, #0]
  idx++;
 80094d0:	7dfb      	ldrb	r3, [r7, #23]
 80094d2:	3301      	adds	r3, #1
 80094d4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80094d6:	e013      	b.n	8009500 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80094d8:	7dfb      	ldrb	r3, [r7, #23]
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	4413      	add	r3, r2
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	7812      	ldrb	r2, [r2, #0]
 80094e2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	3301      	adds	r3, #1
 80094e8:	613b      	str	r3, [r7, #16]
    idx++;
 80094ea:	7dfb      	ldrb	r3, [r7, #23]
 80094ec:	3301      	adds	r3, #1
 80094ee:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
 80094f2:	68ba      	ldr	r2, [r7, #8]
 80094f4:	4413      	add	r3, r2
 80094f6:	2200      	movs	r2, #0
 80094f8:	701a      	strb	r2, [r3, #0]
    idx++;
 80094fa:	7dfb      	ldrb	r3, [r7, #23]
 80094fc:	3301      	adds	r3, #1
 80094fe:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1e7      	bne.n	80094d8 <USBD_GetString+0x52>
 8009508:	e000      	b.n	800950c <USBD_GetString+0x86>
    return;
 800950a:	bf00      	nop
  }
}
 800950c:	3718      	adds	r7, #24
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009512:	b480      	push	{r7}
 8009514:	b085      	sub	sp, #20
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800951a:	2300      	movs	r3, #0
 800951c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009522:	e005      	b.n	8009530 <USBD_GetLen+0x1e>
  {
    len++;
 8009524:	7bfb      	ldrb	r3, [r7, #15]
 8009526:	3301      	adds	r3, #1
 8009528:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	3301      	adds	r3, #1
 800952e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1f5      	bne.n	8009524 <USBD_GetLen+0x12>
  }

  return len;
 8009538:	7bfb      	ldrb	r3, [r7, #15]
}
 800953a:	4618      	mov	r0, r3
 800953c:	3714      	adds	r7, #20
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr

08009546 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009546:	b580      	push	{r7, lr}
 8009548:	b084      	sub	sp, #16
 800954a:	af00      	add	r7, sp, #0
 800954c:	60f8      	str	r0, [r7, #12]
 800954e:	60b9      	str	r1, [r7, #8]
 8009550:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2202      	movs	r2, #2
 8009556:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	2100      	movs	r1, #0
 800956c:	68f8      	ldr	r0, [r7, #12]
 800956e:	f003 fcbe 	bl	800ceee <USBD_LL_Transmit>

  return USBD_OK;
 8009572:	2300      	movs	r3, #0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3710      	adds	r7, #16
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	68ba      	ldr	r2, [r7, #8]
 800958c:	2100      	movs	r1, #0
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f003 fcad 	bl	800ceee <USBD_LL_Transmit>

  return USBD_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800959e:	b580      	push	{r7, lr}
 80095a0:	b084      	sub	sp, #16
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	60f8      	str	r0, [r7, #12]
 80095a6:	60b9      	str	r1, [r7, #8]
 80095a8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2203      	movs	r2, #3
 80095ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	68ba      	ldr	r2, [r7, #8]
 80095c6:	2100      	movs	r1, #0
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f003 fcb1 	bl	800cf30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095ce:	2300      	movs	r3, #0
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	68ba      	ldr	r2, [r7, #8]
 80095e8:	2100      	movs	r1, #0
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f003 fca0 	bl	800cf30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095f0:	2300      	movs	r3, #0
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3710      	adds	r7, #16
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}

080095fa <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80095fa:	b580      	push	{r7, lr}
 80095fc:	b082      	sub	sp, #8
 80095fe:	af00      	add	r7, sp, #0
 8009600:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2204      	movs	r2, #4
 8009606:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800960a:	2300      	movs	r3, #0
 800960c:	2200      	movs	r2, #0
 800960e:	2100      	movs	r1, #0
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f003 fc6c 	bl	800ceee <USBD_LL_Transmit>

  return USBD_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3708      	adds	r7, #8
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b082      	sub	sp, #8
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2205      	movs	r2, #5
 800962c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009630:	2300      	movs	r3, #0
 8009632:	2200      	movs	r2, #0
 8009634:	2100      	movs	r1, #0
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f003 fc7a 	bl	800cf30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800963c:	2300      	movs	r3, #0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
	...

08009648 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b084      	sub	sp, #16
 800964c:	af00      	add	r7, sp, #0
 800964e:	4603      	mov	r3, r0
 8009650:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009652:	79fb      	ldrb	r3, [r7, #7]
 8009654:	4a08      	ldr	r2, [pc, #32]	; (8009678 <disk_status+0x30>)
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4413      	add	r3, r2
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	79fa      	ldrb	r2, [r7, #7]
 8009660:	4905      	ldr	r1, [pc, #20]	; (8009678 <disk_status+0x30>)
 8009662:	440a      	add	r2, r1
 8009664:	7a12      	ldrb	r2, [r2, #8]
 8009666:	4610      	mov	r0, r2
 8009668:	4798      	blx	r3
 800966a:	4603      	mov	r3, r0
 800966c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800966e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3710      	adds	r7, #16
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}
 8009678:	20000670 	.word	0x20000670

0800967c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	4603      	mov	r3, r0
 8009684:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800968a:	79fb      	ldrb	r3, [r7, #7]
 800968c:	4a0d      	ldr	r2, [pc, #52]	; (80096c4 <disk_initialize+0x48>)
 800968e:	5cd3      	ldrb	r3, [r2, r3]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d111      	bne.n	80096b8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009694:	79fb      	ldrb	r3, [r7, #7]
 8009696:	4a0b      	ldr	r2, [pc, #44]	; (80096c4 <disk_initialize+0x48>)
 8009698:	2101      	movs	r1, #1
 800969a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800969c:	79fb      	ldrb	r3, [r7, #7]
 800969e:	4a09      	ldr	r2, [pc, #36]	; (80096c4 <disk_initialize+0x48>)
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4413      	add	r3, r2
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	79fa      	ldrb	r2, [r7, #7]
 80096aa:	4906      	ldr	r1, [pc, #24]	; (80096c4 <disk_initialize+0x48>)
 80096ac:	440a      	add	r2, r1
 80096ae:	7a12      	ldrb	r2, [r2, #8]
 80096b0:	4610      	mov	r0, r2
 80096b2:	4798      	blx	r3
 80096b4:	4603      	mov	r3, r0
 80096b6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80096b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20000670 	.word	0x20000670

080096c8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80096c8:	b590      	push	{r4, r7, lr}
 80096ca:	b087      	sub	sp, #28
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60b9      	str	r1, [r7, #8]
 80096d0:	607a      	str	r2, [r7, #4]
 80096d2:	603b      	str	r3, [r7, #0]
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	4a0a      	ldr	r2, [pc, #40]	; (8009704 <disk_read+0x3c>)
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	4413      	add	r3, r2
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	689c      	ldr	r4, [r3, #8]
 80096e4:	7bfb      	ldrb	r3, [r7, #15]
 80096e6:	4a07      	ldr	r2, [pc, #28]	; (8009704 <disk_read+0x3c>)
 80096e8:	4413      	add	r3, r2
 80096ea:	7a18      	ldrb	r0, [r3, #8]
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	68b9      	ldr	r1, [r7, #8]
 80096f2:	47a0      	blx	r4
 80096f4:	4603      	mov	r3, r0
 80096f6:	75fb      	strb	r3, [r7, #23]
  return res;
 80096f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	371c      	adds	r7, #28
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd90      	pop	{r4, r7, pc}
 8009702:	bf00      	nop
 8009704:	20000670 	.word	0x20000670

08009708 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009708:	b590      	push	{r4, r7, lr}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	60b9      	str	r1, [r7, #8]
 8009710:	607a      	str	r2, [r7, #4]
 8009712:	603b      	str	r3, [r7, #0]
 8009714:	4603      	mov	r3, r0
 8009716:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009718:	7bfb      	ldrb	r3, [r7, #15]
 800971a:	4a0a      	ldr	r2, [pc, #40]	; (8009744 <disk_write+0x3c>)
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	4413      	add	r3, r2
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	68dc      	ldr	r4, [r3, #12]
 8009724:	7bfb      	ldrb	r3, [r7, #15]
 8009726:	4a07      	ldr	r2, [pc, #28]	; (8009744 <disk_write+0x3c>)
 8009728:	4413      	add	r3, r2
 800972a:	7a18      	ldrb	r0, [r3, #8]
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	68b9      	ldr	r1, [r7, #8]
 8009732:	47a0      	blx	r4
 8009734:	4603      	mov	r3, r0
 8009736:	75fb      	strb	r3, [r7, #23]
  return res;
 8009738:	7dfb      	ldrb	r3, [r7, #23]
}
 800973a:	4618      	mov	r0, r3
 800973c:	371c      	adds	r7, #28
 800973e:	46bd      	mov	sp, r7
 8009740:	bd90      	pop	{r4, r7, pc}
 8009742:	bf00      	nop
 8009744:	20000670 	.word	0x20000670

08009748 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	4603      	mov	r3, r0
 8009750:	603a      	str	r2, [r7, #0]
 8009752:	71fb      	strb	r3, [r7, #7]
 8009754:	460b      	mov	r3, r1
 8009756:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009758:	79fb      	ldrb	r3, [r7, #7]
 800975a:	4a09      	ldr	r2, [pc, #36]	; (8009780 <disk_ioctl+0x38>)
 800975c:	009b      	lsls	r3, r3, #2
 800975e:	4413      	add	r3, r2
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	79fa      	ldrb	r2, [r7, #7]
 8009766:	4906      	ldr	r1, [pc, #24]	; (8009780 <disk_ioctl+0x38>)
 8009768:	440a      	add	r2, r1
 800976a:	7a10      	ldrb	r0, [r2, #8]
 800976c:	79b9      	ldrb	r1, [r7, #6]
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	4798      	blx	r3
 8009772:	4603      	mov	r3, r0
 8009774:	73fb      	strb	r3, [r7, #15]
  return res;
 8009776:	7bfb      	ldrb	r3, [r7, #15]
}
 8009778:	4618      	mov	r0, r3
 800977a:	3710      	adds	r7, #16
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	20000670 	.word	0x20000670

08009784 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009784:	b480      	push	{r7}
 8009786:	b085      	sub	sp, #20
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	3301      	adds	r3, #1
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009794:	89fb      	ldrh	r3, [r7, #14]
 8009796:	021b      	lsls	r3, r3, #8
 8009798:	b21a      	sxth	r2, r3
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	b21b      	sxth	r3, r3
 80097a0:	4313      	orrs	r3, r2
 80097a2:	b21b      	sxth	r3, r3
 80097a4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80097a6:	89fb      	ldrh	r3, [r7, #14]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80097b4:	b480      	push	{r7}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	3303      	adds	r3, #3
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	021b      	lsls	r3, r3, #8
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	3202      	adds	r2, #2
 80097cc:	7812      	ldrb	r2, [r2, #0]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	021b      	lsls	r3, r3, #8
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	3201      	adds	r2, #1
 80097da:	7812      	ldrb	r2, [r2, #0]
 80097dc:	4313      	orrs	r3, r2
 80097de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	021b      	lsls	r3, r3, #8
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	7812      	ldrb	r2, [r2, #0]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]
	return rv;
 80097ec:	68fb      	ldr	r3, [r7, #12]
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3714      	adds	r7, #20
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	460b      	mov	r3, r1
 8009804:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	1c5a      	adds	r2, r3, #1
 800980a:	607a      	str	r2, [r7, #4]
 800980c:	887a      	ldrh	r2, [r7, #2]
 800980e:	b2d2      	uxtb	r2, r2
 8009810:	701a      	strb	r2, [r3, #0]
 8009812:	887b      	ldrh	r3, [r7, #2]
 8009814:	0a1b      	lsrs	r3, r3, #8
 8009816:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	1c5a      	adds	r2, r3, #1
 800981c:	607a      	str	r2, [r7, #4]
 800981e:	887a      	ldrh	r2, [r7, #2]
 8009820:	b2d2      	uxtb	r2, r2
 8009822:	701a      	strb	r2, [r3, #0]
}
 8009824:	bf00      	nop
 8009826:	370c      	adds	r7, #12
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009830:	b480      	push	{r7}
 8009832:	b083      	sub	sp, #12
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	1c5a      	adds	r2, r3, #1
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	683a      	ldr	r2, [r7, #0]
 8009842:	b2d2      	uxtb	r2, r2
 8009844:	701a      	strb	r2, [r3, #0]
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	0a1b      	lsrs	r3, r3, #8
 800984a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	1c5a      	adds	r2, r3, #1
 8009850:	607a      	str	r2, [r7, #4]
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	b2d2      	uxtb	r2, r2
 8009856:	701a      	strb	r2, [r3, #0]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	0a1b      	lsrs	r3, r3, #8
 800985c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	607a      	str	r2, [r7, #4]
 8009864:	683a      	ldr	r2, [r7, #0]
 8009866:	b2d2      	uxtb	r2, r2
 8009868:	701a      	strb	r2, [r3, #0]
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	0a1b      	lsrs	r3, r3, #8
 800986e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	1c5a      	adds	r2, r3, #1
 8009874:	607a      	str	r2, [r7, #4]
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	b2d2      	uxtb	r2, r2
 800987a:	701a      	strb	r2, [r3, #0]
}
 800987c:	bf00      	nop
 800987e:	370c      	adds	r7, #12
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr

08009888 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009888:	b480      	push	{r7}
 800988a:	b087      	sub	sp, #28
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d00d      	beq.n	80098be <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80098a2:	693a      	ldr	r2, [r7, #16]
 80098a4:	1c53      	adds	r3, r2, #1
 80098a6:	613b      	str	r3, [r7, #16]
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	1c59      	adds	r1, r3, #1
 80098ac:	6179      	str	r1, [r7, #20]
 80098ae:	7812      	ldrb	r2, [r2, #0]
 80098b0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	3b01      	subs	r3, #1
 80098b6:	607b      	str	r3, [r7, #4]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1f1      	bne.n	80098a2 <mem_cpy+0x1a>
	}
}
 80098be:	bf00      	nop
 80098c0:	371c      	adds	r7, #28
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr

080098ca <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80098ca:	b480      	push	{r7}
 80098cc:	b087      	sub	sp, #28
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	60f8      	str	r0, [r7, #12]
 80098d2:	60b9      	str	r1, [r7, #8]
 80098d4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	1c5a      	adds	r2, r3, #1
 80098de:	617a      	str	r2, [r7, #20]
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	b2d2      	uxtb	r2, r2
 80098e4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	3b01      	subs	r3, #1
 80098ea:	607b      	str	r3, [r7, #4]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1f3      	bne.n	80098da <mem_set+0x10>
}
 80098f2:	bf00      	nop
 80098f4:	371c      	adds	r7, #28
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80098fe:	b480      	push	{r7}
 8009900:	b089      	sub	sp, #36	; 0x24
 8009902:	af00      	add	r7, sp, #0
 8009904:	60f8      	str	r0, [r7, #12]
 8009906:	60b9      	str	r1, [r7, #8]
 8009908:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	61fb      	str	r3, [r7, #28]
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009912:	2300      	movs	r3, #0
 8009914:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	1c5a      	adds	r2, r3, #1
 800991a:	61fa      	str	r2, [r7, #28]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	4619      	mov	r1, r3
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	1c5a      	adds	r2, r3, #1
 8009924:	61ba      	str	r2, [r7, #24]
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	1acb      	subs	r3, r1, r3
 800992a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	3b01      	subs	r3, #1
 8009930:	607b      	str	r3, [r7, #4]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <mem_cmp+0x40>
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d0eb      	beq.n	8009916 <mem_cmp+0x18>

	return r;
 800993e:	697b      	ldr	r3, [r7, #20]
}
 8009940:	4618      	mov	r0, r3
 8009942:	3724      	adds	r7, #36	; 0x24
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009956:	e002      	b.n	800995e <chk_chr+0x12>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	3301      	adds	r3, #1
 800995c:	607b      	str	r3, [r7, #4]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d005      	beq.n	8009972 <chk_chr+0x26>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	4293      	cmp	r3, r2
 8009970:	d1f2      	bne.n	8009958 <chk_chr+0xc>
	return *str;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	781b      	ldrb	r3, [r3, #0]
}
 8009976:	4618      	mov	r0, r3
 8009978:	370c      	adds	r7, #12
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr
	...

08009984 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009984:	b480      	push	{r7}
 8009986:	b085      	sub	sp, #20
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800998e:	2300      	movs	r3, #0
 8009990:	60bb      	str	r3, [r7, #8]
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	60fb      	str	r3, [r7, #12]
 8009996:	e029      	b.n	80099ec <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009998:	4a27      	ldr	r2, [pc, #156]	; (8009a38 <chk_lock+0xb4>)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	011b      	lsls	r3, r3, #4
 800999e:	4413      	add	r3, r2
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d01d      	beq.n	80099e2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80099a6:	4a24      	ldr	r2, [pc, #144]	; (8009a38 <chk_lock+0xb4>)
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	011b      	lsls	r3, r3, #4
 80099ac:	4413      	add	r3, r2
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d116      	bne.n	80099e6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80099b8:	4a1f      	ldr	r2, [pc, #124]	; (8009a38 <chk_lock+0xb4>)
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	011b      	lsls	r3, r3, #4
 80099be:	4413      	add	r3, r2
 80099c0:	3304      	adds	r3, #4
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d10c      	bne.n	80099e6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80099cc:	4a1a      	ldr	r2, [pc, #104]	; (8009a38 <chk_lock+0xb4>)
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	011b      	lsls	r3, r3, #4
 80099d2:	4413      	add	r3, r2
 80099d4:	3308      	adds	r3, #8
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80099dc:	429a      	cmp	r2, r3
 80099de:	d102      	bne.n	80099e6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80099e0:	e007      	b.n	80099f2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80099e2:	2301      	movs	r3, #1
 80099e4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	3301      	adds	r3, #1
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d9d2      	bls.n	8009998 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2b02      	cmp	r3, #2
 80099f6:	d109      	bne.n	8009a0c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d102      	bne.n	8009a04 <chk_lock+0x80>
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	2b02      	cmp	r3, #2
 8009a02:	d101      	bne.n	8009a08 <chk_lock+0x84>
 8009a04:	2300      	movs	r3, #0
 8009a06:	e010      	b.n	8009a2a <chk_lock+0xa6>
 8009a08:	2312      	movs	r3, #18
 8009a0a:	e00e      	b.n	8009a2a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d108      	bne.n	8009a24 <chk_lock+0xa0>
 8009a12:	4a09      	ldr	r2, [pc, #36]	; (8009a38 <chk_lock+0xb4>)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	011b      	lsls	r3, r3, #4
 8009a18:	4413      	add	r3, r2
 8009a1a:	330c      	adds	r3, #12
 8009a1c:	881b      	ldrh	r3, [r3, #0]
 8009a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a22:	d101      	bne.n	8009a28 <chk_lock+0xa4>
 8009a24:	2310      	movs	r3, #16
 8009a26:	e000      	b.n	8009a2a <chk_lock+0xa6>
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3714      	adds	r7, #20
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr
 8009a36:	bf00      	nop
 8009a38:	20000450 	.word	0x20000450

08009a3c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009a42:	2300      	movs	r3, #0
 8009a44:	607b      	str	r3, [r7, #4]
 8009a46:	e002      	b.n	8009a4e <enq_lock+0x12>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	607b      	str	r3, [r7, #4]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d806      	bhi.n	8009a62 <enq_lock+0x26>
 8009a54:	4a09      	ldr	r2, [pc, #36]	; (8009a7c <enq_lock+0x40>)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	011b      	lsls	r3, r3, #4
 8009a5a:	4413      	add	r3, r2
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d1f2      	bne.n	8009a48 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	bf14      	ite	ne
 8009a68:	2301      	movne	r3, #1
 8009a6a:	2300      	moveq	r3, #0
 8009a6c:	b2db      	uxtb	r3, r3
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	370c      	adds	r7, #12
 8009a72:	46bd      	mov	sp, r7
 8009a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop
 8009a7c:	20000450 	.word	0x20000450

08009a80 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	60fb      	str	r3, [r7, #12]
 8009a8e:	e01f      	b.n	8009ad0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009a90:	4a41      	ldr	r2, [pc, #260]	; (8009b98 <inc_lock+0x118>)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	011b      	lsls	r3, r3, #4
 8009a96:	4413      	add	r3, r2
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d113      	bne.n	8009aca <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009aa2:	4a3d      	ldr	r2, [pc, #244]	; (8009b98 <inc_lock+0x118>)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	011b      	lsls	r3, r3, #4
 8009aa8:	4413      	add	r3, r2
 8009aaa:	3304      	adds	r3, #4
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d109      	bne.n	8009aca <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009ab6:	4a38      	ldr	r2, [pc, #224]	; (8009b98 <inc_lock+0x118>)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	011b      	lsls	r3, r3, #4
 8009abc:	4413      	add	r3, r2
 8009abe:	3308      	adds	r3, #8
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d006      	beq.n	8009ad8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3301      	adds	r3, #1
 8009ace:	60fb      	str	r3, [r7, #12]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d9dc      	bls.n	8009a90 <inc_lock+0x10>
 8009ad6:	e000      	b.n	8009ada <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009ad8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	d132      	bne.n	8009b46 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	60fb      	str	r3, [r7, #12]
 8009ae4:	e002      	b.n	8009aec <inc_lock+0x6c>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	3301      	adds	r3, #1
 8009aea:	60fb      	str	r3, [r7, #12]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d806      	bhi.n	8009b00 <inc_lock+0x80>
 8009af2:	4a29      	ldr	r2, [pc, #164]	; (8009b98 <inc_lock+0x118>)
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	011b      	lsls	r3, r3, #4
 8009af8:	4413      	add	r3, r2
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1f2      	bne.n	8009ae6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d101      	bne.n	8009b0a <inc_lock+0x8a>
 8009b06:	2300      	movs	r3, #0
 8009b08:	e040      	b.n	8009b8c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	4922      	ldr	r1, [pc, #136]	; (8009b98 <inc_lock+0x118>)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	011b      	lsls	r3, r3, #4
 8009b14:	440b      	add	r3, r1
 8009b16:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	689a      	ldr	r2, [r3, #8]
 8009b1c:	491e      	ldr	r1, [pc, #120]	; (8009b98 <inc_lock+0x118>)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	011b      	lsls	r3, r3, #4
 8009b22:	440b      	add	r3, r1
 8009b24:	3304      	adds	r3, #4
 8009b26:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	695a      	ldr	r2, [r3, #20]
 8009b2c:	491a      	ldr	r1, [pc, #104]	; (8009b98 <inc_lock+0x118>)
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	440b      	add	r3, r1
 8009b34:	3308      	adds	r3, #8
 8009b36:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009b38:	4a17      	ldr	r2, [pc, #92]	; (8009b98 <inc_lock+0x118>)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	011b      	lsls	r3, r3, #4
 8009b3e:	4413      	add	r3, r2
 8009b40:	330c      	adds	r3, #12
 8009b42:	2200      	movs	r2, #0
 8009b44:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d009      	beq.n	8009b60 <inc_lock+0xe0>
 8009b4c:	4a12      	ldr	r2, [pc, #72]	; (8009b98 <inc_lock+0x118>)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	011b      	lsls	r3, r3, #4
 8009b52:	4413      	add	r3, r2
 8009b54:	330c      	adds	r3, #12
 8009b56:	881b      	ldrh	r3, [r3, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d001      	beq.n	8009b60 <inc_lock+0xe0>
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	e015      	b.n	8009b8c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d108      	bne.n	8009b78 <inc_lock+0xf8>
 8009b66:	4a0c      	ldr	r2, [pc, #48]	; (8009b98 <inc_lock+0x118>)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	011b      	lsls	r3, r3, #4
 8009b6c:	4413      	add	r3, r2
 8009b6e:	330c      	adds	r3, #12
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	3301      	adds	r3, #1
 8009b74:	b29a      	uxth	r2, r3
 8009b76:	e001      	b.n	8009b7c <inc_lock+0xfc>
 8009b78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b7c:	4906      	ldr	r1, [pc, #24]	; (8009b98 <inc_lock+0x118>)
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	011b      	lsls	r3, r3, #4
 8009b82:	440b      	add	r3, r1
 8009b84:	330c      	adds	r3, #12
 8009b86:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3301      	adds	r3, #1
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3714      	adds	r7, #20
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr
 8009b98:	20000450 	.word	0x20000450

08009b9c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b085      	sub	sp, #20
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	e010      	b.n	8009bcc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009baa:	4a0d      	ldr	r2, [pc, #52]	; (8009be0 <clear_lock+0x44>)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	011b      	lsls	r3, r3, #4
 8009bb0:	4413      	add	r3, r2
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d105      	bne.n	8009bc6 <clear_lock+0x2a>
 8009bba:	4a09      	ldr	r2, [pc, #36]	; (8009be0 <clear_lock+0x44>)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	011b      	lsls	r3, r3, #4
 8009bc0:	4413      	add	r3, r2
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	3301      	adds	r3, #1
 8009bca:	60fb      	str	r3, [r7, #12]
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d9eb      	bls.n	8009baa <clear_lock+0xe>
	}
}
 8009bd2:	bf00      	nop
 8009bd4:	3714      	adds	r7, #20
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr
 8009bde:	bf00      	nop
 8009be0:	20000450 	.word	0x20000450

08009be4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b086      	sub	sp, #24
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009bec:	2300      	movs	r3, #0
 8009bee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	78db      	ldrb	r3, [r3, #3]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d034      	beq.n	8009c62 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bfc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	7858      	ldrb	r0, [r3, #1]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009c08:	2301      	movs	r3, #1
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	f7ff fd7c 	bl	8009708 <disk_write>
 8009c10:	4603      	mov	r3, r0
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d002      	beq.n	8009c1c <sync_window+0x38>
			res = FR_DISK_ERR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	73fb      	strb	r3, [r7, #15]
 8009c1a:	e022      	b.n	8009c62 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c26:	697a      	ldr	r2, [r7, #20]
 8009c28:	1ad2      	subs	r2, r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d217      	bcs.n	8009c62 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	789b      	ldrb	r3, [r3, #2]
 8009c36:	613b      	str	r3, [r7, #16]
 8009c38:	e010      	b.n	8009c5c <sync_window+0x78>
					wsect += fs->fsize;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a1b      	ldr	r3, [r3, #32]
 8009c3e:	697a      	ldr	r2, [r7, #20]
 8009c40:	4413      	add	r3, r2
 8009c42:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	7858      	ldrb	r0, [r3, #1]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009c4e:	2301      	movs	r3, #1
 8009c50:	697a      	ldr	r2, [r7, #20]
 8009c52:	f7ff fd59 	bl	8009708 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	613b      	str	r3, [r7, #16]
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d8eb      	bhi.n	8009c3a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3718      	adds	r7, #24
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009c76:	2300      	movs	r3, #0
 8009c78:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c7e:	683a      	ldr	r2, [r7, #0]
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d01b      	beq.n	8009cbc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f7ff ffad 	bl	8009be4 <sync_window>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009c8e:	7bfb      	ldrb	r3, [r7, #15]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d113      	bne.n	8009cbc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	7858      	ldrb	r0, [r3, #1]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	683a      	ldr	r2, [r7, #0]
 8009ca2:	f7ff fd11 	bl	80096c8 <disk_read>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d004      	beq.n	8009cb6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009cac:	f04f 33ff 	mov.w	r3, #4294967295
 8009cb0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	683a      	ldr	r2, [r7, #0]
 8009cba:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8009cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009cc6:	b480      	push	{r7}
 8009cc8:	b083      	sub	sp, #12
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
 8009cce:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	3b02      	subs	r3, #2
 8009cd4:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	69db      	ldr	r3, [r3, #28]
 8009cda:	3b02      	subs	r3, #2
 8009cdc:	683a      	ldr	r2, [r7, #0]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d301      	bcc.n	8009ce6 <clust2sect+0x20>
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	e008      	b.n	8009cf8 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	895b      	ldrh	r3, [r3, #10]
 8009cea:	461a      	mov	r2, r3
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	fb03 f202 	mul.w	r2, r3, r2
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cf6:	4413      	add	r3, r2
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b086      	sub	sp, #24
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d904      	bls.n	8009d24 <get_fat+0x20>
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	683a      	ldr	r2, [r7, #0]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d302      	bcc.n	8009d2a <get_fat+0x26>
		val = 1;	/* Internal error */
 8009d24:	2301      	movs	r3, #1
 8009d26:	617b      	str	r3, [r7, #20]
 8009d28:	e0b7      	b.n	8009e9a <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d2e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	781b      	ldrb	r3, [r3, #0]
 8009d34:	2b02      	cmp	r3, #2
 8009d36:	d05a      	beq.n	8009dee <get_fat+0xea>
 8009d38:	2b03      	cmp	r3, #3
 8009d3a:	d07d      	beq.n	8009e38 <get_fat+0x134>
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	f040 80a2 	bne.w	8009e86 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	60fb      	str	r3, [r7, #12]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	085b      	lsrs	r3, r3, #1
 8009d4a:	68fa      	ldr	r2, [r7, #12]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	899b      	ldrh	r3, [r3, #12]
 8009d58:	4619      	mov	r1, r3
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8009d60:	4413      	add	r3, r2
 8009d62:	4619      	mov	r1, r3
 8009d64:	6938      	ldr	r0, [r7, #16]
 8009d66:	f7ff ff81 	bl	8009c6c <move_window>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f040 808d 	bne.w	8009e8c <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	1c5a      	adds	r2, r3, #1
 8009d76:	60fa      	str	r2, [r7, #12]
 8009d78:	693a      	ldr	r2, [r7, #16]
 8009d7a:	8992      	ldrh	r2, [r2, #12]
 8009d7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d80:	fb02 f201 	mul.w	r2, r2, r1
 8009d84:	1a9b      	subs	r3, r3, r2
 8009d86:	693a      	ldr	r2, [r7, #16]
 8009d88:	4413      	add	r3, r2
 8009d8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009d8e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	899b      	ldrh	r3, [r3, #12]
 8009d98:	4619      	mov	r1, r3
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8009da0:	4413      	add	r3, r2
 8009da2:	4619      	mov	r1, r3
 8009da4:	6938      	ldr	r0, [r7, #16]
 8009da6:	f7ff ff61 	bl	8009c6c <move_window>
 8009daa:	4603      	mov	r3, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d16f      	bne.n	8009e90 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	899b      	ldrh	r3, [r3, #12]
 8009db4:	461a      	mov	r2, r3
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	fbb3 f1f2 	udiv	r1, r3, r2
 8009dbc:	fb02 f201 	mul.w	r2, r2, r1
 8009dc0:	1a9b      	subs	r3, r3, r2
 8009dc2:	693a      	ldr	r2, [r7, #16]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009dca:	021b      	lsls	r3, r3, #8
 8009dcc:	461a      	mov	r2, r3
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	f003 0301 	and.w	r3, r3, #1
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d002      	beq.n	8009de4 <get_fat+0xe0>
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	091b      	lsrs	r3, r3, #4
 8009de2:	e002      	b.n	8009dea <get_fat+0xe6>
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009dea:	617b      	str	r3, [r7, #20]
			break;
 8009dec:	e055      	b.n	8009e9a <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	899b      	ldrh	r3, [r3, #12]
 8009df6:	085b      	lsrs	r3, r3, #1
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8009e02:	4413      	add	r3, r2
 8009e04:	4619      	mov	r1, r3
 8009e06:	6938      	ldr	r0, [r7, #16]
 8009e08:	f7ff ff30 	bl	8009c6c <move_window>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d140      	bne.n	8009e94 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	005b      	lsls	r3, r3, #1
 8009e1c:	693a      	ldr	r2, [r7, #16]
 8009e1e:	8992      	ldrh	r2, [r2, #12]
 8009e20:	fbb3 f0f2 	udiv	r0, r3, r2
 8009e24:	fb02 f200 	mul.w	r2, r2, r0
 8009e28:	1a9b      	subs	r3, r3, r2
 8009e2a:	440b      	add	r3, r1
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7ff fca9 	bl	8009784 <ld_word>
 8009e32:	4603      	mov	r3, r0
 8009e34:	617b      	str	r3, [r7, #20]
			break;
 8009e36:	e030      	b.n	8009e9a <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	899b      	ldrh	r3, [r3, #12]
 8009e40:	089b      	lsrs	r3, r3, #2
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	4619      	mov	r1, r3
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	fbb3 f3f1 	udiv	r3, r3, r1
 8009e4c:	4413      	add	r3, r2
 8009e4e:	4619      	mov	r1, r3
 8009e50:	6938      	ldr	r0, [r7, #16]
 8009e52:	f7ff ff0b 	bl	8009c6c <move_window>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d11d      	bne.n	8009e98 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009e5c:	693b      	ldr	r3, [r7, #16]
 8009e5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	693a      	ldr	r2, [r7, #16]
 8009e68:	8992      	ldrh	r2, [r2, #12]
 8009e6a:	fbb3 f0f2 	udiv	r0, r3, r2
 8009e6e:	fb02 f200 	mul.w	r2, r2, r0
 8009e72:	1a9b      	subs	r3, r3, r2
 8009e74:	440b      	add	r3, r1
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7ff fc9c 	bl	80097b4 <ld_dword>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009e82:	617b      	str	r3, [r7, #20]
			break;
 8009e84:	e009      	b.n	8009e9a <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009e86:	2301      	movs	r3, #1
 8009e88:	617b      	str	r3, [r7, #20]
 8009e8a:	e006      	b.n	8009e9a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009e8c:	bf00      	nop
 8009e8e:	e004      	b.n	8009e9a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009e90:	bf00      	nop
 8009e92:	e002      	b.n	8009e9a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009e94:	bf00      	nop
 8009e96:	e000      	b.n	8009e9a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009e98:	bf00      	nop
		}
	}

	return val;
 8009e9a:	697b      	ldr	r3, [r7, #20]
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3718      	adds	r7, #24
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009ea4:	b590      	push	{r4, r7, lr}
 8009ea6:	b089      	sub	sp, #36	; 0x24
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009eb0:	2302      	movs	r3, #2
 8009eb2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	f240 8106 	bls.w	800a0c8 <put_fat+0x224>
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	69db      	ldr	r3, [r3, #28]
 8009ec0:	68ba      	ldr	r2, [r7, #8]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	f080 8100 	bcs.w	800a0c8 <put_fat+0x224>
		switch (fs->fs_type) {
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	f000 8088 	beq.w	8009fe2 <put_fat+0x13e>
 8009ed2:	2b03      	cmp	r3, #3
 8009ed4:	f000 80b0 	beq.w	800a038 <put_fat+0x194>
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	f040 80f5 	bne.w	800a0c8 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	61bb      	str	r3, [r7, #24]
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	085b      	lsrs	r3, r3, #1
 8009ee6:	69ba      	ldr	r2, [r7, #24]
 8009ee8:	4413      	add	r3, r2
 8009eea:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	899b      	ldrh	r3, [r3, #12]
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	fbb3 f3f1 	udiv	r3, r3, r1
 8009efc:	4413      	add	r3, r2
 8009efe:	4619      	mov	r1, r3
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	f7ff feb3 	bl	8009c6c <move_window>
 8009f06:	4603      	mov	r3, r0
 8009f08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009f0a:	7ffb      	ldrb	r3, [r7, #31]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	f040 80d4 	bne.w	800a0ba <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009f18:	69bb      	ldr	r3, [r7, #24]
 8009f1a:	1c5a      	adds	r2, r3, #1
 8009f1c:	61ba      	str	r2, [r7, #24]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	8992      	ldrh	r2, [r2, #12]
 8009f22:	fbb3 f0f2 	udiv	r0, r3, r2
 8009f26:	fb02 f200 	mul.w	r2, r2, r0
 8009f2a:	1a9b      	subs	r3, r3, r2
 8009f2c:	440b      	add	r3, r1
 8009f2e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	f003 0301 	and.w	r3, r3, #1
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d00d      	beq.n	8009f56 <put_fat+0xb2>
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	781b      	ldrb	r3, [r3, #0]
 8009f3e:	b25b      	sxtb	r3, r3
 8009f40:	f003 030f 	and.w	r3, r3, #15
 8009f44:	b25a      	sxtb	r2, r3
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	011b      	lsls	r3, r3, #4
 8009f4c:	b25b      	sxtb	r3, r3
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	b25b      	sxtb	r3, r3
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	e001      	b.n	8009f5a <put_fat+0xb6>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	697a      	ldr	r2, [r7, #20]
 8009f5c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2201      	movs	r2, #1
 8009f62:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	899b      	ldrh	r3, [r3, #12]
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	69bb      	ldr	r3, [r7, #24]
 8009f70:	fbb3 f3f1 	udiv	r3, r3, r1
 8009f74:	4413      	add	r3, r2
 8009f76:	4619      	mov	r1, r3
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f7ff fe77 	bl	8009c6c <move_window>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009f82:	7ffb      	ldrb	r3, [r7, #31]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	f040 809a 	bne.w	800a0be <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	899b      	ldrh	r3, [r3, #12]
 8009f94:	461a      	mov	r2, r3
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	fbb3 f0f2 	udiv	r0, r3, r2
 8009f9c:	fb02 f200 	mul.w	r2, r2, r0
 8009fa0:	1a9b      	subs	r3, r3, r2
 8009fa2:	440b      	add	r3, r1
 8009fa4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	f003 0301 	and.w	r3, r3, #1
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d003      	beq.n	8009fb8 <put_fat+0x114>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	091b      	lsrs	r3, r3, #4
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	e00e      	b.n	8009fd6 <put_fat+0x132>
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	b25b      	sxtb	r3, r3
 8009fbe:	f023 030f 	bic.w	r3, r3, #15
 8009fc2:	b25a      	sxtb	r2, r3
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	0a1b      	lsrs	r3, r3, #8
 8009fc8:	b25b      	sxtb	r3, r3
 8009fca:	f003 030f 	and.w	r3, r3, #15
 8009fce:	b25b      	sxtb	r3, r3
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	b25b      	sxtb	r3, r3
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	697a      	ldr	r2, [r7, #20]
 8009fd8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	70da      	strb	r2, [r3, #3]
			break;
 8009fe0:	e072      	b.n	800a0c8 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	899b      	ldrh	r3, [r3, #12]
 8009fea:	085b      	lsrs	r3, r3, #1
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	4619      	mov	r1, r3
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8009ff6:	4413      	add	r3, r2
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	68f8      	ldr	r0, [r7, #12]
 8009ffc:	f7ff fe36 	bl	8009c6c <move_window>
 800a000:	4603      	mov	r3, r0
 800a002:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a004:	7ffb      	ldrb	r3, [r7, #31]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d15b      	bne.n	800a0c2 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	005b      	lsls	r3, r3, #1
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	8992      	ldrh	r2, [r2, #12]
 800a018:	fbb3 f0f2 	udiv	r0, r3, r2
 800a01c:	fb02 f200 	mul.w	r2, r2, r0
 800a020:	1a9b      	subs	r3, r3, r2
 800a022:	440b      	add	r3, r1
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	b292      	uxth	r2, r2
 800a028:	4611      	mov	r1, r2
 800a02a:	4618      	mov	r0, r3
 800a02c:	f7ff fbe5 	bl	80097fa <st_word>
			fs->wflag = 1;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2201      	movs	r2, #1
 800a034:	70da      	strb	r2, [r3, #3]
			break;
 800a036:	e047      	b.n	800a0c8 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	899b      	ldrh	r3, [r3, #12]
 800a040:	089b      	lsrs	r3, r3, #2
 800a042:	b29b      	uxth	r3, r3
 800a044:	4619      	mov	r1, r3
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	fbb3 f3f1 	udiv	r3, r3, r1
 800a04c:	4413      	add	r3, r2
 800a04e:	4619      	mov	r1, r3
 800a050:	68f8      	ldr	r0, [r7, #12]
 800a052:	f7ff fe0b 	bl	8009c6c <move_window>
 800a056:	4603      	mov	r3, r0
 800a058:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a05a:	7ffb      	ldrb	r3, [r7, #31]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d132      	bne.n	800a0c6 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	68fa      	ldr	r2, [r7, #12]
 800a072:	8992      	ldrh	r2, [r2, #12]
 800a074:	fbb3 f0f2 	udiv	r0, r3, r2
 800a078:	fb02 f200 	mul.w	r2, r2, r0
 800a07c:	1a9b      	subs	r3, r3, r2
 800a07e:	440b      	add	r3, r1
 800a080:	4618      	mov	r0, r3
 800a082:	f7ff fb97 	bl	80097b4 <ld_dword>
 800a086:	4603      	mov	r3, r0
 800a088:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a08c:	4323      	orrs	r3, r4
 800a08e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	68fa      	ldr	r2, [r7, #12]
 800a09c:	8992      	ldrh	r2, [r2, #12]
 800a09e:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0a2:	fb02 f200 	mul.w	r2, r2, r0
 800a0a6:	1a9b      	subs	r3, r3, r2
 800a0a8:	440b      	add	r3, r1
 800a0aa:	6879      	ldr	r1, [r7, #4]
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f7ff fbbf 	bl	8009830 <st_dword>
			fs->wflag = 1;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	70da      	strb	r2, [r3, #3]
			break;
 800a0b8:	e006      	b.n	800a0c8 <put_fat+0x224>
			if (res != FR_OK) break;
 800a0ba:	bf00      	nop
 800a0bc:	e004      	b.n	800a0c8 <put_fat+0x224>
			if (res != FR_OK) break;
 800a0be:	bf00      	nop
 800a0c0:	e002      	b.n	800a0c8 <put_fat+0x224>
			if (res != FR_OK) break;
 800a0c2:	bf00      	nop
 800a0c4:	e000      	b.n	800a0c8 <put_fat+0x224>
			if (res != FR_OK) break;
 800a0c6:	bf00      	nop
		}
	}
	return res;
 800a0c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3724      	adds	r7, #36	; 0x24
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd90      	pop	{r4, r7, pc}

0800a0d2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b088      	sub	sp, #32
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	60f8      	str	r0, [r7, #12]
 800a0da:	60b9      	str	r1, [r7, #8]
 800a0dc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d904      	bls.n	800a0f8 <remove_chain+0x26>
 800a0ee:	69bb      	ldr	r3, [r7, #24]
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d301      	bcc.n	800a0fc <remove_chain+0x2a>
 800a0f8:	2302      	movs	r3, #2
 800a0fa:	e04b      	b.n	800a194 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d00c      	beq.n	800a11c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a102:	f04f 32ff 	mov.w	r2, #4294967295
 800a106:	6879      	ldr	r1, [r7, #4]
 800a108:	69b8      	ldr	r0, [r7, #24]
 800a10a:	f7ff fecb 	bl	8009ea4 <put_fat>
 800a10e:	4603      	mov	r3, r0
 800a110:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a112:	7ffb      	ldrb	r3, [r7, #31]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d001      	beq.n	800a11c <remove_chain+0x4a>
 800a118:	7ffb      	ldrb	r3, [r7, #31]
 800a11a:	e03b      	b.n	800a194 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a11c:	68b9      	ldr	r1, [r7, #8]
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	f7ff fdf0 	bl	8009d04 <get_fat>
 800a124:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d031      	beq.n	800a190 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	d101      	bne.n	800a136 <remove_chain+0x64>
 800a132:	2302      	movs	r3, #2
 800a134:	e02e      	b.n	800a194 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a13c:	d101      	bne.n	800a142 <remove_chain+0x70>
 800a13e:	2301      	movs	r3, #1
 800a140:	e028      	b.n	800a194 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a142:	2200      	movs	r2, #0
 800a144:	68b9      	ldr	r1, [r7, #8]
 800a146:	69b8      	ldr	r0, [r7, #24]
 800a148:	f7ff feac 	bl	8009ea4 <put_fat>
 800a14c:	4603      	mov	r3, r0
 800a14e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a150:	7ffb      	ldrb	r3, [r7, #31]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d001      	beq.n	800a15a <remove_chain+0x88>
 800a156:	7ffb      	ldrb	r3, [r7, #31]
 800a158:	e01c      	b.n	800a194 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	699a      	ldr	r2, [r3, #24]
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	69db      	ldr	r3, [r3, #28]
 800a162:	3b02      	subs	r3, #2
 800a164:	429a      	cmp	r2, r3
 800a166:	d20b      	bcs.n	800a180 <remove_chain+0xae>
			fs->free_clst++;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	699b      	ldr	r3, [r3, #24]
 800a16c:	1c5a      	adds	r2, r3, #1
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	791b      	ldrb	r3, [r3, #4]
 800a176:	f043 0301 	orr.w	r3, r3, #1
 800a17a:	b2da      	uxtb	r2, r3
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	69db      	ldr	r3, [r3, #28]
 800a188:	68ba      	ldr	r2, [r7, #8]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d3c6      	bcc.n	800a11c <remove_chain+0x4a>
 800a18e:	e000      	b.n	800a192 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a190:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a192:	2300      	movs	r3, #0
}
 800a194:	4618      	mov	r0, r3
 800a196:	3720      	adds	r7, #32
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b088      	sub	sp, #32
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d10d      	bne.n	800a1ce <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	695b      	ldr	r3, [r3, #20]
 800a1b6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d004      	beq.n	800a1c8 <create_chain+0x2c>
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	69db      	ldr	r3, [r3, #28]
 800a1c2:	69ba      	ldr	r2, [r7, #24]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d31b      	bcc.n	800a200 <create_chain+0x64>
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	61bb      	str	r3, [r7, #24]
 800a1cc:	e018      	b.n	800a200 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f7ff fd97 	bl	8009d04 <get_fat>
 800a1d6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2b01      	cmp	r3, #1
 800a1dc:	d801      	bhi.n	800a1e2 <create_chain+0x46>
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e070      	b.n	800a2c4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e8:	d101      	bne.n	800a1ee <create_chain+0x52>
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	e06a      	b.n	800a2c4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	69db      	ldr	r3, [r3, #28]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d201      	bcs.n	800a1fc <create_chain+0x60>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	e063      	b.n	800a2c4 <create_chain+0x128>
		scl = clst;
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a200:	69bb      	ldr	r3, [r7, #24]
 800a202:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	3301      	adds	r3, #1
 800a208:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	69db      	ldr	r3, [r3, #28]
 800a20e:	69fa      	ldr	r2, [r7, #28]
 800a210:	429a      	cmp	r2, r3
 800a212:	d307      	bcc.n	800a224 <create_chain+0x88>
				ncl = 2;
 800a214:	2302      	movs	r3, #2
 800a216:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a218:	69fa      	ldr	r2, [r7, #28]
 800a21a:	69bb      	ldr	r3, [r7, #24]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d901      	bls.n	800a224 <create_chain+0x88>
 800a220:	2300      	movs	r3, #0
 800a222:	e04f      	b.n	800a2c4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a224:	69f9      	ldr	r1, [r7, #28]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f7ff fd6c 	bl	8009d04 <get_fat>
 800a22c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d00e      	beq.n	800a252 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d003      	beq.n	800a242 <create_chain+0xa6>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a240:	d101      	bne.n	800a246 <create_chain+0xaa>
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	e03e      	b.n	800a2c4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a246:	69fa      	ldr	r2, [r7, #28]
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d1da      	bne.n	800a204 <create_chain+0x68>
 800a24e:	2300      	movs	r3, #0
 800a250:	e038      	b.n	800a2c4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a252:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a254:	f04f 32ff 	mov.w	r2, #4294967295
 800a258:	69f9      	ldr	r1, [r7, #28]
 800a25a:	6938      	ldr	r0, [r7, #16]
 800a25c:	f7ff fe22 	bl	8009ea4 <put_fat>
 800a260:	4603      	mov	r3, r0
 800a262:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a264:	7dfb      	ldrb	r3, [r7, #23]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d109      	bne.n	800a27e <create_chain+0xe2>
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d006      	beq.n	800a27e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a270:	69fa      	ldr	r2, [r7, #28]
 800a272:	6839      	ldr	r1, [r7, #0]
 800a274:	6938      	ldr	r0, [r7, #16]
 800a276:	f7ff fe15 	bl	8009ea4 <put_fat>
 800a27a:	4603      	mov	r3, r0
 800a27c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a27e:	7dfb      	ldrb	r3, [r7, #23]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d116      	bne.n	800a2b2 <create_chain+0x116>
		fs->last_clst = ncl;
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	69fa      	ldr	r2, [r7, #28]
 800a288:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	699a      	ldr	r2, [r3, #24]
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	69db      	ldr	r3, [r3, #28]
 800a292:	3b02      	subs	r3, #2
 800a294:	429a      	cmp	r2, r3
 800a296:	d804      	bhi.n	800a2a2 <create_chain+0x106>
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	699b      	ldr	r3, [r3, #24]
 800a29c:	1e5a      	subs	r2, r3, #1
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	791b      	ldrb	r3, [r3, #4]
 800a2a6:	f043 0301 	orr.w	r3, r3, #1
 800a2aa:	b2da      	uxtb	r2, r3
 800a2ac:	693b      	ldr	r3, [r7, #16]
 800a2ae:	711a      	strb	r2, [r3, #4]
 800a2b0:	e007      	b.n	800a2c2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a2b2:	7dfb      	ldrb	r3, [r7, #23]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d102      	bne.n	800a2be <create_chain+0x122>
 800a2b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a2bc:	e000      	b.n	800a2c0 <create_chain+0x124>
 800a2be:	2301      	movs	r3, #1
 800a2c0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a2c2:	69fb      	ldr	r3, [r7, #28]
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3720      	adds	r7, #32
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b087      	sub	sp, #28
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2e0:	3304      	adds	r3, #4
 800a2e2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	899b      	ldrh	r3, [r3, #12]
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2f0:	68fa      	ldr	r2, [r7, #12]
 800a2f2:	8952      	ldrh	r2, [r2, #10]
 800a2f4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2f8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	1d1a      	adds	r2, r3, #4
 800a2fe:	613a      	str	r2, [r7, #16]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d101      	bne.n	800a30e <clmt_clust+0x42>
 800a30a:	2300      	movs	r3, #0
 800a30c:	e010      	b.n	800a330 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800a30e:	697a      	ldr	r2, [r7, #20]
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	429a      	cmp	r2, r3
 800a314:	d307      	bcc.n	800a326 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	1ad3      	subs	r3, r2, r3
 800a31c:	617b      	str	r3, [r7, #20]
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	3304      	adds	r3, #4
 800a322:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a324:	e7e9      	b.n	800a2fa <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800a326:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	4413      	add	r3, r2
}
 800a330:	4618      	mov	r0, r3
 800a332:	371c      	adds	r7, #28
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b086      	sub	sp, #24
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a352:	d204      	bcs.n	800a35e <dir_sdi+0x22>
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	f003 031f 	and.w	r3, r3, #31
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d001      	beq.n	800a362 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a35e:	2302      	movs	r3, #2
 800a360:	e071      	b.n	800a446 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	683a      	ldr	r2, [r7, #0]
 800a366:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	689b      	ldr	r3, [r3, #8]
 800a36c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d106      	bne.n	800a382 <dir_sdi+0x46>
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	2b02      	cmp	r3, #2
 800a37a:	d902      	bls.n	800a382 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a380:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d10c      	bne.n	800a3a2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	095b      	lsrs	r3, r3, #5
 800a38c:	693a      	ldr	r2, [r7, #16]
 800a38e:	8912      	ldrh	r2, [r2, #8]
 800a390:	4293      	cmp	r3, r2
 800a392:	d301      	bcc.n	800a398 <dir_sdi+0x5c>
 800a394:	2302      	movs	r3, #2
 800a396:	e056      	b.n	800a446 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	61da      	str	r2, [r3, #28]
 800a3a0:	e02d      	b.n	800a3fe <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	895b      	ldrh	r3, [r3, #10]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	899b      	ldrh	r3, [r3, #12]
 800a3ac:	fb03 f302 	mul.w	r3, r3, r2
 800a3b0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a3b2:	e019      	b.n	800a3e8 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6979      	ldr	r1, [r7, #20]
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7ff fca3 	bl	8009d04 <get_fat>
 800a3be:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c6:	d101      	bne.n	800a3cc <dir_sdi+0x90>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	e03c      	b.n	800a446 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d904      	bls.n	800a3dc <dir_sdi+0xa0>
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	69db      	ldr	r3, [r3, #28]
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	d301      	bcc.n	800a3e0 <dir_sdi+0xa4>
 800a3dc:	2302      	movs	r3, #2
 800a3de:	e032      	b.n	800a446 <dir_sdi+0x10a>
			ofs -= csz;
 800a3e0:	683a      	ldr	r2, [r7, #0]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	1ad3      	subs	r3, r2, r3
 800a3e6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a3e8:	683a      	ldr	r2, [r7, #0]
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d2e1      	bcs.n	800a3b4 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800a3f0:	6979      	ldr	r1, [r7, #20]
 800a3f2:	6938      	ldr	r0, [r7, #16]
 800a3f4:	f7ff fc67 	bl	8009cc6 <clust2sect>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	697a      	ldr	r2, [r7, #20]
 800a402:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	69db      	ldr	r3, [r3, #28]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d101      	bne.n	800a410 <dir_sdi+0xd4>
 800a40c:	2302      	movs	r3, #2
 800a40e:	e01a      	b.n	800a446 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	69da      	ldr	r2, [r3, #28]
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	899b      	ldrh	r3, [r3, #12]
 800a418:	4619      	mov	r1, r3
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a420:	441a      	add	r2, r3
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	899b      	ldrh	r3, [r3, #12]
 800a430:	461a      	mov	r2, r3
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	fbb3 f0f2 	udiv	r0, r3, r2
 800a438:	fb02 f200 	mul.w	r2, r2, r0
 800a43c:	1a9b      	subs	r3, r3, r2
 800a43e:	18ca      	adds	r2, r1, r3
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a444:	2300      	movs	r3, #0
}
 800a446:	4618      	mov	r0, r3
 800a448:	3718      	adds	r7, #24
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b086      	sub	sp, #24
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
 800a456:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	695b      	ldr	r3, [r3, #20]
 800a462:	3320      	adds	r3, #32
 800a464:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	69db      	ldr	r3, [r3, #28]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d003      	beq.n	800a476 <dir_next+0x28>
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a474:	d301      	bcc.n	800a47a <dir_next+0x2c>
 800a476:	2304      	movs	r3, #4
 800a478:	e0bb      	b.n	800a5f2 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	899b      	ldrh	r3, [r3, #12]
 800a47e:	461a      	mov	r2, r3
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	fbb3 f1f2 	udiv	r1, r3, r2
 800a486:	fb02 f201 	mul.w	r2, r2, r1
 800a48a:	1a9b      	subs	r3, r3, r2
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f040 809d 	bne.w	800a5cc <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	69db      	ldr	r3, [r3, #28]
 800a496:	1c5a      	adds	r2, r3, #1
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	699b      	ldr	r3, [r3, #24]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d10b      	bne.n	800a4bc <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	095b      	lsrs	r3, r3, #5
 800a4a8:	68fa      	ldr	r2, [r7, #12]
 800a4aa:	8912      	ldrh	r2, [r2, #8]
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	f0c0 808d 	bcc.w	800a5cc <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	61da      	str	r2, [r3, #28]
 800a4b8:	2304      	movs	r3, #4
 800a4ba:	e09a      	b.n	800a5f2 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	899b      	ldrh	r3, [r3, #12]
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	8952      	ldrh	r2, [r2, #10]
 800a4cc:	3a01      	subs	r2, #1
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d17b      	bne.n	800a5cc <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	699b      	ldr	r3, [r3, #24]
 800a4da:	4619      	mov	r1, r3
 800a4dc:	4610      	mov	r0, r2
 800a4de:	f7ff fc11 	bl	8009d04 <get_fat>
 800a4e2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d801      	bhi.n	800a4ee <dir_next+0xa0>
 800a4ea:	2302      	movs	r3, #2
 800a4ec:	e081      	b.n	800a5f2 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4f4:	d101      	bne.n	800a4fa <dir_next+0xac>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	e07b      	b.n	800a5f2 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	69db      	ldr	r3, [r3, #28]
 800a4fe:	697a      	ldr	r2, [r7, #20]
 800a500:	429a      	cmp	r2, r3
 800a502:	d359      	bcc.n	800a5b8 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d104      	bne.n	800a514 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	61da      	str	r2, [r3, #28]
 800a510:	2304      	movs	r3, #4
 800a512:	e06e      	b.n	800a5f2 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a514:	687a      	ldr	r2, [r7, #4]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	699b      	ldr	r3, [r3, #24]
 800a51a:	4619      	mov	r1, r3
 800a51c:	4610      	mov	r0, r2
 800a51e:	f7ff fe3d 	bl	800a19c <create_chain>
 800a522:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d101      	bne.n	800a52e <dir_next+0xe0>
 800a52a:	2307      	movs	r3, #7
 800a52c:	e061      	b.n	800a5f2 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	2b01      	cmp	r3, #1
 800a532:	d101      	bne.n	800a538 <dir_next+0xea>
 800a534:	2302      	movs	r3, #2
 800a536:	e05c      	b.n	800a5f2 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a53e:	d101      	bne.n	800a544 <dir_next+0xf6>
 800a540:	2301      	movs	r3, #1
 800a542:	e056      	b.n	800a5f2 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a544:	68f8      	ldr	r0, [r7, #12]
 800a546:	f7ff fb4d 	bl	8009be4 <sync_window>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d001      	beq.n	800a554 <dir_next+0x106>
 800a550:	2301      	movs	r3, #1
 800a552:	e04e      	b.n	800a5f2 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	899b      	ldrh	r3, [r3, #12]
 800a55e:	461a      	mov	r2, r3
 800a560:	2100      	movs	r1, #0
 800a562:	f7ff f9b2 	bl	80098ca <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a566:	2300      	movs	r3, #0
 800a568:	613b      	str	r3, [r7, #16]
 800a56a:	6979      	ldr	r1, [r7, #20]
 800a56c:	68f8      	ldr	r0, [r7, #12]
 800a56e:	f7ff fbaa 	bl	8009cc6 <clust2sect>
 800a572:	4602      	mov	r2, r0
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	635a      	str	r2, [r3, #52]	; 0x34
 800a578:	e012      	b.n	800a5a0 <dir_next+0x152>
						fs->wflag = 1;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	2201      	movs	r2, #1
 800a57e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a580:	68f8      	ldr	r0, [r7, #12]
 800a582:	f7ff fb2f 	bl	8009be4 <sync_window>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d001      	beq.n	800a590 <dir_next+0x142>
 800a58c:	2301      	movs	r3, #1
 800a58e:	e030      	b.n	800a5f2 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	3301      	adds	r3, #1
 800a594:	613b      	str	r3, [r7, #16]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a59a:	1c5a      	adds	r2, r3, #1
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	635a      	str	r2, [r3, #52]	; 0x34
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	895b      	ldrh	r3, [r3, #10]
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d3e6      	bcc.n	800a57a <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	1ad2      	subs	r2, r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	697a      	ldr	r2, [r7, #20]
 800a5bc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a5be:	6979      	ldr	r1, [r7, #20]
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f7ff fb80 	bl	8009cc6 <clust2sect>
 800a5c6:	4602      	mov	r2, r0
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	68ba      	ldr	r2, [r7, #8]
 800a5d0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	899b      	ldrh	r3, [r3, #12]
 800a5dc:	461a      	mov	r2, r3
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	fbb3 f0f2 	udiv	r0, r3, r2
 800a5e4:	fb02 f200 	mul.w	r2, r2, r0
 800a5e8:	1a9b      	subs	r3, r3, r2
 800a5ea:	18ca      	adds	r2, r1, r3
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3718      	adds	r7, #24
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b086      	sub	sp, #24
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
 800a602:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a60a:	2100      	movs	r1, #0
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f7ff fe95 	bl	800a33c <dir_sdi>
 800a612:	4603      	mov	r3, r0
 800a614:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a616:	7dfb      	ldrb	r3, [r7, #23]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d12b      	bne.n	800a674 <dir_alloc+0x7a>
		n = 0;
 800a61c:	2300      	movs	r3, #0
 800a61e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	69db      	ldr	r3, [r3, #28]
 800a624:	4619      	mov	r1, r3
 800a626:	68f8      	ldr	r0, [r7, #12]
 800a628:	f7ff fb20 	bl	8009c6c <move_window>
 800a62c:	4603      	mov	r3, r0
 800a62e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a630:	7dfb      	ldrb	r3, [r7, #23]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d11d      	bne.n	800a672 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a1b      	ldr	r3, [r3, #32]
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	2be5      	cmp	r3, #229	; 0xe5
 800a63e:	d004      	beq.n	800a64a <dir_alloc+0x50>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6a1b      	ldr	r3, [r3, #32]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d107      	bne.n	800a65a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	3301      	adds	r3, #1
 800a64e:	613b      	str	r3, [r7, #16]
 800a650:	693a      	ldr	r2, [r7, #16]
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	429a      	cmp	r2, r3
 800a656:	d102      	bne.n	800a65e <dir_alloc+0x64>
 800a658:	e00c      	b.n	800a674 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a65a:	2300      	movs	r3, #0
 800a65c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a65e:	2101      	movs	r1, #1
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f7ff fef4 	bl	800a44e <dir_next>
 800a666:	4603      	mov	r3, r0
 800a668:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a66a:	7dfb      	ldrb	r3, [r7, #23]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d0d7      	beq.n	800a620 <dir_alloc+0x26>
 800a670:	e000      	b.n	800a674 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a672:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a674:	7dfb      	ldrb	r3, [r7, #23]
 800a676:	2b04      	cmp	r3, #4
 800a678:	d101      	bne.n	800a67e <dir_alloc+0x84>
 800a67a:	2307      	movs	r3, #7
 800a67c:	75fb      	strb	r3, [r7, #23]
	return res;
 800a67e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a680:	4618      	mov	r0, r3
 800a682:	3718      	adds	r7, #24
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	331a      	adds	r3, #26
 800a696:	4618      	mov	r0, r3
 800a698:	f7ff f874 	bl	8009784 <ld_word>
 800a69c:	4603      	mov	r3, r0
 800a69e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	2b03      	cmp	r3, #3
 800a6a6:	d109      	bne.n	800a6bc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	3314      	adds	r3, #20
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f7ff f869 	bl	8009784 <ld_word>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	041b      	lsls	r3, r3, #16
 800a6b6:	68fa      	ldr	r2, [r7, #12]
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3710      	adds	r7, #16
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}

0800a6c6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a6c6:	b580      	push	{r7, lr}
 800a6c8:	b084      	sub	sp, #16
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	60f8      	str	r0, [r7, #12]
 800a6ce:	60b9      	str	r1, [r7, #8]
 800a6d0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	331a      	adds	r3, #26
 800a6d6:	687a      	ldr	r2, [r7, #4]
 800a6d8:	b292      	uxth	r2, r2
 800a6da:	4611      	mov	r1, r2
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7ff f88c 	bl	80097fa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d109      	bne.n	800a6fe <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	f103 0214 	add.w	r2, r3, #20
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	0c1b      	lsrs	r3, r3, #16
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	f7ff f87e 	bl	80097fa <st_word>
	}
}
 800a6fe:	bf00      	nop
 800a700:	3710      	adds	r7, #16
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
	...

0800a708 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800a708:	b590      	push	{r4, r7, lr}
 800a70a:	b087      	sub	sp, #28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	331a      	adds	r3, #26
 800a716:	4618      	mov	r0, r3
 800a718:	f7ff f834 	bl	8009784 <ld_word>
 800a71c:	4603      	mov	r3, r0
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d001      	beq.n	800a726 <cmp_lfn+0x1e>
 800a722:	2300      	movs	r3, #0
 800a724:	e059      	b.n	800a7da <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a72e:	1e5a      	subs	r2, r3, #1
 800a730:	4613      	mov	r3, r2
 800a732:	005b      	lsls	r3, r3, #1
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	4413      	add	r3, r2
 800a73a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a73c:	2301      	movs	r3, #1
 800a73e:	81fb      	strh	r3, [r7, #14]
 800a740:	2300      	movs	r3, #0
 800a742:	613b      	str	r3, [r7, #16]
 800a744:	e033      	b.n	800a7ae <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a746:	4a27      	ldr	r2, [pc, #156]	; (800a7e4 <cmp_lfn+0xdc>)
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	4413      	add	r3, r2
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	461a      	mov	r2, r3
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	4413      	add	r3, r2
 800a754:	4618      	mov	r0, r3
 800a756:	f7ff f815 	bl	8009784 <ld_word>
 800a75a:	4603      	mov	r3, r0
 800a75c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a75e:	89fb      	ldrh	r3, [r7, #14]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d01a      	beq.n	800a79a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	2bfe      	cmp	r3, #254	; 0xfe
 800a768:	d812      	bhi.n	800a790 <cmp_lfn+0x88>
 800a76a:	89bb      	ldrh	r3, [r7, #12]
 800a76c:	4618      	mov	r0, r3
 800a76e:	f001 febf 	bl	800c4f0 <ff_wtoupper>
 800a772:	4603      	mov	r3, r0
 800a774:	461c      	mov	r4, r3
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	1c5a      	adds	r2, r3, #1
 800a77a:	617a      	str	r2, [r7, #20]
 800a77c:	005b      	lsls	r3, r3, #1
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	4413      	add	r3, r2
 800a782:	881b      	ldrh	r3, [r3, #0]
 800a784:	4618      	mov	r0, r3
 800a786:	f001 feb3 	bl	800c4f0 <ff_wtoupper>
 800a78a:	4603      	mov	r3, r0
 800a78c:	429c      	cmp	r4, r3
 800a78e:	d001      	beq.n	800a794 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800a790:	2300      	movs	r3, #0
 800a792:	e022      	b.n	800a7da <cmp_lfn+0xd2>
			}
			wc = uc;
 800a794:	89bb      	ldrh	r3, [r7, #12]
 800a796:	81fb      	strh	r3, [r7, #14]
 800a798:	e006      	b.n	800a7a8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a79a:	89bb      	ldrh	r3, [r7, #12]
 800a79c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d001      	beq.n	800a7a8 <cmp_lfn+0xa0>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	e018      	b.n	800a7da <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	613b      	str	r3, [r7, #16]
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	2b0c      	cmp	r3, #12
 800a7b2:	d9c8      	bls.n	800a746 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d00b      	beq.n	800a7d8 <cmp_lfn+0xd0>
 800a7c0:	89fb      	ldrh	r3, [r7, #14]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d008      	beq.n	800a7d8 <cmp_lfn+0xd0>
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	005b      	lsls	r3, r3, #1
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	881b      	ldrh	r3, [r3, #0]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d001      	beq.n	800a7d8 <cmp_lfn+0xd0>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	e000      	b.n	800a7da <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800a7d8:	2301      	movs	r3, #1
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	371c      	adds	r7, #28
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd90      	pop	{r4, r7, pc}
 800a7e2:	bf00      	nop
 800a7e4:	0800e610 	.word	0x0800e610

0800a7e8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b088      	sub	sp, #32
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	60f8      	str	r0, [r7, #12]
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	4611      	mov	r1, r2
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	71fb      	strb	r3, [r7, #7]
 800a7fa:	4613      	mov	r3, r2
 800a7fc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	330d      	adds	r3, #13
 800a802:	79ba      	ldrb	r2, [r7, #6]
 800a804:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	330b      	adds	r3, #11
 800a80a:	220f      	movs	r2, #15
 800a80c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	330c      	adds	r3, #12
 800a812:	2200      	movs	r2, #0
 800a814:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	331a      	adds	r3, #26
 800a81a:	2100      	movs	r1, #0
 800a81c:	4618      	mov	r0, r3
 800a81e:	f7fe ffec 	bl	80097fa <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800a822:	79fb      	ldrb	r3, [r7, #7]
 800a824:	1e5a      	subs	r2, r3, #1
 800a826:	4613      	mov	r3, r2
 800a828:	005b      	lsls	r3, r3, #1
 800a82a:	4413      	add	r3, r2
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	4413      	add	r3, r2
 800a830:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800a832:	2300      	movs	r3, #0
 800a834:	82fb      	strh	r3, [r7, #22]
 800a836:	2300      	movs	r3, #0
 800a838:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800a83a:	8afb      	ldrh	r3, [r7, #22]
 800a83c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a840:	4293      	cmp	r3, r2
 800a842:	d007      	beq.n	800a854 <put_lfn+0x6c>
 800a844:	69fb      	ldr	r3, [r7, #28]
 800a846:	1c5a      	adds	r2, r3, #1
 800a848:	61fa      	str	r2, [r7, #28]
 800a84a:	005b      	lsls	r3, r3, #1
 800a84c:	68fa      	ldr	r2, [r7, #12]
 800a84e:	4413      	add	r3, r2
 800a850:	881b      	ldrh	r3, [r3, #0]
 800a852:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800a854:	4a17      	ldr	r2, [pc, #92]	; (800a8b4 <put_lfn+0xcc>)
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	4413      	add	r3, r2
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	461a      	mov	r2, r3
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	4413      	add	r3, r2
 800a862:	8afa      	ldrh	r2, [r7, #22]
 800a864:	4611      	mov	r1, r2
 800a866:	4618      	mov	r0, r3
 800a868:	f7fe ffc7 	bl	80097fa <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800a86c:	8afb      	ldrh	r3, [r7, #22]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d102      	bne.n	800a878 <put_lfn+0x90>
 800a872:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a876:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800a878:	69bb      	ldr	r3, [r7, #24]
 800a87a:	3301      	adds	r3, #1
 800a87c:	61bb      	str	r3, [r7, #24]
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	2b0c      	cmp	r3, #12
 800a882:	d9da      	bls.n	800a83a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800a884:	8afb      	ldrh	r3, [r7, #22]
 800a886:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d006      	beq.n	800a89c <put_lfn+0xb4>
 800a88e:	69fb      	ldr	r3, [r7, #28]
 800a890:	005b      	lsls	r3, r3, #1
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	4413      	add	r3, r2
 800a896:	881b      	ldrh	r3, [r3, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d103      	bne.n	800a8a4 <put_lfn+0xbc>
 800a89c:	79fb      	ldrb	r3, [r7, #7]
 800a89e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8a2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	79fa      	ldrb	r2, [r7, #7]
 800a8a8:	701a      	strb	r2, [r3, #0]
}
 800a8aa:	bf00      	nop
 800a8ac:	3720      	adds	r7, #32
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}
 800a8b2:	bf00      	nop
 800a8b4:	0800e610 	.word	0x0800e610

0800a8b8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b08c      	sub	sp, #48	; 0x30
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	60f8      	str	r0, [r7, #12]
 800a8c0:	60b9      	str	r1, [r7, #8]
 800a8c2:	607a      	str	r2, [r7, #4]
 800a8c4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800a8c6:	220b      	movs	r2, #11
 800a8c8:	68b9      	ldr	r1, [r7, #8]
 800a8ca:	68f8      	ldr	r0, [r7, #12]
 800a8cc:	f7fe ffdc 	bl	8009888 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	2b05      	cmp	r3, #5
 800a8d4:	d92b      	bls.n	800a92e <gen_numname+0x76>
		sr = seq;
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800a8da:	e022      	b.n	800a922 <gen_numname+0x6a>
			wc = *lfn++;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	1c9a      	adds	r2, r3, #2
 800a8e0:	607a      	str	r2, [r7, #4]
 800a8e2:	881b      	ldrh	r3, [r3, #0]
 800a8e4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8ea:	e017      	b.n	800a91c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800a8ec:	69fb      	ldr	r3, [r7, #28]
 800a8ee:	005a      	lsls	r2, r3, #1
 800a8f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a8f2:	f003 0301 	and.w	r3, r3, #1
 800a8f6:	4413      	add	r3, r2
 800a8f8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a8fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a8fc:	085b      	lsrs	r3, r3, #1
 800a8fe:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a906:	2b00      	cmp	r3, #0
 800a908:	d005      	beq.n	800a916 <gen_numname+0x5e>
 800a90a:	69fb      	ldr	r3, [r7, #28]
 800a90c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800a910:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800a914:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a918:	3301      	adds	r3, #1
 800a91a:	62bb      	str	r3, [r7, #40]	; 0x28
 800a91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a91e:	2b0f      	cmp	r3, #15
 800a920:	d9e4      	bls.n	800a8ec <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	881b      	ldrh	r3, [r3, #0]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1d8      	bne.n	800a8dc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800a92e:	2307      	movs	r3, #7
 800a930:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	b2db      	uxtb	r3, r3
 800a936:	f003 030f 	and.w	r3, r3, #15
 800a93a:	b2db      	uxtb	r3, r3
 800a93c:	3330      	adds	r3, #48	; 0x30
 800a93e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800a942:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a946:	2b39      	cmp	r3, #57	; 0x39
 800a948:	d904      	bls.n	800a954 <gen_numname+0x9c>
 800a94a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a94e:	3307      	adds	r3, #7
 800a950:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800a954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a956:	1e5a      	subs	r2, r3, #1
 800a958:	62ba      	str	r2, [r7, #40]	; 0x28
 800a95a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800a95e:	4413      	add	r3, r2
 800a960:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800a964:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	091b      	lsrs	r3, r3, #4
 800a96c:	603b      	str	r3, [r7, #0]
	} while (seq);
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d1de      	bne.n	800a932 <gen_numname+0x7a>
	ns[i] = '~';
 800a974:	f107 0214 	add.w	r2, r7, #20
 800a978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a97a:	4413      	add	r3, r2
 800a97c:	227e      	movs	r2, #126	; 0x7e
 800a97e:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a980:	2300      	movs	r3, #0
 800a982:	627b      	str	r3, [r7, #36]	; 0x24
 800a984:	e002      	b.n	800a98c <gen_numname+0xd4>
 800a986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a988:	3301      	adds	r3, #1
 800a98a:	627b      	str	r3, [r7, #36]	; 0x24
 800a98c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a990:	429a      	cmp	r2, r3
 800a992:	d205      	bcs.n	800a9a0 <gen_numname+0xe8>
 800a994:	68fa      	ldr	r2, [r7, #12]
 800a996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a998:	4413      	add	r3, r2
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	2b20      	cmp	r3, #32
 800a99e:	d1f2      	bne.n	800a986 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a2:	2b07      	cmp	r3, #7
 800a9a4:	d808      	bhi.n	800a9b8 <gen_numname+0x100>
 800a9a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	62ba      	str	r2, [r7, #40]	; 0x28
 800a9ac:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800a9b0:	4413      	add	r3, r2
 800a9b2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800a9b6:	e000      	b.n	800a9ba <gen_numname+0x102>
 800a9b8:	2120      	movs	r1, #32
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9bc:	1c5a      	adds	r2, r3, #1
 800a9be:	627a      	str	r2, [r7, #36]	; 0x24
 800a9c0:	68fa      	ldr	r2, [r7, #12]
 800a9c2:	4413      	add	r3, r2
 800a9c4:	460a      	mov	r2, r1
 800a9c6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ca:	2b07      	cmp	r3, #7
 800a9cc:	d9e8      	bls.n	800a9a0 <gen_numname+0xe8>
}
 800a9ce:	bf00      	nop
 800a9d0:	3730      	adds	r7, #48	; 0x30
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}

0800a9d6 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a9d6:	b480      	push	{r7}
 800a9d8:	b085      	sub	sp, #20
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a9e2:	230b      	movs	r3, #11
 800a9e4:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a9e6:	7bfb      	ldrb	r3, [r7, #15]
 800a9e8:	b2da      	uxtb	r2, r3
 800a9ea:	0852      	lsrs	r2, r2, #1
 800a9ec:	01db      	lsls	r3, r3, #7
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	b2da      	uxtb	r2, r3
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	1c59      	adds	r1, r3, #1
 800a9f6:	6079      	str	r1, [r7, #4]
 800a9f8:	781b      	ldrb	r3, [r3, #0]
 800a9fa:	4413      	add	r3, r2
 800a9fc:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	3b01      	subs	r3, #1
 800aa02:	60bb      	str	r3, [r7, #8]
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1ed      	bne.n	800a9e6 <sum_sfn+0x10>
	return sum;
 800aa0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800aa26:	2100      	movs	r1, #0
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f7ff fc87 	bl	800a33c <dir_sdi>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800aa32:	7dfb      	ldrb	r3, [r7, #23]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <dir_find+0x24>
 800aa38:	7dfb      	ldrb	r3, [r7, #23]
 800aa3a:	e0a9      	b.n	800ab90 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aa3c:	23ff      	movs	r3, #255	; 0xff
 800aa3e:	753b      	strb	r3, [r7, #20]
 800aa40:	7d3b      	ldrb	r3, [r7, #20]
 800aa42:	757b      	strb	r3, [r7, #21]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f04f 32ff 	mov.w	r2, #4294967295
 800aa4a:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	69db      	ldr	r3, [r3, #28]
 800aa50:	4619      	mov	r1, r3
 800aa52:	6938      	ldr	r0, [r7, #16]
 800aa54:	f7ff f90a 	bl	8009c6c <move_window>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aa5c:	7dfb      	ldrb	r3, [r7, #23]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f040 8090 	bne.w	800ab84 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6a1b      	ldr	r3, [r3, #32]
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800aa6c:	7dbb      	ldrb	r3, [r7, #22]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d102      	bne.n	800aa78 <dir_find+0x60>
 800aa72:	2304      	movs	r3, #4
 800aa74:	75fb      	strb	r3, [r7, #23]
 800aa76:	e08a      	b.n	800ab8e <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6a1b      	ldr	r3, [r3, #32]
 800aa7c:	330b      	adds	r3, #11
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa84:	73fb      	strb	r3, [r7, #15]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	7bfa      	ldrb	r2, [r7, #15]
 800aa8a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800aa8c:	7dbb      	ldrb	r3, [r7, #22]
 800aa8e:	2be5      	cmp	r3, #229	; 0xe5
 800aa90:	d007      	beq.n	800aaa2 <dir_find+0x8a>
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	f003 0308 	and.w	r3, r3, #8
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d009      	beq.n	800aab0 <dir_find+0x98>
 800aa9c:	7bfb      	ldrb	r3, [r7, #15]
 800aa9e:	2b0f      	cmp	r3, #15
 800aaa0:	d006      	beq.n	800aab0 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aaa2:	23ff      	movs	r3, #255	; 0xff
 800aaa4:	757b      	strb	r3, [r7, #21]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f04f 32ff 	mov.w	r2, #4294967295
 800aaac:	631a      	str	r2, [r3, #48]	; 0x30
 800aaae:	e05e      	b.n	800ab6e <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800aab0:	7bfb      	ldrb	r3, [r7, #15]
 800aab2:	2b0f      	cmp	r3, #15
 800aab4:	d136      	bne.n	800ab24 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800aabc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d154      	bne.n	800ab6e <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800aac4:	7dbb      	ldrb	r3, [r7, #22]
 800aac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d00d      	beq.n	800aaea <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6a1b      	ldr	r3, [r3, #32]
 800aad2:	7b5b      	ldrb	r3, [r3, #13]
 800aad4:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800aad6:	7dbb      	ldrb	r3, [r7, #22]
 800aad8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aadc:	75bb      	strb	r3, [r7, #22]
 800aade:	7dbb      	ldrb	r3, [r7, #22]
 800aae0:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	695a      	ldr	r2, [r3, #20]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800aaea:	7dba      	ldrb	r2, [r7, #22]
 800aaec:	7d7b      	ldrb	r3, [r7, #21]
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d115      	bne.n	800ab1e <dir_find+0x106>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6a1b      	ldr	r3, [r3, #32]
 800aaf6:	330d      	adds	r3, #13
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	7d3a      	ldrb	r2, [r7, #20]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d10e      	bne.n	800ab1e <dir_find+0x106>
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	691a      	ldr	r2, [r3, #16]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6a1b      	ldr	r3, [r3, #32]
 800ab08:	4619      	mov	r1, r3
 800ab0a:	4610      	mov	r0, r2
 800ab0c:	f7ff fdfc 	bl	800a708 <cmp_lfn>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d003      	beq.n	800ab1e <dir_find+0x106>
 800ab16:	7d7b      	ldrb	r3, [r7, #21]
 800ab18:	3b01      	subs	r3, #1
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	e000      	b.n	800ab20 <dir_find+0x108>
 800ab1e:	23ff      	movs	r3, #255	; 0xff
 800ab20:	757b      	strb	r3, [r7, #21]
 800ab22:	e024      	b.n	800ab6e <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ab24:	7d7b      	ldrb	r3, [r7, #21]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d109      	bne.n	800ab3e <dir_find+0x126>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6a1b      	ldr	r3, [r3, #32]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff ff51 	bl	800a9d6 <sum_sfn>
 800ab34:	4603      	mov	r3, r0
 800ab36:	461a      	mov	r2, r3
 800ab38:	7d3b      	ldrb	r3, [r7, #20]
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d024      	beq.n	800ab88 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ab44:	f003 0301 	and.w	r3, r3, #1
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d10a      	bne.n	800ab62 <dir_find+0x14a>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a18      	ldr	r0, [r3, #32]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	3324      	adds	r3, #36	; 0x24
 800ab54:	220b      	movs	r2, #11
 800ab56:	4619      	mov	r1, r3
 800ab58:	f7fe fed1 	bl	80098fe <mem_cmp>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d014      	beq.n	800ab8c <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ab62:	23ff      	movs	r3, #255	; 0xff
 800ab64:	757b      	strb	r3, [r7, #21]
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f04f 32ff 	mov.w	r2, #4294967295
 800ab6c:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ab6e:	2100      	movs	r1, #0
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f7ff fc6c 	bl	800a44e <dir_next>
 800ab76:	4603      	mov	r3, r0
 800ab78:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ab7a:	7dfb      	ldrb	r3, [r7, #23]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	f43f af65 	beq.w	800aa4c <dir_find+0x34>
 800ab82:	e004      	b.n	800ab8e <dir_find+0x176>
		if (res != FR_OK) break;
 800ab84:	bf00      	nop
 800ab86:	e002      	b.n	800ab8e <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ab88:	bf00      	nop
 800ab8a:	e000      	b.n	800ab8e <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ab8c:	bf00      	nop

	return res;
 800ab8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3718      	adds	r7, #24
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b08c      	sub	sp, #48	; 0x30
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800abac:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d001      	beq.n	800abb8 <dir_register+0x20>
 800abb4:	2306      	movs	r3, #6
 800abb6:	e0e0      	b.n	800ad7a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800abb8:	2300      	movs	r3, #0
 800abba:	627b      	str	r3, [r7, #36]	; 0x24
 800abbc:	e002      	b.n	800abc4 <dir_register+0x2c>
 800abbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc0:	3301      	adds	r3, #1
 800abc2:	627b      	str	r3, [r7, #36]	; 0x24
 800abc4:	69fb      	ldr	r3, [r7, #28]
 800abc6:	691a      	ldr	r2, [r3, #16]
 800abc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abca:	005b      	lsls	r3, r3, #1
 800abcc:	4413      	add	r3, r2
 800abce:	881b      	ldrh	r3, [r3, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d1f4      	bne.n	800abbe <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800abda:	f107 030c 	add.w	r3, r7, #12
 800abde:	220c      	movs	r2, #12
 800abe0:	4618      	mov	r0, r3
 800abe2:	f7fe fe51 	bl	8009888 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800abe6:	7dfb      	ldrb	r3, [r7, #23]
 800abe8:	f003 0301 	and.w	r3, r3, #1
 800abec:	2b00      	cmp	r3, #0
 800abee:	d032      	beq.n	800ac56 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2240      	movs	r2, #64	; 0x40
 800abf4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800abf8:	2301      	movs	r3, #1
 800abfa:	62bb      	str	r3, [r7, #40]	; 0x28
 800abfc:	e016      	b.n	800ac2c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	691a      	ldr	r2, [r3, #16]
 800ac08:	f107 010c 	add.w	r1, r7, #12
 800ac0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac0e:	f7ff fe53 	bl	800a8b8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f7ff ff00 	bl	800aa18 <dir_find>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800ac1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d106      	bne.n	800ac34 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ac26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac28:	3301      	adds	r3, #1
 800ac2a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac2e:	2b63      	cmp	r3, #99	; 0x63
 800ac30:	d9e5      	bls.n	800abfe <dir_register+0x66>
 800ac32:	e000      	b.n	800ac36 <dir_register+0x9e>
			if (res != FR_OK) break;
 800ac34:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ac36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac38:	2b64      	cmp	r3, #100	; 0x64
 800ac3a:	d101      	bne.n	800ac40 <dir_register+0xa8>
 800ac3c:	2307      	movs	r3, #7
 800ac3e:	e09c      	b.n	800ad7a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ac40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac44:	2b04      	cmp	r3, #4
 800ac46:	d002      	beq.n	800ac4e <dir_register+0xb6>
 800ac48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac4c:	e095      	b.n	800ad7a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ac4e:	7dfa      	ldrb	r2, [r7, #23]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ac56:	7dfb      	ldrb	r3, [r7, #23]
 800ac58:	f003 0302 	and.w	r3, r3, #2
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d007      	beq.n	800ac70 <dir_register+0xd8>
 800ac60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac62:	330c      	adds	r3, #12
 800ac64:	4a47      	ldr	r2, [pc, #284]	; (800ad84 <dir_register+0x1ec>)
 800ac66:	fba2 2303 	umull	r2, r3, r2, r3
 800ac6a:	089b      	lsrs	r3, r3, #2
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	e000      	b.n	800ac72 <dir_register+0xda>
 800ac70:	2301      	movs	r3, #1
 800ac72:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ac74:	6a39      	ldr	r1, [r7, #32]
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7ff fcbf 	bl	800a5fa <dir_alloc>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ac82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d148      	bne.n	800ad1c <dir_register+0x184>
 800ac8a:	6a3b      	ldr	r3, [r7, #32]
 800ac8c:	3b01      	subs	r3, #1
 800ac8e:	623b      	str	r3, [r7, #32]
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d042      	beq.n	800ad1c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	695a      	ldr	r2, [r3, #20]
 800ac9a:	6a3b      	ldr	r3, [r7, #32]
 800ac9c:	015b      	lsls	r3, r3, #5
 800ac9e:	1ad3      	subs	r3, r2, r3
 800aca0:	4619      	mov	r1, r3
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f7ff fb4a 	bl	800a33c <dir_sdi>
 800aca8:	4603      	mov	r3, r0
 800acaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800acae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d132      	bne.n	800ad1c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	3324      	adds	r3, #36	; 0x24
 800acba:	4618      	mov	r0, r3
 800acbc:	f7ff fe8b 	bl	800a9d6 <sum_sfn>
 800acc0:	4603      	mov	r3, r0
 800acc2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	69db      	ldr	r3, [r3, #28]
 800acc8:	4619      	mov	r1, r3
 800acca:	69f8      	ldr	r0, [r7, #28]
 800accc:	f7fe ffce 	bl	8009c6c <move_window>
 800acd0:	4603      	mov	r3, r0
 800acd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800acd6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d11d      	bne.n	800ad1a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800acde:	69fb      	ldr	r3, [r7, #28]
 800ace0:	6918      	ldr	r0, [r3, #16]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6a19      	ldr	r1, [r3, #32]
 800ace6:	6a3b      	ldr	r3, [r7, #32]
 800ace8:	b2da      	uxtb	r2, r3
 800acea:	7efb      	ldrb	r3, [r7, #27]
 800acec:	f7ff fd7c 	bl	800a7e8 <put_lfn>
				fs->wflag = 1;
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	2201      	movs	r2, #1
 800acf4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800acf6:	2100      	movs	r1, #0
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f7ff fba8 	bl	800a44e <dir_next>
 800acfe:	4603      	mov	r3, r0
 800ad00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800ad04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d107      	bne.n	800ad1c <dir_register+0x184>
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	623b      	str	r3, [r7, #32]
 800ad12:	6a3b      	ldr	r3, [r7, #32]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1d5      	bne.n	800acc4 <dir_register+0x12c>
 800ad18:	e000      	b.n	800ad1c <dir_register+0x184>
				if (res != FR_OK) break;
 800ad1a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ad1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d128      	bne.n	800ad76 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	69db      	ldr	r3, [r3, #28]
 800ad28:	4619      	mov	r1, r3
 800ad2a:	69f8      	ldr	r0, [r7, #28]
 800ad2c:	f7fe ff9e 	bl	8009c6c <move_window>
 800ad30:	4603      	mov	r3, r0
 800ad32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800ad36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d11b      	bne.n	800ad76 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6a1b      	ldr	r3, [r3, #32]
 800ad42:	2220      	movs	r2, #32
 800ad44:	2100      	movs	r1, #0
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7fe fdbf 	bl	80098ca <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6a18      	ldr	r0, [r3, #32]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	3324      	adds	r3, #36	; 0x24
 800ad54:	220b      	movs	r2, #11
 800ad56:	4619      	mov	r1, r3
 800ad58:	f7fe fd96 	bl	8009888 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	330c      	adds	r3, #12
 800ad68:	f002 0218 	and.w	r2, r2, #24
 800ad6c:	b2d2      	uxtb	r2, r2
 800ad6e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	2201      	movs	r2, #1
 800ad74:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ad76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3730      	adds	r7, #48	; 0x30
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	4ec4ec4f 	.word	0x4ec4ec4f

0800ad88 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b08a      	sub	sp, #40	; 0x28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	613b      	str	r3, [r7, #16]
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	691b      	ldr	r3, [r3, #16]
 800ad9e:	60fb      	str	r3, [r7, #12]
 800ada0:	2300      	movs	r3, #0
 800ada2:	617b      	str	r3, [r7, #20]
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800ada8:	69bb      	ldr	r3, [r7, #24]
 800adaa:	1c5a      	adds	r2, r3, #1
 800adac:	61ba      	str	r2, [r7, #24]
 800adae:	693a      	ldr	r2, [r7, #16]
 800adb0:	4413      	add	r3, r2
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800adb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adb8:	2b1f      	cmp	r3, #31
 800adba:	d940      	bls.n	800ae3e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800adbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adbe:	2b2f      	cmp	r3, #47	; 0x2f
 800adc0:	d006      	beq.n	800add0 <create_name+0x48>
 800adc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adc4:	2b5c      	cmp	r3, #92	; 0x5c
 800adc6:	d110      	bne.n	800adea <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800adc8:	e002      	b.n	800add0 <create_name+0x48>
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	3301      	adds	r3, #1
 800adce:	61bb      	str	r3, [r7, #24]
 800add0:	693a      	ldr	r2, [r7, #16]
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	4413      	add	r3, r2
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	2b2f      	cmp	r3, #47	; 0x2f
 800adda:	d0f6      	beq.n	800adca <create_name+0x42>
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	4413      	add	r3, r2
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	2b5c      	cmp	r3, #92	; 0x5c
 800ade6:	d0f0      	beq.n	800adca <create_name+0x42>
			break;
 800ade8:	e02a      	b.n	800ae40 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	2bfe      	cmp	r3, #254	; 0xfe
 800adee:	d901      	bls.n	800adf4 <create_name+0x6c>
 800adf0:	2306      	movs	r3, #6
 800adf2:	e177      	b.n	800b0e4 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800adf4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800adfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adfc:	2101      	movs	r1, #1
 800adfe:	4618      	mov	r0, r3
 800ae00:	f001 fb3a 	bl	800c478 <ff_convert>
 800ae04:	4603      	mov	r3, r0
 800ae06:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800ae08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d101      	bne.n	800ae12 <create_name+0x8a>
 800ae0e:	2306      	movs	r3, #6
 800ae10:	e168      	b.n	800b0e4 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800ae12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae14:	2b7f      	cmp	r3, #127	; 0x7f
 800ae16:	d809      	bhi.n	800ae2c <create_name+0xa4>
 800ae18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae1a:	4619      	mov	r1, r3
 800ae1c:	48b3      	ldr	r0, [pc, #716]	; (800b0ec <create_name+0x364>)
 800ae1e:	f7fe fd95 	bl	800994c <chk_chr>
 800ae22:	4603      	mov	r3, r0
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d001      	beq.n	800ae2c <create_name+0xa4>
 800ae28:	2306      	movs	r3, #6
 800ae2a:	e15b      	b.n	800b0e4 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	1c5a      	adds	r2, r3, #1
 800ae30:	617a      	str	r2, [r7, #20]
 800ae32:	005b      	lsls	r3, r3, #1
 800ae34:	68fa      	ldr	r2, [r7, #12]
 800ae36:	4413      	add	r3, r2
 800ae38:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ae3a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800ae3c:	e7b4      	b.n	800ada8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800ae3e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800ae40:	693a      	ldr	r2, [r7, #16]
 800ae42:	69bb      	ldr	r3, [r7, #24]
 800ae44:	441a      	add	r2, r3
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ae4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae4c:	2b1f      	cmp	r3, #31
 800ae4e:	d801      	bhi.n	800ae54 <create_name+0xcc>
 800ae50:	2304      	movs	r3, #4
 800ae52:	e000      	b.n	800ae56 <create_name+0xce>
 800ae54:	2300      	movs	r3, #0
 800ae56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ae5a:	e011      	b.n	800ae80 <create_name+0xf8>
		w = lfn[di - 1];
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ae62:	3b01      	subs	r3, #1
 800ae64:	005b      	lsls	r3, r3, #1
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	4413      	add	r3, r2
 800ae6a:	881b      	ldrh	r3, [r3, #0]
 800ae6c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800ae6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae70:	2b20      	cmp	r3, #32
 800ae72:	d002      	beq.n	800ae7a <create_name+0xf2>
 800ae74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae76:	2b2e      	cmp	r3, #46	; 0x2e
 800ae78:	d106      	bne.n	800ae88 <create_name+0x100>
		di--;
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	3b01      	subs	r3, #1
 800ae7e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d1ea      	bne.n	800ae5c <create_name+0xd4>
 800ae86:	e000      	b.n	800ae8a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800ae88:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	005b      	lsls	r3, r3, #1
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	4413      	add	r3, r2
 800ae92:	2200      	movs	r2, #0
 800ae94:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <create_name+0x118>
 800ae9c:	2306      	movs	r3, #6
 800ae9e:	e121      	b.n	800b0e4 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	3324      	adds	r3, #36	; 0x24
 800aea4:	220b      	movs	r2, #11
 800aea6:	2120      	movs	r1, #32
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f7fe fd0e 	bl	80098ca <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800aeae:	2300      	movs	r3, #0
 800aeb0:	61bb      	str	r3, [r7, #24]
 800aeb2:	e002      	b.n	800aeba <create_name+0x132>
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	61bb      	str	r3, [r7, #24]
 800aeba:	69bb      	ldr	r3, [r7, #24]
 800aebc:	005b      	lsls	r3, r3, #1
 800aebe:	68fa      	ldr	r2, [r7, #12]
 800aec0:	4413      	add	r3, r2
 800aec2:	881b      	ldrh	r3, [r3, #0]
 800aec4:	2b20      	cmp	r3, #32
 800aec6:	d0f5      	beq.n	800aeb4 <create_name+0x12c>
 800aec8:	69bb      	ldr	r3, [r7, #24]
 800aeca:	005b      	lsls	r3, r3, #1
 800aecc:	68fa      	ldr	r2, [r7, #12]
 800aece:	4413      	add	r3, r2
 800aed0:	881b      	ldrh	r3, [r3, #0]
 800aed2:	2b2e      	cmp	r3, #46	; 0x2e
 800aed4:	d0ee      	beq.n	800aeb4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d009      	beq.n	800aef0 <create_name+0x168>
 800aedc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aee0:	f043 0303 	orr.w	r3, r3, #3
 800aee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800aee8:	e002      	b.n	800aef0 <create_name+0x168>
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	3b01      	subs	r3, #1
 800aeee:	617b      	str	r3, [r7, #20]
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d009      	beq.n	800af0a <create_name+0x182>
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800aefc:	3b01      	subs	r3, #1
 800aefe:	005b      	lsls	r3, r3, #1
 800af00:	68fa      	ldr	r2, [r7, #12]
 800af02:	4413      	add	r3, r2
 800af04:	881b      	ldrh	r3, [r3, #0]
 800af06:	2b2e      	cmp	r3, #46	; 0x2e
 800af08:	d1ef      	bne.n	800aeea <create_name+0x162>

	i = b = 0; ni = 8;
 800af0a:	2300      	movs	r3, #0
 800af0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800af10:	2300      	movs	r3, #0
 800af12:	623b      	str	r3, [r7, #32]
 800af14:	2308      	movs	r3, #8
 800af16:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800af18:	69bb      	ldr	r3, [r7, #24]
 800af1a:	1c5a      	adds	r2, r3, #1
 800af1c:	61ba      	str	r2, [r7, #24]
 800af1e:	005b      	lsls	r3, r3, #1
 800af20:	68fa      	ldr	r2, [r7, #12]
 800af22:	4413      	add	r3, r2
 800af24:	881b      	ldrh	r3, [r3, #0]
 800af26:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800af28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 8090 	beq.w	800b050 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800af30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800af32:	2b20      	cmp	r3, #32
 800af34:	d006      	beq.n	800af44 <create_name+0x1bc>
 800af36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800af38:	2b2e      	cmp	r3, #46	; 0x2e
 800af3a:	d10a      	bne.n	800af52 <create_name+0x1ca>
 800af3c:	69ba      	ldr	r2, [r7, #24]
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	429a      	cmp	r2, r3
 800af42:	d006      	beq.n	800af52 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800af44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af48:	f043 0303 	orr.w	r3, r3, #3
 800af4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800af50:	e07d      	b.n	800b04e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800af52:	6a3a      	ldr	r2, [r7, #32]
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	429a      	cmp	r2, r3
 800af58:	d203      	bcs.n	800af62 <create_name+0x1da>
 800af5a:	69ba      	ldr	r2, [r7, #24]
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d123      	bne.n	800afaa <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	2b0b      	cmp	r3, #11
 800af66:	d106      	bne.n	800af76 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800af68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af6c:	f043 0303 	orr.w	r3, r3, #3
 800af70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800af74:	e06f      	b.n	800b056 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800af76:	69ba      	ldr	r2, [r7, #24]
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	d005      	beq.n	800af8a <create_name+0x202>
 800af7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af82:	f043 0303 	orr.w	r3, r3, #3
 800af86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800af8a:	69ba      	ldr	r2, [r7, #24]
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	429a      	cmp	r2, r3
 800af90:	d860      	bhi.n	800b054 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	61bb      	str	r3, [r7, #24]
 800af96:	2308      	movs	r3, #8
 800af98:	623b      	str	r3, [r7, #32]
 800af9a:	230b      	movs	r3, #11
 800af9c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800af9e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800afa8:	e051      	b.n	800b04e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800afaa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800afac:	2b7f      	cmp	r3, #127	; 0x7f
 800afae:	d914      	bls.n	800afda <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800afb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800afb2:	2100      	movs	r1, #0
 800afb4:	4618      	mov	r0, r3
 800afb6:	f001 fa5f 	bl	800c478 <ff_convert>
 800afba:	4603      	mov	r3, r0
 800afbc:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800afbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d004      	beq.n	800afce <create_name+0x246>
 800afc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800afc6:	3b80      	subs	r3, #128	; 0x80
 800afc8:	4a49      	ldr	r2, [pc, #292]	; (800b0f0 <create_name+0x368>)
 800afca:	5cd3      	ldrb	r3, [r2, r3]
 800afcc:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800afce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800afd2:	f043 0302 	orr.w	r3, r3, #2
 800afd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800afda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d007      	beq.n	800aff0 <create_name+0x268>
 800afe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800afe2:	4619      	mov	r1, r3
 800afe4:	4843      	ldr	r0, [pc, #268]	; (800b0f4 <create_name+0x36c>)
 800afe6:	f7fe fcb1 	bl	800994c <chk_chr>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d008      	beq.n	800b002 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800aff0:	235f      	movs	r3, #95	; 0x5f
 800aff2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800aff4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aff8:	f043 0303 	orr.w	r3, r3, #3
 800affc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b000:	e01b      	b.n	800b03a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b002:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b004:	2b40      	cmp	r3, #64	; 0x40
 800b006:	d909      	bls.n	800b01c <create_name+0x294>
 800b008:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b00a:	2b5a      	cmp	r3, #90	; 0x5a
 800b00c:	d806      	bhi.n	800b01c <create_name+0x294>
					b |= 2;
 800b00e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b012:	f043 0302 	orr.w	r3, r3, #2
 800b016:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b01a:	e00e      	b.n	800b03a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b01c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b01e:	2b60      	cmp	r3, #96	; 0x60
 800b020:	d90b      	bls.n	800b03a <create_name+0x2b2>
 800b022:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b024:	2b7a      	cmp	r3, #122	; 0x7a
 800b026:	d808      	bhi.n	800b03a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b028:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b02c:	f043 0301 	orr.w	r3, r3, #1
 800b030:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b034:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b036:	3b20      	subs	r3, #32
 800b038:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b03a:	6a3b      	ldr	r3, [r7, #32]
 800b03c:	1c5a      	adds	r2, r3, #1
 800b03e:	623a      	str	r2, [r7, #32]
 800b040:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b042:	b2d1      	uxtb	r1, r2
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	4413      	add	r3, r2
 800b048:	460a      	mov	r2, r1
 800b04a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b04e:	e763      	b.n	800af18 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b050:	bf00      	nop
 800b052:	e000      	b.n	800b056 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800b054:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b05c:	2be5      	cmp	r3, #229	; 0xe5
 800b05e:	d103      	bne.n	800b068 <create_name+0x2e0>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2205      	movs	r2, #5
 800b064:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800b068:	69fb      	ldr	r3, [r7, #28]
 800b06a:	2b08      	cmp	r3, #8
 800b06c:	d104      	bne.n	800b078 <create_name+0x2f0>
 800b06e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b078:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b07c:	f003 030c 	and.w	r3, r3, #12
 800b080:	2b0c      	cmp	r3, #12
 800b082:	d005      	beq.n	800b090 <create_name+0x308>
 800b084:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b088:	f003 0303 	and.w	r3, r3, #3
 800b08c:	2b03      	cmp	r3, #3
 800b08e:	d105      	bne.n	800b09c <create_name+0x314>
 800b090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b094:	f043 0302 	orr.w	r3, r3, #2
 800b098:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b09c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0a0:	f003 0302 	and.w	r3, r3, #2
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d117      	bne.n	800b0d8 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b0a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b0ac:	f003 0303 	and.w	r3, r3, #3
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	d105      	bne.n	800b0c0 <create_name+0x338>
 800b0b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0b8:	f043 0310 	orr.w	r3, r3, #16
 800b0bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b0c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b0c4:	f003 030c 	and.w	r3, r3, #12
 800b0c8:	2b04      	cmp	r3, #4
 800b0ca:	d105      	bne.n	800b0d8 <create_name+0x350>
 800b0cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0d0:	f043 0308 	orr.w	r3, r3, #8
 800b0d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b0de:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800b0e2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3728      	adds	r7, #40	; 0x28
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	0800e4e8 	.word	0x0800e4e8
 800b0f0:	0800e590 	.word	0x0800e590
 800b0f4:	0800e4f4 	.word	0x0800e4f4

0800b0f8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b086      	sub	sp, #24
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b10c:	e002      	b.n	800b114 <follow_path+0x1c>
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	3301      	adds	r3, #1
 800b112:	603b      	str	r3, [r7, #0]
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	781b      	ldrb	r3, [r3, #0]
 800b118:	2b2f      	cmp	r3, #47	; 0x2f
 800b11a:	d0f8      	beq.n	800b10e <follow_path+0x16>
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	2b5c      	cmp	r3, #92	; 0x5c
 800b122:	d0f4      	beq.n	800b10e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	2200      	movs	r2, #0
 800b128:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	2b1f      	cmp	r3, #31
 800b130:	d80a      	bhi.n	800b148 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2280      	movs	r2, #128	; 0x80
 800b136:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b13a:	2100      	movs	r1, #0
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f7ff f8fd 	bl	800a33c <dir_sdi>
 800b142:	4603      	mov	r3, r0
 800b144:	75fb      	strb	r3, [r7, #23]
 800b146:	e048      	b.n	800b1da <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b148:	463b      	mov	r3, r7
 800b14a:	4619      	mov	r1, r3
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f7ff fe1b 	bl	800ad88 <create_name>
 800b152:	4603      	mov	r3, r0
 800b154:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b156:	7dfb      	ldrb	r3, [r7, #23]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d139      	bne.n	800b1d0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f7ff fc5b 	bl	800aa18 <dir_find>
 800b162:	4603      	mov	r3, r0
 800b164:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b16c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b16e:	7dfb      	ldrb	r3, [r7, #23]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d00a      	beq.n	800b18a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b174:	7dfb      	ldrb	r3, [r7, #23]
 800b176:	2b04      	cmp	r3, #4
 800b178:	d12c      	bne.n	800b1d4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b17a:	7afb      	ldrb	r3, [r7, #11]
 800b17c:	f003 0304 	and.w	r3, r3, #4
 800b180:	2b00      	cmp	r3, #0
 800b182:	d127      	bne.n	800b1d4 <follow_path+0xdc>
 800b184:	2305      	movs	r3, #5
 800b186:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b188:	e024      	b.n	800b1d4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b18a:	7afb      	ldrb	r3, [r7, #11]
 800b18c:	f003 0304 	and.w	r3, r3, #4
 800b190:	2b00      	cmp	r3, #0
 800b192:	d121      	bne.n	800b1d8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	799b      	ldrb	r3, [r3, #6]
 800b198:	f003 0310 	and.w	r3, r3, #16
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d102      	bne.n	800b1a6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b1a0:	2305      	movs	r3, #5
 800b1a2:	75fb      	strb	r3, [r7, #23]
 800b1a4:	e019      	b.n	800b1da <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	695b      	ldr	r3, [r3, #20]
 800b1b0:	68fa      	ldr	r2, [r7, #12]
 800b1b2:	8992      	ldrh	r2, [r2, #12]
 800b1b4:	fbb3 f0f2 	udiv	r0, r3, r2
 800b1b8:	fb02 f200 	mul.w	r2, r2, r0
 800b1bc:	1a9b      	subs	r3, r3, r2
 800b1be:	440b      	add	r3, r1
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	68f8      	ldr	r0, [r7, #12]
 800b1c4:	f7ff fa60 	bl	800a688 <ld_clust>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b1ce:	e7bb      	b.n	800b148 <follow_path+0x50>
			if (res != FR_OK) break;
 800b1d0:	bf00      	nop
 800b1d2:	e002      	b.n	800b1da <follow_path+0xe2>
				break;
 800b1d4:	bf00      	nop
 800b1d6:	e000      	b.n	800b1da <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b1d8:	bf00      	nop
			}
		}
	}

	return res;
 800b1da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b087      	sub	sp, #28
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b1ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b1f0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d031      	beq.n	800b25e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	617b      	str	r3, [r7, #20]
 800b200:	e002      	b.n	800b208 <get_ldnumber+0x24>
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	3301      	adds	r3, #1
 800b206:	617b      	str	r3, [r7, #20]
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	2b1f      	cmp	r3, #31
 800b20e:	d903      	bls.n	800b218 <get_ldnumber+0x34>
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	2b3a      	cmp	r3, #58	; 0x3a
 800b216:	d1f4      	bne.n	800b202 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	2b3a      	cmp	r3, #58	; 0x3a
 800b21e:	d11c      	bne.n	800b25a <get_ldnumber+0x76>
			tp = *path;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	1c5a      	adds	r2, r3, #1
 800b22a:	60fa      	str	r2, [r7, #12]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	3b30      	subs	r3, #48	; 0x30
 800b230:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	2b09      	cmp	r3, #9
 800b236:	d80e      	bhi.n	800b256 <get_ldnumber+0x72>
 800b238:	68fa      	ldr	r2, [r7, #12]
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d10a      	bne.n	800b256 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d107      	bne.n	800b256 <get_ldnumber+0x72>
					vol = (int)i;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	3301      	adds	r3, #1
 800b24e:	617b      	str	r3, [r7, #20]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	e002      	b.n	800b260 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b25a:	2300      	movs	r3, #0
 800b25c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b25e:	693b      	ldr	r3, [r7, #16]
}
 800b260:	4618      	mov	r0, r3
 800b262:	371c      	adds	r7, #28
 800b264:	46bd      	mov	sp, r7
 800b266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26a:	4770      	bx	lr

0800b26c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	70da      	strb	r2, [r3, #3]
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f04f 32ff 	mov.w	r2, #4294967295
 800b282:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b284:	6839      	ldr	r1, [r7, #0]
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f7fe fcf0 	bl	8009c6c <move_window>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d001      	beq.n	800b296 <check_fs+0x2a>
 800b292:	2304      	movs	r3, #4
 800b294:	e038      	b.n	800b308 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	3338      	adds	r3, #56	; 0x38
 800b29a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f7fe fa70 	bl	8009784 <ld_word>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d001      	beq.n	800b2b4 <check_fs+0x48>
 800b2b0:	2303      	movs	r3, #3
 800b2b2:	e029      	b.n	800b308 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b2ba:	2be9      	cmp	r3, #233	; 0xe9
 800b2bc:	d009      	beq.n	800b2d2 <check_fs+0x66>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b2c4:	2beb      	cmp	r3, #235	; 0xeb
 800b2c6:	d11e      	bne.n	800b306 <check_fs+0x9a>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b2ce:	2b90      	cmp	r3, #144	; 0x90
 800b2d0:	d119      	bne.n	800b306 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	3338      	adds	r3, #56	; 0x38
 800b2d6:	3336      	adds	r3, #54	; 0x36
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f7fe fa6b 	bl	80097b4 <ld_dword>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b2e4:	4a0a      	ldr	r2, [pc, #40]	; (800b310 <check_fs+0xa4>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d101      	bne.n	800b2ee <check_fs+0x82>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	e00c      	b.n	800b308 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	3338      	adds	r3, #56	; 0x38
 800b2f2:	3352      	adds	r3, #82	; 0x52
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7fe fa5d 	bl	80097b4 <ld_dword>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	4b05      	ldr	r3, [pc, #20]	; (800b314 <check_fs+0xa8>)
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d101      	bne.n	800b306 <check_fs+0x9a>
 800b302:	2300      	movs	r3, #0
 800b304:	e000      	b.n	800b308 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b306:	2302      	movs	r3, #2
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3708      	adds	r7, #8
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}
 800b310:	00544146 	.word	0x00544146
 800b314:	33544146 	.word	0x33544146

0800b318 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b096      	sub	sp, #88	; 0x58
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	4613      	mov	r3, r2
 800b324:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	2200      	movs	r2, #0
 800b32a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b32c:	68f8      	ldr	r0, [r7, #12]
 800b32e:	f7ff ff59 	bl	800b1e4 <get_ldnumber>
 800b332:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b336:	2b00      	cmp	r3, #0
 800b338:	da01      	bge.n	800b33e <find_volume+0x26>
 800b33a:	230b      	movs	r3, #11
 800b33c:	e268      	b.n	800b810 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b33e:	4ab0      	ldr	r2, [pc, #704]	; (800b600 <find_volume+0x2e8>)
 800b340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b346:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d101      	bne.n	800b352 <find_volume+0x3a>
 800b34e:	230c      	movs	r3, #12
 800b350:	e25e      	b.n	800b810 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b356:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b358:	79fb      	ldrb	r3, [r7, #7]
 800b35a:	f023 0301 	bic.w	r3, r3, #1
 800b35e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b362:	781b      	ldrb	r3, [r3, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d01a      	beq.n	800b39e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b36a:	785b      	ldrb	r3, [r3, #1]
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7fe f96b 	bl	8009648 <disk_status>
 800b372:	4603      	mov	r3, r0
 800b374:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b378:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b37c:	f003 0301 	and.w	r3, r3, #1
 800b380:	2b00      	cmp	r3, #0
 800b382:	d10c      	bne.n	800b39e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b384:	79fb      	ldrb	r3, [r7, #7]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d007      	beq.n	800b39a <find_volume+0x82>
 800b38a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b38e:	f003 0304 	and.w	r3, r3, #4
 800b392:	2b00      	cmp	r3, #0
 800b394:	d001      	beq.n	800b39a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b396:	230a      	movs	r3, #10
 800b398:	e23a      	b.n	800b810 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800b39a:	2300      	movs	r3, #0
 800b39c:	e238      	b.n	800b810 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b39e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b3a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3aa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ae:	785b      	ldrb	r3, [r3, #1]
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7fe f963 	bl	800967c <disk_initialize>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b3bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d001      	beq.n	800b3cc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b3c8:	2303      	movs	r3, #3
 800b3ca:	e221      	b.n	800b810 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b3cc:	79fb      	ldrb	r3, [r7, #7]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d007      	beq.n	800b3e2 <find_volume+0xca>
 800b3d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b3d6:	f003 0304 	and.w	r3, r3, #4
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d001      	beq.n	800b3e2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b3de:	230a      	movs	r3, #10
 800b3e0:	e216      	b.n	800b810 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800b3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e4:	7858      	ldrb	r0, [r3, #1]
 800b3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e8:	330c      	adds	r3, #12
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	2102      	movs	r1, #2
 800b3ee:	f7fe f9ab 	bl	8009748 <disk_ioctl>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <find_volume+0xe4>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	e209      	b.n	800b810 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800b3fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3fe:	899b      	ldrh	r3, [r3, #12]
 800b400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b404:	d80d      	bhi.n	800b422 <find_volume+0x10a>
 800b406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b408:	899b      	ldrh	r3, [r3, #12]
 800b40a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b40e:	d308      	bcc.n	800b422 <find_volume+0x10a>
 800b410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b412:	899b      	ldrh	r3, [r3, #12]
 800b414:	461a      	mov	r2, r3
 800b416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b418:	899b      	ldrh	r3, [r3, #12]
 800b41a:	3b01      	subs	r3, #1
 800b41c:	4013      	ands	r3, r2
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d001      	beq.n	800b426 <find_volume+0x10e>
 800b422:	2301      	movs	r3, #1
 800b424:	e1f4      	b.n	800b810 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b426:	2300      	movs	r3, #0
 800b428:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b42a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b42c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b42e:	f7ff ff1d 	bl	800b26c <check_fs>
 800b432:	4603      	mov	r3, r0
 800b434:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b438:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b43c:	2b02      	cmp	r3, #2
 800b43e:	d14b      	bne.n	800b4d8 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b440:	2300      	movs	r3, #0
 800b442:	643b      	str	r3, [r7, #64]	; 0x40
 800b444:	e01f      	b.n	800b486 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b448:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b44c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b44e:	011b      	lsls	r3, r3, #4
 800b450:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b454:	4413      	add	r3, r2
 800b456:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b45a:	3304      	adds	r3, #4
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d006      	beq.n	800b470 <find_volume+0x158>
 800b462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b464:	3308      	adds	r3, #8
 800b466:	4618      	mov	r0, r3
 800b468:	f7fe f9a4 	bl	80097b4 <ld_dword>
 800b46c:	4602      	mov	r2, r0
 800b46e:	e000      	b.n	800b472 <find_volume+0x15a>
 800b470:	2200      	movs	r2, #0
 800b472:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800b47a:	440b      	add	r3, r1
 800b47c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b482:	3301      	adds	r3, #1
 800b484:	643b      	str	r3, [r7, #64]	; 0x40
 800b486:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b488:	2b03      	cmp	r3, #3
 800b48a:	d9dc      	bls.n	800b446 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b48c:	2300      	movs	r3, #0
 800b48e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b492:	2b00      	cmp	r3, #0
 800b494:	d002      	beq.n	800b49c <find_volume+0x184>
 800b496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b498:	3b01      	subs	r3, #1
 800b49a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b49c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b49e:	009b      	lsls	r3, r3, #2
 800b4a0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800b4a4:	4413      	add	r3, r2
 800b4a6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b4aa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b4ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d005      	beq.n	800b4be <find_volume+0x1a6>
 800b4b2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b4b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b4b6:	f7ff fed9 	bl	800b26c <check_fs>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	e000      	b.n	800b4c0 <find_volume+0x1a8>
 800b4be:	2303      	movs	r3, #3
 800b4c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b4c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b4c8:	2b01      	cmp	r3, #1
 800b4ca:	d905      	bls.n	800b4d8 <find_volume+0x1c0>
 800b4cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	643b      	str	r3, [r7, #64]	; 0x40
 800b4d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4d4:	2b03      	cmp	r3, #3
 800b4d6:	d9e1      	bls.n	800b49c <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b4d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b4dc:	2b04      	cmp	r3, #4
 800b4de:	d101      	bne.n	800b4e4 <find_volume+0x1cc>
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	e195      	b.n	800b810 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b4e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d901      	bls.n	800b4f0 <find_volume+0x1d8>
 800b4ec:	230d      	movs	r3, #13
 800b4ee:	e18f      	b.n	800b810 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4f2:	3338      	adds	r3, #56	; 0x38
 800b4f4:	330b      	adds	r3, #11
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f7fe f944 	bl	8009784 <ld_word>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	461a      	mov	r2, r3
 800b500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b502:	899b      	ldrh	r3, [r3, #12]
 800b504:	429a      	cmp	r2, r3
 800b506:	d001      	beq.n	800b50c <find_volume+0x1f4>
 800b508:	230d      	movs	r3, #13
 800b50a:	e181      	b.n	800b810 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b50e:	3338      	adds	r3, #56	; 0x38
 800b510:	3316      	adds	r3, #22
 800b512:	4618      	mov	r0, r3
 800b514:	f7fe f936 	bl	8009784 <ld_word>
 800b518:	4603      	mov	r3, r0
 800b51a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b51c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d106      	bne.n	800b530 <find_volume+0x218>
 800b522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b524:	3338      	adds	r3, #56	; 0x38
 800b526:	3324      	adds	r3, #36	; 0x24
 800b528:	4618      	mov	r0, r3
 800b52a:	f7fe f943 	bl	80097b4 <ld_dword>
 800b52e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b532:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b534:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b538:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800b53c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b53e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b542:	789b      	ldrb	r3, [r3, #2]
 800b544:	2b01      	cmp	r3, #1
 800b546:	d005      	beq.n	800b554 <find_volume+0x23c>
 800b548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b54a:	789b      	ldrb	r3, [r3, #2]
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d001      	beq.n	800b554 <find_volume+0x23c>
 800b550:	230d      	movs	r3, #13
 800b552:	e15d      	b.n	800b810 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b556:	789b      	ldrb	r3, [r3, #2]
 800b558:	461a      	mov	r2, r3
 800b55a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b55c:	fb02 f303 	mul.w	r3, r2, r3
 800b560:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b564:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b568:	b29a      	uxth	r2, r3
 800b56a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b56c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b56e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b570:	895b      	ldrh	r3, [r3, #10]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d008      	beq.n	800b588 <find_volume+0x270>
 800b576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b578:	895b      	ldrh	r3, [r3, #10]
 800b57a:	461a      	mov	r2, r3
 800b57c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b57e:	895b      	ldrh	r3, [r3, #10]
 800b580:	3b01      	subs	r3, #1
 800b582:	4013      	ands	r3, r2
 800b584:	2b00      	cmp	r3, #0
 800b586:	d001      	beq.n	800b58c <find_volume+0x274>
 800b588:	230d      	movs	r3, #13
 800b58a:	e141      	b.n	800b810 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b58c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b58e:	3338      	adds	r3, #56	; 0x38
 800b590:	3311      	adds	r3, #17
 800b592:	4618      	mov	r0, r3
 800b594:	f7fe f8f6 	bl	8009784 <ld_word>
 800b598:	4603      	mov	r3, r0
 800b59a:	461a      	mov	r2, r3
 800b59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b59e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b5a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5a2:	891b      	ldrh	r3, [r3, #8]
 800b5a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b5a6:	8992      	ldrh	r2, [r2, #12]
 800b5a8:	0952      	lsrs	r2, r2, #5
 800b5aa:	b292      	uxth	r2, r2
 800b5ac:	fbb3 f1f2 	udiv	r1, r3, r2
 800b5b0:	fb02 f201 	mul.w	r2, r2, r1
 800b5b4:	1a9b      	subs	r3, r3, r2
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d001      	beq.n	800b5c0 <find_volume+0x2a8>
 800b5bc:	230d      	movs	r3, #13
 800b5be:	e127      	b.n	800b810 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b5c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5c2:	3338      	adds	r3, #56	; 0x38
 800b5c4:	3313      	adds	r3, #19
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7fe f8dc 	bl	8009784 <ld_word>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b5d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d106      	bne.n	800b5e4 <find_volume+0x2cc>
 800b5d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5d8:	3338      	adds	r3, #56	; 0x38
 800b5da:	3320      	adds	r3, #32
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7fe f8e9 	bl	80097b4 <ld_dword>
 800b5e2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b5e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5e6:	3338      	adds	r3, #56	; 0x38
 800b5e8:	330e      	adds	r3, #14
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f7fe f8ca 	bl	8009784 <ld_word>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b5f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d104      	bne.n	800b604 <find_volume+0x2ec>
 800b5fa:	230d      	movs	r3, #13
 800b5fc:	e108      	b.n	800b810 <find_volume+0x4f8>
 800b5fe:	bf00      	nop
 800b600:	20000448 	.word	0x20000448

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b604:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b608:	4413      	add	r3, r2
 800b60a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b60c:	8911      	ldrh	r1, [r2, #8]
 800b60e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b610:	8992      	ldrh	r2, [r2, #12]
 800b612:	0952      	lsrs	r2, r2, #5
 800b614:	b292      	uxth	r2, r2
 800b616:	fbb1 f2f2 	udiv	r2, r1, r2
 800b61a:	b292      	uxth	r2, r2
 800b61c:	4413      	add	r3, r2
 800b61e:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b620:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b624:	429a      	cmp	r2, r3
 800b626:	d201      	bcs.n	800b62c <find_volume+0x314>
 800b628:	230d      	movs	r3, #13
 800b62a:	e0f1      	b.n	800b810 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b62c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b62e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b630:	1ad3      	subs	r3, r2, r3
 800b632:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b634:	8952      	ldrh	r2, [r2, #10]
 800b636:	fbb3 f3f2 	udiv	r3, r3, r2
 800b63a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d101      	bne.n	800b646 <find_volume+0x32e>
 800b642:	230d      	movs	r3, #13
 800b644:	e0e4      	b.n	800b810 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800b646:	2303      	movs	r3, #3
 800b648:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b652:	4293      	cmp	r3, r2
 800b654:	d802      	bhi.n	800b65c <find_volume+0x344>
 800b656:	2302      	movs	r3, #2
 800b658:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b65e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b662:	4293      	cmp	r3, r2
 800b664:	d802      	bhi.n	800b66c <find_volume+0x354>
 800b666:	2301      	movs	r3, #1
 800b668:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b66e:	1c9a      	adds	r2, r3, #2
 800b670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b672:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800b674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b676:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b678:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b67a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b67c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b67e:	441a      	add	r2, r3
 800b680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b682:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800b684:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b688:	441a      	add	r2, r3
 800b68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b68c:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800b68e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b692:	2b03      	cmp	r3, #3
 800b694:	d11e      	bne.n	800b6d4 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b698:	3338      	adds	r3, #56	; 0x38
 800b69a:	332a      	adds	r3, #42	; 0x2a
 800b69c:	4618      	mov	r0, r3
 800b69e:	f7fe f871 	bl	8009784 <ld_word>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d001      	beq.n	800b6ac <find_volume+0x394>
 800b6a8:	230d      	movs	r3, #13
 800b6aa:	e0b1      	b.n	800b810 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ae:	891b      	ldrh	r3, [r3, #8]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d001      	beq.n	800b6b8 <find_volume+0x3a0>
 800b6b4:	230d      	movs	r3, #13
 800b6b6:	e0ab      	b.n	800b810 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ba:	3338      	adds	r3, #56	; 0x38
 800b6bc:	332c      	adds	r3, #44	; 0x2c
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7fe f878 	bl	80097b4 <ld_dword>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c8:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6cc:	69db      	ldr	r3, [r3, #28]
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	647b      	str	r3, [r7, #68]	; 0x44
 800b6d2:	e01f      	b.n	800b714 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6d6:	891b      	ldrh	r3, [r3, #8]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d101      	bne.n	800b6e0 <find_volume+0x3c8>
 800b6dc:	230d      	movs	r3, #13
 800b6de:	e097      	b.n	800b810 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b6e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b6e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6e6:	441a      	add	r2, r3
 800b6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ea:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b6ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b6f0:	2b02      	cmp	r3, #2
 800b6f2:	d103      	bne.n	800b6fc <find_volume+0x3e4>
 800b6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6f6:	69db      	ldr	r3, [r3, #28]
 800b6f8:	005b      	lsls	r3, r3, #1
 800b6fa:	e00a      	b.n	800b712 <find_volume+0x3fa>
 800b6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6fe:	69da      	ldr	r2, [r3, #28]
 800b700:	4613      	mov	r3, r2
 800b702:	005b      	lsls	r3, r3, #1
 800b704:	4413      	add	r3, r2
 800b706:	085a      	lsrs	r2, r3, #1
 800b708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b70a:	69db      	ldr	r3, [r3, #28]
 800b70c:	f003 0301 	and.w	r3, r3, #1
 800b710:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b712:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b716:	6a1a      	ldr	r2, [r3, #32]
 800b718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b71a:	899b      	ldrh	r3, [r3, #12]
 800b71c:	4619      	mov	r1, r3
 800b71e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b720:	440b      	add	r3, r1
 800b722:	3b01      	subs	r3, #1
 800b724:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b726:	8989      	ldrh	r1, [r1, #12]
 800b728:	fbb3 f3f1 	udiv	r3, r3, r1
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d201      	bcs.n	800b734 <find_volume+0x41c>
 800b730:	230d      	movs	r3, #13
 800b732:	e06d      	b.n	800b810 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b736:	f04f 32ff 	mov.w	r2, #4294967295
 800b73a:	619a      	str	r2, [r3, #24]
 800b73c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b73e:	699a      	ldr	r2, [r3, #24]
 800b740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b742:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800b744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b746:	2280      	movs	r2, #128	; 0x80
 800b748:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b74a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b74e:	2b03      	cmp	r3, #3
 800b750:	d149      	bne.n	800b7e6 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b754:	3338      	adds	r3, #56	; 0x38
 800b756:	3330      	adds	r3, #48	; 0x30
 800b758:	4618      	mov	r0, r3
 800b75a:	f7fe f813 	bl	8009784 <ld_word>
 800b75e:	4603      	mov	r3, r0
 800b760:	2b01      	cmp	r3, #1
 800b762:	d140      	bne.n	800b7e6 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b764:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b766:	3301      	adds	r3, #1
 800b768:	4619      	mov	r1, r3
 800b76a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b76c:	f7fe fa7e 	bl	8009c6c <move_window>
 800b770:	4603      	mov	r3, r0
 800b772:	2b00      	cmp	r3, #0
 800b774:	d137      	bne.n	800b7e6 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800b776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b778:	2200      	movs	r2, #0
 800b77a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b77e:	3338      	adds	r3, #56	; 0x38
 800b780:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b784:	4618      	mov	r0, r3
 800b786:	f7fd fffd 	bl	8009784 <ld_word>
 800b78a:	4603      	mov	r3, r0
 800b78c:	461a      	mov	r2, r3
 800b78e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b792:	429a      	cmp	r2, r3
 800b794:	d127      	bne.n	800b7e6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b798:	3338      	adds	r3, #56	; 0x38
 800b79a:	4618      	mov	r0, r3
 800b79c:	f7fe f80a 	bl	80097b4 <ld_dword>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	4b1d      	ldr	r3, [pc, #116]	; (800b818 <find_volume+0x500>)
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d11e      	bne.n	800b7e6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b7a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7aa:	3338      	adds	r3, #56	; 0x38
 800b7ac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7fd ffff 	bl	80097b4 <ld_dword>
 800b7b6:	4602      	mov	r2, r0
 800b7b8:	4b18      	ldr	r3, [pc, #96]	; (800b81c <find_volume+0x504>)
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d113      	bne.n	800b7e6 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b7be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7c0:	3338      	adds	r3, #56	; 0x38
 800b7c2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7fd fff4 	bl	80097b4 <ld_dword>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d0:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d4:	3338      	adds	r3, #56	; 0x38
 800b7d6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7fd ffea 	bl	80097b4 <ld_dword>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e4:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b7ec:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b7ee:	4b0c      	ldr	r3, [pc, #48]	; (800b820 <find_volume+0x508>)
 800b7f0:	881b      	ldrh	r3, [r3, #0]
 800b7f2:	3301      	adds	r3, #1
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	4b0a      	ldr	r3, [pc, #40]	; (800b820 <find_volume+0x508>)
 800b7f8:	801a      	strh	r2, [r3, #0]
 800b7fa:	4b09      	ldr	r3, [pc, #36]	; (800b820 <find_volume+0x508>)
 800b7fc:	881a      	ldrh	r2, [r3, #0]
 800b7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b800:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800b802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b804:	4a07      	ldr	r2, [pc, #28]	; (800b824 <find_volume+0x50c>)
 800b806:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b808:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b80a:	f7fe f9c7 	bl	8009b9c <clear_lock>
#endif
	return FR_OK;
 800b80e:	2300      	movs	r3, #0
}
 800b810:	4618      	mov	r0, r3
 800b812:	3758      	adds	r7, #88	; 0x58
 800b814:	46bd      	mov	sp, r7
 800b816:	bd80      	pop	{r7, pc}
 800b818:	41615252 	.word	0x41615252
 800b81c:	61417272 	.word	0x61417272
 800b820:	2000044c 	.word	0x2000044c
 800b824:	20000470 	.word	0x20000470

0800b828 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b084      	sub	sp, #16
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
 800b830:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b832:	2309      	movs	r3, #9
 800b834:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d01c      	beq.n	800b876 <validate+0x4e>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d018      	beq.n	800b876 <validate+0x4e>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d013      	beq.n	800b876 <validate+0x4e>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	889a      	ldrh	r2, [r3, #4]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	88db      	ldrh	r3, [r3, #6]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d10c      	bne.n	800b876 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	785b      	ldrb	r3, [r3, #1]
 800b862:	4618      	mov	r0, r3
 800b864:	f7fd fef0 	bl	8009648 <disk_status>
 800b868:	4603      	mov	r3, r0
 800b86a:	f003 0301 	and.w	r3, r3, #1
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d101      	bne.n	800b876 <validate+0x4e>
			res = FR_OK;
 800b872:	2300      	movs	r3, #0
 800b874:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b876:	7bfb      	ldrb	r3, [r7, #15]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d102      	bne.n	800b882 <validate+0x5a>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	e000      	b.n	800b884 <validate+0x5c>
 800b882:	2300      	movs	r3, #0
 800b884:	683a      	ldr	r2, [r7, #0]
 800b886:	6013      	str	r3, [r2, #0]
	return res;
 800b888:	7bfb      	ldrb	r3, [r7, #15]
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
	...

0800b894 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b088      	sub	sp, #32
 800b898:	af00      	add	r7, sp, #0
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	4613      	mov	r3, r2
 800b8a0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b8a6:	f107 0310 	add.w	r3, r7, #16
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7ff fc9a 	bl	800b1e4 <get_ldnumber>
 800b8b0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	da01      	bge.n	800b8bc <f_mount+0x28>
 800b8b8:	230b      	movs	r3, #11
 800b8ba:	e02b      	b.n	800b914 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b8bc:	4a17      	ldr	r2, [pc, #92]	; (800b91c <f_mount+0x88>)
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8c4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b8c6:	69bb      	ldr	r3, [r7, #24]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d005      	beq.n	800b8d8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b8cc:	69b8      	ldr	r0, [r7, #24]
 800b8ce:	f7fe f965 	bl	8009b9c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d002      	beq.n	800b8e4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b8e4:	68fa      	ldr	r2, [r7, #12]
 800b8e6:	490d      	ldr	r1, [pc, #52]	; (800b91c <f_mount+0x88>)
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d002      	beq.n	800b8fa <f_mount+0x66>
 800b8f4:	79fb      	ldrb	r3, [r7, #7]
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	d001      	beq.n	800b8fe <f_mount+0x6a>
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	e00a      	b.n	800b914 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b8fe:	f107 010c 	add.w	r1, r7, #12
 800b902:	f107 0308 	add.w	r3, r7, #8
 800b906:	2200      	movs	r2, #0
 800b908:	4618      	mov	r0, r3
 800b90a:	f7ff fd05 	bl	800b318 <find_volume>
 800b90e:	4603      	mov	r3, r0
 800b910:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b912:	7dfb      	ldrb	r3, [r7, #23]
}
 800b914:	4618      	mov	r0, r3
 800b916:	3720      	adds	r7, #32
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	20000448 	.word	0x20000448

0800b920 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b09a      	sub	sp, #104	; 0x68
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	60b9      	str	r1, [r7, #8]
 800b92a:	4613      	mov	r3, r2
 800b92c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d101      	bne.n	800b938 <f_open+0x18>
 800b934:	2309      	movs	r3, #9
 800b936:	e1bb      	b.n	800bcb0 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b938:	79fb      	ldrb	r3, [r7, #7]
 800b93a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b93e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b940:	79fa      	ldrb	r2, [r7, #7]
 800b942:	f107 0114 	add.w	r1, r7, #20
 800b946:	f107 0308 	add.w	r3, r7, #8
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7ff fce4 	bl	800b318 <find_volume>
 800b950:	4603      	mov	r3, r0
 800b952:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800b956:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	f040 819f 	bne.w	800bc9e <f_open+0x37e>
		dj.obj.fs = fs;
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b964:	68ba      	ldr	r2, [r7, #8]
 800b966:	f107 0318 	add.w	r3, r7, #24
 800b96a:	4611      	mov	r1, r2
 800b96c:	4618      	mov	r0, r3
 800b96e:	f7ff fbc3 	bl	800b0f8 <follow_path>
 800b972:	4603      	mov	r3, r0
 800b974:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b978:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d11a      	bne.n	800b9b6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b980:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b984:	b25b      	sxtb	r3, r3
 800b986:	2b00      	cmp	r3, #0
 800b988:	da03      	bge.n	800b992 <f_open+0x72>
				res = FR_INVALID_NAME;
 800b98a:	2306      	movs	r3, #6
 800b98c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800b990:	e011      	b.n	800b9b6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b992:	79fb      	ldrb	r3, [r7, #7]
 800b994:	f023 0301 	bic.w	r3, r3, #1
 800b998:	2b00      	cmp	r3, #0
 800b99a:	bf14      	ite	ne
 800b99c:	2301      	movne	r3, #1
 800b99e:	2300      	moveq	r3, #0
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	f107 0318 	add.w	r3, r7, #24
 800b9a8:	4611      	mov	r1, r2
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7fd ffea 	bl	8009984 <chk_lock>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b9b6:	79fb      	ldrb	r3, [r7, #7]
 800b9b8:	f003 031c 	and.w	r3, r3, #28
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d07f      	beq.n	800bac0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800b9c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d017      	beq.n	800b9f8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b9c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b9cc:	2b04      	cmp	r3, #4
 800b9ce:	d10e      	bne.n	800b9ee <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b9d0:	f7fe f834 	bl	8009a3c <enq_lock>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d006      	beq.n	800b9e8 <f_open+0xc8>
 800b9da:	f107 0318 	add.w	r3, r7, #24
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7ff f8da 	bl	800ab98 <dir_register>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	e000      	b.n	800b9ea <f_open+0xca>
 800b9e8:	2312      	movs	r3, #18
 800b9ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b9ee:	79fb      	ldrb	r3, [r7, #7]
 800b9f0:	f043 0308 	orr.w	r3, r3, #8
 800b9f4:	71fb      	strb	r3, [r7, #7]
 800b9f6:	e010      	b.n	800ba1a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b9f8:	7fbb      	ldrb	r3, [r7, #30]
 800b9fa:	f003 0311 	and.w	r3, r3, #17
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d003      	beq.n	800ba0a <f_open+0xea>
					res = FR_DENIED;
 800ba02:	2307      	movs	r3, #7
 800ba04:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ba08:	e007      	b.n	800ba1a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ba0a:	79fb      	ldrb	r3, [r7, #7]
 800ba0c:	f003 0304 	and.w	r3, r3, #4
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d002      	beq.n	800ba1a <f_open+0xfa>
 800ba14:	2308      	movs	r3, #8
 800ba16:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ba1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d168      	bne.n	800baf4 <f_open+0x1d4>
 800ba22:	79fb      	ldrb	r3, [r7, #7]
 800ba24:	f003 0308 	and.w	r3, r3, #8
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d063      	beq.n	800baf4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800ba2c:	f7fc f9a2 	bl	8007d74 <get_fattime>
 800ba30:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ba32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba34:	330e      	adds	r3, #14
 800ba36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f7fd fef9 	bl	8009830 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ba3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba40:	3316      	adds	r3, #22
 800ba42:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7fd fef3 	bl	8009830 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ba4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba4c:	330b      	adds	r3, #11
 800ba4e:	2220      	movs	r2, #32
 800ba50:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba56:	4611      	mov	r1, r2
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7fe fe15 	bl	800a688 <ld_clust>
 800ba5e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ba64:	2200      	movs	r2, #0
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7fe fe2d 	bl	800a6c6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ba6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba6e:	331c      	adds	r3, #28
 800ba70:	2100      	movs	r1, #0
 800ba72:	4618      	mov	r0, r3
 800ba74:	f7fd fedc 	bl	8009830 <st_dword>
					fs->wflag = 1;
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ba7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d037      	beq.n	800baf4 <f_open+0x1d4>
						dw = fs->winsect;
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba88:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800ba8a:	f107 0318 	add.w	r3, r7, #24
 800ba8e:	2200      	movs	r2, #0
 800ba90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7fe fb1d 	bl	800a0d2 <remove_chain>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800ba9e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d126      	bne.n	800baf4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800baaa:	4618      	mov	r0, r3
 800baac:	f7fe f8de 	bl	8009c6c <move_window>
 800bab0:	4603      	mov	r3, r0
 800bab2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800baba:	3a01      	subs	r2, #1
 800babc:	615a      	str	r2, [r3, #20]
 800babe:	e019      	b.n	800baf4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bac0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d115      	bne.n	800baf4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bac8:	7fbb      	ldrb	r3, [r7, #30]
 800baca:	f003 0310 	and.w	r3, r3, #16
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d003      	beq.n	800bada <f_open+0x1ba>
					res = FR_NO_FILE;
 800bad2:	2304      	movs	r3, #4
 800bad4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bad8:	e00c      	b.n	800baf4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bada:	79fb      	ldrb	r3, [r7, #7]
 800badc:	f003 0302 	and.w	r3, r3, #2
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d007      	beq.n	800baf4 <f_open+0x1d4>
 800bae4:	7fbb      	ldrb	r3, [r7, #30]
 800bae6:	f003 0301 	and.w	r3, r3, #1
 800baea:	2b00      	cmp	r3, #0
 800baec:	d002      	beq.n	800baf4 <f_open+0x1d4>
						res = FR_DENIED;
 800baee:	2307      	movs	r3, #7
 800baf0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800baf4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d128      	bne.n	800bb4e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bafc:	79fb      	ldrb	r3, [r7, #7]
 800bafe:	f003 0308 	and.w	r3, r3, #8
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d003      	beq.n	800bb0e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800bb06:	79fb      	ldrb	r3, [r7, #7]
 800bb08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb0c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800bb16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bb1c:	79fb      	ldrb	r3, [r7, #7]
 800bb1e:	f023 0301 	bic.w	r3, r3, #1
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	bf14      	ite	ne
 800bb26:	2301      	movne	r3, #1
 800bb28:	2300      	moveq	r3, #0
 800bb2a:	b2db      	uxtb	r3, r3
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	f107 0318 	add.w	r3, r7, #24
 800bb32:	4611      	mov	r1, r2
 800bb34:	4618      	mov	r0, r3
 800bb36:	f7fd ffa3 	bl	8009a80 <inc_lock>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	691b      	ldr	r3, [r3, #16]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d102      	bne.n	800bb4e <f_open+0x22e>
 800bb48:	2302      	movs	r3, #2
 800bb4a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800bb4e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	f040 80a3 	bne.w	800bc9e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bb5c:	4611      	mov	r1, r2
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f7fe fd92 	bl	800a688 <ld_clust>
 800bb64:	4602      	mov	r2, r0
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800bb6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb6c:	331c      	adds	r3, #28
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f7fd fe20 	bl	80097b4 <ld_dword>
 800bb74:	4602      	mov	r2, r0
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800bb80:	697a      	ldr	r2, [r7, #20]
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	88da      	ldrh	r2, [r3, #6]
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	79fa      	ldrb	r2, [r7, #7]
 800bb92:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2200      	movs	r2, #0
 800bb98:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2200      	movs	r2, #0
 800bba4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	3330      	adds	r3, #48	; 0x30
 800bbaa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bbae:	2100      	movs	r1, #0
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f7fd fe8a 	bl	80098ca <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bbb6:	79fb      	ldrb	r3, [r7, #7]
 800bbb8:	f003 0320 	and.w	r3, r3, #32
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d06e      	beq.n	800bc9e <f_open+0x37e>
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	68db      	ldr	r3, [r3, #12]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d06a      	beq.n	800bc9e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	68da      	ldr	r2, [r3, #12]
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	895b      	ldrh	r3, [r3, #10]
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	899b      	ldrh	r3, [r3, #12]
 800bbda:	fb03 f302 	mul.w	r3, r3, r2
 800bbde:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bbec:	e016      	b.n	800bc1c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7fe f886 	bl	8009d04 <get_fat>
 800bbf8:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800bbfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d802      	bhi.n	800bc06 <f_open+0x2e6>
 800bc00:	2302      	movs	r3, #2
 800bc02:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bc06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bc08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc0c:	d102      	bne.n	800bc14 <f_open+0x2f4>
 800bc0e:	2301      	movs	r3, #1
 800bc10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bc14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bc16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc18:	1ad3      	subs	r3, r2, r3
 800bc1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bc1c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d103      	bne.n	800bc2c <f_open+0x30c>
 800bc24:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bc26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d8e0      	bhi.n	800bbee <f_open+0x2ce>
				}
				fp->clust = clst;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bc30:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800bc32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d131      	bne.n	800bc9e <f_open+0x37e>
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	899b      	ldrh	r3, [r3, #12]
 800bc3e:	461a      	mov	r2, r3
 800bc40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc42:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc46:	fb02 f201 	mul.w	r2, r2, r1
 800bc4a:	1a9b      	subs	r3, r3, r2
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d026      	beq.n	800bc9e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bc54:	4618      	mov	r0, r3
 800bc56:	f7fe f836 	bl	8009cc6 <clust2sect>
 800bc5a:	64f8      	str	r0, [r7, #76]	; 0x4c
 800bc5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d103      	bne.n	800bc6a <f_open+0x34a>
						res = FR_INT_ERR;
 800bc62:	2302      	movs	r3, #2
 800bc64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bc68:	e019      	b.n	800bc9e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	899b      	ldrh	r3, [r3, #12]
 800bc6e:	461a      	mov	r2, r3
 800bc70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc72:	fbb3 f2f2 	udiv	r2, r3, r2
 800bc76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc78:	441a      	add	r2, r3
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	7858      	ldrb	r0, [r3, #1]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	6a1a      	ldr	r2, [r3, #32]
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	f7fd fd1b 	bl	80096c8 <disk_read>
 800bc92:	4603      	mov	r3, r0
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d002      	beq.n	800bc9e <f_open+0x37e>
 800bc98:	2301      	movs	r3, #1
 800bc9a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bc9e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d002      	beq.n	800bcac <f_open+0x38c>
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bcac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	3768      	adds	r7, #104	; 0x68
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b08e      	sub	sp, #56	; 0x38
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	607a      	str	r2, [r7, #4]
 800bcc4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	2200      	movs	r2, #0
 800bcce:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f107 0214 	add.w	r2, r7, #20
 800bcd6:	4611      	mov	r1, r2
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f7ff fda5 	bl	800b828 <validate>
 800bcde:	4603      	mov	r3, r0
 800bce0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bce4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d107      	bne.n	800bcfc <f_read+0x44>
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	7d5b      	ldrb	r3, [r3, #21]
 800bcf0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800bcf4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d002      	beq.n	800bd02 <f_read+0x4a>
 800bcfc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bd00:	e135      	b.n	800bf6e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	7d1b      	ldrb	r3, [r3, #20]
 800bd06:	f003 0301 	and.w	r3, r3, #1
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d101      	bne.n	800bd12 <f_read+0x5a>
 800bd0e:	2307      	movs	r3, #7
 800bd10:	e12d      	b.n	800bf6e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	68da      	ldr	r2, [r3, #12]
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	699b      	ldr	r3, [r3, #24]
 800bd1a:	1ad3      	subs	r3, r2, r3
 800bd1c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800bd1e:	687a      	ldr	r2, [r7, #4]
 800bd20:	6a3b      	ldr	r3, [r7, #32]
 800bd22:	429a      	cmp	r2, r3
 800bd24:	f240 811e 	bls.w	800bf64 <f_read+0x2ac>
 800bd28:	6a3b      	ldr	r3, [r7, #32]
 800bd2a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800bd2c:	e11a      	b.n	800bf64 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	699b      	ldr	r3, [r3, #24]
 800bd32:	697a      	ldr	r2, [r7, #20]
 800bd34:	8992      	ldrh	r2, [r2, #12]
 800bd36:	fbb3 f1f2 	udiv	r1, r3, r2
 800bd3a:	fb02 f201 	mul.w	r2, r2, r1
 800bd3e:	1a9b      	subs	r3, r3, r2
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	f040 80d5 	bne.w	800bef0 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	699b      	ldr	r3, [r3, #24]
 800bd4a:	697a      	ldr	r2, [r7, #20]
 800bd4c:	8992      	ldrh	r2, [r2, #12]
 800bd4e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd52:	697a      	ldr	r2, [r7, #20]
 800bd54:	8952      	ldrh	r2, [r2, #10]
 800bd56:	3a01      	subs	r2, #1
 800bd58:	4013      	ands	r3, r2
 800bd5a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800bd5c:	69fb      	ldr	r3, [r7, #28]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d12f      	bne.n	800bdc2 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	699b      	ldr	r3, [r3, #24]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d103      	bne.n	800bd72 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	633b      	str	r3, [r7, #48]	; 0x30
 800bd70:	e013      	b.n	800bd9a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d007      	beq.n	800bd8a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	699b      	ldr	r3, [r3, #24]
 800bd7e:	4619      	mov	r1, r3
 800bd80:	68f8      	ldr	r0, [r7, #12]
 800bd82:	f7fe faa3 	bl	800a2cc <clmt_clust>
 800bd86:	6338      	str	r0, [r7, #48]	; 0x30
 800bd88:	e007      	b.n	800bd9a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800bd8a:	68fa      	ldr	r2, [r7, #12]
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	69db      	ldr	r3, [r3, #28]
 800bd90:	4619      	mov	r1, r3
 800bd92:	4610      	mov	r0, r2
 800bd94:	f7fd ffb6 	bl	8009d04 <get_fat>
 800bd98:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d804      	bhi.n	800bdaa <f_read+0xf2>
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2202      	movs	r2, #2
 800bda4:	755a      	strb	r2, [r3, #21]
 800bda6:	2302      	movs	r3, #2
 800bda8:	e0e1      	b.n	800bf6e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb0:	d104      	bne.n	800bdbc <f_read+0x104>
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	755a      	strb	r2, [r3, #21]
 800bdb8:	2301      	movs	r3, #1
 800bdba:	e0d8      	b.n	800bf6e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdc0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800bdc2:	697a      	ldr	r2, [r7, #20]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	69db      	ldr	r3, [r3, #28]
 800bdc8:	4619      	mov	r1, r3
 800bdca:	4610      	mov	r0, r2
 800bdcc:	f7fd ff7b 	bl	8009cc6 <clust2sect>
 800bdd0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800bdd2:	69bb      	ldr	r3, [r7, #24]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d104      	bne.n	800bde2 <f_read+0x12a>
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	2202      	movs	r2, #2
 800bddc:	755a      	strb	r2, [r3, #21]
 800bdde:	2302      	movs	r3, #2
 800bde0:	e0c5      	b.n	800bf6e <f_read+0x2b6>
			sect += csect;
 800bde2:	69ba      	ldr	r2, [r7, #24]
 800bde4:	69fb      	ldr	r3, [r7, #28]
 800bde6:	4413      	add	r3, r2
 800bde8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800bdea:	697b      	ldr	r3, [r7, #20]
 800bdec:	899b      	ldrh	r3, [r3, #12]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdf6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800bdf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d041      	beq.n	800be82 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800bdfe:	69fa      	ldr	r2, [r7, #28]
 800be00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be02:	4413      	add	r3, r2
 800be04:	697a      	ldr	r2, [r7, #20]
 800be06:	8952      	ldrh	r2, [r2, #10]
 800be08:	4293      	cmp	r3, r2
 800be0a:	d905      	bls.n	800be18 <f_read+0x160>
					cc = fs->csize - csect;
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	895b      	ldrh	r3, [r3, #10]
 800be10:	461a      	mov	r2, r3
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	7858      	ldrb	r0, [r3, #1]
 800be1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be1e:	69ba      	ldr	r2, [r7, #24]
 800be20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800be22:	f7fd fc51 	bl	80096c8 <disk_read>
 800be26:	4603      	mov	r3, r0
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d004      	beq.n	800be36 <f_read+0x17e>
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	2201      	movs	r2, #1
 800be30:	755a      	strb	r2, [r3, #21]
 800be32:	2301      	movs	r3, #1
 800be34:	e09b      	b.n	800bf6e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	7d1b      	ldrb	r3, [r3, #20]
 800be3a:	b25b      	sxtb	r3, r3
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	da18      	bge.n	800be72 <f_read+0x1ba>
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6a1a      	ldr	r2, [r3, #32]
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	1ad3      	subs	r3, r2, r3
 800be48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d911      	bls.n	800be72 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	6a1a      	ldr	r2, [r3, #32]
 800be52:	69bb      	ldr	r3, [r7, #24]
 800be54:	1ad3      	subs	r3, r2, r3
 800be56:	697a      	ldr	r2, [r7, #20]
 800be58:	8992      	ldrh	r2, [r2, #12]
 800be5a:	fb02 f303 	mul.w	r3, r2, r3
 800be5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be60:	18d0      	adds	r0, r2, r3
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	899b      	ldrh	r3, [r3, #12]
 800be6c:	461a      	mov	r2, r3
 800be6e:	f7fd fd0b 	bl	8009888 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	899b      	ldrh	r3, [r3, #12]
 800be76:	461a      	mov	r2, r3
 800be78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7a:	fb02 f303 	mul.w	r3, r2, r3
 800be7e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800be80:	e05c      	b.n	800bf3c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	6a1b      	ldr	r3, [r3, #32]
 800be86:	69ba      	ldr	r2, [r7, #24]
 800be88:	429a      	cmp	r2, r3
 800be8a:	d02e      	beq.n	800beea <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	7d1b      	ldrb	r3, [r3, #20]
 800be90:	b25b      	sxtb	r3, r3
 800be92:	2b00      	cmp	r3, #0
 800be94:	da18      	bge.n	800bec8 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	7858      	ldrb	r0, [r3, #1]
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	6a1a      	ldr	r2, [r3, #32]
 800bea4:	2301      	movs	r3, #1
 800bea6:	f7fd fc2f 	bl	8009708 <disk_write>
 800beaa:	4603      	mov	r3, r0
 800beac:	2b00      	cmp	r3, #0
 800beae:	d004      	beq.n	800beba <f_read+0x202>
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2201      	movs	r2, #1
 800beb4:	755a      	strb	r2, [r3, #21]
 800beb6:	2301      	movs	r3, #1
 800beb8:	e059      	b.n	800bf6e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	7d1b      	ldrb	r3, [r3, #20]
 800bebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bec2:	b2da      	uxtb	r2, r3
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800bec8:	697b      	ldr	r3, [r7, #20]
 800beca:	7858      	ldrb	r0, [r3, #1]
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bed2:	2301      	movs	r3, #1
 800bed4:	69ba      	ldr	r2, [r7, #24]
 800bed6:	f7fd fbf7 	bl	80096c8 <disk_read>
 800beda:	4603      	mov	r3, r0
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d004      	beq.n	800beea <f_read+0x232>
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	2201      	movs	r2, #1
 800bee4:	755a      	strb	r2, [r3, #21]
 800bee6:	2301      	movs	r3, #1
 800bee8:	e041      	b.n	800bf6e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	69ba      	ldr	r2, [r7, #24]
 800beee:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	899b      	ldrh	r3, [r3, #12]
 800bef4:	4618      	mov	r0, r3
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	699b      	ldr	r3, [r3, #24]
 800befa:	697a      	ldr	r2, [r7, #20]
 800befc:	8992      	ldrh	r2, [r2, #12]
 800befe:	fbb3 f1f2 	udiv	r1, r3, r2
 800bf02:	fb02 f201 	mul.w	r2, r2, r1
 800bf06:	1a9b      	subs	r3, r3, r2
 800bf08:	1ac3      	subs	r3, r0, r3
 800bf0a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800bf0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d901      	bls.n	800bf18 <f_read+0x260>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	699b      	ldr	r3, [r3, #24]
 800bf22:	697a      	ldr	r2, [r7, #20]
 800bf24:	8992      	ldrh	r2, [r2, #12]
 800bf26:	fbb3 f0f2 	udiv	r0, r3, r2
 800bf2a:	fb02 f200 	mul.w	r2, r2, r0
 800bf2e:	1a9b      	subs	r3, r3, r2
 800bf30:	440b      	add	r3, r1
 800bf32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf34:	4619      	mov	r1, r3
 800bf36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bf38:	f7fd fca6 	bl	8009888 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800bf3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf40:	4413      	add	r3, r2
 800bf42:	627b      	str	r3, [r7, #36]	; 0x24
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	699a      	ldr	r2, [r3, #24]
 800bf48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf4a:	441a      	add	r2, r3
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	619a      	str	r2, [r3, #24]
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	681a      	ldr	r2, [r3, #0]
 800bf54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf56:	441a      	add	r2, r3
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	601a      	str	r2, [r3, #0]
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf60:	1ad3      	subs	r3, r2, r3
 800bf62:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	f47f aee1 	bne.w	800bd2e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800bf6c:	2300      	movs	r3, #0
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3738      	adds	r7, #56	; 0x38
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}

0800bf76 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800bf76:	b580      	push	{r7, lr}
 800bf78:	b090      	sub	sp, #64	; 0x40
 800bf7a:	af00      	add	r7, sp, #0
 800bf7c:	6078      	str	r0, [r7, #4]
 800bf7e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f107 0208 	add.w	r2, r7, #8
 800bf86:	4611      	mov	r1, r2
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f7ff fc4d 	bl	800b828 <validate>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800bf94:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d103      	bne.n	800bfa4 <f_lseek+0x2e>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	7d5b      	ldrb	r3, [r3, #21]
 800bfa0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800bfa4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d002      	beq.n	800bfb2 <f_lseek+0x3c>
 800bfac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bfb0:	e201      	b.n	800c3b6 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	f000 80d9 	beq.w	800c16e <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc2:	d15a      	bne.n	800c07a <f_lseek+0x104>
			tbl = fp->cltbl;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800bfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfcc:	1d1a      	adds	r2, r3, #4
 800bfce:	627a      	str	r2, [r7, #36]	; 0x24
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	617b      	str	r3, [r7, #20]
 800bfd4:	2302      	movs	r3, #2
 800bfd6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	689b      	ldr	r3, [r3, #8]
 800bfdc:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800bfde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d03a      	beq.n	800c05a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800bfe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe6:	613b      	str	r3, [r7, #16]
 800bfe8:	2300      	movs	r3, #0
 800bfea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bfec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfee:	3302      	adds	r3, #2
 800bff0:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800bff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff4:	60fb      	str	r3, [r7, #12]
 800bff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bff8:	3301      	adds	r3, #1
 800bffa:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c000:	4618      	mov	r0, r3
 800c002:	f7fd fe7f 	bl	8009d04 <get_fat>
 800c006:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	d804      	bhi.n	800c018 <f_lseek+0xa2>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2202      	movs	r2, #2
 800c012:	755a      	strb	r2, [r3, #21]
 800c014:	2302      	movs	r3, #2
 800c016:	e1ce      	b.n	800c3b6 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c01a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c01e:	d104      	bne.n	800c02a <f_lseek+0xb4>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2201      	movs	r2, #1
 800c024:	755a      	strb	r2, [r3, #21]
 800c026:	2301      	movs	r3, #1
 800c028:	e1c5      	b.n	800c3b6 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	3301      	adds	r3, #1
 800c02e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c030:	429a      	cmp	r2, r3
 800c032:	d0de      	beq.n	800bff2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800c034:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	429a      	cmp	r2, r3
 800c03a:	d809      	bhi.n	800c050 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800c03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c03e:	1d1a      	adds	r2, r3, #4
 800c040:	627a      	str	r2, [r7, #36]	; 0x24
 800c042:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c044:	601a      	str	r2, [r3, #0]
 800c046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c048:	1d1a      	adds	r2, r3, #4
 800c04a:	627a      	str	r2, [r7, #36]	; 0x24
 800c04c:	693a      	ldr	r2, [r7, #16]
 800c04e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	69db      	ldr	r3, [r3, #28]
 800c054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c056:	429a      	cmp	r2, r3
 800c058:	d3c4      	bcc.n	800bfe4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c05e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c060:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800c062:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	429a      	cmp	r2, r3
 800c068:	d803      	bhi.n	800c072 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800c06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c06c:	2200      	movs	r2, #0
 800c06e:	601a      	str	r2, [r3, #0]
 800c070:	e19f      	b.n	800c3b2 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800c072:	2311      	movs	r3, #17
 800c074:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800c078:	e19b      	b.n	800c3b2 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	68db      	ldr	r3, [r3, #12]
 800c07e:	683a      	ldr	r2, [r7, #0]
 800c080:	429a      	cmp	r2, r3
 800c082:	d902      	bls.n	800c08a <f_lseek+0x114>
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	68db      	ldr	r3, [r3, #12]
 800c088:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	683a      	ldr	r2, [r7, #0]
 800c08e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	f000 818d 	beq.w	800c3b2 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	3b01      	subs	r3, #1
 800c09c:	4619      	mov	r1, r3
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f7fe f914 	bl	800a2cc <clmt_clust>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800c0aa:	68ba      	ldr	r2, [r7, #8]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	69db      	ldr	r3, [r3, #28]
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	4610      	mov	r0, r2
 800c0b4:	f7fd fe07 	bl	8009cc6 <clust2sect>
 800c0b8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800c0ba:	69bb      	ldr	r3, [r7, #24]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d104      	bne.n	800c0ca <f_lseek+0x154>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2202      	movs	r2, #2
 800c0c4:	755a      	strb	r2, [r3, #21]
 800c0c6:	2302      	movs	r3, #2
 800c0c8:	e175      	b.n	800c3b6 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	3b01      	subs	r3, #1
 800c0ce:	68ba      	ldr	r2, [r7, #8]
 800c0d0:	8992      	ldrh	r2, [r2, #12]
 800c0d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0d6:	68ba      	ldr	r2, [r7, #8]
 800c0d8:	8952      	ldrh	r2, [r2, #10]
 800c0da:	3a01      	subs	r2, #1
 800c0dc:	4013      	ands	r3, r2
 800c0de:	69ba      	ldr	r2, [r7, #24]
 800c0e0:	4413      	add	r3, r2
 800c0e2:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	699b      	ldr	r3, [r3, #24]
 800c0e8:	68ba      	ldr	r2, [r7, #8]
 800c0ea:	8992      	ldrh	r2, [r2, #12]
 800c0ec:	fbb3 f1f2 	udiv	r1, r3, r2
 800c0f0:	fb02 f201 	mul.w	r2, r2, r1
 800c0f4:	1a9b      	subs	r3, r3, r2
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	f000 815b 	beq.w	800c3b2 <f_lseek+0x43c>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6a1b      	ldr	r3, [r3, #32]
 800c100:	69ba      	ldr	r2, [r7, #24]
 800c102:	429a      	cmp	r2, r3
 800c104:	f000 8155 	beq.w	800c3b2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	7d1b      	ldrb	r3, [r3, #20]
 800c10c:	b25b      	sxtb	r3, r3
 800c10e:	2b00      	cmp	r3, #0
 800c110:	da18      	bge.n	800c144 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	7858      	ldrb	r0, [r3, #1]
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6a1a      	ldr	r2, [r3, #32]
 800c120:	2301      	movs	r3, #1
 800c122:	f7fd faf1 	bl	8009708 <disk_write>
 800c126:	4603      	mov	r3, r0
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d004      	beq.n	800c136 <f_lseek+0x1c0>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2201      	movs	r2, #1
 800c130:	755a      	strb	r2, [r3, #21]
 800c132:	2301      	movs	r3, #1
 800c134:	e13f      	b.n	800c3b6 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	7d1b      	ldrb	r3, [r3, #20]
 800c13a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c13e:	b2da      	uxtb	r2, r3
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	7858      	ldrb	r0, [r3, #1]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c14e:	2301      	movs	r3, #1
 800c150:	69ba      	ldr	r2, [r7, #24]
 800c152:	f7fd fab9 	bl	80096c8 <disk_read>
 800c156:	4603      	mov	r3, r0
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d004      	beq.n	800c166 <f_lseek+0x1f0>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2201      	movs	r2, #1
 800c160:	755a      	strb	r2, [r3, #21]
 800c162:	2301      	movs	r3, #1
 800c164:	e127      	b.n	800c3b6 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	69ba      	ldr	r2, [r7, #24]
 800c16a:	621a      	str	r2, [r3, #32]
 800c16c:	e121      	b.n	800c3b2 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	68db      	ldr	r3, [r3, #12]
 800c172:	683a      	ldr	r2, [r7, #0]
 800c174:	429a      	cmp	r2, r3
 800c176:	d908      	bls.n	800c18a <f_lseek+0x214>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	7d1b      	ldrb	r3, [r3, #20]
 800c17c:	f003 0302 	and.w	r3, r3, #2
 800c180:	2b00      	cmp	r3, #0
 800c182:	d102      	bne.n	800c18a <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	68db      	ldr	r3, [r3, #12]
 800c188:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	699b      	ldr	r3, [r3, #24]
 800c18e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800c190:	2300      	movs	r3, #0
 800c192:	637b      	str	r3, [r7, #52]	; 0x34
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c198:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	f000 80b5 	beq.w	800c30c <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	895b      	ldrh	r3, [r3, #10]
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	899b      	ldrh	r3, [r3, #12]
 800c1ac:	fb03 f302 	mul.w	r3, r3, r2
 800c1b0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800c1b2:	6a3b      	ldr	r3, [r7, #32]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d01b      	beq.n	800c1f0 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	1e5a      	subs	r2, r3, #1
 800c1bc:	69fb      	ldr	r3, [r7, #28]
 800c1be:	fbb2 f2f3 	udiv	r2, r2, r3
 800c1c2:	6a3b      	ldr	r3, [r7, #32]
 800c1c4:	1e59      	subs	r1, r3, #1
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d30f      	bcc.n	800c1f0 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800c1d0:	6a3b      	ldr	r3, [r7, #32]
 800c1d2:	1e5a      	subs	r2, r3, #1
 800c1d4:	69fb      	ldr	r3, [r7, #28]
 800c1d6:	425b      	negs	r3, r3
 800c1d8:	401a      	ands	r2, r3
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	699b      	ldr	r3, [r3, #24]
 800c1e2:	683a      	ldr	r2, [r7, #0]
 800c1e4:	1ad3      	subs	r3, r2, r3
 800c1e6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	69db      	ldr	r3, [r3, #28]
 800c1ec:	63bb      	str	r3, [r7, #56]	; 0x38
 800c1ee:	e022      	b.n	800c236 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	689b      	ldr	r3, [r3, #8]
 800c1f4:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800c1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d119      	bne.n	800c230 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2100      	movs	r1, #0
 800c200:	4618      	mov	r0, r3
 800c202:	f7fd ffcb 	bl	800a19c <create_chain>
 800c206:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d104      	bne.n	800c218 <f_lseek+0x2a2>
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2202      	movs	r2, #2
 800c212:	755a      	strb	r2, [r3, #21]
 800c214:	2302      	movs	r3, #2
 800c216:	e0ce      	b.n	800c3b6 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c21a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c21e:	d104      	bne.n	800c22a <f_lseek+0x2b4>
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2201      	movs	r2, #1
 800c224:	755a      	strb	r2, [r3, #21]
 800c226:	2301      	movs	r3, #1
 800c228:	e0c5      	b.n	800c3b6 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c22e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c234:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800c236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d067      	beq.n	800c30c <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800c23c:	e03a      	b.n	800c2b4 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800c23e:	683a      	ldr	r2, [r7, #0]
 800c240:	69fb      	ldr	r3, [r7, #28]
 800c242:	1ad3      	subs	r3, r2, r3
 800c244:	603b      	str	r3, [r7, #0]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	699a      	ldr	r2, [r3, #24]
 800c24a:	69fb      	ldr	r3, [r7, #28]
 800c24c:	441a      	add	r2, r3
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	7d1b      	ldrb	r3, [r3, #20]
 800c256:	f003 0302 	and.w	r3, r3, #2
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d00b      	beq.n	800c276 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c262:	4618      	mov	r0, r3
 800c264:	f7fd ff9a 	bl	800a19c <create_chain>
 800c268:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800c26a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d108      	bne.n	800c282 <f_lseek+0x30c>
							ofs = 0; break;
 800c270:	2300      	movs	r3, #0
 800c272:	603b      	str	r3, [r7, #0]
 800c274:	e022      	b.n	800c2bc <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c27a:	4618      	mov	r0, r3
 800c27c:	f7fd fd42 	bl	8009d04 <get_fat>
 800c280:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c284:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c288:	d104      	bne.n	800c294 <f_lseek+0x31e>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2201      	movs	r2, #1
 800c28e:	755a      	strb	r2, [r3, #21]
 800c290:	2301      	movs	r3, #1
 800c292:	e090      	b.n	800c3b6 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800c294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c296:	2b01      	cmp	r3, #1
 800c298:	d904      	bls.n	800c2a4 <f_lseek+0x32e>
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	69db      	ldr	r3, [r3, #28]
 800c29e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c2a0:	429a      	cmp	r2, r3
 800c2a2:	d304      	bcc.n	800c2ae <f_lseek+0x338>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2202      	movs	r2, #2
 800c2a8:	755a      	strb	r2, [r3, #21]
 800c2aa:	2302      	movs	r3, #2
 800c2ac:	e083      	b.n	800c3b6 <f_lseek+0x440>
					fp->clust = clst;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c2b2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800c2b4:	683a      	ldr	r2, [r7, #0]
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d8c0      	bhi.n	800c23e <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	699a      	ldr	r2, [r3, #24]
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	441a      	add	r2, r3
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	899b      	ldrh	r3, [r3, #12]
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	fbb3 f1f2 	udiv	r1, r3, r2
 800c2d4:	fb02 f201 	mul.w	r2, r2, r1
 800c2d8:	1a9b      	subs	r3, r3, r2
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d016      	beq.n	800c30c <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f7fd fcef 	bl	8009cc6 <clust2sect>
 800c2e8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800c2ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d104      	bne.n	800c2fa <f_lseek+0x384>
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	2202      	movs	r2, #2
 800c2f4:	755a      	strb	r2, [r3, #21]
 800c2f6:	2302      	movs	r3, #2
 800c2f8:	e05d      	b.n	800c3b6 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	899b      	ldrh	r3, [r3, #12]
 800c2fe:	461a      	mov	r2, r3
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	fbb3 f3f2 	udiv	r3, r3, r2
 800c306:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c308:	4413      	add	r3, r2
 800c30a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	699a      	ldr	r2, [r3, #24]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	68db      	ldr	r3, [r3, #12]
 800c314:	429a      	cmp	r2, r3
 800c316:	d90a      	bls.n	800c32e <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	699a      	ldr	r2, [r3, #24]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	7d1b      	ldrb	r3, [r3, #20]
 800c324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c328:	b2da      	uxtb	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	699b      	ldr	r3, [r3, #24]
 800c332:	68ba      	ldr	r2, [r7, #8]
 800c334:	8992      	ldrh	r2, [r2, #12]
 800c336:	fbb3 f1f2 	udiv	r1, r3, r2
 800c33a:	fb02 f201 	mul.w	r2, r2, r1
 800c33e:	1a9b      	subs	r3, r3, r2
 800c340:	2b00      	cmp	r3, #0
 800c342:	d036      	beq.n	800c3b2 <f_lseek+0x43c>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6a1b      	ldr	r3, [r3, #32]
 800c348:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c34a:	429a      	cmp	r2, r3
 800c34c:	d031      	beq.n	800c3b2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	7d1b      	ldrb	r3, [r3, #20]
 800c352:	b25b      	sxtb	r3, r3
 800c354:	2b00      	cmp	r3, #0
 800c356:	da18      	bge.n	800c38a <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	7858      	ldrb	r0, [r3, #1]
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6a1a      	ldr	r2, [r3, #32]
 800c366:	2301      	movs	r3, #1
 800c368:	f7fd f9ce 	bl	8009708 <disk_write>
 800c36c:	4603      	mov	r3, r0
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d004      	beq.n	800c37c <f_lseek+0x406>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2201      	movs	r2, #1
 800c376:	755a      	strb	r2, [r3, #21]
 800c378:	2301      	movs	r3, #1
 800c37a:	e01c      	b.n	800c3b6 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	7d1b      	ldrb	r3, [r3, #20]
 800c380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c384:	b2da      	uxtb	r2, r3
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	7858      	ldrb	r0, [r3, #1]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c394:	2301      	movs	r3, #1
 800c396:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c398:	f7fd f996 	bl	80096c8 <disk_read>
 800c39c:	4603      	mov	r3, r0
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d004      	beq.n	800c3ac <f_lseek+0x436>
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	755a      	strb	r2, [r3, #21]
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	e004      	b.n	800c3b6 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c3b0:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800c3b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3740      	adds	r7, #64	; 0x40
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
	...

0800c3c0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b087      	sub	sp, #28
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	60f8      	str	r0, [r7, #12]
 800c3c8:	60b9      	str	r1, [r7, #8]
 800c3ca:	4613      	mov	r3, r2
 800c3cc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c3d6:	4b1f      	ldr	r3, [pc, #124]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c3d8:	7a5b      	ldrb	r3, [r3, #9]
 800c3da:	b2db      	uxtb	r3, r3
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d131      	bne.n	800c444 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c3e0:	4b1c      	ldr	r3, [pc, #112]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c3e2:	7a5b      	ldrb	r3, [r3, #9]
 800c3e4:	b2db      	uxtb	r3, r3
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	4b1a      	ldr	r3, [pc, #104]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c3ea:	2100      	movs	r1, #0
 800c3ec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c3ee:	4b19      	ldr	r3, [pc, #100]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c3f0:	7a5b      	ldrb	r3, [r3, #9]
 800c3f2:	b2db      	uxtb	r3, r3
 800c3f4:	4a17      	ldr	r2, [pc, #92]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	4413      	add	r3, r2
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c3fe:	4b15      	ldr	r3, [pc, #84]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c400:	7a5b      	ldrb	r3, [r3, #9]
 800c402:	b2db      	uxtb	r3, r3
 800c404:	461a      	mov	r2, r3
 800c406:	4b13      	ldr	r3, [pc, #76]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c408:	4413      	add	r3, r2
 800c40a:	79fa      	ldrb	r2, [r7, #7]
 800c40c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c40e:	4b11      	ldr	r3, [pc, #68]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c410:	7a5b      	ldrb	r3, [r3, #9]
 800c412:	b2db      	uxtb	r3, r3
 800c414:	1c5a      	adds	r2, r3, #1
 800c416:	b2d1      	uxtb	r1, r2
 800c418:	4a0e      	ldr	r2, [pc, #56]	; (800c454 <FATFS_LinkDriverEx+0x94>)
 800c41a:	7251      	strb	r1, [r2, #9]
 800c41c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c41e:	7dbb      	ldrb	r3, [r7, #22]
 800c420:	3330      	adds	r3, #48	; 0x30
 800c422:	b2da      	uxtb	r2, r3
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	3301      	adds	r3, #1
 800c42c:	223a      	movs	r2, #58	; 0x3a
 800c42e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	3302      	adds	r3, #2
 800c434:	222f      	movs	r2, #47	; 0x2f
 800c436:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	3303      	adds	r3, #3
 800c43c:	2200      	movs	r2, #0
 800c43e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c440:	2300      	movs	r3, #0
 800c442:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c444:	7dfb      	ldrb	r3, [r7, #23]
}
 800c446:	4618      	mov	r0, r3
 800c448:	371c      	adds	r7, #28
 800c44a:	46bd      	mov	sp, r7
 800c44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c450:	4770      	bx	lr
 800c452:	bf00      	nop
 800c454:	20000670 	.word	0x20000670

0800c458 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c462:	2200      	movs	r2, #0
 800c464:	6839      	ldr	r1, [r7, #0]
 800c466:	6878      	ldr	r0, [r7, #4]
 800c468:	f7ff ffaa 	bl	800c3c0 <FATFS_LinkDriverEx>
 800c46c:	4603      	mov	r3, r0
}
 800c46e:	4618      	mov	r0, r3
 800c470:	3708      	adds	r7, #8
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}
	...

0800c478 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c478:	b480      	push	{r7}
 800c47a:	b085      	sub	sp, #20
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	4603      	mov	r3, r0
 800c480:	6039      	str	r1, [r7, #0]
 800c482:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c484:	88fb      	ldrh	r3, [r7, #6]
 800c486:	2b7f      	cmp	r3, #127	; 0x7f
 800c488:	d802      	bhi.n	800c490 <ff_convert+0x18>
		c = chr;
 800c48a:	88fb      	ldrh	r3, [r7, #6]
 800c48c:	81fb      	strh	r3, [r7, #14]
 800c48e:	e025      	b.n	800c4dc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00b      	beq.n	800c4ae <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c496:	88fb      	ldrh	r3, [r7, #6]
 800c498:	2bff      	cmp	r3, #255	; 0xff
 800c49a:	d805      	bhi.n	800c4a8 <ff_convert+0x30>
 800c49c:	88fb      	ldrh	r3, [r7, #6]
 800c49e:	3b80      	subs	r3, #128	; 0x80
 800c4a0:	4a12      	ldr	r2, [pc, #72]	; (800c4ec <ff_convert+0x74>)
 800c4a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4a6:	e000      	b.n	800c4aa <ff_convert+0x32>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	81fb      	strh	r3, [r7, #14]
 800c4ac:	e016      	b.n	800c4dc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	81fb      	strh	r3, [r7, #14]
 800c4b2:	e009      	b.n	800c4c8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c4b4:	89fb      	ldrh	r3, [r7, #14]
 800c4b6:	4a0d      	ldr	r2, [pc, #52]	; (800c4ec <ff_convert+0x74>)
 800c4b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4bc:	88fa      	ldrh	r2, [r7, #6]
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d006      	beq.n	800c4d0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c4c2:	89fb      	ldrh	r3, [r7, #14]
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	81fb      	strh	r3, [r7, #14]
 800c4c8:	89fb      	ldrh	r3, [r7, #14]
 800c4ca:	2b7f      	cmp	r3, #127	; 0x7f
 800c4cc:	d9f2      	bls.n	800c4b4 <ff_convert+0x3c>
 800c4ce:	e000      	b.n	800c4d2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c4d0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c4d2:	89fb      	ldrh	r3, [r7, #14]
 800c4d4:	3380      	adds	r3, #128	; 0x80
 800c4d6:	b29b      	uxth	r3, r3
 800c4d8:	b2db      	uxtb	r3, r3
 800c4da:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c4dc:	89fb      	ldrh	r3, [r7, #14]
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3714      	adds	r7, #20
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop
 800c4ec:	0800e620 	.word	0x0800e620

0800c4f0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b087      	sub	sp, #28
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c4fa:	88fb      	ldrh	r3, [r7, #6]
 800c4fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c500:	d201      	bcs.n	800c506 <ff_wtoupper+0x16>
 800c502:	4b3e      	ldr	r3, [pc, #248]	; (800c5fc <ff_wtoupper+0x10c>)
 800c504:	e000      	b.n	800c508 <ff_wtoupper+0x18>
 800c506:	4b3e      	ldr	r3, [pc, #248]	; (800c600 <ff_wtoupper+0x110>)
 800c508:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	1c9a      	adds	r2, r3, #2
 800c50e:	617a      	str	r2, [r7, #20]
 800c510:	881b      	ldrh	r3, [r3, #0]
 800c512:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c514:	8a7b      	ldrh	r3, [r7, #18]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d068      	beq.n	800c5ec <ff_wtoupper+0xfc>
 800c51a:	88fa      	ldrh	r2, [r7, #6]
 800c51c:	8a7b      	ldrh	r3, [r7, #18]
 800c51e:	429a      	cmp	r2, r3
 800c520:	d364      	bcc.n	800c5ec <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	1c9a      	adds	r2, r3, #2
 800c526:	617a      	str	r2, [r7, #20]
 800c528:	881b      	ldrh	r3, [r3, #0]
 800c52a:	823b      	strh	r3, [r7, #16]
 800c52c:	8a3b      	ldrh	r3, [r7, #16]
 800c52e:	0a1b      	lsrs	r3, r3, #8
 800c530:	81fb      	strh	r3, [r7, #14]
 800c532:	8a3b      	ldrh	r3, [r7, #16]
 800c534:	b2db      	uxtb	r3, r3
 800c536:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c538:	88fa      	ldrh	r2, [r7, #6]
 800c53a:	8a79      	ldrh	r1, [r7, #18]
 800c53c:	8a3b      	ldrh	r3, [r7, #16]
 800c53e:	440b      	add	r3, r1
 800c540:	429a      	cmp	r2, r3
 800c542:	da49      	bge.n	800c5d8 <ff_wtoupper+0xe8>
			switch (cmd) {
 800c544:	89fb      	ldrh	r3, [r7, #14]
 800c546:	2b08      	cmp	r3, #8
 800c548:	d84f      	bhi.n	800c5ea <ff_wtoupper+0xfa>
 800c54a:	a201      	add	r2, pc, #4	; (adr r2, 800c550 <ff_wtoupper+0x60>)
 800c54c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c550:	0800c575 	.word	0x0800c575
 800c554:	0800c587 	.word	0x0800c587
 800c558:	0800c59d 	.word	0x0800c59d
 800c55c:	0800c5a5 	.word	0x0800c5a5
 800c560:	0800c5ad 	.word	0x0800c5ad
 800c564:	0800c5b5 	.word	0x0800c5b5
 800c568:	0800c5bd 	.word	0x0800c5bd
 800c56c:	0800c5c5 	.word	0x0800c5c5
 800c570:	0800c5cd 	.word	0x0800c5cd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c574:	88fa      	ldrh	r2, [r7, #6]
 800c576:	8a7b      	ldrh	r3, [r7, #18]
 800c578:	1ad3      	subs	r3, r2, r3
 800c57a:	005b      	lsls	r3, r3, #1
 800c57c:	697a      	ldr	r2, [r7, #20]
 800c57e:	4413      	add	r3, r2
 800c580:	881b      	ldrh	r3, [r3, #0]
 800c582:	80fb      	strh	r3, [r7, #6]
 800c584:	e027      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c586:	88fa      	ldrh	r2, [r7, #6]
 800c588:	8a7b      	ldrh	r3, [r7, #18]
 800c58a:	1ad3      	subs	r3, r2, r3
 800c58c:	b29b      	uxth	r3, r3
 800c58e:	f003 0301 	and.w	r3, r3, #1
 800c592:	b29b      	uxth	r3, r3
 800c594:	88fa      	ldrh	r2, [r7, #6]
 800c596:	1ad3      	subs	r3, r2, r3
 800c598:	80fb      	strh	r3, [r7, #6]
 800c59a:	e01c      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800c59c:	88fb      	ldrh	r3, [r7, #6]
 800c59e:	3b10      	subs	r3, #16
 800c5a0:	80fb      	strh	r3, [r7, #6]
 800c5a2:	e018      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800c5a4:	88fb      	ldrh	r3, [r7, #6]
 800c5a6:	3b20      	subs	r3, #32
 800c5a8:	80fb      	strh	r3, [r7, #6]
 800c5aa:	e014      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800c5ac:	88fb      	ldrh	r3, [r7, #6]
 800c5ae:	3b30      	subs	r3, #48	; 0x30
 800c5b0:	80fb      	strh	r3, [r7, #6]
 800c5b2:	e010      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800c5b4:	88fb      	ldrh	r3, [r7, #6]
 800c5b6:	3b1a      	subs	r3, #26
 800c5b8:	80fb      	strh	r3, [r7, #6]
 800c5ba:	e00c      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800c5bc:	88fb      	ldrh	r3, [r7, #6]
 800c5be:	3308      	adds	r3, #8
 800c5c0:	80fb      	strh	r3, [r7, #6]
 800c5c2:	e008      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800c5c4:	88fb      	ldrh	r3, [r7, #6]
 800c5c6:	3b50      	subs	r3, #80	; 0x50
 800c5c8:	80fb      	strh	r3, [r7, #6]
 800c5ca:	e004      	b.n	800c5d6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800c5cc:	88fb      	ldrh	r3, [r7, #6]
 800c5ce:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800c5d2:	80fb      	strh	r3, [r7, #6]
 800c5d4:	bf00      	nop
			}
			break;
 800c5d6:	e008      	b.n	800c5ea <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800c5d8:	89fb      	ldrh	r3, [r7, #14]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d195      	bne.n	800c50a <ff_wtoupper+0x1a>
 800c5de:	8a3b      	ldrh	r3, [r7, #16]
 800c5e0:	005b      	lsls	r3, r3, #1
 800c5e2:	697a      	ldr	r2, [r7, #20]
 800c5e4:	4413      	add	r3, r2
 800c5e6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800c5e8:	e78f      	b.n	800c50a <ff_wtoupper+0x1a>
			break;
 800c5ea:	bf00      	nop
	}

	return chr;
 800c5ec:	88fb      	ldrh	r3, [r7, #6]
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	371c      	adds	r7, #28
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr
 800c5fa:	bf00      	nop
 800c5fc:	0800e720 	.word	0x0800e720
 800c600:	0800e914 	.word	0x0800e914

0800c604 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c608:	2200      	movs	r2, #0
 800c60a:	4912      	ldr	r1, [pc, #72]	; (800c654 <MX_USB_DEVICE_Init+0x50>)
 800c60c:	4812      	ldr	r0, [pc, #72]	; (800c658 <MX_USB_DEVICE_Init+0x54>)
 800c60e:	f7fb ff15 	bl	800843c <USBD_Init>
 800c612:	4603      	mov	r3, r0
 800c614:	2b00      	cmp	r3, #0
 800c616:	d001      	beq.n	800c61c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c618:	f7f5 fe7c 	bl	8002314 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c61c:	490f      	ldr	r1, [pc, #60]	; (800c65c <MX_USB_DEVICE_Init+0x58>)
 800c61e:	480e      	ldr	r0, [pc, #56]	; (800c658 <MX_USB_DEVICE_Init+0x54>)
 800c620:	f7fb ff42 	bl	80084a8 <USBD_RegisterClass>
 800c624:	4603      	mov	r3, r0
 800c626:	2b00      	cmp	r3, #0
 800c628:	d001      	beq.n	800c62e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c62a:	f7f5 fe73 	bl	8002314 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c62e:	490c      	ldr	r1, [pc, #48]	; (800c660 <MX_USB_DEVICE_Init+0x5c>)
 800c630:	4809      	ldr	r0, [pc, #36]	; (800c658 <MX_USB_DEVICE_Init+0x54>)
 800c632:	f7fb fe67 	bl	8008304 <USBD_CDC_RegisterInterface>
 800c636:	4603      	mov	r3, r0
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d001      	beq.n	800c640 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c63c:	f7f5 fe6a 	bl	8002314 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c640:	4805      	ldr	r0, [pc, #20]	; (800c658 <MX_USB_DEVICE_Init+0x54>)
 800c642:	f7fb ff52 	bl	80084ea <USBD_Start>
 800c646:	4603      	mov	r3, r0
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d001      	beq.n	800c650 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c64c:	f7f5 fe62 	bl	8002314 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c650:	bf00      	nop
 800c652:	bd80      	pop	{r7, pc}
 800c654:	20000154 	.word	0x20000154
 800c658:	2001dff0 	.word	0x2001dff0
 800c65c:	2000003c 	.word	0x2000003c
 800c660:	20000140 	.word	0x20000140

0800c664 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c668:	2200      	movs	r2, #0
 800c66a:	4905      	ldr	r1, [pc, #20]	; (800c680 <CDC_Init_FS+0x1c>)
 800c66c:	4805      	ldr	r0, [pc, #20]	; (800c684 <CDC_Init_FS+0x20>)
 800c66e:	f7fb fe5e 	bl	800832e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c672:	4905      	ldr	r1, [pc, #20]	; (800c688 <CDC_Init_FS+0x24>)
 800c674:	4803      	ldr	r0, [pc, #12]	; (800c684 <CDC_Init_FS+0x20>)
 800c676:	f7fb fe73 	bl	8008360 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c67a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	bd80      	pop	{r7, pc}
 800c680:	2001eac0 	.word	0x2001eac0
 800c684:	2001dff0 	.word	0x2001dff0
 800c688:	2001e2c0 	.word	0x2001e2c0

0800c68c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c68c:	b480      	push	{r7}
 800c68e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c690:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c692:	4618      	mov	r0, r3
 800c694:	46bd      	mov	sp, r7
 800c696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69a:	4770      	bx	lr

0800c69c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c69c:	b480      	push	{r7}
 800c69e:	b083      	sub	sp, #12
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	6039      	str	r1, [r7, #0]
 800c6a6:	71fb      	strb	r3, [r7, #7]
 800c6a8:	4613      	mov	r3, r2
 800c6aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c6ac:	79fb      	ldrb	r3, [r7, #7]
 800c6ae:	2b23      	cmp	r3, #35	; 0x23
 800c6b0:	d84a      	bhi.n	800c748 <CDC_Control_FS+0xac>
 800c6b2:	a201      	add	r2, pc, #4	; (adr r2, 800c6b8 <CDC_Control_FS+0x1c>)
 800c6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6b8:	0800c749 	.word	0x0800c749
 800c6bc:	0800c749 	.word	0x0800c749
 800c6c0:	0800c749 	.word	0x0800c749
 800c6c4:	0800c749 	.word	0x0800c749
 800c6c8:	0800c749 	.word	0x0800c749
 800c6cc:	0800c749 	.word	0x0800c749
 800c6d0:	0800c749 	.word	0x0800c749
 800c6d4:	0800c749 	.word	0x0800c749
 800c6d8:	0800c749 	.word	0x0800c749
 800c6dc:	0800c749 	.word	0x0800c749
 800c6e0:	0800c749 	.word	0x0800c749
 800c6e4:	0800c749 	.word	0x0800c749
 800c6e8:	0800c749 	.word	0x0800c749
 800c6ec:	0800c749 	.word	0x0800c749
 800c6f0:	0800c749 	.word	0x0800c749
 800c6f4:	0800c749 	.word	0x0800c749
 800c6f8:	0800c749 	.word	0x0800c749
 800c6fc:	0800c749 	.word	0x0800c749
 800c700:	0800c749 	.word	0x0800c749
 800c704:	0800c749 	.word	0x0800c749
 800c708:	0800c749 	.word	0x0800c749
 800c70c:	0800c749 	.word	0x0800c749
 800c710:	0800c749 	.word	0x0800c749
 800c714:	0800c749 	.word	0x0800c749
 800c718:	0800c749 	.word	0x0800c749
 800c71c:	0800c749 	.word	0x0800c749
 800c720:	0800c749 	.word	0x0800c749
 800c724:	0800c749 	.word	0x0800c749
 800c728:	0800c749 	.word	0x0800c749
 800c72c:	0800c749 	.word	0x0800c749
 800c730:	0800c749 	.word	0x0800c749
 800c734:	0800c749 	.word	0x0800c749
 800c738:	0800c749 	.word	0x0800c749
 800c73c:	0800c749 	.word	0x0800c749
 800c740:	0800c749 	.word	0x0800c749
 800c744:	0800c749 	.word	0x0800c749
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c748:	bf00      	nop
  }

  return (USBD_OK);
 800c74a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	370c      	adds	r7, #12
 800c750:	46bd      	mov	sp, r7
 800c752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c756:	4770      	bx	lr

0800c758 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c762:	6879      	ldr	r1, [r7, #4]
 800c764:	4805      	ldr	r0, [pc, #20]	; (800c77c <CDC_Receive_FS+0x24>)
 800c766:	f7fb fdfb 	bl	8008360 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c76a:	4804      	ldr	r0, [pc, #16]	; (800c77c <CDC_Receive_FS+0x24>)
 800c76c:	f7fb fe3c 	bl	80083e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c770:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c772:	4618      	mov	r0, r3
 800c774:	3708      	adds	r7, #8
 800c776:	46bd      	mov	sp, r7
 800c778:	bd80      	pop	{r7, pc}
 800c77a:	bf00      	nop
 800c77c:	2001dff0 	.word	0x2001dff0

0800c780 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
 800c788:	460b      	mov	r3, r1
 800c78a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c78c:	2300      	movs	r3, #0
 800c78e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c790:	4b0d      	ldr	r3, [pc, #52]	; (800c7c8 <CDC_Transmit_FS+0x48>)
 800c792:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c796:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d001      	beq.n	800c7a6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	e00b      	b.n	800c7be <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c7a6:	887b      	ldrh	r3, [r7, #2]
 800c7a8:	461a      	mov	r2, r3
 800c7aa:	6879      	ldr	r1, [r7, #4]
 800c7ac:	4806      	ldr	r0, [pc, #24]	; (800c7c8 <CDC_Transmit_FS+0x48>)
 800c7ae:	f7fb fdbe 	bl	800832e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c7b2:	4805      	ldr	r0, [pc, #20]	; (800c7c8 <CDC_Transmit_FS+0x48>)
 800c7b4:	f7fb fde8 	bl	8008388 <USBD_CDC_TransmitPacket>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c7bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7be:	4618      	mov	r0, r3
 800c7c0:	3710      	adds	r7, #16
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}
 800c7c6:	bf00      	nop
 800c7c8:	2001dff0 	.word	0x2001dff0

0800c7cc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c7cc:	b480      	push	{r7}
 800c7ce:	b087      	sub	sp, #28
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	60f8      	str	r0, [r7, #12]
 800c7d4:	60b9      	str	r1, [r7, #8]
 800c7d6:	4613      	mov	r3, r2
 800c7d8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c7de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	371c      	adds	r7, #28
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
	...

0800c7f0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b083      	sub	sp, #12
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	6039      	str	r1, [r7, #0]
 800c7fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	2212      	movs	r2, #18
 800c800:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c802:	4b03      	ldr	r3, [pc, #12]	; (800c810 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c804:	4618      	mov	r0, r3
 800c806:	370c      	adds	r7, #12
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr
 800c810:	20000170 	.word	0x20000170

0800c814 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c814:	b480      	push	{r7}
 800c816:	b083      	sub	sp, #12
 800c818:	af00      	add	r7, sp, #0
 800c81a:	4603      	mov	r3, r0
 800c81c:	6039      	str	r1, [r7, #0]
 800c81e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	2204      	movs	r2, #4
 800c824:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c826:	4b03      	ldr	r3, [pc, #12]	; (800c834 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c828:	4618      	mov	r0, r3
 800c82a:	370c      	adds	r7, #12
 800c82c:	46bd      	mov	sp, r7
 800c82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c832:	4770      	bx	lr
 800c834:	20000184 	.word	0x20000184

0800c838 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	4603      	mov	r3, r0
 800c840:	6039      	str	r1, [r7, #0]
 800c842:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c844:	79fb      	ldrb	r3, [r7, #7]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d105      	bne.n	800c856 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c84a:	683a      	ldr	r2, [r7, #0]
 800c84c:	4907      	ldr	r1, [pc, #28]	; (800c86c <USBD_FS_ProductStrDescriptor+0x34>)
 800c84e:	4808      	ldr	r0, [pc, #32]	; (800c870 <USBD_FS_ProductStrDescriptor+0x38>)
 800c850:	f7fc fe19 	bl	8009486 <USBD_GetString>
 800c854:	e004      	b.n	800c860 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c856:	683a      	ldr	r2, [r7, #0]
 800c858:	4904      	ldr	r1, [pc, #16]	; (800c86c <USBD_FS_ProductStrDescriptor+0x34>)
 800c85a:	4805      	ldr	r0, [pc, #20]	; (800c870 <USBD_FS_ProductStrDescriptor+0x38>)
 800c85c:	f7fc fe13 	bl	8009486 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c860:	4b02      	ldr	r3, [pc, #8]	; (800c86c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c862:	4618      	mov	r0, r3
 800c864:	3708      	adds	r7, #8
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	2001f2c0 	.word	0x2001f2c0
 800c870:	0800e530 	.word	0x0800e530

0800c874 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af00      	add	r7, sp, #0
 800c87a:	4603      	mov	r3, r0
 800c87c:	6039      	str	r1, [r7, #0]
 800c87e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c880:	683a      	ldr	r2, [r7, #0]
 800c882:	4904      	ldr	r1, [pc, #16]	; (800c894 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c884:	4804      	ldr	r0, [pc, #16]	; (800c898 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c886:	f7fc fdfe 	bl	8009486 <USBD_GetString>
  return USBD_StrDesc;
 800c88a:	4b02      	ldr	r3, [pc, #8]	; (800c894 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3708      	adds	r7, #8
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}
 800c894:	2001f2c0 	.word	0x2001f2c0
 800c898:	0800e548 	.word	0x0800e548

0800c89c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	6039      	str	r1, [r7, #0]
 800c8a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	221a      	movs	r2, #26
 800c8ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c8ae:	f000 f843 	bl	800c938 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c8b2:	4b02      	ldr	r3, [pc, #8]	; (800c8bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	3708      	adds	r7, #8
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	20000188 	.word	0x20000188

0800c8c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	6039      	str	r1, [r7, #0]
 800c8ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c8cc:	79fb      	ldrb	r3, [r7, #7]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d105      	bne.n	800c8de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c8d2:	683a      	ldr	r2, [r7, #0]
 800c8d4:	4907      	ldr	r1, [pc, #28]	; (800c8f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c8d6:	4808      	ldr	r0, [pc, #32]	; (800c8f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8d8:	f7fc fdd5 	bl	8009486 <USBD_GetString>
 800c8dc:	e004      	b.n	800c8e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c8de:	683a      	ldr	r2, [r7, #0]
 800c8e0:	4904      	ldr	r1, [pc, #16]	; (800c8f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c8e2:	4805      	ldr	r0, [pc, #20]	; (800c8f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8e4:	f7fc fdcf 	bl	8009486 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8e8:	4b02      	ldr	r3, [pc, #8]	; (800c8f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3708      	adds	r7, #8
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	2001f2c0 	.word	0x2001f2c0
 800c8f8:	0800e55c 	.word	0x0800e55c

0800c8fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b082      	sub	sp, #8
 800c900:	af00      	add	r7, sp, #0
 800c902:	4603      	mov	r3, r0
 800c904:	6039      	str	r1, [r7, #0]
 800c906:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c908:	79fb      	ldrb	r3, [r7, #7]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d105      	bne.n	800c91a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c90e:	683a      	ldr	r2, [r7, #0]
 800c910:	4907      	ldr	r1, [pc, #28]	; (800c930 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c912:	4808      	ldr	r0, [pc, #32]	; (800c934 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c914:	f7fc fdb7 	bl	8009486 <USBD_GetString>
 800c918:	e004      	b.n	800c924 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c91a:	683a      	ldr	r2, [r7, #0]
 800c91c:	4904      	ldr	r1, [pc, #16]	; (800c930 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c91e:	4805      	ldr	r0, [pc, #20]	; (800c934 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c920:	f7fc fdb1 	bl	8009486 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c924:	4b02      	ldr	r3, [pc, #8]	; (800c930 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c926:	4618      	mov	r0, r3
 800c928:	3708      	adds	r7, #8
 800c92a:	46bd      	mov	sp, r7
 800c92c:	bd80      	pop	{r7, pc}
 800c92e:	bf00      	nop
 800c930:	2001f2c0 	.word	0x2001f2c0
 800c934:	0800e568 	.word	0x0800e568

0800c938 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b084      	sub	sp, #16
 800c93c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c93e:	4b0f      	ldr	r3, [pc, #60]	; (800c97c <Get_SerialNum+0x44>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c944:	4b0e      	ldr	r3, [pc, #56]	; (800c980 <Get_SerialNum+0x48>)
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c94a:	4b0e      	ldr	r3, [pc, #56]	; (800c984 <Get_SerialNum+0x4c>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c950:	68fa      	ldr	r2, [r7, #12]
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4413      	add	r3, r2
 800c956:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d009      	beq.n	800c972 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c95e:	2208      	movs	r2, #8
 800c960:	4909      	ldr	r1, [pc, #36]	; (800c988 <Get_SerialNum+0x50>)
 800c962:	68f8      	ldr	r0, [r7, #12]
 800c964:	f000 f814 	bl	800c990 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c968:	2204      	movs	r2, #4
 800c96a:	4908      	ldr	r1, [pc, #32]	; (800c98c <Get_SerialNum+0x54>)
 800c96c:	68b8      	ldr	r0, [r7, #8]
 800c96e:	f000 f80f 	bl	800c990 <IntToUnicode>
  }
}
 800c972:	bf00      	nop
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	1fff7a10 	.word	0x1fff7a10
 800c980:	1fff7a14 	.word	0x1fff7a14
 800c984:	1fff7a18 	.word	0x1fff7a18
 800c988:	2000018a 	.word	0x2000018a
 800c98c:	2000019a 	.word	0x2000019a

0800c990 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c990:	b480      	push	{r7}
 800c992:	b087      	sub	sp, #28
 800c994:	af00      	add	r7, sp, #0
 800c996:	60f8      	str	r0, [r7, #12]
 800c998:	60b9      	str	r1, [r7, #8]
 800c99a:	4613      	mov	r3, r2
 800c99c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	75fb      	strb	r3, [r7, #23]
 800c9a6:	e027      	b.n	800c9f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	0f1b      	lsrs	r3, r3, #28
 800c9ac:	2b09      	cmp	r3, #9
 800c9ae:	d80b      	bhi.n	800c9c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	0f1b      	lsrs	r3, r3, #28
 800c9b4:	b2da      	uxtb	r2, r3
 800c9b6:	7dfb      	ldrb	r3, [r7, #23]
 800c9b8:	005b      	lsls	r3, r3, #1
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	440b      	add	r3, r1
 800c9c0:	3230      	adds	r2, #48	; 0x30
 800c9c2:	b2d2      	uxtb	r2, r2
 800c9c4:	701a      	strb	r2, [r3, #0]
 800c9c6:	e00a      	b.n	800c9de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	0f1b      	lsrs	r3, r3, #28
 800c9cc:	b2da      	uxtb	r2, r3
 800c9ce:	7dfb      	ldrb	r3, [r7, #23]
 800c9d0:	005b      	lsls	r3, r3, #1
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	440b      	add	r3, r1
 800c9d8:	3237      	adds	r2, #55	; 0x37
 800c9da:	b2d2      	uxtb	r2, r2
 800c9dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	011b      	lsls	r3, r3, #4
 800c9e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c9e4:	7dfb      	ldrb	r3, [r7, #23]
 800c9e6:	005b      	lsls	r3, r3, #1
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	68ba      	ldr	r2, [r7, #8]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c9f2:	7dfb      	ldrb	r3, [r7, #23]
 800c9f4:	3301      	adds	r3, #1
 800c9f6:	75fb      	strb	r3, [r7, #23]
 800c9f8:	7dfa      	ldrb	r2, [r7, #23]
 800c9fa:	79fb      	ldrb	r3, [r7, #7]
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d3d3      	bcc.n	800c9a8 <IntToUnicode+0x18>
  }
}
 800ca00:	bf00      	nop
 800ca02:	371c      	adds	r7, #28
 800ca04:	46bd      	mov	sp, r7
 800ca06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0a:	4770      	bx	lr

0800ca0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b08a      	sub	sp, #40	; 0x28
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca14:	f107 0314 	add.w	r3, r7, #20
 800ca18:	2200      	movs	r2, #0
 800ca1a:	601a      	str	r2, [r3, #0]
 800ca1c:	605a      	str	r2, [r3, #4]
 800ca1e:	609a      	str	r2, [r3, #8]
 800ca20:	60da      	str	r2, [r3, #12]
 800ca22:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ca2c:	d13a      	bne.n	800caa4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca2e:	2300      	movs	r3, #0
 800ca30:	613b      	str	r3, [r7, #16]
 800ca32:	4b1e      	ldr	r3, [pc, #120]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca36:	4a1d      	ldr	r2, [pc, #116]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca38:	f043 0301 	orr.w	r3, r3, #1
 800ca3c:	6313      	str	r3, [r2, #48]	; 0x30
 800ca3e:	4b1b      	ldr	r3, [pc, #108]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca42:	f003 0301 	and.w	r3, r3, #1
 800ca46:	613b      	str	r3, [r7, #16]
 800ca48:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ca4a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ca4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca50:	2302      	movs	r3, #2
 800ca52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca54:	2300      	movs	r3, #0
 800ca56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca58:	2303      	movs	r3, #3
 800ca5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ca5c:	230a      	movs	r3, #10
 800ca5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca60:	f107 0314 	add.w	r3, r7, #20
 800ca64:	4619      	mov	r1, r3
 800ca66:	4812      	ldr	r0, [pc, #72]	; (800cab0 <HAL_PCD_MspInit+0xa4>)
 800ca68:	f7f6 fc94 	bl	8003394 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ca6c:	4b0f      	ldr	r3, [pc, #60]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca70:	4a0e      	ldr	r2, [pc, #56]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca76:	6353      	str	r3, [r2, #52]	; 0x34
 800ca78:	2300      	movs	r3, #0
 800ca7a:	60fb      	str	r3, [r7, #12]
 800ca7c:	4b0b      	ldr	r3, [pc, #44]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca80:	4a0a      	ldr	r2, [pc, #40]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ca86:	6453      	str	r3, [r2, #68]	; 0x44
 800ca88:	4b08      	ldr	r3, [pc, #32]	; (800caac <HAL_PCD_MspInit+0xa0>)
 800ca8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ca90:	60fb      	str	r3, [r7, #12]
 800ca92:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ca94:	2200      	movs	r2, #0
 800ca96:	2100      	movs	r1, #0
 800ca98:	2043      	movs	r0, #67	; 0x43
 800ca9a:	f7f6 f8d6 	bl	8002c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ca9e:	2043      	movs	r0, #67	; 0x43
 800caa0:	f7f6 f8ef 	bl	8002c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800caa4:	bf00      	nop
 800caa6:	3728      	adds	r7, #40	; 0x28
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	40023800 	.word	0x40023800
 800cab0:	40020000 	.word	0x40020000

0800cab4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800cac8:	4619      	mov	r1, r3
 800caca:	4610      	mov	r0, r2
 800cacc:	f7fb fd58 	bl	8008580 <USBD_LL_SetupStage>
}
 800cad0:	bf00      	nop
 800cad2:	3708      	adds	r7, #8
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b082      	sub	sp, #8
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	460b      	mov	r3, r1
 800cae2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800caea:	78fa      	ldrb	r2, [r7, #3]
 800caec:	6879      	ldr	r1, [r7, #4]
 800caee:	4613      	mov	r3, r2
 800caf0:	00db      	lsls	r3, r3, #3
 800caf2:	1a9b      	subs	r3, r3, r2
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	440b      	add	r3, r1
 800caf8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cafc:	681a      	ldr	r2, [r3, #0]
 800cafe:	78fb      	ldrb	r3, [r7, #3]
 800cb00:	4619      	mov	r1, r3
 800cb02:	f7fb fd90 	bl	8008626 <USBD_LL_DataOutStage>
}
 800cb06:	bf00      	nop
 800cb08:	3708      	adds	r7, #8
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}

0800cb0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb0e:	b580      	push	{r7, lr}
 800cb10:	b082      	sub	sp, #8
 800cb12:	af00      	add	r7, sp, #0
 800cb14:	6078      	str	r0, [r7, #4]
 800cb16:	460b      	mov	r3, r1
 800cb18:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800cb20:	78fa      	ldrb	r2, [r7, #3]
 800cb22:	6879      	ldr	r1, [r7, #4]
 800cb24:	4613      	mov	r3, r2
 800cb26:	00db      	lsls	r3, r3, #3
 800cb28:	1a9b      	subs	r3, r3, r2
 800cb2a:	009b      	lsls	r3, r3, #2
 800cb2c:	440b      	add	r3, r1
 800cb2e:	3348      	adds	r3, #72	; 0x48
 800cb30:	681a      	ldr	r2, [r3, #0]
 800cb32:	78fb      	ldrb	r3, [r7, #3]
 800cb34:	4619      	mov	r1, r3
 800cb36:	f7fb fdd9 	bl	80086ec <USBD_LL_DataInStage>
}
 800cb3a:	bf00      	nop
 800cb3c:	3708      	adds	r7, #8
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}

0800cb42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb42:	b580      	push	{r7, lr}
 800cb44:	b082      	sub	sp, #8
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cb50:	4618      	mov	r0, r3
 800cb52:	f7fb fedd 	bl	8008910 <USBD_LL_SOF>
}
 800cb56:	bf00      	nop
 800cb58:	3708      	adds	r7, #8
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}

0800cb5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb5e:	b580      	push	{r7, lr}
 800cb60:	b084      	sub	sp, #16
 800cb62:	af00      	add	r7, sp, #0
 800cb64:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cb66:	2301      	movs	r3, #1
 800cb68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	68db      	ldr	r3, [r3, #12]
 800cb6e:	2b02      	cmp	r3, #2
 800cb70:	d001      	beq.n	800cb76 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800cb72:	f7f5 fbcf 	bl	8002314 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cb7c:	7bfa      	ldrb	r2, [r7, #15]
 800cb7e:	4611      	mov	r1, r2
 800cb80:	4618      	mov	r0, r3
 800cb82:	f7fb fe8a 	bl	800889a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f7fb fe43 	bl	8008818 <USBD_LL_Reset>
}
 800cb92:	bf00      	nop
 800cb94:	3710      	adds	r7, #16
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
	...

0800cb9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b082      	sub	sp, #8
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f7fb fe85 	bl	80088ba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	687a      	ldr	r2, [r7, #4]
 800cbbc:	6812      	ldr	r2, [r2, #0]
 800cbbe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cbc2:	f043 0301 	orr.w	r3, r3, #1
 800cbc6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6a1b      	ldr	r3, [r3, #32]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d005      	beq.n	800cbdc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cbd0:	4b04      	ldr	r3, [pc, #16]	; (800cbe4 <HAL_PCD_SuspendCallback+0x48>)
 800cbd2:	691b      	ldr	r3, [r3, #16]
 800cbd4:	4a03      	ldr	r2, [pc, #12]	; (800cbe4 <HAL_PCD_SuspendCallback+0x48>)
 800cbd6:	f043 0306 	orr.w	r3, r3, #6
 800cbda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cbdc:	bf00      	nop
 800cbde:	3708      	adds	r7, #8
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}
 800cbe4:	e000ed00 	.word	0xe000ed00

0800cbe8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f7fb fe74 	bl	80088e4 <USBD_LL_Resume>
}
 800cbfc:	bf00      	nop
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}

0800cc04 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b082      	sub	sp, #8
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc16:	78fa      	ldrb	r2, [r7, #3]
 800cc18:	4611      	mov	r1, r2
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f7fb fe9f 	bl	800895e <USBD_LL_IsoOUTIncomplete>
}
 800cc20:	bf00      	nop
 800cc22:	3708      	adds	r7, #8
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b082      	sub	sp, #8
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	460b      	mov	r3, r1
 800cc32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc3a:	78fa      	ldrb	r2, [r7, #3]
 800cc3c:	4611      	mov	r1, r2
 800cc3e:	4618      	mov	r0, r3
 800cc40:	f7fb fe80 	bl	8008944 <USBD_LL_IsoINIncomplete>
}
 800cc44:	bf00      	nop
 800cc46:	3708      	adds	r7, #8
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}

0800cc4c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b082      	sub	sp, #8
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7fb fe8c 	bl	8008978 <USBD_LL_DevConnected>
}
 800cc60:	bf00      	nop
 800cc62:	3708      	adds	r7, #8
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}

0800cc68 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7fb fe89 	bl	800898e <USBD_LL_DevDisconnected>
}
 800cc7c:	bf00      	nop
 800cc7e:	3708      	adds	r7, #8
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b082      	sub	sp, #8
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d13c      	bne.n	800cd0e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cc94:	4a20      	ldr	r2, [pc, #128]	; (800cd18 <USBD_LL_Init+0x94>)
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	4a1e      	ldr	r2, [pc, #120]	; (800cd18 <USBD_LL_Init+0x94>)
 800cca0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cca4:	4b1c      	ldr	r3, [pc, #112]	; (800cd18 <USBD_LL_Init+0x94>)
 800cca6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ccaa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ccac:	4b1a      	ldr	r3, [pc, #104]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccae:	2204      	movs	r2, #4
 800ccb0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ccb2:	4b19      	ldr	r3, [pc, #100]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccb4:	2202      	movs	r2, #2
 800ccb6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ccb8:	4b17      	ldr	r3, [pc, #92]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccba:	2200      	movs	r2, #0
 800ccbc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ccbe:	4b16      	ldr	r3, [pc, #88]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccc0:	2202      	movs	r2, #2
 800ccc2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ccc4:	4b14      	ldr	r3, [pc, #80]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ccca:	4b13      	ldr	r3, [pc, #76]	; (800cd18 <USBD_LL_Init+0x94>)
 800cccc:	2200      	movs	r2, #0
 800ccce:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ccd0:	4b11      	ldr	r3, [pc, #68]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ccd6:	4b10      	ldr	r3, [pc, #64]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccd8:	2200      	movs	r2, #0
 800ccda:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ccdc:	4b0e      	ldr	r3, [pc, #56]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccde:	2200      	movs	r2, #0
 800cce0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cce2:	480d      	ldr	r0, [pc, #52]	; (800cd18 <USBD_LL_Init+0x94>)
 800cce4:	f7f6 fcf1 	bl	80036ca <HAL_PCD_Init>
 800cce8:	4603      	mov	r3, r0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d001      	beq.n	800ccf2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ccee:	f7f5 fb11 	bl	8002314 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ccf2:	2180      	movs	r1, #128	; 0x80
 800ccf4:	4808      	ldr	r0, [pc, #32]	; (800cd18 <USBD_LL_Init+0x94>)
 800ccf6:	f7f7 fe4e 	bl	8004996 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ccfa:	2240      	movs	r2, #64	; 0x40
 800ccfc:	2100      	movs	r1, #0
 800ccfe:	4806      	ldr	r0, [pc, #24]	; (800cd18 <USBD_LL_Init+0x94>)
 800cd00:	f7f7 fe02 	bl	8004908 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cd04:	2280      	movs	r2, #128	; 0x80
 800cd06:	2101      	movs	r1, #1
 800cd08:	4803      	ldr	r0, [pc, #12]	; (800cd18 <USBD_LL_Init+0x94>)
 800cd0a:	f7f7 fdfd 	bl	8004908 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cd0e:	2300      	movs	r3, #0
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3708      	adds	r7, #8
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	2001f4c0 	.word	0x2001f4c0

0800cd1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b084      	sub	sp, #16
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd24:	2300      	movs	r3, #0
 800cd26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cd32:	4618      	mov	r0, r3
 800cd34:	f7f6 fde6 	bl	8003904 <HAL_PCD_Start>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd3c:	7bfb      	ldrb	r3, [r7, #15]
 800cd3e:	4618      	mov	r0, r3
 800cd40:	f000 f92a 	bl	800cf98 <USBD_Get_USB_Status>
 800cd44:	4603      	mov	r3, r0
 800cd46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd48:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	3710      	adds	r7, #16
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}

0800cd52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cd52:	b580      	push	{r7, lr}
 800cd54:	b084      	sub	sp, #16
 800cd56:	af00      	add	r7, sp, #0
 800cd58:	6078      	str	r0, [r7, #4]
 800cd5a:	4608      	mov	r0, r1
 800cd5c:	4611      	mov	r1, r2
 800cd5e:	461a      	mov	r2, r3
 800cd60:	4603      	mov	r3, r0
 800cd62:	70fb      	strb	r3, [r7, #3]
 800cd64:	460b      	mov	r3, r1
 800cd66:	70bb      	strb	r3, [r7, #2]
 800cd68:	4613      	mov	r3, r2
 800cd6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd70:	2300      	movs	r3, #0
 800cd72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cd7a:	78bb      	ldrb	r3, [r7, #2]
 800cd7c:	883a      	ldrh	r2, [r7, #0]
 800cd7e:	78f9      	ldrb	r1, [r7, #3]
 800cd80:	f7f7 f9ca 	bl	8004118 <HAL_PCD_EP_Open>
 800cd84:	4603      	mov	r3, r0
 800cd86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd88:	7bfb      	ldrb	r3, [r7, #15]
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	f000 f904 	bl	800cf98 <USBD_Get_USB_Status>
 800cd90:	4603      	mov	r3, r0
 800cd92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd94:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3710      	adds	r7, #16
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}

0800cd9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd9e:	b580      	push	{r7, lr}
 800cda0:	b084      	sub	sp, #16
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	6078      	str	r0, [r7, #4]
 800cda6:	460b      	mov	r3, r1
 800cda8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cdaa:	2300      	movs	r3, #0
 800cdac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cdb8:	78fa      	ldrb	r2, [r7, #3]
 800cdba:	4611      	mov	r1, r2
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	f7f7 fa13 	bl	80041e8 <HAL_PCD_EP_Close>
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdc6:	7bfb      	ldrb	r3, [r7, #15]
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f000 f8e5 	bl	800cf98 <USBD_Get_USB_Status>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdd2:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	3710      	adds	r7, #16
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	460b      	mov	r3, r1
 800cde6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cde8:	2300      	movs	r3, #0
 800cdea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdec:	2300      	movs	r3, #0
 800cdee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cdf6:	78fa      	ldrb	r2, [r7, #3]
 800cdf8:	4611      	mov	r1, r2
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f7f7 faeb 	bl	80043d6 <HAL_PCD_EP_SetStall>
 800ce00:	4603      	mov	r3, r0
 800ce02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce04:	7bfb      	ldrb	r3, [r7, #15]
 800ce06:	4618      	mov	r0, r3
 800ce08:	f000 f8c6 	bl	800cf98 <USBD_Get_USB_Status>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce10:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3710      	adds	r7, #16
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bd80      	pop	{r7, pc}

0800ce1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce1a:	b580      	push	{r7, lr}
 800ce1c:	b084      	sub	sp, #16
 800ce1e:	af00      	add	r7, sp, #0
 800ce20:	6078      	str	r0, [r7, #4]
 800ce22:	460b      	mov	r3, r1
 800ce24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce26:	2300      	movs	r3, #0
 800ce28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ce34:	78fa      	ldrb	r2, [r7, #3]
 800ce36:	4611      	mov	r1, r2
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f7f7 fb30 	bl	800449e <HAL_PCD_EP_ClrStall>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce42:	7bfb      	ldrb	r3, [r7, #15]
 800ce44:	4618      	mov	r0, r3
 800ce46:	f000 f8a7 	bl	800cf98 <USBD_Get_USB_Status>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3710      	adds	r7, #16
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b085      	sub	sp, #20
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
 800ce60:	460b      	mov	r3, r1
 800ce62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ce6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ce6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	da0b      	bge.n	800ce8c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce74:	78fb      	ldrb	r3, [r7, #3]
 800ce76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce7a:	68f9      	ldr	r1, [r7, #12]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	00db      	lsls	r3, r3, #3
 800ce80:	1a9b      	subs	r3, r3, r2
 800ce82:	009b      	lsls	r3, r3, #2
 800ce84:	440b      	add	r3, r1
 800ce86:	333e      	adds	r3, #62	; 0x3e
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	e00b      	b.n	800cea4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce8c:	78fb      	ldrb	r3, [r7, #3]
 800ce8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce92:	68f9      	ldr	r1, [r7, #12]
 800ce94:	4613      	mov	r3, r2
 800ce96:	00db      	lsls	r3, r3, #3
 800ce98:	1a9b      	subs	r3, r3, r2
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	440b      	add	r3, r1
 800ce9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cea2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3714      	adds	r7, #20
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr

0800ceb0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	460b      	mov	r3, r1
 800ceba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cebc:	2300      	movs	r3, #0
 800cebe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cec0:	2300      	movs	r3, #0
 800cec2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ceca:	78fa      	ldrb	r2, [r7, #3]
 800cecc:	4611      	mov	r1, r2
 800cece:	4618      	mov	r0, r3
 800ced0:	f7f7 f8fd 	bl	80040ce <HAL_PCD_SetAddress>
 800ced4:	4603      	mov	r3, r0
 800ced6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ced8:	7bfb      	ldrb	r3, [r7, #15]
 800ceda:	4618      	mov	r0, r3
 800cedc:	f000 f85c 	bl	800cf98 <USBD_Get_USB_Status>
 800cee0:	4603      	mov	r3, r0
 800cee2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cee4:	7bbb      	ldrb	r3, [r7, #14]
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3710      	adds	r7, #16
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}

0800ceee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ceee:	b580      	push	{r7, lr}
 800cef0:	b086      	sub	sp, #24
 800cef2:	af00      	add	r7, sp, #0
 800cef4:	60f8      	str	r0, [r7, #12]
 800cef6:	607a      	str	r2, [r7, #4]
 800cef8:	603b      	str	r3, [r7, #0]
 800cefa:	460b      	mov	r3, r1
 800cefc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cefe:	2300      	movs	r3, #0
 800cf00:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf02:	2300      	movs	r3, #0
 800cf04:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf0c:	7af9      	ldrb	r1, [r7, #11]
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	687a      	ldr	r2, [r7, #4]
 800cf12:	f7f7 fa16 	bl	8004342 <HAL_PCD_EP_Transmit>
 800cf16:	4603      	mov	r3, r0
 800cf18:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf1a:	7dfb      	ldrb	r3, [r7, #23]
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	f000 f83b 	bl	800cf98 <USBD_Get_USB_Status>
 800cf22:	4603      	mov	r3, r0
 800cf24:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf26:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3718      	adds	r7, #24
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}

0800cf30 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b086      	sub	sp, #24
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	607a      	str	r2, [r7, #4]
 800cf3a:	603b      	str	r3, [r7, #0]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf40:	2300      	movs	r3, #0
 800cf42:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf44:	2300      	movs	r3, #0
 800cf46:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf4e:	7af9      	ldrb	r1, [r7, #11]
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	687a      	ldr	r2, [r7, #4]
 800cf54:	f7f7 f992 	bl	800427c <HAL_PCD_EP_Receive>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf5c:	7dfb      	ldrb	r3, [r7, #23]
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f000 f81a 	bl	800cf98 <USBD_Get_USB_Status>
 800cf64:	4603      	mov	r3, r0
 800cf66:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf68:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3718      	adds	r7, #24
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}

0800cf72 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf72:	b580      	push	{r7, lr}
 800cf74:	b082      	sub	sp, #8
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	6078      	str	r0, [r7, #4]
 800cf7a:	460b      	mov	r3, r1
 800cf7c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cf84:	78fa      	ldrb	r2, [r7, #3]
 800cf86:	4611      	mov	r1, r2
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f7f7 f9c2 	bl	8004312 <HAL_PCD_EP_GetRxCount>
 800cf8e:	4603      	mov	r3, r0
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3708      	adds	r7, #8
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}

0800cf98 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b085      	sub	sp, #20
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	4603      	mov	r3, r0
 800cfa0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cfa6:	79fb      	ldrb	r3, [r7, #7]
 800cfa8:	2b03      	cmp	r3, #3
 800cfaa:	d817      	bhi.n	800cfdc <USBD_Get_USB_Status+0x44>
 800cfac:	a201      	add	r2, pc, #4	; (adr r2, 800cfb4 <USBD_Get_USB_Status+0x1c>)
 800cfae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfb2:	bf00      	nop
 800cfb4:	0800cfc5 	.word	0x0800cfc5
 800cfb8:	0800cfcb 	.word	0x0800cfcb
 800cfbc:	0800cfd1 	.word	0x0800cfd1
 800cfc0:	0800cfd7 	.word	0x0800cfd7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	73fb      	strb	r3, [r7, #15]
    break;
 800cfc8:	e00b      	b.n	800cfe2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cfca:	2303      	movs	r3, #3
 800cfcc:	73fb      	strb	r3, [r7, #15]
    break;
 800cfce:	e008      	b.n	800cfe2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cfd0:	2301      	movs	r3, #1
 800cfd2:	73fb      	strb	r3, [r7, #15]
    break;
 800cfd4:	e005      	b.n	800cfe2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cfd6:	2303      	movs	r3, #3
 800cfd8:	73fb      	strb	r3, [r7, #15]
    break;
 800cfda:	e002      	b.n	800cfe2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cfdc:	2303      	movs	r3, #3
 800cfde:	73fb      	strb	r3, [r7, #15]
    break;
 800cfe0:	bf00      	nop
  }
  return usb_status;
 800cfe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	3714      	adds	r7, #20
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfee:	4770      	bx	lr

0800cff0 <__errno>:
 800cff0:	4b01      	ldr	r3, [pc, #4]	; (800cff8 <__errno+0x8>)
 800cff2:	6818      	ldr	r0, [r3, #0]
 800cff4:	4770      	bx	lr
 800cff6:	bf00      	nop
 800cff8:	200001a4 	.word	0x200001a4

0800cffc <__libc_init_array>:
 800cffc:	b570      	push	{r4, r5, r6, lr}
 800cffe:	4e0d      	ldr	r6, [pc, #52]	; (800d034 <__libc_init_array+0x38>)
 800d000:	4c0d      	ldr	r4, [pc, #52]	; (800d038 <__libc_init_array+0x3c>)
 800d002:	1ba4      	subs	r4, r4, r6
 800d004:	10a4      	asrs	r4, r4, #2
 800d006:	2500      	movs	r5, #0
 800d008:	42a5      	cmp	r5, r4
 800d00a:	d109      	bne.n	800d020 <__libc_init_array+0x24>
 800d00c:	4e0b      	ldr	r6, [pc, #44]	; (800d03c <__libc_init_array+0x40>)
 800d00e:	4c0c      	ldr	r4, [pc, #48]	; (800d040 <__libc_init_array+0x44>)
 800d010:	f001 f93c 	bl	800e28c <_init>
 800d014:	1ba4      	subs	r4, r4, r6
 800d016:	10a4      	asrs	r4, r4, #2
 800d018:	2500      	movs	r5, #0
 800d01a:	42a5      	cmp	r5, r4
 800d01c:	d105      	bne.n	800d02a <__libc_init_array+0x2e>
 800d01e:	bd70      	pop	{r4, r5, r6, pc}
 800d020:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d024:	4798      	blx	r3
 800d026:	3501      	adds	r5, #1
 800d028:	e7ee      	b.n	800d008 <__libc_init_array+0xc>
 800d02a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d02e:	4798      	blx	r3
 800d030:	3501      	adds	r5, #1
 800d032:	e7f2      	b.n	800d01a <__libc_init_array+0x1e>
 800d034:	0800ea30 	.word	0x0800ea30
 800d038:	0800ea30 	.word	0x0800ea30
 800d03c:	0800ea30 	.word	0x0800ea30
 800d040:	0800ea34 	.word	0x0800ea34

0800d044 <malloc>:
 800d044:	4b02      	ldr	r3, [pc, #8]	; (800d050 <malloc+0xc>)
 800d046:	4601      	mov	r1, r0
 800d048:	6818      	ldr	r0, [r3, #0]
 800d04a:	f000 b861 	b.w	800d110 <_malloc_r>
 800d04e:	bf00      	nop
 800d050:	200001a4 	.word	0x200001a4

0800d054 <free>:
 800d054:	4b02      	ldr	r3, [pc, #8]	; (800d060 <free+0xc>)
 800d056:	4601      	mov	r1, r0
 800d058:	6818      	ldr	r0, [r3, #0]
 800d05a:	f000 b80b 	b.w	800d074 <_free_r>
 800d05e:	bf00      	nop
 800d060:	200001a4 	.word	0x200001a4

0800d064 <memset>:
 800d064:	4402      	add	r2, r0
 800d066:	4603      	mov	r3, r0
 800d068:	4293      	cmp	r3, r2
 800d06a:	d100      	bne.n	800d06e <memset+0xa>
 800d06c:	4770      	bx	lr
 800d06e:	f803 1b01 	strb.w	r1, [r3], #1
 800d072:	e7f9      	b.n	800d068 <memset+0x4>

0800d074 <_free_r>:
 800d074:	b538      	push	{r3, r4, r5, lr}
 800d076:	4605      	mov	r5, r0
 800d078:	2900      	cmp	r1, #0
 800d07a:	d045      	beq.n	800d108 <_free_r+0x94>
 800d07c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d080:	1f0c      	subs	r4, r1, #4
 800d082:	2b00      	cmp	r3, #0
 800d084:	bfb8      	it	lt
 800d086:	18e4      	addlt	r4, r4, r3
 800d088:	f000 f8cc 	bl	800d224 <__malloc_lock>
 800d08c:	4a1f      	ldr	r2, [pc, #124]	; (800d10c <_free_r+0x98>)
 800d08e:	6813      	ldr	r3, [r2, #0]
 800d090:	4610      	mov	r0, r2
 800d092:	b933      	cbnz	r3, 800d0a2 <_free_r+0x2e>
 800d094:	6063      	str	r3, [r4, #4]
 800d096:	6014      	str	r4, [r2, #0]
 800d098:	4628      	mov	r0, r5
 800d09a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d09e:	f000 b8c2 	b.w	800d226 <__malloc_unlock>
 800d0a2:	42a3      	cmp	r3, r4
 800d0a4:	d90c      	bls.n	800d0c0 <_free_r+0x4c>
 800d0a6:	6821      	ldr	r1, [r4, #0]
 800d0a8:	1862      	adds	r2, r4, r1
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	bf04      	itt	eq
 800d0ae:	681a      	ldreq	r2, [r3, #0]
 800d0b0:	685b      	ldreq	r3, [r3, #4]
 800d0b2:	6063      	str	r3, [r4, #4]
 800d0b4:	bf04      	itt	eq
 800d0b6:	1852      	addeq	r2, r2, r1
 800d0b8:	6022      	streq	r2, [r4, #0]
 800d0ba:	6004      	str	r4, [r0, #0]
 800d0bc:	e7ec      	b.n	800d098 <_free_r+0x24>
 800d0be:	4613      	mov	r3, r2
 800d0c0:	685a      	ldr	r2, [r3, #4]
 800d0c2:	b10a      	cbz	r2, 800d0c8 <_free_r+0x54>
 800d0c4:	42a2      	cmp	r2, r4
 800d0c6:	d9fa      	bls.n	800d0be <_free_r+0x4a>
 800d0c8:	6819      	ldr	r1, [r3, #0]
 800d0ca:	1858      	adds	r0, r3, r1
 800d0cc:	42a0      	cmp	r0, r4
 800d0ce:	d10b      	bne.n	800d0e8 <_free_r+0x74>
 800d0d0:	6820      	ldr	r0, [r4, #0]
 800d0d2:	4401      	add	r1, r0
 800d0d4:	1858      	adds	r0, r3, r1
 800d0d6:	4282      	cmp	r2, r0
 800d0d8:	6019      	str	r1, [r3, #0]
 800d0da:	d1dd      	bne.n	800d098 <_free_r+0x24>
 800d0dc:	6810      	ldr	r0, [r2, #0]
 800d0de:	6852      	ldr	r2, [r2, #4]
 800d0e0:	605a      	str	r2, [r3, #4]
 800d0e2:	4401      	add	r1, r0
 800d0e4:	6019      	str	r1, [r3, #0]
 800d0e6:	e7d7      	b.n	800d098 <_free_r+0x24>
 800d0e8:	d902      	bls.n	800d0f0 <_free_r+0x7c>
 800d0ea:	230c      	movs	r3, #12
 800d0ec:	602b      	str	r3, [r5, #0]
 800d0ee:	e7d3      	b.n	800d098 <_free_r+0x24>
 800d0f0:	6820      	ldr	r0, [r4, #0]
 800d0f2:	1821      	adds	r1, r4, r0
 800d0f4:	428a      	cmp	r2, r1
 800d0f6:	bf04      	itt	eq
 800d0f8:	6811      	ldreq	r1, [r2, #0]
 800d0fa:	6852      	ldreq	r2, [r2, #4]
 800d0fc:	6062      	str	r2, [r4, #4]
 800d0fe:	bf04      	itt	eq
 800d100:	1809      	addeq	r1, r1, r0
 800d102:	6021      	streq	r1, [r4, #0]
 800d104:	605c      	str	r4, [r3, #4]
 800d106:	e7c7      	b.n	800d098 <_free_r+0x24>
 800d108:	bd38      	pop	{r3, r4, r5, pc}
 800d10a:	bf00      	nop
 800d10c:	2000067c 	.word	0x2000067c

0800d110 <_malloc_r>:
 800d110:	b570      	push	{r4, r5, r6, lr}
 800d112:	1ccd      	adds	r5, r1, #3
 800d114:	f025 0503 	bic.w	r5, r5, #3
 800d118:	3508      	adds	r5, #8
 800d11a:	2d0c      	cmp	r5, #12
 800d11c:	bf38      	it	cc
 800d11e:	250c      	movcc	r5, #12
 800d120:	2d00      	cmp	r5, #0
 800d122:	4606      	mov	r6, r0
 800d124:	db01      	blt.n	800d12a <_malloc_r+0x1a>
 800d126:	42a9      	cmp	r1, r5
 800d128:	d903      	bls.n	800d132 <_malloc_r+0x22>
 800d12a:	230c      	movs	r3, #12
 800d12c:	6033      	str	r3, [r6, #0]
 800d12e:	2000      	movs	r0, #0
 800d130:	bd70      	pop	{r4, r5, r6, pc}
 800d132:	f000 f877 	bl	800d224 <__malloc_lock>
 800d136:	4a21      	ldr	r2, [pc, #132]	; (800d1bc <_malloc_r+0xac>)
 800d138:	6814      	ldr	r4, [r2, #0]
 800d13a:	4621      	mov	r1, r4
 800d13c:	b991      	cbnz	r1, 800d164 <_malloc_r+0x54>
 800d13e:	4c20      	ldr	r4, [pc, #128]	; (800d1c0 <_malloc_r+0xb0>)
 800d140:	6823      	ldr	r3, [r4, #0]
 800d142:	b91b      	cbnz	r3, 800d14c <_malloc_r+0x3c>
 800d144:	4630      	mov	r0, r6
 800d146:	f000 f83d 	bl	800d1c4 <_sbrk_r>
 800d14a:	6020      	str	r0, [r4, #0]
 800d14c:	4629      	mov	r1, r5
 800d14e:	4630      	mov	r0, r6
 800d150:	f000 f838 	bl	800d1c4 <_sbrk_r>
 800d154:	1c43      	adds	r3, r0, #1
 800d156:	d124      	bne.n	800d1a2 <_malloc_r+0x92>
 800d158:	230c      	movs	r3, #12
 800d15a:	6033      	str	r3, [r6, #0]
 800d15c:	4630      	mov	r0, r6
 800d15e:	f000 f862 	bl	800d226 <__malloc_unlock>
 800d162:	e7e4      	b.n	800d12e <_malloc_r+0x1e>
 800d164:	680b      	ldr	r3, [r1, #0]
 800d166:	1b5b      	subs	r3, r3, r5
 800d168:	d418      	bmi.n	800d19c <_malloc_r+0x8c>
 800d16a:	2b0b      	cmp	r3, #11
 800d16c:	d90f      	bls.n	800d18e <_malloc_r+0x7e>
 800d16e:	600b      	str	r3, [r1, #0]
 800d170:	50cd      	str	r5, [r1, r3]
 800d172:	18cc      	adds	r4, r1, r3
 800d174:	4630      	mov	r0, r6
 800d176:	f000 f856 	bl	800d226 <__malloc_unlock>
 800d17a:	f104 000b 	add.w	r0, r4, #11
 800d17e:	1d23      	adds	r3, r4, #4
 800d180:	f020 0007 	bic.w	r0, r0, #7
 800d184:	1ac3      	subs	r3, r0, r3
 800d186:	d0d3      	beq.n	800d130 <_malloc_r+0x20>
 800d188:	425a      	negs	r2, r3
 800d18a:	50e2      	str	r2, [r4, r3]
 800d18c:	e7d0      	b.n	800d130 <_malloc_r+0x20>
 800d18e:	428c      	cmp	r4, r1
 800d190:	684b      	ldr	r3, [r1, #4]
 800d192:	bf16      	itet	ne
 800d194:	6063      	strne	r3, [r4, #4]
 800d196:	6013      	streq	r3, [r2, #0]
 800d198:	460c      	movne	r4, r1
 800d19a:	e7eb      	b.n	800d174 <_malloc_r+0x64>
 800d19c:	460c      	mov	r4, r1
 800d19e:	6849      	ldr	r1, [r1, #4]
 800d1a0:	e7cc      	b.n	800d13c <_malloc_r+0x2c>
 800d1a2:	1cc4      	adds	r4, r0, #3
 800d1a4:	f024 0403 	bic.w	r4, r4, #3
 800d1a8:	42a0      	cmp	r0, r4
 800d1aa:	d005      	beq.n	800d1b8 <_malloc_r+0xa8>
 800d1ac:	1a21      	subs	r1, r4, r0
 800d1ae:	4630      	mov	r0, r6
 800d1b0:	f000 f808 	bl	800d1c4 <_sbrk_r>
 800d1b4:	3001      	adds	r0, #1
 800d1b6:	d0cf      	beq.n	800d158 <_malloc_r+0x48>
 800d1b8:	6025      	str	r5, [r4, #0]
 800d1ba:	e7db      	b.n	800d174 <_malloc_r+0x64>
 800d1bc:	2000067c 	.word	0x2000067c
 800d1c0:	20000680 	.word	0x20000680

0800d1c4 <_sbrk_r>:
 800d1c4:	b538      	push	{r3, r4, r5, lr}
 800d1c6:	4c06      	ldr	r4, [pc, #24]	; (800d1e0 <_sbrk_r+0x1c>)
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	4605      	mov	r5, r0
 800d1cc:	4608      	mov	r0, r1
 800d1ce:	6023      	str	r3, [r4, #0]
 800d1d0:	f7f5 f9dc 	bl	800258c <_sbrk>
 800d1d4:	1c43      	adds	r3, r0, #1
 800d1d6:	d102      	bne.n	800d1de <_sbrk_r+0x1a>
 800d1d8:	6823      	ldr	r3, [r4, #0]
 800d1da:	b103      	cbz	r3, 800d1de <_sbrk_r+0x1a>
 800d1dc:	602b      	str	r3, [r5, #0]
 800d1de:	bd38      	pop	{r3, r4, r5, pc}
 800d1e0:	2001f8c8 	.word	0x2001f8c8

0800d1e4 <siprintf>:
 800d1e4:	b40e      	push	{r1, r2, r3}
 800d1e6:	b500      	push	{lr}
 800d1e8:	b09c      	sub	sp, #112	; 0x70
 800d1ea:	ab1d      	add	r3, sp, #116	; 0x74
 800d1ec:	9002      	str	r0, [sp, #8]
 800d1ee:	9006      	str	r0, [sp, #24]
 800d1f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d1f4:	4809      	ldr	r0, [pc, #36]	; (800d21c <siprintf+0x38>)
 800d1f6:	9107      	str	r1, [sp, #28]
 800d1f8:	9104      	str	r1, [sp, #16]
 800d1fa:	4909      	ldr	r1, [pc, #36]	; (800d220 <siprintf+0x3c>)
 800d1fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d200:	9105      	str	r1, [sp, #20]
 800d202:	6800      	ldr	r0, [r0, #0]
 800d204:	9301      	str	r3, [sp, #4]
 800d206:	a902      	add	r1, sp, #8
 800d208:	f000 f868 	bl	800d2dc <_svfiprintf_r>
 800d20c:	9b02      	ldr	r3, [sp, #8]
 800d20e:	2200      	movs	r2, #0
 800d210:	701a      	strb	r2, [r3, #0]
 800d212:	b01c      	add	sp, #112	; 0x70
 800d214:	f85d eb04 	ldr.w	lr, [sp], #4
 800d218:	b003      	add	sp, #12
 800d21a:	4770      	bx	lr
 800d21c:	200001a4 	.word	0x200001a4
 800d220:	ffff0208 	.word	0xffff0208

0800d224 <__malloc_lock>:
 800d224:	4770      	bx	lr

0800d226 <__malloc_unlock>:
 800d226:	4770      	bx	lr

0800d228 <__ssputs_r>:
 800d228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d22c:	688e      	ldr	r6, [r1, #8]
 800d22e:	429e      	cmp	r6, r3
 800d230:	4682      	mov	sl, r0
 800d232:	460c      	mov	r4, r1
 800d234:	4690      	mov	r8, r2
 800d236:	4699      	mov	r9, r3
 800d238:	d837      	bhi.n	800d2aa <__ssputs_r+0x82>
 800d23a:	898a      	ldrh	r2, [r1, #12]
 800d23c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d240:	d031      	beq.n	800d2a6 <__ssputs_r+0x7e>
 800d242:	6825      	ldr	r5, [r4, #0]
 800d244:	6909      	ldr	r1, [r1, #16]
 800d246:	1a6f      	subs	r7, r5, r1
 800d248:	6965      	ldr	r5, [r4, #20]
 800d24a:	2302      	movs	r3, #2
 800d24c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d250:	fb95 f5f3 	sdiv	r5, r5, r3
 800d254:	f109 0301 	add.w	r3, r9, #1
 800d258:	443b      	add	r3, r7
 800d25a:	429d      	cmp	r5, r3
 800d25c:	bf38      	it	cc
 800d25e:	461d      	movcc	r5, r3
 800d260:	0553      	lsls	r3, r2, #21
 800d262:	d530      	bpl.n	800d2c6 <__ssputs_r+0x9e>
 800d264:	4629      	mov	r1, r5
 800d266:	f7ff ff53 	bl	800d110 <_malloc_r>
 800d26a:	4606      	mov	r6, r0
 800d26c:	b950      	cbnz	r0, 800d284 <__ssputs_r+0x5c>
 800d26e:	230c      	movs	r3, #12
 800d270:	f8ca 3000 	str.w	r3, [sl]
 800d274:	89a3      	ldrh	r3, [r4, #12]
 800d276:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d27a:	81a3      	strh	r3, [r4, #12]
 800d27c:	f04f 30ff 	mov.w	r0, #4294967295
 800d280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d284:	463a      	mov	r2, r7
 800d286:	6921      	ldr	r1, [r4, #16]
 800d288:	f000 faa8 	bl	800d7dc <memcpy>
 800d28c:	89a3      	ldrh	r3, [r4, #12]
 800d28e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d296:	81a3      	strh	r3, [r4, #12]
 800d298:	6126      	str	r6, [r4, #16]
 800d29a:	6165      	str	r5, [r4, #20]
 800d29c:	443e      	add	r6, r7
 800d29e:	1bed      	subs	r5, r5, r7
 800d2a0:	6026      	str	r6, [r4, #0]
 800d2a2:	60a5      	str	r5, [r4, #8]
 800d2a4:	464e      	mov	r6, r9
 800d2a6:	454e      	cmp	r6, r9
 800d2a8:	d900      	bls.n	800d2ac <__ssputs_r+0x84>
 800d2aa:	464e      	mov	r6, r9
 800d2ac:	4632      	mov	r2, r6
 800d2ae:	4641      	mov	r1, r8
 800d2b0:	6820      	ldr	r0, [r4, #0]
 800d2b2:	f000 fa9e 	bl	800d7f2 <memmove>
 800d2b6:	68a3      	ldr	r3, [r4, #8]
 800d2b8:	1b9b      	subs	r3, r3, r6
 800d2ba:	60a3      	str	r3, [r4, #8]
 800d2bc:	6823      	ldr	r3, [r4, #0]
 800d2be:	441e      	add	r6, r3
 800d2c0:	6026      	str	r6, [r4, #0]
 800d2c2:	2000      	movs	r0, #0
 800d2c4:	e7dc      	b.n	800d280 <__ssputs_r+0x58>
 800d2c6:	462a      	mov	r2, r5
 800d2c8:	f000 faac 	bl	800d824 <_realloc_r>
 800d2cc:	4606      	mov	r6, r0
 800d2ce:	2800      	cmp	r0, #0
 800d2d0:	d1e2      	bne.n	800d298 <__ssputs_r+0x70>
 800d2d2:	6921      	ldr	r1, [r4, #16]
 800d2d4:	4650      	mov	r0, sl
 800d2d6:	f7ff fecd 	bl	800d074 <_free_r>
 800d2da:	e7c8      	b.n	800d26e <__ssputs_r+0x46>

0800d2dc <_svfiprintf_r>:
 800d2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e0:	461d      	mov	r5, r3
 800d2e2:	898b      	ldrh	r3, [r1, #12]
 800d2e4:	061f      	lsls	r7, r3, #24
 800d2e6:	b09d      	sub	sp, #116	; 0x74
 800d2e8:	4680      	mov	r8, r0
 800d2ea:	460c      	mov	r4, r1
 800d2ec:	4616      	mov	r6, r2
 800d2ee:	d50f      	bpl.n	800d310 <_svfiprintf_r+0x34>
 800d2f0:	690b      	ldr	r3, [r1, #16]
 800d2f2:	b96b      	cbnz	r3, 800d310 <_svfiprintf_r+0x34>
 800d2f4:	2140      	movs	r1, #64	; 0x40
 800d2f6:	f7ff ff0b 	bl	800d110 <_malloc_r>
 800d2fa:	6020      	str	r0, [r4, #0]
 800d2fc:	6120      	str	r0, [r4, #16]
 800d2fe:	b928      	cbnz	r0, 800d30c <_svfiprintf_r+0x30>
 800d300:	230c      	movs	r3, #12
 800d302:	f8c8 3000 	str.w	r3, [r8]
 800d306:	f04f 30ff 	mov.w	r0, #4294967295
 800d30a:	e0c8      	b.n	800d49e <_svfiprintf_r+0x1c2>
 800d30c:	2340      	movs	r3, #64	; 0x40
 800d30e:	6163      	str	r3, [r4, #20]
 800d310:	2300      	movs	r3, #0
 800d312:	9309      	str	r3, [sp, #36]	; 0x24
 800d314:	2320      	movs	r3, #32
 800d316:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d31a:	2330      	movs	r3, #48	; 0x30
 800d31c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d320:	9503      	str	r5, [sp, #12]
 800d322:	f04f 0b01 	mov.w	fp, #1
 800d326:	4637      	mov	r7, r6
 800d328:	463d      	mov	r5, r7
 800d32a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d32e:	b10b      	cbz	r3, 800d334 <_svfiprintf_r+0x58>
 800d330:	2b25      	cmp	r3, #37	; 0x25
 800d332:	d13e      	bne.n	800d3b2 <_svfiprintf_r+0xd6>
 800d334:	ebb7 0a06 	subs.w	sl, r7, r6
 800d338:	d00b      	beq.n	800d352 <_svfiprintf_r+0x76>
 800d33a:	4653      	mov	r3, sl
 800d33c:	4632      	mov	r2, r6
 800d33e:	4621      	mov	r1, r4
 800d340:	4640      	mov	r0, r8
 800d342:	f7ff ff71 	bl	800d228 <__ssputs_r>
 800d346:	3001      	adds	r0, #1
 800d348:	f000 80a4 	beq.w	800d494 <_svfiprintf_r+0x1b8>
 800d34c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d34e:	4453      	add	r3, sl
 800d350:	9309      	str	r3, [sp, #36]	; 0x24
 800d352:	783b      	ldrb	r3, [r7, #0]
 800d354:	2b00      	cmp	r3, #0
 800d356:	f000 809d 	beq.w	800d494 <_svfiprintf_r+0x1b8>
 800d35a:	2300      	movs	r3, #0
 800d35c:	f04f 32ff 	mov.w	r2, #4294967295
 800d360:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d364:	9304      	str	r3, [sp, #16]
 800d366:	9307      	str	r3, [sp, #28]
 800d368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d36c:	931a      	str	r3, [sp, #104]	; 0x68
 800d36e:	462f      	mov	r7, r5
 800d370:	2205      	movs	r2, #5
 800d372:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d376:	4850      	ldr	r0, [pc, #320]	; (800d4b8 <_svfiprintf_r+0x1dc>)
 800d378:	f7f2 ff3a 	bl	80001f0 <memchr>
 800d37c:	9b04      	ldr	r3, [sp, #16]
 800d37e:	b9d0      	cbnz	r0, 800d3b6 <_svfiprintf_r+0xda>
 800d380:	06d9      	lsls	r1, r3, #27
 800d382:	bf44      	itt	mi
 800d384:	2220      	movmi	r2, #32
 800d386:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d38a:	071a      	lsls	r2, r3, #28
 800d38c:	bf44      	itt	mi
 800d38e:	222b      	movmi	r2, #43	; 0x2b
 800d390:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d394:	782a      	ldrb	r2, [r5, #0]
 800d396:	2a2a      	cmp	r2, #42	; 0x2a
 800d398:	d015      	beq.n	800d3c6 <_svfiprintf_r+0xea>
 800d39a:	9a07      	ldr	r2, [sp, #28]
 800d39c:	462f      	mov	r7, r5
 800d39e:	2000      	movs	r0, #0
 800d3a0:	250a      	movs	r5, #10
 800d3a2:	4639      	mov	r1, r7
 800d3a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3a8:	3b30      	subs	r3, #48	; 0x30
 800d3aa:	2b09      	cmp	r3, #9
 800d3ac:	d94d      	bls.n	800d44a <_svfiprintf_r+0x16e>
 800d3ae:	b1b8      	cbz	r0, 800d3e0 <_svfiprintf_r+0x104>
 800d3b0:	e00f      	b.n	800d3d2 <_svfiprintf_r+0xf6>
 800d3b2:	462f      	mov	r7, r5
 800d3b4:	e7b8      	b.n	800d328 <_svfiprintf_r+0x4c>
 800d3b6:	4a40      	ldr	r2, [pc, #256]	; (800d4b8 <_svfiprintf_r+0x1dc>)
 800d3b8:	1a80      	subs	r0, r0, r2
 800d3ba:	fa0b f000 	lsl.w	r0, fp, r0
 800d3be:	4318      	orrs	r0, r3
 800d3c0:	9004      	str	r0, [sp, #16]
 800d3c2:	463d      	mov	r5, r7
 800d3c4:	e7d3      	b.n	800d36e <_svfiprintf_r+0x92>
 800d3c6:	9a03      	ldr	r2, [sp, #12]
 800d3c8:	1d11      	adds	r1, r2, #4
 800d3ca:	6812      	ldr	r2, [r2, #0]
 800d3cc:	9103      	str	r1, [sp, #12]
 800d3ce:	2a00      	cmp	r2, #0
 800d3d0:	db01      	blt.n	800d3d6 <_svfiprintf_r+0xfa>
 800d3d2:	9207      	str	r2, [sp, #28]
 800d3d4:	e004      	b.n	800d3e0 <_svfiprintf_r+0x104>
 800d3d6:	4252      	negs	r2, r2
 800d3d8:	f043 0302 	orr.w	r3, r3, #2
 800d3dc:	9207      	str	r2, [sp, #28]
 800d3de:	9304      	str	r3, [sp, #16]
 800d3e0:	783b      	ldrb	r3, [r7, #0]
 800d3e2:	2b2e      	cmp	r3, #46	; 0x2e
 800d3e4:	d10c      	bne.n	800d400 <_svfiprintf_r+0x124>
 800d3e6:	787b      	ldrb	r3, [r7, #1]
 800d3e8:	2b2a      	cmp	r3, #42	; 0x2a
 800d3ea:	d133      	bne.n	800d454 <_svfiprintf_r+0x178>
 800d3ec:	9b03      	ldr	r3, [sp, #12]
 800d3ee:	1d1a      	adds	r2, r3, #4
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	9203      	str	r2, [sp, #12]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	bfb8      	it	lt
 800d3f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800d3fc:	3702      	adds	r7, #2
 800d3fe:	9305      	str	r3, [sp, #20]
 800d400:	4d2e      	ldr	r5, [pc, #184]	; (800d4bc <_svfiprintf_r+0x1e0>)
 800d402:	7839      	ldrb	r1, [r7, #0]
 800d404:	2203      	movs	r2, #3
 800d406:	4628      	mov	r0, r5
 800d408:	f7f2 fef2 	bl	80001f0 <memchr>
 800d40c:	b138      	cbz	r0, 800d41e <_svfiprintf_r+0x142>
 800d40e:	2340      	movs	r3, #64	; 0x40
 800d410:	1b40      	subs	r0, r0, r5
 800d412:	fa03 f000 	lsl.w	r0, r3, r0
 800d416:	9b04      	ldr	r3, [sp, #16]
 800d418:	4303      	orrs	r3, r0
 800d41a:	3701      	adds	r7, #1
 800d41c:	9304      	str	r3, [sp, #16]
 800d41e:	7839      	ldrb	r1, [r7, #0]
 800d420:	4827      	ldr	r0, [pc, #156]	; (800d4c0 <_svfiprintf_r+0x1e4>)
 800d422:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d426:	2206      	movs	r2, #6
 800d428:	1c7e      	adds	r6, r7, #1
 800d42a:	f7f2 fee1 	bl	80001f0 <memchr>
 800d42e:	2800      	cmp	r0, #0
 800d430:	d038      	beq.n	800d4a4 <_svfiprintf_r+0x1c8>
 800d432:	4b24      	ldr	r3, [pc, #144]	; (800d4c4 <_svfiprintf_r+0x1e8>)
 800d434:	bb13      	cbnz	r3, 800d47c <_svfiprintf_r+0x1a0>
 800d436:	9b03      	ldr	r3, [sp, #12]
 800d438:	3307      	adds	r3, #7
 800d43a:	f023 0307 	bic.w	r3, r3, #7
 800d43e:	3308      	adds	r3, #8
 800d440:	9303      	str	r3, [sp, #12]
 800d442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d444:	444b      	add	r3, r9
 800d446:	9309      	str	r3, [sp, #36]	; 0x24
 800d448:	e76d      	b.n	800d326 <_svfiprintf_r+0x4a>
 800d44a:	fb05 3202 	mla	r2, r5, r2, r3
 800d44e:	2001      	movs	r0, #1
 800d450:	460f      	mov	r7, r1
 800d452:	e7a6      	b.n	800d3a2 <_svfiprintf_r+0xc6>
 800d454:	2300      	movs	r3, #0
 800d456:	3701      	adds	r7, #1
 800d458:	9305      	str	r3, [sp, #20]
 800d45a:	4619      	mov	r1, r3
 800d45c:	250a      	movs	r5, #10
 800d45e:	4638      	mov	r0, r7
 800d460:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d464:	3a30      	subs	r2, #48	; 0x30
 800d466:	2a09      	cmp	r2, #9
 800d468:	d903      	bls.n	800d472 <_svfiprintf_r+0x196>
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d0c8      	beq.n	800d400 <_svfiprintf_r+0x124>
 800d46e:	9105      	str	r1, [sp, #20]
 800d470:	e7c6      	b.n	800d400 <_svfiprintf_r+0x124>
 800d472:	fb05 2101 	mla	r1, r5, r1, r2
 800d476:	2301      	movs	r3, #1
 800d478:	4607      	mov	r7, r0
 800d47a:	e7f0      	b.n	800d45e <_svfiprintf_r+0x182>
 800d47c:	ab03      	add	r3, sp, #12
 800d47e:	9300      	str	r3, [sp, #0]
 800d480:	4622      	mov	r2, r4
 800d482:	4b11      	ldr	r3, [pc, #68]	; (800d4c8 <_svfiprintf_r+0x1ec>)
 800d484:	a904      	add	r1, sp, #16
 800d486:	4640      	mov	r0, r8
 800d488:	f3af 8000 	nop.w
 800d48c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d490:	4681      	mov	r9, r0
 800d492:	d1d6      	bne.n	800d442 <_svfiprintf_r+0x166>
 800d494:	89a3      	ldrh	r3, [r4, #12]
 800d496:	065b      	lsls	r3, r3, #25
 800d498:	f53f af35 	bmi.w	800d306 <_svfiprintf_r+0x2a>
 800d49c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d49e:	b01d      	add	sp, #116	; 0x74
 800d4a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4a4:	ab03      	add	r3, sp, #12
 800d4a6:	9300      	str	r3, [sp, #0]
 800d4a8:	4622      	mov	r2, r4
 800d4aa:	4b07      	ldr	r3, [pc, #28]	; (800d4c8 <_svfiprintf_r+0x1ec>)
 800d4ac:	a904      	add	r1, sp, #16
 800d4ae:	4640      	mov	r0, r8
 800d4b0:	f000 f882 	bl	800d5b8 <_printf_i>
 800d4b4:	e7ea      	b.n	800d48c <_svfiprintf_r+0x1b0>
 800d4b6:	bf00      	nop
 800d4b8:	0800e9d0 	.word	0x0800e9d0
 800d4bc:	0800e9d6 	.word	0x0800e9d6
 800d4c0:	0800e9da 	.word	0x0800e9da
 800d4c4:	00000000 	.word	0x00000000
 800d4c8:	0800d229 	.word	0x0800d229

0800d4cc <_printf_common>:
 800d4cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4d0:	4691      	mov	r9, r2
 800d4d2:	461f      	mov	r7, r3
 800d4d4:	688a      	ldr	r2, [r1, #8]
 800d4d6:	690b      	ldr	r3, [r1, #16]
 800d4d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	bfb8      	it	lt
 800d4e0:	4613      	movlt	r3, r2
 800d4e2:	f8c9 3000 	str.w	r3, [r9]
 800d4e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d4ea:	4606      	mov	r6, r0
 800d4ec:	460c      	mov	r4, r1
 800d4ee:	b112      	cbz	r2, 800d4f6 <_printf_common+0x2a>
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	f8c9 3000 	str.w	r3, [r9]
 800d4f6:	6823      	ldr	r3, [r4, #0]
 800d4f8:	0699      	lsls	r1, r3, #26
 800d4fa:	bf42      	ittt	mi
 800d4fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d500:	3302      	addmi	r3, #2
 800d502:	f8c9 3000 	strmi.w	r3, [r9]
 800d506:	6825      	ldr	r5, [r4, #0]
 800d508:	f015 0506 	ands.w	r5, r5, #6
 800d50c:	d107      	bne.n	800d51e <_printf_common+0x52>
 800d50e:	f104 0a19 	add.w	sl, r4, #25
 800d512:	68e3      	ldr	r3, [r4, #12]
 800d514:	f8d9 2000 	ldr.w	r2, [r9]
 800d518:	1a9b      	subs	r3, r3, r2
 800d51a:	42ab      	cmp	r3, r5
 800d51c:	dc28      	bgt.n	800d570 <_printf_common+0xa4>
 800d51e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d522:	6822      	ldr	r2, [r4, #0]
 800d524:	3300      	adds	r3, #0
 800d526:	bf18      	it	ne
 800d528:	2301      	movne	r3, #1
 800d52a:	0692      	lsls	r2, r2, #26
 800d52c:	d42d      	bmi.n	800d58a <_printf_common+0xbe>
 800d52e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d532:	4639      	mov	r1, r7
 800d534:	4630      	mov	r0, r6
 800d536:	47c0      	blx	r8
 800d538:	3001      	adds	r0, #1
 800d53a:	d020      	beq.n	800d57e <_printf_common+0xb2>
 800d53c:	6823      	ldr	r3, [r4, #0]
 800d53e:	68e5      	ldr	r5, [r4, #12]
 800d540:	f8d9 2000 	ldr.w	r2, [r9]
 800d544:	f003 0306 	and.w	r3, r3, #6
 800d548:	2b04      	cmp	r3, #4
 800d54a:	bf08      	it	eq
 800d54c:	1aad      	subeq	r5, r5, r2
 800d54e:	68a3      	ldr	r3, [r4, #8]
 800d550:	6922      	ldr	r2, [r4, #16]
 800d552:	bf0c      	ite	eq
 800d554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d558:	2500      	movne	r5, #0
 800d55a:	4293      	cmp	r3, r2
 800d55c:	bfc4      	itt	gt
 800d55e:	1a9b      	subgt	r3, r3, r2
 800d560:	18ed      	addgt	r5, r5, r3
 800d562:	f04f 0900 	mov.w	r9, #0
 800d566:	341a      	adds	r4, #26
 800d568:	454d      	cmp	r5, r9
 800d56a:	d11a      	bne.n	800d5a2 <_printf_common+0xd6>
 800d56c:	2000      	movs	r0, #0
 800d56e:	e008      	b.n	800d582 <_printf_common+0xb6>
 800d570:	2301      	movs	r3, #1
 800d572:	4652      	mov	r2, sl
 800d574:	4639      	mov	r1, r7
 800d576:	4630      	mov	r0, r6
 800d578:	47c0      	blx	r8
 800d57a:	3001      	adds	r0, #1
 800d57c:	d103      	bne.n	800d586 <_printf_common+0xba>
 800d57e:	f04f 30ff 	mov.w	r0, #4294967295
 800d582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d586:	3501      	adds	r5, #1
 800d588:	e7c3      	b.n	800d512 <_printf_common+0x46>
 800d58a:	18e1      	adds	r1, r4, r3
 800d58c:	1c5a      	adds	r2, r3, #1
 800d58e:	2030      	movs	r0, #48	; 0x30
 800d590:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d594:	4422      	add	r2, r4
 800d596:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d59a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d59e:	3302      	adds	r3, #2
 800d5a0:	e7c5      	b.n	800d52e <_printf_common+0x62>
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	4622      	mov	r2, r4
 800d5a6:	4639      	mov	r1, r7
 800d5a8:	4630      	mov	r0, r6
 800d5aa:	47c0      	blx	r8
 800d5ac:	3001      	adds	r0, #1
 800d5ae:	d0e6      	beq.n	800d57e <_printf_common+0xb2>
 800d5b0:	f109 0901 	add.w	r9, r9, #1
 800d5b4:	e7d8      	b.n	800d568 <_printf_common+0x9c>
	...

0800d5b8 <_printf_i>:
 800d5b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d5bc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d5c0:	460c      	mov	r4, r1
 800d5c2:	7e09      	ldrb	r1, [r1, #24]
 800d5c4:	b085      	sub	sp, #20
 800d5c6:	296e      	cmp	r1, #110	; 0x6e
 800d5c8:	4617      	mov	r7, r2
 800d5ca:	4606      	mov	r6, r0
 800d5cc:	4698      	mov	r8, r3
 800d5ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5d0:	f000 80b3 	beq.w	800d73a <_printf_i+0x182>
 800d5d4:	d822      	bhi.n	800d61c <_printf_i+0x64>
 800d5d6:	2963      	cmp	r1, #99	; 0x63
 800d5d8:	d036      	beq.n	800d648 <_printf_i+0x90>
 800d5da:	d80a      	bhi.n	800d5f2 <_printf_i+0x3a>
 800d5dc:	2900      	cmp	r1, #0
 800d5de:	f000 80b9 	beq.w	800d754 <_printf_i+0x19c>
 800d5e2:	2958      	cmp	r1, #88	; 0x58
 800d5e4:	f000 8083 	beq.w	800d6ee <_printf_i+0x136>
 800d5e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d5ec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d5f0:	e032      	b.n	800d658 <_printf_i+0xa0>
 800d5f2:	2964      	cmp	r1, #100	; 0x64
 800d5f4:	d001      	beq.n	800d5fa <_printf_i+0x42>
 800d5f6:	2969      	cmp	r1, #105	; 0x69
 800d5f8:	d1f6      	bne.n	800d5e8 <_printf_i+0x30>
 800d5fa:	6820      	ldr	r0, [r4, #0]
 800d5fc:	6813      	ldr	r3, [r2, #0]
 800d5fe:	0605      	lsls	r5, r0, #24
 800d600:	f103 0104 	add.w	r1, r3, #4
 800d604:	d52a      	bpl.n	800d65c <_printf_i+0xa4>
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	6011      	str	r1, [r2, #0]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	da03      	bge.n	800d616 <_printf_i+0x5e>
 800d60e:	222d      	movs	r2, #45	; 0x2d
 800d610:	425b      	negs	r3, r3
 800d612:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d616:	486f      	ldr	r0, [pc, #444]	; (800d7d4 <_printf_i+0x21c>)
 800d618:	220a      	movs	r2, #10
 800d61a:	e039      	b.n	800d690 <_printf_i+0xd8>
 800d61c:	2973      	cmp	r1, #115	; 0x73
 800d61e:	f000 809d 	beq.w	800d75c <_printf_i+0x1a4>
 800d622:	d808      	bhi.n	800d636 <_printf_i+0x7e>
 800d624:	296f      	cmp	r1, #111	; 0x6f
 800d626:	d020      	beq.n	800d66a <_printf_i+0xb2>
 800d628:	2970      	cmp	r1, #112	; 0x70
 800d62a:	d1dd      	bne.n	800d5e8 <_printf_i+0x30>
 800d62c:	6823      	ldr	r3, [r4, #0]
 800d62e:	f043 0320 	orr.w	r3, r3, #32
 800d632:	6023      	str	r3, [r4, #0]
 800d634:	e003      	b.n	800d63e <_printf_i+0x86>
 800d636:	2975      	cmp	r1, #117	; 0x75
 800d638:	d017      	beq.n	800d66a <_printf_i+0xb2>
 800d63a:	2978      	cmp	r1, #120	; 0x78
 800d63c:	d1d4      	bne.n	800d5e8 <_printf_i+0x30>
 800d63e:	2378      	movs	r3, #120	; 0x78
 800d640:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d644:	4864      	ldr	r0, [pc, #400]	; (800d7d8 <_printf_i+0x220>)
 800d646:	e055      	b.n	800d6f4 <_printf_i+0x13c>
 800d648:	6813      	ldr	r3, [r2, #0]
 800d64a:	1d19      	adds	r1, r3, #4
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	6011      	str	r1, [r2, #0]
 800d650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d654:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d658:	2301      	movs	r3, #1
 800d65a:	e08c      	b.n	800d776 <_printf_i+0x1be>
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	6011      	str	r1, [r2, #0]
 800d660:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d664:	bf18      	it	ne
 800d666:	b21b      	sxthne	r3, r3
 800d668:	e7cf      	b.n	800d60a <_printf_i+0x52>
 800d66a:	6813      	ldr	r3, [r2, #0]
 800d66c:	6825      	ldr	r5, [r4, #0]
 800d66e:	1d18      	adds	r0, r3, #4
 800d670:	6010      	str	r0, [r2, #0]
 800d672:	0628      	lsls	r0, r5, #24
 800d674:	d501      	bpl.n	800d67a <_printf_i+0xc2>
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	e002      	b.n	800d680 <_printf_i+0xc8>
 800d67a:	0668      	lsls	r0, r5, #25
 800d67c:	d5fb      	bpl.n	800d676 <_printf_i+0xbe>
 800d67e:	881b      	ldrh	r3, [r3, #0]
 800d680:	4854      	ldr	r0, [pc, #336]	; (800d7d4 <_printf_i+0x21c>)
 800d682:	296f      	cmp	r1, #111	; 0x6f
 800d684:	bf14      	ite	ne
 800d686:	220a      	movne	r2, #10
 800d688:	2208      	moveq	r2, #8
 800d68a:	2100      	movs	r1, #0
 800d68c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d690:	6865      	ldr	r5, [r4, #4]
 800d692:	60a5      	str	r5, [r4, #8]
 800d694:	2d00      	cmp	r5, #0
 800d696:	f2c0 8095 	blt.w	800d7c4 <_printf_i+0x20c>
 800d69a:	6821      	ldr	r1, [r4, #0]
 800d69c:	f021 0104 	bic.w	r1, r1, #4
 800d6a0:	6021      	str	r1, [r4, #0]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d13d      	bne.n	800d722 <_printf_i+0x16a>
 800d6a6:	2d00      	cmp	r5, #0
 800d6a8:	f040 808e 	bne.w	800d7c8 <_printf_i+0x210>
 800d6ac:	4665      	mov	r5, ip
 800d6ae:	2a08      	cmp	r2, #8
 800d6b0:	d10b      	bne.n	800d6ca <_printf_i+0x112>
 800d6b2:	6823      	ldr	r3, [r4, #0]
 800d6b4:	07db      	lsls	r3, r3, #31
 800d6b6:	d508      	bpl.n	800d6ca <_printf_i+0x112>
 800d6b8:	6923      	ldr	r3, [r4, #16]
 800d6ba:	6862      	ldr	r2, [r4, #4]
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	bfde      	ittt	le
 800d6c0:	2330      	movle	r3, #48	; 0x30
 800d6c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d6c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d6ca:	ebac 0305 	sub.w	r3, ip, r5
 800d6ce:	6123      	str	r3, [r4, #16]
 800d6d0:	f8cd 8000 	str.w	r8, [sp]
 800d6d4:	463b      	mov	r3, r7
 800d6d6:	aa03      	add	r2, sp, #12
 800d6d8:	4621      	mov	r1, r4
 800d6da:	4630      	mov	r0, r6
 800d6dc:	f7ff fef6 	bl	800d4cc <_printf_common>
 800d6e0:	3001      	adds	r0, #1
 800d6e2:	d14d      	bne.n	800d780 <_printf_i+0x1c8>
 800d6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6e8:	b005      	add	sp, #20
 800d6ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6ee:	4839      	ldr	r0, [pc, #228]	; (800d7d4 <_printf_i+0x21c>)
 800d6f0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d6f4:	6813      	ldr	r3, [r2, #0]
 800d6f6:	6821      	ldr	r1, [r4, #0]
 800d6f8:	1d1d      	adds	r5, r3, #4
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	6015      	str	r5, [r2, #0]
 800d6fe:	060a      	lsls	r2, r1, #24
 800d700:	d50b      	bpl.n	800d71a <_printf_i+0x162>
 800d702:	07ca      	lsls	r2, r1, #31
 800d704:	bf44      	itt	mi
 800d706:	f041 0120 	orrmi.w	r1, r1, #32
 800d70a:	6021      	strmi	r1, [r4, #0]
 800d70c:	b91b      	cbnz	r3, 800d716 <_printf_i+0x15e>
 800d70e:	6822      	ldr	r2, [r4, #0]
 800d710:	f022 0220 	bic.w	r2, r2, #32
 800d714:	6022      	str	r2, [r4, #0]
 800d716:	2210      	movs	r2, #16
 800d718:	e7b7      	b.n	800d68a <_printf_i+0xd2>
 800d71a:	064d      	lsls	r5, r1, #25
 800d71c:	bf48      	it	mi
 800d71e:	b29b      	uxthmi	r3, r3
 800d720:	e7ef      	b.n	800d702 <_printf_i+0x14a>
 800d722:	4665      	mov	r5, ip
 800d724:	fbb3 f1f2 	udiv	r1, r3, r2
 800d728:	fb02 3311 	mls	r3, r2, r1, r3
 800d72c:	5cc3      	ldrb	r3, [r0, r3]
 800d72e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d732:	460b      	mov	r3, r1
 800d734:	2900      	cmp	r1, #0
 800d736:	d1f5      	bne.n	800d724 <_printf_i+0x16c>
 800d738:	e7b9      	b.n	800d6ae <_printf_i+0xf6>
 800d73a:	6813      	ldr	r3, [r2, #0]
 800d73c:	6825      	ldr	r5, [r4, #0]
 800d73e:	6961      	ldr	r1, [r4, #20]
 800d740:	1d18      	adds	r0, r3, #4
 800d742:	6010      	str	r0, [r2, #0]
 800d744:	0628      	lsls	r0, r5, #24
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	d501      	bpl.n	800d74e <_printf_i+0x196>
 800d74a:	6019      	str	r1, [r3, #0]
 800d74c:	e002      	b.n	800d754 <_printf_i+0x19c>
 800d74e:	066a      	lsls	r2, r5, #25
 800d750:	d5fb      	bpl.n	800d74a <_printf_i+0x192>
 800d752:	8019      	strh	r1, [r3, #0]
 800d754:	2300      	movs	r3, #0
 800d756:	6123      	str	r3, [r4, #16]
 800d758:	4665      	mov	r5, ip
 800d75a:	e7b9      	b.n	800d6d0 <_printf_i+0x118>
 800d75c:	6813      	ldr	r3, [r2, #0]
 800d75e:	1d19      	adds	r1, r3, #4
 800d760:	6011      	str	r1, [r2, #0]
 800d762:	681d      	ldr	r5, [r3, #0]
 800d764:	6862      	ldr	r2, [r4, #4]
 800d766:	2100      	movs	r1, #0
 800d768:	4628      	mov	r0, r5
 800d76a:	f7f2 fd41 	bl	80001f0 <memchr>
 800d76e:	b108      	cbz	r0, 800d774 <_printf_i+0x1bc>
 800d770:	1b40      	subs	r0, r0, r5
 800d772:	6060      	str	r0, [r4, #4]
 800d774:	6863      	ldr	r3, [r4, #4]
 800d776:	6123      	str	r3, [r4, #16]
 800d778:	2300      	movs	r3, #0
 800d77a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d77e:	e7a7      	b.n	800d6d0 <_printf_i+0x118>
 800d780:	6923      	ldr	r3, [r4, #16]
 800d782:	462a      	mov	r2, r5
 800d784:	4639      	mov	r1, r7
 800d786:	4630      	mov	r0, r6
 800d788:	47c0      	blx	r8
 800d78a:	3001      	adds	r0, #1
 800d78c:	d0aa      	beq.n	800d6e4 <_printf_i+0x12c>
 800d78e:	6823      	ldr	r3, [r4, #0]
 800d790:	079b      	lsls	r3, r3, #30
 800d792:	d413      	bmi.n	800d7bc <_printf_i+0x204>
 800d794:	68e0      	ldr	r0, [r4, #12]
 800d796:	9b03      	ldr	r3, [sp, #12]
 800d798:	4298      	cmp	r0, r3
 800d79a:	bfb8      	it	lt
 800d79c:	4618      	movlt	r0, r3
 800d79e:	e7a3      	b.n	800d6e8 <_printf_i+0x130>
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	464a      	mov	r2, r9
 800d7a4:	4639      	mov	r1, r7
 800d7a6:	4630      	mov	r0, r6
 800d7a8:	47c0      	blx	r8
 800d7aa:	3001      	adds	r0, #1
 800d7ac:	d09a      	beq.n	800d6e4 <_printf_i+0x12c>
 800d7ae:	3501      	adds	r5, #1
 800d7b0:	68e3      	ldr	r3, [r4, #12]
 800d7b2:	9a03      	ldr	r2, [sp, #12]
 800d7b4:	1a9b      	subs	r3, r3, r2
 800d7b6:	42ab      	cmp	r3, r5
 800d7b8:	dcf2      	bgt.n	800d7a0 <_printf_i+0x1e8>
 800d7ba:	e7eb      	b.n	800d794 <_printf_i+0x1dc>
 800d7bc:	2500      	movs	r5, #0
 800d7be:	f104 0919 	add.w	r9, r4, #25
 800d7c2:	e7f5      	b.n	800d7b0 <_printf_i+0x1f8>
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d1ac      	bne.n	800d722 <_printf_i+0x16a>
 800d7c8:	7803      	ldrb	r3, [r0, #0]
 800d7ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d7ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d7d2:	e76c      	b.n	800d6ae <_printf_i+0xf6>
 800d7d4:	0800e9e1 	.word	0x0800e9e1
 800d7d8:	0800e9f2 	.word	0x0800e9f2

0800d7dc <memcpy>:
 800d7dc:	b510      	push	{r4, lr}
 800d7de:	1e43      	subs	r3, r0, #1
 800d7e0:	440a      	add	r2, r1
 800d7e2:	4291      	cmp	r1, r2
 800d7e4:	d100      	bne.n	800d7e8 <memcpy+0xc>
 800d7e6:	bd10      	pop	{r4, pc}
 800d7e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d7ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d7f0:	e7f7      	b.n	800d7e2 <memcpy+0x6>

0800d7f2 <memmove>:
 800d7f2:	4288      	cmp	r0, r1
 800d7f4:	b510      	push	{r4, lr}
 800d7f6:	eb01 0302 	add.w	r3, r1, r2
 800d7fa:	d807      	bhi.n	800d80c <memmove+0x1a>
 800d7fc:	1e42      	subs	r2, r0, #1
 800d7fe:	4299      	cmp	r1, r3
 800d800:	d00a      	beq.n	800d818 <memmove+0x26>
 800d802:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d806:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d80a:	e7f8      	b.n	800d7fe <memmove+0xc>
 800d80c:	4283      	cmp	r3, r0
 800d80e:	d9f5      	bls.n	800d7fc <memmove+0xa>
 800d810:	1881      	adds	r1, r0, r2
 800d812:	1ad2      	subs	r2, r2, r3
 800d814:	42d3      	cmn	r3, r2
 800d816:	d100      	bne.n	800d81a <memmove+0x28>
 800d818:	bd10      	pop	{r4, pc}
 800d81a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d81e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d822:	e7f7      	b.n	800d814 <memmove+0x22>

0800d824 <_realloc_r>:
 800d824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d826:	4607      	mov	r7, r0
 800d828:	4614      	mov	r4, r2
 800d82a:	460e      	mov	r6, r1
 800d82c:	b921      	cbnz	r1, 800d838 <_realloc_r+0x14>
 800d82e:	4611      	mov	r1, r2
 800d830:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d834:	f7ff bc6c 	b.w	800d110 <_malloc_r>
 800d838:	b922      	cbnz	r2, 800d844 <_realloc_r+0x20>
 800d83a:	f7ff fc1b 	bl	800d074 <_free_r>
 800d83e:	4625      	mov	r5, r4
 800d840:	4628      	mov	r0, r5
 800d842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d844:	f000 f814 	bl	800d870 <_malloc_usable_size_r>
 800d848:	42a0      	cmp	r0, r4
 800d84a:	d20f      	bcs.n	800d86c <_realloc_r+0x48>
 800d84c:	4621      	mov	r1, r4
 800d84e:	4638      	mov	r0, r7
 800d850:	f7ff fc5e 	bl	800d110 <_malloc_r>
 800d854:	4605      	mov	r5, r0
 800d856:	2800      	cmp	r0, #0
 800d858:	d0f2      	beq.n	800d840 <_realloc_r+0x1c>
 800d85a:	4631      	mov	r1, r6
 800d85c:	4622      	mov	r2, r4
 800d85e:	f7ff ffbd 	bl	800d7dc <memcpy>
 800d862:	4631      	mov	r1, r6
 800d864:	4638      	mov	r0, r7
 800d866:	f7ff fc05 	bl	800d074 <_free_r>
 800d86a:	e7e9      	b.n	800d840 <_realloc_r+0x1c>
 800d86c:	4635      	mov	r5, r6
 800d86e:	e7e7      	b.n	800d840 <_realloc_r+0x1c>

0800d870 <_malloc_usable_size_r>:
 800d870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d874:	1f18      	subs	r0, r3, #4
 800d876:	2b00      	cmp	r3, #0
 800d878:	bfbc      	itt	lt
 800d87a:	580b      	ldrlt	r3, [r1, r0]
 800d87c:	18c0      	addlt	r0, r0, r3
 800d87e:	4770      	bx	lr

0800d880 <powf>:
 800d880:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800d884:	ed2d 8b04 	vpush	{d8-d9}
 800d888:	4ca7      	ldr	r4, [pc, #668]	; (800db28 <powf+0x2a8>)
 800d88a:	b08a      	sub	sp, #40	; 0x28
 800d88c:	eef0 8a40 	vmov.f32	s17, s0
 800d890:	eeb0 8a60 	vmov.f32	s16, s1
 800d894:	f000 f958 	bl	800db48 <__ieee754_powf>
 800d898:	f994 5000 	ldrsb.w	r5, [r4]
 800d89c:	1c6b      	adds	r3, r5, #1
 800d89e:	eeb0 9a40 	vmov.f32	s18, s0
 800d8a2:	4626      	mov	r6, r4
 800d8a4:	d05f      	beq.n	800d966 <powf+0xe6>
 800d8a6:	eeb4 8a48 	vcmp.f32	s16, s16
 800d8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8ae:	d65a      	bvs.n	800d966 <powf+0xe6>
 800d8b0:	eef4 8a68 	vcmp.f32	s17, s17
 800d8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b8:	d721      	bvc.n	800d8fe <powf+0x7e>
 800d8ba:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c2:	d150      	bne.n	800d966 <powf+0xe6>
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	9300      	str	r3, [sp, #0]
 800d8c8:	4b98      	ldr	r3, [pc, #608]	; (800db2c <powf+0x2ac>)
 800d8ca:	9301      	str	r3, [sp, #4]
 800d8cc:	ee18 0a90 	vmov	r0, s17
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	9308      	str	r3, [sp, #32]
 800d8d4:	f7f2 fe40 	bl	8000558 <__aeabi_f2d>
 800d8d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8dc:	ee18 0a10 	vmov	r0, s16
 800d8e0:	f7f2 fe3a 	bl	8000558 <__aeabi_f2d>
 800d8e4:	4b92      	ldr	r3, [pc, #584]	; (800db30 <powf+0x2b0>)
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	2d02      	cmp	r5, #2
 800d8ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d8f2:	d032      	beq.n	800d95a <powf+0xda>
 800d8f4:	4668      	mov	r0, sp
 800d8f6:	f000 fbea 	bl	800e0ce <matherr>
 800d8fa:	bb40      	cbnz	r0, 800d94e <powf+0xce>
 800d8fc:	e065      	b.n	800d9ca <powf+0x14a>
 800d8fe:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800db34 <powf+0x2b4>
 800d902:	eef4 8a69 	vcmp.f32	s17, s19
 800d906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d90a:	d163      	bne.n	800d9d4 <powf+0x154>
 800d90c:	eeb4 8a69 	vcmp.f32	s16, s19
 800d910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d914:	d12e      	bne.n	800d974 <powf+0xf4>
 800d916:	2301      	movs	r3, #1
 800d918:	9300      	str	r3, [sp, #0]
 800d91a:	4b84      	ldr	r3, [pc, #528]	; (800db2c <powf+0x2ac>)
 800d91c:	9301      	str	r3, [sp, #4]
 800d91e:	ee18 0a90 	vmov	r0, s17
 800d922:	2300      	movs	r3, #0
 800d924:	9308      	str	r3, [sp, #32]
 800d926:	f7f2 fe17 	bl	8000558 <__aeabi_f2d>
 800d92a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d92e:	ee18 0a10 	vmov	r0, s16
 800d932:	f7f2 fe11 	bl	8000558 <__aeabi_f2d>
 800d936:	2200      	movs	r2, #0
 800d938:	2300      	movs	r3, #0
 800d93a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d93e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d942:	2d00      	cmp	r5, #0
 800d944:	d0d6      	beq.n	800d8f4 <powf+0x74>
 800d946:	4b7a      	ldr	r3, [pc, #488]	; (800db30 <powf+0x2b0>)
 800d948:	2200      	movs	r2, #0
 800d94a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d94e:	9b08      	ldr	r3, [sp, #32]
 800d950:	b11b      	cbz	r3, 800d95a <powf+0xda>
 800d952:	f7ff fb4d 	bl	800cff0 <__errno>
 800d956:	9b08      	ldr	r3, [sp, #32]
 800d958:	6003      	str	r3, [r0, #0]
 800d95a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d95e:	f7f2 fe53 	bl	8000608 <__aeabi_d2f>
 800d962:	ee09 0a10 	vmov	s18, r0
 800d966:	eeb0 0a49 	vmov.f32	s0, s18
 800d96a:	b00a      	add	sp, #40	; 0x28
 800d96c:	ecbd 8b04 	vpop	{d8-d9}
 800d970:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800d974:	eeb0 0a48 	vmov.f32	s0, s16
 800d978:	f000 fbb2 	bl	800e0e0 <finitef>
 800d97c:	2800      	cmp	r0, #0
 800d97e:	d0f2      	beq.n	800d966 <powf+0xe6>
 800d980:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d988:	d5ed      	bpl.n	800d966 <powf+0xe6>
 800d98a:	2301      	movs	r3, #1
 800d98c:	9300      	str	r3, [sp, #0]
 800d98e:	4b67      	ldr	r3, [pc, #412]	; (800db2c <powf+0x2ac>)
 800d990:	9301      	str	r3, [sp, #4]
 800d992:	ee18 0a90 	vmov	r0, s17
 800d996:	2300      	movs	r3, #0
 800d998:	9308      	str	r3, [sp, #32]
 800d99a:	f7f2 fddd 	bl	8000558 <__aeabi_f2d>
 800d99e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9a2:	ee18 0a10 	vmov	r0, s16
 800d9a6:	f7f2 fdd7 	bl	8000558 <__aeabi_f2d>
 800d9aa:	f994 3000 	ldrsb.w	r3, [r4]
 800d9ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9b2:	b923      	cbnz	r3, 800d9be <powf+0x13e>
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d9bc:	e79a      	b.n	800d8f4 <powf+0x74>
 800d9be:	495e      	ldr	r1, [pc, #376]	; (800db38 <powf+0x2b8>)
 800d9c0:	2000      	movs	r0, #0
 800d9c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d9c6:	2b02      	cmp	r3, #2
 800d9c8:	d194      	bne.n	800d8f4 <powf+0x74>
 800d9ca:	f7ff fb11 	bl	800cff0 <__errno>
 800d9ce:	2321      	movs	r3, #33	; 0x21
 800d9d0:	6003      	str	r3, [r0, #0]
 800d9d2:	e7bc      	b.n	800d94e <powf+0xce>
 800d9d4:	f000 fb84 	bl	800e0e0 <finitef>
 800d9d8:	4605      	mov	r5, r0
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	d173      	bne.n	800dac6 <powf+0x246>
 800d9de:	eeb0 0a68 	vmov.f32	s0, s17
 800d9e2:	f000 fb7d 	bl	800e0e0 <finitef>
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	d06d      	beq.n	800dac6 <powf+0x246>
 800d9ea:	eeb0 0a48 	vmov.f32	s0, s16
 800d9ee:	f000 fb77 	bl	800e0e0 <finitef>
 800d9f2:	2800      	cmp	r0, #0
 800d9f4:	d067      	beq.n	800dac6 <powf+0x246>
 800d9f6:	ee18 0a90 	vmov	r0, s17
 800d9fa:	f7f2 fdad 	bl	8000558 <__aeabi_f2d>
 800d9fe:	4680      	mov	r8, r0
 800da00:	ee18 0a10 	vmov	r0, s16
 800da04:	4689      	mov	r9, r1
 800da06:	f7f2 fda7 	bl	8000558 <__aeabi_f2d>
 800da0a:	eeb4 9a49 	vcmp.f32	s18, s18
 800da0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da12:	f994 4000 	ldrsb.w	r4, [r4]
 800da16:	4b45      	ldr	r3, [pc, #276]	; (800db2c <powf+0x2ac>)
 800da18:	d713      	bvc.n	800da42 <powf+0x1c2>
 800da1a:	2201      	movs	r2, #1
 800da1c:	e9cd 2300 	strd	r2, r3, [sp]
 800da20:	9508      	str	r5, [sp, #32]
 800da22:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800da26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da2a:	2c00      	cmp	r4, #0
 800da2c:	d0c2      	beq.n	800d9b4 <powf+0x134>
 800da2e:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800da32:	ee17 0a90 	vmov	r0, s15
 800da36:	f7f2 fd8f 	bl	8000558 <__aeabi_f2d>
 800da3a:	2c02      	cmp	r4, #2
 800da3c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da40:	e7c2      	b.n	800d9c8 <powf+0x148>
 800da42:	2203      	movs	r2, #3
 800da44:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800da48:	e9cd 2300 	strd	r2, r3, [sp]
 800da4c:	9508      	str	r5, [sp, #32]
 800da4e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800da52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da56:	ee28 8a27 	vmul.f32	s16, s16, s15
 800da5a:	b9fc      	cbnz	r4, 800da9c <powf+0x21c>
 800da5c:	4b37      	ldr	r3, [pc, #220]	; (800db3c <powf+0x2bc>)
 800da5e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800da62:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800da66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800da6e:	d553      	bpl.n	800db18 <powf+0x298>
 800da70:	eeb0 0a48 	vmov.f32	s0, s16
 800da74:	f000 fb44 	bl	800e100 <rintf>
 800da78:	eeb4 0a48 	vcmp.f32	s0, s16
 800da7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da80:	d004      	beq.n	800da8c <powf+0x20c>
 800da82:	4b2f      	ldr	r3, [pc, #188]	; (800db40 <powf+0x2c0>)
 800da84:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800da88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800da8c:	f996 3000 	ldrsb.w	r3, [r6]
 800da90:	2b02      	cmp	r3, #2
 800da92:	d141      	bne.n	800db18 <powf+0x298>
 800da94:	f7ff faac 	bl	800cff0 <__errno>
 800da98:	2322      	movs	r3, #34	; 0x22
 800da9a:	e799      	b.n	800d9d0 <powf+0x150>
 800da9c:	4b29      	ldr	r3, [pc, #164]	; (800db44 <powf+0x2c4>)
 800da9e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800daa2:	2200      	movs	r2, #0
 800daa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800daac:	d5ee      	bpl.n	800da8c <powf+0x20c>
 800daae:	eeb0 0a48 	vmov.f32	s0, s16
 800dab2:	f000 fb25 	bl	800e100 <rintf>
 800dab6:	eeb4 0a48 	vcmp.f32	s0, s16
 800daba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dabe:	d0e5      	beq.n	800da8c <powf+0x20c>
 800dac0:	2200      	movs	r2, #0
 800dac2:	4b1d      	ldr	r3, [pc, #116]	; (800db38 <powf+0x2b8>)
 800dac4:	e7e0      	b.n	800da88 <powf+0x208>
 800dac6:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800daca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dace:	f47f af4a 	bne.w	800d966 <powf+0xe6>
 800dad2:	eeb0 0a68 	vmov.f32	s0, s17
 800dad6:	f000 fb03 	bl	800e0e0 <finitef>
 800dada:	2800      	cmp	r0, #0
 800dadc:	f43f af43 	beq.w	800d966 <powf+0xe6>
 800dae0:	eeb0 0a48 	vmov.f32	s0, s16
 800dae4:	f000 fafc 	bl	800e0e0 <finitef>
 800dae8:	2800      	cmp	r0, #0
 800daea:	f43f af3c 	beq.w	800d966 <powf+0xe6>
 800daee:	2304      	movs	r3, #4
 800daf0:	9300      	str	r3, [sp, #0]
 800daf2:	4b0e      	ldr	r3, [pc, #56]	; (800db2c <powf+0x2ac>)
 800daf4:	9301      	str	r3, [sp, #4]
 800daf6:	ee18 0a90 	vmov	r0, s17
 800dafa:	2300      	movs	r3, #0
 800dafc:	9308      	str	r3, [sp, #32]
 800dafe:	f7f2 fd2b 	bl	8000558 <__aeabi_f2d>
 800db02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db06:	ee18 0a10 	vmov	r0, s16
 800db0a:	f7f2 fd25 	bl	8000558 <__aeabi_f2d>
 800db0e:	2200      	movs	r2, #0
 800db10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db14:	2300      	movs	r3, #0
 800db16:	e7b7      	b.n	800da88 <powf+0x208>
 800db18:	4668      	mov	r0, sp
 800db1a:	f000 fad8 	bl	800e0ce <matherr>
 800db1e:	2800      	cmp	r0, #0
 800db20:	f47f af15 	bne.w	800d94e <powf+0xce>
 800db24:	e7b6      	b.n	800da94 <powf+0x214>
 800db26:	bf00      	nop
 800db28:	20000208 	.word	0x20000208
 800db2c:	0800ea03 	.word	0x0800ea03
 800db30:	3ff00000 	.word	0x3ff00000
 800db34:	00000000 	.word	0x00000000
 800db38:	fff00000 	.word	0xfff00000
 800db3c:	47efffff 	.word	0x47efffff
 800db40:	c7efffff 	.word	0xc7efffff
 800db44:	7ff00000 	.word	0x7ff00000

0800db48 <__ieee754_powf>:
 800db48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db4c:	ee10 5a90 	vmov	r5, s1
 800db50:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800db54:	ed2d 8b02 	vpush	{d8}
 800db58:	eeb0 8a40 	vmov.f32	s16, s0
 800db5c:	eef0 8a60 	vmov.f32	s17, s1
 800db60:	f000 8293 	beq.w	800e08a <__ieee754_powf+0x542>
 800db64:	ee10 8a10 	vmov	r8, s0
 800db68:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800db6c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800db70:	dc06      	bgt.n	800db80 <__ieee754_powf+0x38>
 800db72:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800db76:	dd0a      	ble.n	800db8e <__ieee754_powf+0x46>
 800db78:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800db7c:	f000 8285 	beq.w	800e08a <__ieee754_powf+0x542>
 800db80:	ecbd 8b02 	vpop	{d8}
 800db84:	48d9      	ldr	r0, [pc, #868]	; (800deec <__ieee754_powf+0x3a4>)
 800db86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db8a:	f000 bab3 	b.w	800e0f4 <nanf>
 800db8e:	f1b8 0f00 	cmp.w	r8, #0
 800db92:	da1d      	bge.n	800dbd0 <__ieee754_powf+0x88>
 800db94:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800db98:	da2c      	bge.n	800dbf4 <__ieee754_powf+0xac>
 800db9a:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800db9e:	db30      	blt.n	800dc02 <__ieee754_powf+0xba>
 800dba0:	15fb      	asrs	r3, r7, #23
 800dba2:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800dba6:	fa47 f603 	asr.w	r6, r7, r3
 800dbaa:	fa06 f303 	lsl.w	r3, r6, r3
 800dbae:	42bb      	cmp	r3, r7
 800dbb0:	d127      	bne.n	800dc02 <__ieee754_powf+0xba>
 800dbb2:	f006 0601 	and.w	r6, r6, #1
 800dbb6:	f1c6 0602 	rsb	r6, r6, #2
 800dbba:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800dbbe:	d122      	bne.n	800dc06 <__ieee754_powf+0xbe>
 800dbc0:	2d00      	cmp	r5, #0
 800dbc2:	f280 8268 	bge.w	800e096 <__ieee754_powf+0x54e>
 800dbc6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800dbca:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800dbce:	e00d      	b.n	800dbec <__ieee754_powf+0xa4>
 800dbd0:	2600      	movs	r6, #0
 800dbd2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800dbd6:	d1f0      	bne.n	800dbba <__ieee754_powf+0x72>
 800dbd8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800dbdc:	f000 8255 	beq.w	800e08a <__ieee754_powf+0x542>
 800dbe0:	dd0a      	ble.n	800dbf8 <__ieee754_powf+0xb0>
 800dbe2:	2d00      	cmp	r5, #0
 800dbe4:	f280 8254 	bge.w	800e090 <__ieee754_powf+0x548>
 800dbe8:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800def0 <__ieee754_powf+0x3a8>
 800dbec:	ecbd 8b02 	vpop	{d8}
 800dbf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbf4:	2602      	movs	r6, #2
 800dbf6:	e7ec      	b.n	800dbd2 <__ieee754_powf+0x8a>
 800dbf8:	2d00      	cmp	r5, #0
 800dbfa:	daf5      	bge.n	800dbe8 <__ieee754_powf+0xa0>
 800dbfc:	eeb1 0a68 	vneg.f32	s0, s17
 800dc00:	e7f4      	b.n	800dbec <__ieee754_powf+0xa4>
 800dc02:	2600      	movs	r6, #0
 800dc04:	e7d9      	b.n	800dbba <__ieee754_powf+0x72>
 800dc06:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800dc0a:	d102      	bne.n	800dc12 <__ieee754_powf+0xca>
 800dc0c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800dc10:	e7ec      	b.n	800dbec <__ieee754_powf+0xa4>
 800dc12:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800dc16:	eeb0 0a48 	vmov.f32	s0, s16
 800dc1a:	d108      	bne.n	800dc2e <__ieee754_powf+0xe6>
 800dc1c:	f1b8 0f00 	cmp.w	r8, #0
 800dc20:	db05      	blt.n	800dc2e <__ieee754_powf+0xe6>
 800dc22:	ecbd 8b02 	vpop	{d8}
 800dc26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc2a:	f000 ba4d 	b.w	800e0c8 <__ieee754_sqrtf>
 800dc2e:	f000 fa50 	bl	800e0d2 <fabsf>
 800dc32:	b124      	cbz	r4, 800dc3e <__ieee754_powf+0xf6>
 800dc34:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800dc38:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800dc3c:	d117      	bne.n	800dc6e <__ieee754_powf+0x126>
 800dc3e:	2d00      	cmp	r5, #0
 800dc40:	bfbc      	itt	lt
 800dc42:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800dc46:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800dc4a:	f1b8 0f00 	cmp.w	r8, #0
 800dc4e:	dacd      	bge.n	800dbec <__ieee754_powf+0xa4>
 800dc50:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800dc54:	ea54 0306 	orrs.w	r3, r4, r6
 800dc58:	d104      	bne.n	800dc64 <__ieee754_powf+0x11c>
 800dc5a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800dc5e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800dc62:	e7c3      	b.n	800dbec <__ieee754_powf+0xa4>
 800dc64:	2e01      	cmp	r6, #1
 800dc66:	d1c1      	bne.n	800dbec <__ieee754_powf+0xa4>
 800dc68:	eeb1 0a40 	vneg.f32	s0, s0
 800dc6c:	e7be      	b.n	800dbec <__ieee754_powf+0xa4>
 800dc6e:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800dc72:	3801      	subs	r0, #1
 800dc74:	ea56 0300 	orrs.w	r3, r6, r0
 800dc78:	d104      	bne.n	800dc84 <__ieee754_powf+0x13c>
 800dc7a:	ee38 8a48 	vsub.f32	s16, s16, s16
 800dc7e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800dc82:	e7b3      	b.n	800dbec <__ieee754_powf+0xa4>
 800dc84:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800dc88:	dd6d      	ble.n	800dd66 <__ieee754_powf+0x21e>
 800dc8a:	4b9a      	ldr	r3, [pc, #616]	; (800def4 <__ieee754_powf+0x3ac>)
 800dc8c:	429c      	cmp	r4, r3
 800dc8e:	dc06      	bgt.n	800dc9e <__ieee754_powf+0x156>
 800dc90:	2d00      	cmp	r5, #0
 800dc92:	daa9      	bge.n	800dbe8 <__ieee754_powf+0xa0>
 800dc94:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800def8 <__ieee754_powf+0x3b0>
 800dc98:	ee20 0a00 	vmul.f32	s0, s0, s0
 800dc9c:	e7a6      	b.n	800dbec <__ieee754_powf+0xa4>
 800dc9e:	4b97      	ldr	r3, [pc, #604]	; (800defc <__ieee754_powf+0x3b4>)
 800dca0:	429c      	cmp	r4, r3
 800dca2:	dd02      	ble.n	800dcaa <__ieee754_powf+0x162>
 800dca4:	2d00      	cmp	r5, #0
 800dca6:	dcf5      	bgt.n	800dc94 <__ieee754_powf+0x14c>
 800dca8:	e79e      	b.n	800dbe8 <__ieee754_powf+0xa0>
 800dcaa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800dcae:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dcb2:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800df00 <__ieee754_powf+0x3b8>
 800dcb6:	eef1 6a40 	vneg.f32	s13, s0
 800dcba:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800dcbe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800dcc2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800dcc6:	eee7 7a40 	vfms.f32	s15, s14, s0
 800dcca:	ee60 0a00 	vmul.f32	s1, s0, s0
 800dcce:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800df04 <__ieee754_powf+0x3bc>
 800dcd2:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800dcd6:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800df08 <__ieee754_powf+0x3c0>
 800dcda:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800dcde:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dce2:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800df0c <__ieee754_powf+0x3c4>
 800dce6:	eeb0 6a67 	vmov.f32	s12, s15
 800dcea:	eea0 6a07 	vfma.f32	s12, s0, s14
 800dcee:	ee16 3a10 	vmov	r3, s12
 800dcf2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800dcf6:	f023 030f 	bic.w	r3, r3, #15
 800dcfa:	ee00 3a90 	vmov	s1, r3
 800dcfe:	eee6 0a87 	vfma.f32	s1, s13, s14
 800dd02:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800dd06:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800dd0a:	f025 050f 	bic.w	r5, r5, #15
 800dd0e:	ee07 5a10 	vmov	s14, r5
 800dd12:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800dd16:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800dd1a:	ee07 3a90 	vmov	s15, r3
 800dd1e:	eee7 0a27 	vfma.f32	s1, s14, s15
 800dd22:	3e01      	subs	r6, #1
 800dd24:	ea56 0200 	orrs.w	r2, r6, r0
 800dd28:	ee07 5a10 	vmov	s14, r5
 800dd2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dd30:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800dd34:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800dd38:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800dd3c:	ee17 4a10 	vmov	r4, s14
 800dd40:	bf08      	it	eq
 800dd42:	eeb0 8a40 	vmoveq.f32	s16, s0
 800dd46:	2c00      	cmp	r4, #0
 800dd48:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800dd4c:	f340 8184 	ble.w	800e058 <__ieee754_powf+0x510>
 800dd50:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800dd54:	f340 80fc 	ble.w	800df50 <__ieee754_powf+0x408>
 800dd58:	eddf 7a67 	vldr	s15, [pc, #412]	; 800def8 <__ieee754_powf+0x3b0>
 800dd5c:	ee28 0a27 	vmul.f32	s0, s16, s15
 800dd60:	ee20 0a27 	vmul.f32	s0, s0, s15
 800dd64:	e742      	b.n	800dbec <__ieee754_powf+0xa4>
 800dd66:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800dd6a:	bfbf      	itttt	lt
 800dd6c:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800df10 <__ieee754_powf+0x3c8>
 800dd70:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800dd74:	f06f 0217 	mvnlt.w	r2, #23
 800dd78:	ee17 4a90 	vmovlt	r4, s15
 800dd7c:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800dd80:	bfa8      	it	ge
 800dd82:	2200      	movge	r2, #0
 800dd84:	3b7f      	subs	r3, #127	; 0x7f
 800dd86:	4413      	add	r3, r2
 800dd88:	4a62      	ldr	r2, [pc, #392]	; (800df14 <__ieee754_powf+0x3cc>)
 800dd8a:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800dd8e:	4294      	cmp	r4, r2
 800dd90:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800dd94:	dd06      	ble.n	800dda4 <__ieee754_powf+0x25c>
 800dd96:	4a60      	ldr	r2, [pc, #384]	; (800df18 <__ieee754_powf+0x3d0>)
 800dd98:	4294      	cmp	r4, r2
 800dd9a:	f340 80a5 	ble.w	800dee8 <__ieee754_powf+0x3a0>
 800dd9e:	3301      	adds	r3, #1
 800dda0:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800dda4:	2400      	movs	r4, #0
 800dda6:	4a5d      	ldr	r2, [pc, #372]	; (800df1c <__ieee754_powf+0x3d4>)
 800dda8:	00a7      	lsls	r7, r4, #2
 800ddaa:	443a      	add	r2, r7
 800ddac:	ee07 1a90 	vmov	s15, r1
 800ddb0:	ed92 7a00 	vldr	s14, [r2]
 800ddb4:	4a5a      	ldr	r2, [pc, #360]	; (800df20 <__ieee754_powf+0x3d8>)
 800ddb6:	ee37 6a27 	vadd.f32	s12, s14, s15
 800ddba:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800ddbe:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800ddc2:	1049      	asrs	r1, r1, #1
 800ddc4:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800ddc8:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800ddcc:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800ddd0:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800ddd4:	ee06 1a10 	vmov	s12, r1
 800ddd8:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800dddc:	ee14 ca90 	vmov	ip, s9
 800dde0:	ea02 0c0c 	and.w	ip, r2, ip
 800dde4:	ee05 ca10 	vmov	s10, ip
 800dde8:	eeb1 4a45 	vneg.f32	s8, s10
 800ddec:	eee4 5a06 	vfma.f32	s11, s8, s12
 800ddf0:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ddf4:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800df24 <__ieee754_powf+0x3dc>
 800ddf8:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800ddfc:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800de00:	eee4 5a06 	vfma.f32	s11, s8, s12
 800de04:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800de08:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800de0c:	eddf 5a46 	vldr	s11, [pc, #280]	; 800df28 <__ieee754_powf+0x3e0>
 800de10:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800de14:	eddf 5a45 	vldr	s11, [pc, #276]	; 800df2c <__ieee754_powf+0x3e4>
 800de18:	eee7 5a27 	vfma.f32	s11, s14, s15
 800de1c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800df00 <__ieee754_powf+0x3b8>
 800de20:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800de24:	eddf 5a42 	vldr	s11, [pc, #264]	; 800df30 <__ieee754_powf+0x3e8>
 800de28:	eee7 5a27 	vfma.f32	s11, s14, s15
 800de2c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800df34 <__ieee754_powf+0x3ec>
 800de30:	ee75 6a24 	vadd.f32	s13, s10, s9
 800de34:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800de38:	ee66 6a86 	vmul.f32	s13, s13, s12
 800de3c:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800de40:	eef0 7a65 	vmov.f32	s15, s11
 800de44:	eee3 6a87 	vfma.f32	s13, s7, s14
 800de48:	eee5 7a05 	vfma.f32	s15, s10, s10
 800de4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de50:	ee17 1a90 	vmov	r1, s15
 800de54:	4011      	ands	r1, r2
 800de56:	ee07 1a90 	vmov	s15, r1
 800de5a:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800de5e:	eddf 5a36 	vldr	s11, [pc, #216]	; 800df38 <__ieee754_powf+0x3f0>
 800de62:	eea4 7a05 	vfma.f32	s14, s8, s10
 800de66:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800de6a:	ee27 7a24 	vmul.f32	s14, s14, s9
 800de6e:	eea7 7a86 	vfma.f32	s14, s15, s12
 800de72:	eeb0 6a47 	vmov.f32	s12, s14
 800de76:	eea5 6a27 	vfma.f32	s12, s10, s15
 800de7a:	ee16 1a10 	vmov	r1, s12
 800de7e:	4011      	ands	r1, r2
 800de80:	ee06 1a90 	vmov	s13, r1
 800de84:	eee4 6a27 	vfma.f32	s13, s8, s15
 800de88:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800df3c <__ieee754_powf+0x3f4>
 800de8c:	ee37 7a66 	vsub.f32	s14, s14, s13
 800de90:	ee06 1a10 	vmov	s12, r1
 800de94:	ee27 7a27 	vmul.f32	s14, s14, s15
 800de98:	eddf 7a29 	vldr	s15, [pc, #164]	; 800df40 <__ieee754_powf+0x3f8>
 800de9c:	4929      	ldr	r1, [pc, #164]	; (800df44 <__ieee754_powf+0x3fc>)
 800de9e:	eea6 7a27 	vfma.f32	s14, s12, s15
 800dea2:	4439      	add	r1, r7
 800dea4:	edd1 7a00 	vldr	s15, [r1]
 800dea8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800deac:	ee07 3a90 	vmov	s15, r3
 800deb0:	eef0 0a47 	vmov.f32	s1, s14
 800deb4:	4b24      	ldr	r3, [pc, #144]	; (800df48 <__ieee754_powf+0x400>)
 800deb6:	eee6 0a25 	vfma.f32	s1, s12, s11
 800deba:	443b      	add	r3, r7
 800debc:	ed93 5a00 	vldr	s10, [r3]
 800dec0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800dec4:	ee70 0a85 	vadd.f32	s1, s1, s10
 800dec8:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800decc:	ee17 3a90 	vmov	r3, s15
 800ded0:	4013      	ands	r3, r2
 800ded2:	ee07 3a90 	vmov	s15, r3
 800ded6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800deda:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800dede:	eee6 7a65 	vfms.f32	s15, s12, s11
 800dee2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dee6:	e70e      	b.n	800dd06 <__ieee754_powf+0x1be>
 800dee8:	2401      	movs	r4, #1
 800deea:	e75c      	b.n	800dda6 <__ieee754_powf+0x25e>
 800deec:	0800e9d5 	.word	0x0800e9d5
 800def0:	00000000 	.word	0x00000000
 800def4:	3f7ffff7 	.word	0x3f7ffff7
 800def8:	7149f2ca 	.word	0x7149f2ca
 800defc:	3f800007 	.word	0x3f800007
 800df00:	3eaaaaab 	.word	0x3eaaaaab
 800df04:	36eca570 	.word	0x36eca570
 800df08:	3fb8aa3b 	.word	0x3fb8aa3b
 800df0c:	3fb8aa00 	.word	0x3fb8aa00
 800df10:	4b800000 	.word	0x4b800000
 800df14:	001cc471 	.word	0x001cc471
 800df18:	005db3d6 	.word	0x005db3d6
 800df1c:	0800ea08 	.word	0x0800ea08
 800df20:	fffff000 	.word	0xfffff000
 800df24:	3e6c3255 	.word	0x3e6c3255
 800df28:	3e53f142 	.word	0x3e53f142
 800df2c:	3e8ba305 	.word	0x3e8ba305
 800df30:	3edb6db7 	.word	0x3edb6db7
 800df34:	3f19999a 	.word	0x3f19999a
 800df38:	3f763800 	.word	0x3f763800
 800df3c:	3f76384f 	.word	0x3f76384f
 800df40:	369dc3a0 	.word	0x369dc3a0
 800df44:	0800ea18 	.word	0x0800ea18
 800df48:	0800ea10 	.word	0x0800ea10
 800df4c:	3338aa3c 	.word	0x3338aa3c
 800df50:	f040 8092 	bne.w	800e078 <__ieee754_powf+0x530>
 800df54:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800df4c <__ieee754_powf+0x404>
 800df58:	ee37 7a67 	vsub.f32	s14, s14, s15
 800df5c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800df60:	eef4 6ac7 	vcmpe.f32	s13, s14
 800df64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df68:	f73f aef6 	bgt.w	800dd58 <__ieee754_powf+0x210>
 800df6c:	15db      	asrs	r3, r3, #23
 800df6e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800df72:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800df76:	4103      	asrs	r3, r0
 800df78:	4423      	add	r3, r4
 800df7a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800df7e:	4947      	ldr	r1, [pc, #284]	; (800e09c <__ieee754_powf+0x554>)
 800df80:	3a7f      	subs	r2, #127	; 0x7f
 800df82:	4111      	asrs	r1, r2
 800df84:	ea23 0101 	bic.w	r1, r3, r1
 800df88:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800df8c:	ee07 1a10 	vmov	s14, r1
 800df90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800df94:	f1c2 0217 	rsb	r2, r2, #23
 800df98:	4110      	asrs	r0, r2
 800df9a:	2c00      	cmp	r4, #0
 800df9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dfa0:	bfb8      	it	lt
 800dfa2:	4240      	neglt	r0, r0
 800dfa4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800dfa8:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800e0a0 <__ieee754_powf+0x558>
 800dfac:	ee17 3a10 	vmov	r3, s14
 800dfb0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800dfb4:	f023 030f 	bic.w	r3, r3, #15
 800dfb8:	ee07 3a10 	vmov	s14, r3
 800dfbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfc0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800dfc4:	eddf 7a37 	vldr	s15, [pc, #220]	; 800e0a4 <__ieee754_powf+0x55c>
 800dfc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfcc:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800dfd0:	eddf 6a35 	vldr	s13, [pc, #212]	; 800e0a8 <__ieee754_powf+0x560>
 800dfd4:	eeb0 0a67 	vmov.f32	s0, s15
 800dfd8:	eea7 0a26 	vfma.f32	s0, s14, s13
 800dfdc:	eeb0 6a40 	vmov.f32	s12, s0
 800dfe0:	eea7 6a66 	vfms.f32	s12, s14, s13
 800dfe4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800dfe8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800dfec:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800e0ac <__ieee754_powf+0x564>
 800dff0:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800e0b0 <__ieee754_powf+0x568>
 800dff4:	eea7 6a26 	vfma.f32	s12, s14, s13
 800dff8:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800e0b4 <__ieee754_powf+0x56c>
 800dffc:	eee6 6a07 	vfma.f32	s13, s12, s14
 800e000:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800e0b8 <__ieee754_powf+0x570>
 800e004:	eea6 6a87 	vfma.f32	s12, s13, s14
 800e008:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800e0bc <__ieee754_powf+0x574>
 800e00c:	eee6 6a07 	vfma.f32	s13, s12, s14
 800e010:	eeb0 6a40 	vmov.f32	s12, s0
 800e014:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800e018:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800e01c:	eeb0 7a46 	vmov.f32	s14, s12
 800e020:	ee77 6a66 	vsub.f32	s13, s14, s13
 800e024:	ee20 6a06 	vmul.f32	s12, s0, s12
 800e028:	eee0 7a27 	vfma.f32	s15, s0, s15
 800e02c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800e030:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e034:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e038:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800e03c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e040:	ee10 3a10 	vmov	r3, s0
 800e044:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800e048:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e04c:	da1a      	bge.n	800e084 <__ieee754_powf+0x53c>
 800e04e:	f000 f8b1 	bl	800e1b4 <scalbnf>
 800e052:	ee20 0a08 	vmul.f32	s0, s0, s16
 800e056:	e5c9      	b.n	800dbec <__ieee754_powf+0xa4>
 800e058:	4a19      	ldr	r2, [pc, #100]	; (800e0c0 <__ieee754_powf+0x578>)
 800e05a:	4293      	cmp	r3, r2
 800e05c:	dd02      	ble.n	800e064 <__ieee754_powf+0x51c>
 800e05e:	eddf 7a19 	vldr	s15, [pc, #100]	; 800e0c4 <__ieee754_powf+0x57c>
 800e062:	e67b      	b.n	800dd5c <__ieee754_powf+0x214>
 800e064:	d108      	bne.n	800e078 <__ieee754_powf+0x530>
 800e066:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e06a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800e06e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e072:	f6ff af7b 	blt.w	800df6c <__ieee754_powf+0x424>
 800e076:	e7f2      	b.n	800e05e <__ieee754_powf+0x516>
 800e078:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800e07c:	f73f af76 	bgt.w	800df6c <__ieee754_powf+0x424>
 800e080:	2000      	movs	r0, #0
 800e082:	e78f      	b.n	800dfa4 <__ieee754_powf+0x45c>
 800e084:	ee00 3a10 	vmov	s0, r3
 800e088:	e7e3      	b.n	800e052 <__ieee754_powf+0x50a>
 800e08a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e08e:	e5ad      	b.n	800dbec <__ieee754_powf+0xa4>
 800e090:	eeb0 0a68 	vmov.f32	s0, s17
 800e094:	e5aa      	b.n	800dbec <__ieee754_powf+0xa4>
 800e096:	eeb0 0a48 	vmov.f32	s0, s16
 800e09a:	e5a7      	b.n	800dbec <__ieee754_powf+0xa4>
 800e09c:	007fffff 	.word	0x007fffff
 800e0a0:	3f317218 	.word	0x3f317218
 800e0a4:	35bfbe8c 	.word	0x35bfbe8c
 800e0a8:	3f317200 	.word	0x3f317200
 800e0ac:	3331bb4c 	.word	0x3331bb4c
 800e0b0:	b5ddea0e 	.word	0xb5ddea0e
 800e0b4:	388ab355 	.word	0x388ab355
 800e0b8:	bb360b61 	.word	0xbb360b61
 800e0bc:	3e2aaaab 	.word	0x3e2aaaab
 800e0c0:	43160000 	.word	0x43160000
 800e0c4:	0da24260 	.word	0x0da24260

0800e0c8 <__ieee754_sqrtf>:
 800e0c8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e0cc:	4770      	bx	lr

0800e0ce <matherr>:
 800e0ce:	2000      	movs	r0, #0
 800e0d0:	4770      	bx	lr

0800e0d2 <fabsf>:
 800e0d2:	ee10 3a10 	vmov	r3, s0
 800e0d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e0da:	ee00 3a10 	vmov	s0, r3
 800e0de:	4770      	bx	lr

0800e0e0 <finitef>:
 800e0e0:	ee10 3a10 	vmov	r3, s0
 800e0e4:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800e0e8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800e0ec:	bfac      	ite	ge
 800e0ee:	2000      	movge	r0, #0
 800e0f0:	2001      	movlt	r0, #1
 800e0f2:	4770      	bx	lr

0800e0f4 <nanf>:
 800e0f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e0fc <nanf+0x8>
 800e0f8:	4770      	bx	lr
 800e0fa:	bf00      	nop
 800e0fc:	7fc00000 	.word	0x7fc00000

0800e100 <rintf>:
 800e100:	b513      	push	{r0, r1, r4, lr}
 800e102:	ee10 1a10 	vmov	r1, s0
 800e106:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e10a:	0ddc      	lsrs	r4, r3, #23
 800e10c:	3c7f      	subs	r4, #127	; 0x7f
 800e10e:	2c16      	cmp	r4, #22
 800e110:	dc46      	bgt.n	800e1a0 <rintf+0xa0>
 800e112:	b32b      	cbz	r3, 800e160 <rintf+0x60>
 800e114:	2c00      	cmp	r4, #0
 800e116:	ee10 2a10 	vmov	r2, s0
 800e11a:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800e11e:	da21      	bge.n	800e164 <rintf+0x64>
 800e120:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800e124:	425b      	negs	r3, r3
 800e126:	4a21      	ldr	r2, [pc, #132]	; (800e1ac <rintf+0xac>)
 800e128:	0a5b      	lsrs	r3, r3, #9
 800e12a:	0d09      	lsrs	r1, r1, #20
 800e12c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e130:	0509      	lsls	r1, r1, #20
 800e132:	430b      	orrs	r3, r1
 800e134:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800e138:	ee07 3a90 	vmov	s15, r3
 800e13c:	edd2 6a00 	vldr	s13, [r2]
 800e140:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800e144:	ed8d 7a01 	vstr	s14, [sp, #4]
 800e148:	eddd 7a01 	vldr	s15, [sp, #4]
 800e14c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e150:	ee17 3a90 	vmov	r3, s15
 800e154:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e158:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800e15c:	ee00 3a10 	vmov	s0, r3
 800e160:	b002      	add	sp, #8
 800e162:	bd10      	pop	{r4, pc}
 800e164:	4b12      	ldr	r3, [pc, #72]	; (800e1b0 <rintf+0xb0>)
 800e166:	4123      	asrs	r3, r4
 800e168:	4219      	tst	r1, r3
 800e16a:	d0f9      	beq.n	800e160 <rintf+0x60>
 800e16c:	085b      	lsrs	r3, r3, #1
 800e16e:	4219      	tst	r1, r3
 800e170:	d006      	beq.n	800e180 <rintf+0x80>
 800e172:	ea21 0203 	bic.w	r2, r1, r3
 800e176:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e17a:	fa43 f404 	asr.w	r4, r3, r4
 800e17e:	4322      	orrs	r2, r4
 800e180:	4b0a      	ldr	r3, [pc, #40]	; (800e1ac <rintf+0xac>)
 800e182:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e186:	ed90 7a00 	vldr	s14, [r0]
 800e18a:	ee07 2a90 	vmov	s15, r2
 800e18e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e192:	edcd 7a01 	vstr	s15, [sp, #4]
 800e196:	ed9d 0a01 	vldr	s0, [sp, #4]
 800e19a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e19e:	e7df      	b.n	800e160 <rintf+0x60>
 800e1a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e1a4:	d3dc      	bcc.n	800e160 <rintf+0x60>
 800e1a6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e1aa:	e7d9      	b.n	800e160 <rintf+0x60>
 800e1ac:	0800ea20 	.word	0x0800ea20
 800e1b0:	007fffff 	.word	0x007fffff

0800e1b4 <scalbnf>:
 800e1b4:	b508      	push	{r3, lr}
 800e1b6:	ee10 2a10 	vmov	r2, s0
 800e1ba:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800e1be:	ed2d 8b02 	vpush	{d8}
 800e1c2:	eef0 0a40 	vmov.f32	s1, s0
 800e1c6:	d004      	beq.n	800e1d2 <scalbnf+0x1e>
 800e1c8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e1cc:	d306      	bcc.n	800e1dc <scalbnf+0x28>
 800e1ce:	ee70 0a00 	vadd.f32	s1, s0, s0
 800e1d2:	ecbd 8b02 	vpop	{d8}
 800e1d6:	eeb0 0a60 	vmov.f32	s0, s1
 800e1da:	bd08      	pop	{r3, pc}
 800e1dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e1e0:	d21c      	bcs.n	800e21c <scalbnf+0x68>
 800e1e2:	4b1f      	ldr	r3, [pc, #124]	; (800e260 <scalbnf+0xac>)
 800e1e4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800e264 <scalbnf+0xb0>
 800e1e8:	4298      	cmp	r0, r3
 800e1ea:	ee60 0a27 	vmul.f32	s1, s0, s15
 800e1ee:	db10      	blt.n	800e212 <scalbnf+0x5e>
 800e1f0:	ee10 2a90 	vmov	r2, s1
 800e1f4:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800e1f8:	3b19      	subs	r3, #25
 800e1fa:	4403      	add	r3, r0
 800e1fc:	2bfe      	cmp	r3, #254	; 0xfe
 800e1fe:	dd0f      	ble.n	800e220 <scalbnf+0x6c>
 800e200:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800e268 <scalbnf+0xb4>
 800e204:	eeb0 0a48 	vmov.f32	s0, s16
 800e208:	f000 f834 	bl	800e274 <copysignf>
 800e20c:	ee60 0a08 	vmul.f32	s1, s0, s16
 800e210:	e7df      	b.n	800e1d2 <scalbnf+0x1e>
 800e212:	eddf 7a16 	vldr	s15, [pc, #88]	; 800e26c <scalbnf+0xb8>
 800e216:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800e21a:	e7da      	b.n	800e1d2 <scalbnf+0x1e>
 800e21c:	0ddb      	lsrs	r3, r3, #23
 800e21e:	e7ec      	b.n	800e1fa <scalbnf+0x46>
 800e220:	2b00      	cmp	r3, #0
 800e222:	dd06      	ble.n	800e232 <scalbnf+0x7e>
 800e224:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800e228:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800e22c:	ee00 3a90 	vmov	s1, r3
 800e230:	e7cf      	b.n	800e1d2 <scalbnf+0x1e>
 800e232:	f113 0f16 	cmn.w	r3, #22
 800e236:	da06      	bge.n	800e246 <scalbnf+0x92>
 800e238:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e23c:	4298      	cmp	r0, r3
 800e23e:	dcdf      	bgt.n	800e200 <scalbnf+0x4c>
 800e240:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800e26c <scalbnf+0xb8>
 800e244:	e7de      	b.n	800e204 <scalbnf+0x50>
 800e246:	3319      	adds	r3, #25
 800e248:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800e24c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800e250:	eddf 7a07 	vldr	s15, [pc, #28]	; 800e270 <scalbnf+0xbc>
 800e254:	ee07 3a10 	vmov	s14, r3
 800e258:	ee67 0a27 	vmul.f32	s1, s14, s15
 800e25c:	e7b9      	b.n	800e1d2 <scalbnf+0x1e>
 800e25e:	bf00      	nop
 800e260:	ffff3cb0 	.word	0xffff3cb0
 800e264:	4c000000 	.word	0x4c000000
 800e268:	7149f2ca 	.word	0x7149f2ca
 800e26c:	0da24260 	.word	0x0da24260
 800e270:	33000000 	.word	0x33000000

0800e274 <copysignf>:
 800e274:	ee10 3a10 	vmov	r3, s0
 800e278:	ee10 2a90 	vmov	r2, s1
 800e27c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e280:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800e284:	4313      	orrs	r3, r2
 800e286:	ee00 3a10 	vmov	s0, r3
 800e28a:	4770      	bx	lr

0800e28c <_init>:
 800e28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e28e:	bf00      	nop
 800e290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e292:	bc08      	pop	{r3}
 800e294:	469e      	mov	lr, r3
 800e296:	4770      	bx	lr

0800e298 <_fini>:
 800e298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e29a:	bf00      	nop
 800e29c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e29e:	bc08      	pop	{r3}
 800e2a0:	469e      	mov	lr, r3
 800e2a2:	4770      	bx	lr
