Synthesis report
Mon Nov  6 08:35:18 2023
Quartus Prime Version 23.4.0 Internal Build 66 11/05/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis IP Cores Summary
  6. Synthesis Partition Summary
  7. Source Assignments for User Entity altera_reset_controller Instance: rst_controller
  8. Source Assignments for User Entity altera_reset_controller_1 Instance: rst_controller_001
  9. Source Assignments for User Entity qsys_top_iopll_0_altera_iopll_1931_nie5y4y Instance: iopll_0|iopll_0
 10. Source Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy Instance: jtag_uart_0|jtag_uart_0
 11. Ignored Source Level Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy Instance: jtag_uart_0|jtag_uart_0
 12. Ignored Source Level Assignments for User Entity qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy Instance: pio_0|pio_0
 13. Ignored Source Level Assignments for User Entity altera_avalon_sysid_qsys Instance: sysid_qsys_0|sysid_qsys_0
 14. Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_ug4puiy Instance: mm_interconnect_0|cmd_demux_001
 15. Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi Instance: mm_interconnect_0|cmd_demux_003
 16. Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i Instance: mm_interconnect_0|rsp_demux_006
 17. Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa Instance: mm_interconnect_0|rsp_demux_004
 18. Source Assignments for User Entity altera_reset_synchronizer Instance: rst_controller|alt_rst_sync_uq1
 19. Source Assignments for User Entity altera_reset_synchronizer_1 Instance: rst_controller_001|alt_rst_req_sync_uq1
 20. Source Assignments for User Entity altera_reset_synchronizer_2 Instance: rst_controller_001|alt_rst_sync_uq1
 21. Ignored Source Level Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w Instance: jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w
 22. Ignored Source Level Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r Instance: jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r
 23. Parameter Settings for User Entity altera_reset_controller Instance: rst_controller
 24. Parameter Settings for User Entity altera_reset_controller_1 Instance: rst_controller_001
 25. Parameter Settings for User Entity qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki Instance: intel_onchip_memory_0|intel_onchip_memory_0
 26. Parameter Settings for User Entity altera_avalon_sysid_qsys Instance: sysid_qsys_0|sysid_qsys_0
 27. Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki Instance: mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator
 28. Parameter Settings for User Entity qsys_top_altera_merlin_axi_translator_1931_d46vvwa Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_translator
 29. Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_1 Instance: mm_interconnect_0|sysid_qsys_0_control_slave_translator
 30. Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_2 Instance: mm_interconnect_0|intel_niosv_m_0_dm_agent_translator
 31. Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_3 Instance: mm_interconnect_0|pio_0_s1_translator
 32. Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_4 Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_translator
 33. Parameter Settings for User Entity qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a Instance: mm_interconnect_0|intel_niosv_m_0_data_manager_agent
 34. Parameter Settings for User Entity qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a_1 Instance: mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent
 35. Parameter Settings for User Entity qsys_top_altera_merlin_slave_agent_1921_b6r3djy Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent
 36. Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo
 37. Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_1 Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo
 38. Parameter Settings for User Entity qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent
 39. Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_2 Instance: mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo
 40. Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_3 Instance: mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo
 41. Parameter Settings for User Entity qsys_top_altera_merlin_traffic_limiter_1921_ggluely Instance: mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter
 42. Parameter Settings for User Entity altera_reset_synchronizer Instance: rst_controller|alt_rst_sync_uq1
 43. Parameter Settings for User Entity altera_reset_synchronizer_1 Instance: rst_controller_001|alt_rst_req_sync_uq1
 44. Parameter Settings for User Entity altera_reset_synchronizer_2 Instance: rst_controller_001|alt_rst_sync_uq1
 45. Parameter Settings for User Entity qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki_axi_bursting_adapter Instance: intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter
 46. Parameter Settings for User Entity altera_syncram Instance: intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component
 47. Parameter Settings for User Entity altera_merlin_burst_uncompressor Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor
 48. Parameter Settings for User Entity altera_merlin_address_alignment Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|check_and_align_address_to_size
 49. Parameter Settings for User Entity altera_merlin_burst_uncompressor_1 Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor
 50. Parameter Settings for User Entity qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo
 51. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_utv3xty_default_decode Instance: mm_interconnect_0|router|the_default_decode
 52. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_zl5jwpa_default_decode Instance: mm_interconnect_0|router_001|the_default_decode
 53. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_kr7tdby_default_decode Instance: mm_interconnect_0|router_002|the_default_decode
 54. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_ximin2q_default_decode Instance: mm_interconnect_0|router_003|the_default_decode
 55. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_u3zwzza_default_decode Instance: mm_interconnect_0|router_010|the_default_decode
 56. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_dimnyca_default_decode Instance: mm_interconnect_0|router_005|the_default_decode
 57. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_jtwzolq_default_decode Instance: mm_interconnect_0|router_006|the_default_decode
 58. Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_4swavfy_default_decode Instance: mm_interconnect_0|router_008|the_default_decode
 59. Parameter Settings for User Entity altera_merlin_arbitrator Instance: mm_interconnect_0|cmd_mux_006|arb
 60. Parameter Settings for User Entity altera_merlin_arbitrator_1 Instance: mm_interconnect_0|cmd_mux_004|arb
 61. Parameter Settings for User Entity altera_merlin_arbitrator_2 Instance: mm_interconnect_0|rsp_mux_001|arb
 62. Parameter Settings for User Entity altera_merlin_arbitrator_3 Instance: mm_interconnect_0|rsp_mux_003|arb
 63. Parameter Settings for User Entity scfifo Instance: jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo
 64. Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_4 Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr
 65. Parameter Settings for User Entity altera_merlin_arb_adder Instance: mm_interconnect_0|rsp_mux_003|arb|adder
 66. Parameter Settings for User Entity altera_merlin_arb_adder_1 Instance: mm_interconnect_0|cmd_mux_004|arb|adder
 67. Parameter Settings for User Entity altera_merlin_arb_adder_2 Instance: mm_interconnect_0|rsp_mux_001|arb|adder
 68. Partition "root_partition" Resource Utilization by Entity
 69. State Machine - Summary
 70. State Machine - intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state
 71. Registers Protected by Synthesis
 72. Registers Removed During Synthesis
 73. Removed Registers Triggering Further Register Optimizations
 74. General Register Statistics for Partition "root_partition"
 75. Inverted Register Statistics
 76. Multiplexer Restructuring Statistics (Restructuring Performed)
 77. Preserve for Debug Assignments for Partition "root_partition"
 78. Post-Synthesis Netlist Statistics for Partition "root_partition"
 79. Synthesis Resource Usage Summary for Partition "root_partition"
 80. Synthesis RAM Summary for Partition "root_partition"
 81. Partition "auto_fab_0" Resource Utilization by Entity
 82. Registers Removed During Synthesis
 83. General Register Statistics for Partition "auto_fab_0"
 84. Inverted Register Statistics
 85. Multiplexer Restructuring Statistics (Restructuring Performed)
 86. Preserve for Debug Assignments for Partition "auto_fab_0"
 87. Post-Synthesis Netlist Statistics for Partition "auto_fab_0"
 88. Synthesis Resource Usage Summary for Partition "auto_fab_0"
 89. Top Causes of Logic Optimized Away During Sweep
 90. Warnings for onchip_mem.hex
 91. Warnings for qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv
 92. Analysis & Elaboration Messages
 93. Logic Synthesis Messages
 94. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Mon Nov  6 08:35:17 2023 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; qsys_top                              ;
; Family                ; Agilex 7                              ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; AGFB014R24B2E2V         ;                         ;
; Top-level entity name                                                           ; qsys_top                ; top                     ;
; Family name                                                                     ; Agilex 7                ; Cyclone 10 GX           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Enable Design Assistant in the compilation flow                                 ; On                      ; On                      ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Allow RAM Retiming                                                              ; Off                     ; Off                     ;
; Allow DSP Retiming                                                              ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; Waive gated clock synchronizer check                                            ; On                      ; On                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Physical Shift Register Inference                                               ; On                      ; On                      ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Report Propagation of Constraints                                               ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Aggressive Multiplexer Area Optimization                                        ; Auto                    ; Auto                    ;
; 6LUT to Extended Mode Conversion                                                ; Auto                    ; Auto                    ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Show Collapsible Rows in Ascii Report for Warning Summary Reports               ; On                      ; On                      ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 10     ;
; Maximum allowed            ; 2      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------+----------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                       ; File Type                                                                   ; File Name with Absolute Path                                                                                                                                                                                                                                        ; Library                                              ; IP Source                                                  ; Include Files                    ; MD5                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------+----------------------------------+----------------------------------+
; top.sdc                                                                                                                                                                ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/top.sdc                                                                                                                                                                ;                                                      ;                                                            ;                                  ; ca15b76d636bd5f0ac08f11a71f0f3a7 ;
; ip/qsys_top/qsys_top_clock_in.ip                                                                                                                                       ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_clock_in.ip                                                                                                                                       ;                                                      ;                                                            ;                                  ; 67c6a2d0daa8a5833750b3de4677da04 ;
; ip/qsys_top/qsys_top_clock_in/synth/qsys_top_clock_in.v                                                                                                                ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_clock_in/synth/qsys_top_clock_in.v                                                                                                                ; qsys_top_clock_in                                    ; ip/qsys_top/qsys_top_clock_in.ip                           ;                                  ; 3378b1bf92d48a43e2580468233da6f0 ;
; qsys_top.qsys                                                                                                                                                          ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top.qsys                                                                                                                                                          ;                                                      ;                                                            ;                                  ; a669a36484784e9ec8898fd56b81771e ;
; qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv                                                               ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv                                                               ; altera_merlin_slave_translator_191                   ; qsys_top.qsys                                              ;                                  ; 5e1f19ee0edbe5be8f8d8fdf8c803974 ;
; qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv                                                                 ; altera_merlin_axi_translator_1931                    ; qsys_top.qsys                                              ;                                  ; ba7d9d287ca62649a4802691addf28e1 ;
; qsys_top/altera_merlin_axi_master_ni_1962/synth/altera_merlin_address_alignment.sv                                                                                     ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_master_ni_1962/synth/altera_merlin_address_alignment.sv                                                                                     ; altera_merlin_axi_master_ni_1962                     ; qsys_top.qsys                                              ;                                  ; 0c08b0f115f88f91f20935f029219f93 ;
; qsys_top/altera_merlin_axi_master_ni_1962/synth/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_master_ni_1962/synth/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv                                                                   ; altera_merlin_axi_master_ni_1962                     ; qsys_top.qsys                                              ;                                  ; 0582ba9212db18b8119bce549609f01f ;
; qsys_top/altera_merlin_slave_agent_1921/synth/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv                                                                       ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_slave_agent_1921/synth/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv                                                                       ; altera_merlin_slave_agent_1921                       ; qsys_top.qsys                                              ;                                  ; 7a28543dd997b1498450e1428abbcb27 ;
; qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv                                                                                      ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv                                                                                      ; altera_merlin_slave_agent_1921                       ; qsys_top.qsys                                              ;                                  ; 8b5b79bf5aaff9c97c266158dc8f8020 ;
; qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                ; altera_avalon_sc_fifo_1931                           ; qsys_top.qsys                                              ;                                  ; cc72e5ee73986b53b29c05692bb28189 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri.v                                                ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri.v                                                ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; e9155af10c7f7b3e4a704ee05af30d82 ;
; qsys_top/altera_avalon_st_pipeline_stage_1930/synth/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv                                                           ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv                                                           ; altera_avalon_st_pipeline_stage_1930                 ; qsys_top.qsys                                              ;                                  ; dd352c34c9dd29d4dc61c0d82f65fe69 ;
; qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v                                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v                                                                                   ; altera_avalon_st_pipeline_stage_1930                 ; qsys_top.qsys                                              ;                                  ; 5b5af3118563a53b806f1c13168f804d ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a.v                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a.v                                      ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; e02a64ab7822eb31e5d95987a00351ef ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli.v                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli.v                                      ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 7e51a8213553a846c8d935541f0f7bf7 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy.v                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy.v                                      ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 5d96d3cc984c2eed4b2bfae4041e4265 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv                                                                                     ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv                                                                                     ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 8b5b79bf5aaff9c97c266158dc8f8020 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv                                                                                      ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv                                                                                      ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 0c08b0f115f88f91f20935f029219f93 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv                                                                                                           ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 7ac1018ffd31f44a7834c6901c211c8d ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_response_mem_c6ig3wy.sv                                                                                              ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_response_mem_c6ig3wy.sv                                                                                              ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 34ec7b521424fecd426573c55f43f8ce ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_comp_sel_c6ig3wy.sv                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_comp_sel_c6ig3wy.sv                                                                                                  ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 5057497a431730dc10a0439d0ade82e1 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_pri_mux_c6ig3wy.sv                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_pri_mux_c6ig3wy.sv                                                                                                   ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 098622dd99b93eb990ae2a7a8ecdab92 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_sipo_plus_c6ig3wy.sv                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_sipo_plus_c6ig3wy.sv                                                                                                 ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 224623d2d120797198da40dae6701f07 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_response_mem_c6ig3wy.sv                                                                                              ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_response_mem_c6ig3wy.sv                                                                                              ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 0d191cc8f3b9ceb511ab3fe8bc6acea5 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_comp_sel_c6ig3wy.sv                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_comp_sel_c6ig3wy.sv                                                                                                  ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 5bbb2c5e050f447f32db867e6b559dbd ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_pri_mux_c6ig3wy.sv                                                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_pri_mux_c6ig3wy.sv                                                                                                   ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 50fdf462171aaf9d42e96b9fa7bd660e ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_sipo_plus_c6ig3wy.sv                                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_sipo_plus_c6ig3wy.sv                                                                                                 ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 3bfbe4b5f982489f23145659438b0af1 ;
; qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv                                                                     ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv                                                                     ; altera_merlin_axi_slave_ni_1971                      ; qsys_top.qsys                                              ;                                  ; 7f58fe21fce52741b62c9e1a23518f75 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_utv3xty.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_utv3xty.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; 8905549893039e43f1f2894306ad609c ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_zl5jwpa.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_zl5jwpa.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; 914a9c55a55d8b737d4ddef30ed77fd4 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_kr7tdby.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_kr7tdby.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; a45879edc0574793b3fe5b3006c748c3 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ximin2q.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_ximin2q.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; 2fd49b5713c90609fd202f004632aa73 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_u3zwzza.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_u3zwzza.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; cf2944226b8cb873acdae8a71f7f9359 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_dimnyca.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_dimnyca.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; 5bea071360043f02f912248fd405479f ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jtwzolq.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jtwzolq.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; b454509f01020980dce51bdb48c23c45 ;
; qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4swavfy.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4swavfy.sv                                                                                 ; altera_merlin_router_1921                            ; qsys_top.qsys                                              ;                                  ; fe264aacdd6c2f7d99a0e086839133a2 ;
; qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy.v                                          ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy.v                                          ; altera_merlin_traffic_limiter_1921                   ; qsys_top.qsys                                              ;                                  ; 2827d9af7e1da64cc77cd583531506ce ;
; qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                      ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                      ; altera_merlin_traffic_limiter_1921                   ; qsys_top.qsys                                              ;                                  ; 0885426b026fd80a2e350d0c4dedb41c ;
; qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                     ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                     ; altera_merlin_traffic_limiter_1921                   ; qsys_top.qsys                                              ;                                  ; 5b5af3118563a53b806f1c13168f804d ;
; qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_ggluely.sv                                                               ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_ggluely.sv                                                               ; altera_merlin_traffic_limiter_1921                   ; qsys_top.qsys                                              ;                                  ; 1c41173ed2825ac986532e379a3281db ;
; qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ug4puiy.sv                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ug4puiy.sv                                                                   ; altera_merlin_demultiplexer_1921                     ; qsys_top.qsys                                              ;                                  ; 1b83925ba3b561caeb55e1a3448f0285 ;
; qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi.sv                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi.sv                                                                   ; altera_merlin_demultiplexer_1921                     ; qsys_top.qsys                                              ;                                  ; 246a156fa8b0559d5a0ba481b1b7d786 ;
; qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_6ealezi.sv                                                                       ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_6ealezi.sv                                                                       ; altera_merlin_multiplexer_1922                       ; qsys_top.qsys                                              ;                                  ; 68ddf2402e12944d398377a9d77286b2 ;
; qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                              ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                              ; altera_merlin_multiplexer_1922                       ; qsys_top.qsys                                              ;                                  ; ea829c09d9b0ac5c8dfd4d0eee5e06f6 ;
; qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_lv5gxfa.sv                                                                       ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_lv5gxfa.sv                                                                       ; altera_merlin_multiplexer_1922                       ; qsys_top.qsys                                              ;                                  ; 070842ca08b32eb7720adace564e6ff8 ;
; qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i.sv                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i.sv                                                                   ; altera_merlin_demultiplexer_1921                     ; qsys_top.qsys                                              ;                                  ; 6ec6245b265377c519ab0754cce07a0e ;
; qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa.sv                                                                   ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa.sv                                                                   ; altera_merlin_demultiplexer_1921                     ; qsys_top.qsys                                              ;                                  ; 189a88c722958c2917b35d6e04dd0a18 ;
; qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_bwmblcq.sv                                                                       ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_bwmblcq.sv                                                                       ; altera_merlin_multiplexer_1922                       ; qsys_top.qsys                                              ;                                  ; dd0658d0a24ea6b23441001e7a7f0fa6 ;
; qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_humqmaa.sv                                                                       ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_humqmaa.sv                                                                       ; altera_merlin_multiplexer_1922                       ; qsys_top.qsys                                              ;                                  ; 5ee7c8d25798fe5ee31a7eb3a4d780d5 ;
; qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_fimi64y.v                                                                              ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_fimi64y.v                                                                              ; altera_mm_interconnect_1920                          ; qsys_top.qsys                                              ;                                  ; 5b935c6cd2d0fc7ae97129a786112e77 ;
; qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_ghcid5i.sv                                                                                       ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_ghcid5i.sv                                                                                       ; altera_irq_mapper_2001                               ; qsys_top.qsys                                              ;                                  ; 370c33114223a9c574320a7bfb754a9b ;
; qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                                  ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                                  ; altera_reset_controller_1922                         ; qsys_top.qsys                                              ;                                  ; 27f7b2faa921cc3077943f5fc820ccce ;
; qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                                ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                                ; altera_reset_controller_1922                         ; qsys_top.qsys                                              ;                                  ; 0c643c300c174b71ad9c9e416a49c058 ;
; qsys_top/synth/qsys_top.v                                                                                                                                              ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/synth/qsys_top.v                                                                                                                                              ; qsys_top                                             ; qsys_top.qsys                                              ;                                  ; d79814d20301d390ea643a692f6272f8 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                                                                                                                                ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0.ip                                                                                                                                ;                                                      ;                                                            ;                                  ; 293a597133701e8515b189ae6c108de7 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                      ; altera_reset_controller_1922                         ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 27f7b2faa921cc3077943f5fc820ccce ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                    ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                    ; altera_reset_controller_1922                         ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 0c643c300c174b71ad9c9e416a49c058 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_reset_controller.v                                                                            ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_reset_controller.v                                                                            ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 07461b5b841ef1971c692bf9a6063783 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_opcode_def.sv                                                                                 ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_opcode_def.sv                                                                                 ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 0bec6a44a0ba0d45ef6fc4557d729429 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_mem_op_state.sv                                                                               ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_mem_op_state.sv                                                                               ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 1e49e58d2e080e7d6d3dfd510da27a79 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_ram.sv                                                                                        ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_ram.sv                                                                                        ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; f73cc096c53d6c589ac643762b064cd8 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_reg_file.sv                                                                                   ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_reg_file.sv                                                                                   ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 15aeae27f3def50de318c863f352c629 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_csr.sv                                                                                        ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_csr.sv                                                                                        ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 40ca285a0a1b384c4927851b19986cc4 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_interrupt_handler.sv                                                                          ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_interrupt_handler.sv                                                                          ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; b6c905dc2ffadd261006bb2de6f833e7 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_instr_buffer.sv                                                                               ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_instr_buffer.sv                                                                               ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 589e977f806149651539db3b44b62e87 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_bus_req.sv                                                                                    ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_bus_req.sv                                                                                    ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; a2f73e53cacdea13fea38840f4705055 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_shift.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_shift.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 8ee6db03848b759e5d64429bdb3901ec ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_alu.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_alu.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; eb933a54d4f4bd9cf15b703e035499e1 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_decoder.sv                                                                                  ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_decoder.sv                                                                                  ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 428f323e5728adfc5263d5827f656477 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_lsu.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_lsu.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; a11d6f94de9cfa853ac1aa830a181b5a ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_core.sv                                                                                     ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_core.sv                                                                                     ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; e0fb33beda240f44ce22bbe6483b4ffb ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_csr.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_c_csr.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; b9930e55dfd7792188020f71c2300f37 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_top.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_top.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 0df4dd1f00a4e1c809b14fca09dc2110 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_alu.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_alu.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 3348d22b2c283f8c5e9e20928b1ad9b6 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_decoder.sv                                                                                  ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_decoder.sv                                                                                  ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 62868d688ef6adbf473e24c5e343aa56 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_lsu.sv                                                                                      ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_lsu.sv                                                                                      ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 877ce0eee08da5f95f3a577d9801264e ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_core.sv                                                                                     ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_core.sv                                                                                     ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 248a5c0dcda71d086c9415ae72351ee7 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_instr_prefetch.sv                                                                           ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_instr_prefetch.sv                                                                           ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; efee119b71edbffa51c1d47ac9dd7453 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_shift_module.sv                                                                             ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_m_shift_module.sv                                                                             ; intel_niosv_m_unit_2210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 20696d7ebeb2865083e75e6728f084b6 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_timer_msip_120/synth/niosv_timer_msip.sv                                                                              ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_timer_msip_120/synth/niosv_timer_msip.sv                                                                              ; intel_niosv_timer_msip_120                           ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 11de5320604596b8208a9542af9eb3cc ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/csr_mlab.mif                                                                                        ; User-Specified Memory Initialization File                                   ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/csr_mlab.mif                                                                                        ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 5bd1d0d79a8a047b4a0d2554bc5d3ce2 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/debug_rom.mif                                                                                       ; User-Specified Memory Initialization File                                   ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/debug_rom.mif                                                                                       ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; d0b114e799a8f77473e2ca13236c4cb7 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_dm_def.sv                                                                                     ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_dm_def.sv                                                                                     ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 88fd3226e773d1add92feefdbfca81a7 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_ram.sv                                                                                        ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_ram.sv                                                                                        ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; f73cc096c53d6c589ac643762b064cd8 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_dm_jtag2mm.sv                                                                                 ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_dm_jtag2mm.sv                                                                                 ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 6eeecb40e2269b32816067af587f351d ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_dm_top.sv                                                                                     ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_dm_top.sv                                                                                     ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; bf8d0af9bab4c16149b51726f74082bf ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv                                                                               ; Encrypted Altera IP File                                                    ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv                                                                               ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; e3694804b1cb2eeb59d41a5cfeafd29f ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_std_synchronizer_bundle.v                                                                    ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_std_synchronizer_bundle.v                                                                    ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 4673c63b5eede9df1ec6b4f4ba104cda ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_std_synchronizer_nocut.v                                                                     ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_std_synchronizer_nocut.v                                                                     ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; bec501c059c24255e2d6d06a3bca11dd ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_std_synchronizer.v                                                                           ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_std_synchronizer.v                                                                           ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 0dca8b4fdc773ccf56383a14c1f02e25 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_clock_crosser.v                                                                    ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_clock_crosser.v                                                                    ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; bb12992593c0cfaab6233378c088ba0c ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_handshake_clock_crosser.v                                                          ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_handshake_clock_crosser.v                                                          ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 41890abcb2f99f97b5eefb68d2f60211 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_pipeline_base.v                                                                    ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_pipeline_base.v                                                                    ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 5b5af3118563a53b806f1c13168f804d ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_pipeline_stage.sv                                                                  ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_pipeline_stage.sv                                                                  ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; d5117a4e94c66429f76e8d7dcc132a14 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_reset_synchronizer.v                                                                         ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_reset_synchronizer.v                                                                         ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 0c643c300c174b71ad9c9e416a49c058 ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_reset_controller.v                                                                           ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_reset_controller.v                                                                           ; intel_niosv_dbg_mod_210                              ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 27f7b2faa921cc3077943f5fc820ccce ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/altera_irq_mapper_2001/synth/qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly.sv                                           ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/altera_irq_mapper_2001/synth/qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly.sv                                           ; altera_irq_mapper_2001                               ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; ef3f1e90f8c6afbcf72259b8f4d1dd9f ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_2310/synth/qsys_top_intel_niosv_m_0_intel_niosv_m_2310_dxns7li.v                                                    ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_2310/synth/qsys_top_intel_niosv_m_0_intel_niosv_m_2310_dxns7li.v                                                    ; intel_niosv_m_2310                                   ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 4f9186dbf415b21e198cf003cc13df4c ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/synth/qsys_top_intel_niosv_m_0.v                                                                                                  ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/synth/qsys_top_intel_niosv_m_0.v                                                                                                  ; qsys_top_intel_niosv_m_0                             ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ;                                  ; 0c01ee032fa29365b1f48fc3c1a3d946 ;
; ip/qsys_top/qsys_top_intel_onchip_memory_0.ip                                                                                                                          ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_onchip_memory_0.ip                                                                                                                          ;                                                      ;                                                            ;                                  ; 7e72923557fb3cdb7cc4bdec2e6ce0e7 ;
; ip/qsys_top/qsys_top_intel_onchip_memory_0/intel_onchip_memory_147/synth/qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki.sv                             ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_onchip_memory_0/intel_onchip_memory_147/synth/qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki.sv                             ; intel_onchip_memory_147                              ; ip/qsys_top/qsys_top_intel_onchip_memory_0.ip              ;                                  ; 5835c1be7882a04e5f167b42d4f49ee5 ;
; ip/qsys_top/qsys_top_intel_onchip_memory_0/intel_onchip_memory_147/synth/qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki_axi_bursting_adapter.sv        ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_onchip_memory_0/intel_onchip_memory_147/synth/qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki_axi_bursting_adapter.sv        ; intel_onchip_memory_147                              ; ip/qsys_top/qsys_top_intel_onchip_memory_0.ip              ;                                  ; 351e504f0fab9a7d98daa3ffdded5413 ;
; ip/qsys_top/qsys_top_intel_onchip_memory_0/synth/qsys_top_intel_onchip_memory_0.v                                                                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_onchip_memory_0/synth/qsys_top_intel_onchip_memory_0.v                                                                                      ; qsys_top_intel_onchip_memory_0                       ; ip/qsys_top/qsys_top_intel_onchip_memory_0.ip              ;                                  ; 1883f39d8b615884de95462eedb0c738 ;
; ip/qsys_top/qsys_top_jtag_uart_0.ip                                                                                                                                    ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0.ip                                                                                                                                    ;                                                      ;                                                            ;                                  ; 0438c77c122642b4ac61f7cd96faa7ee ;
; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v                                        ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v                                        ; altera_avalon_jtag_uart_1924                         ; ip/qsys_top/qsys_top_jtag_uart_0.ip                        ;                                  ; 720b51e659c412c8841aa79162e535e9 ;
; ip/qsys_top/qsys_top_jtag_uart_0/synth/qsys_top_jtag_uart_0.v                                                                                                          ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/synth/qsys_top_jtag_uart_0.v                                                                                                          ; qsys_top_jtag_uart_0                                 ; ip/qsys_top/qsys_top_jtag_uart_0.ip                        ;                                  ; 8d7a6f3e0584fd20b2241778aec6d000 ;
; ip/qsys_top/qsys_top_pio_0.ip                                                                                                                                          ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_pio_0.ip                                                                                                                                          ;                                                      ;                                                            ;                                  ; 9803361be6e1f9346b2dfcabafc36790 ;
; ip/qsys_top/qsys_top_pio_0/altera_avalon_pio_1923/synth/qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy.v                                                                ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_pio_0/altera_avalon_pio_1923/synth/qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy.v                                                                ; altera_avalon_pio_1923                               ; ip/qsys_top/qsys_top_pio_0.ip                              ;                                  ; fac3233a95d1283f14a92647eef6acb2 ;
; ip/qsys_top/qsys_top_pio_0/synth/qsys_top_pio_0.v                                                                                                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_pio_0/synth/qsys_top_pio_0.v                                                                                                                      ; qsys_top_pio_0                                       ; ip/qsys_top/qsys_top_pio_0.ip                              ;                                  ; 40418e428e9096abfde335ee61acd6a1 ;
; ip/qsys_top/qsys_top_sysid_qsys_0.ip                                                                                                                                   ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_sysid_qsys_0.ip                                                                                                                                   ;                                                      ;                                                            ;                                  ; fa565f1ce48b04f18691d58d8e5bb9ea ;
; ip/qsys_top/qsys_top_sysid_qsys_0/altera_avalon_sysid_qsys_1915/synth/altera_avalon_sysid_qsys.v                                                                       ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_sysid_qsys_0/altera_avalon_sysid_qsys_1915/synth/altera_avalon_sysid_qsys.v                                                                       ; altera_avalon_sysid_qsys_1915                        ; ip/qsys_top/qsys_top_sysid_qsys_0.ip                       ;                                  ; 2c9127174f3ec0881a373256c2649e7f ;
; ip/qsys_top/qsys_top_sysid_qsys_0/synth/qsys_top_sysid_qsys_0.v                                                                                                        ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_sysid_qsys_0/synth/qsys_top_sysid_qsys_0.v                                                                                                        ; qsys_top_sysid_qsys_0                                ; ip/qsys_top/qsys_top_sysid_qsys_0.ip                       ;                                  ; 49067ebf063e858a2ca4b3bcd21a8398 ;
; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0.ip                                                                                                                         ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_s10_user_rst_clkgate_0.ip                                                                                                                         ;                                                      ;                                                            ;                                  ; e98aa62d32ebccfc87e82d4343702735 ;
; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate.sv                                                      ; User-Specified SystemVerilog HDL File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_s10_user_rst_clkgate_0/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate.sv                                                      ; altera_s10_user_rst_clkgate_1947                     ; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0.ip             ;                                  ; 284cd7d211bef50734dd805c3bfbeb6d ;
; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0/synth/qsys_top_s10_user_rst_clkgate_0.v                                                                                    ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_s10_user_rst_clkgate_0/synth/qsys_top_s10_user_rst_clkgate_0.v                                                                                    ; qsys_top_s10_user_rst_clkgate_0                      ; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0.ip             ;                                  ; 8dce7e220af9b1fbfcd98812a9e0c08d ;
; ip/qsys_top/qsys_top_iopll_0.ip                                                                                                                                        ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_iopll_0.ip                                                                                                                                        ;                                                      ;                                                            ;                                  ; 116d79fb70120fa1169e361a3fb1c68d ;
; ip/qsys_top/qsys_top_iopll_0/altera_iopll_1931/synth/qsys_top_iopll_0_altera_iopll_1931_nie5y4y.v                                                                      ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_iopll_0/altera_iopll_1931/synth/qsys_top_iopll_0_altera_iopll_1931_nie5y4y.v                                                                      ; altera_iopll_1931                                    ; ip/qsys_top/qsys_top_iopll_0.ip                            ;                                  ; 6192592ba4c0d0927cf5e560ebc4027a ;
; ip/qsys_top/qsys_top_iopll_0/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                          ; User-Specified File                                                         ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_iopll_0/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                          ; altera_iopll_1931                                    ; ip/qsys_top/qsys_top_iopll_0.ip                            ;                                  ; 77818d39863d7bcd8cd7cfb510d7a252 ;
; ip/qsys_top/qsys_top_iopll_0/synth/qsys_top_iopll_0.v                                                                                                                  ; User-Specified Verilog HDL File                                             ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_iopll_0/synth/qsys_top_iopll_0.v                                                                                                                  ; qsys_top_iopll_0                                     ; ip/qsys_top/qsys_top_iopll_0.ip                            ;                                  ; 5d62bcafb6bbf8cea51a62e8362c976f ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip                                                                                                             ; User-Specified IP File                                                      ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip                                                                                                             ;                                                      ;                                                            ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_sld_splitter_1920/synth/alt_sld_fab_0_altera_sld_splitter_1920_zdpy7bq.sv                                              ; Encrypted Auto-Generated Megafunction                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_sld_splitter_1920/synth/alt_sld_fab_0_altera_sld_splitter_1920_zdpy7bq.sv                                              ; altera_sld_splitter_1920                             ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                                       ; Encrypted Auto-Generated Megafunction                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                                       ; altera_jtag_wys_atom_1920                            ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi.vhd                                             ; Encrypted Auto-Generated Megafunction                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi.vhd                                             ; altera_sld_jtag_hub_1920                             ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_nxjimtq.sv            ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_nxjimtq.sv            ; altera_connection_identification_hub_1920            ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_reset_release_for_debug_203/synth/intel_configuration_reset_release_for_debug.v                           ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_reset_release_for_debug_203/synth/intel_configuration_reset_release_for_debug.v                           ; intel_configuration_reset_release_for_debug_203      ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/conf_reset_src.v                                                        ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/conf_reset_src.v                                                        ; intel_configuration_debug_reset_release_hub_203      ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_reset_release_to_debug_logic_203/synth/intel_configuration_reset_release_to_debug_logic.v                 ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_reset_release_to_debug_logic_203/synth/intel_configuration_reset_release_to_debug_logic.v                 ; intel_configuration_reset_release_to_debug_logic_203 ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/grounded_conf_reset_src.v                                               ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/grounded_conf_reset_src.v                                               ; intel_configuration_debug_reset_release_hub_203      ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_mfqd2xa.v ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_mfqd2xa.v ; intel_configuration_debug_reset_release_hub_203      ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_agilex_reset_release_from_sdm_203/synth/alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci.v                 ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_agilex_reset_release_from_sdm_203/synth/alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci.v                 ; intel_agilex_reset_release_from_sdm_203              ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_agilex_reset_release_from_sdm_203/synth/intel_agilex_reset_release_from_sdm_atom.v                                      ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/intel_agilex_reset_release_from_sdm_203/synth/intel_agilex_reset_release_from_sdm_atom.v                                      ; intel_agilex_reset_release_from_sdm_203              ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_p7gfh6a.v                                                               ; Encrypted Auto-Generated Megafunction                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_p7gfh6a.v                                                               ; alt_sld_fab_1920                                     ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                               ; Encrypted Auto-Generated Megafunction                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                               ; alt_sld_fab_0_10                                     ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                                         ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                                         ; alt_sld_fab_0                                        ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip ;                                  ;                                  ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                             ; altera_work                                          ;                                                            ;                                  ; 3b1e46683386af22dfe68e31c108e094 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                     ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                                                  ; altera_work                                          ;                                                            ;                                  ; 3b7a746629bdaca6f63435e87fa10b78 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                         ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                                                      ; altera_work                                          ;                                                            ;                                  ; 250f2b84faf7950a0035c1d4e0d48a15 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                           ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                        ; altera_work                                          ;                                                            ;                                  ; 93929ac72ea32b0c84261cceadc64e44 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                              ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                           ; altera_work                                          ;                                                            ;                                  ; 6256b5d6e0a120264bd8e7a62ecef4fb ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                       ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                    ; altera_work                                          ;                                                            ;                                  ; 68f32742557102ea2db3088731d4343f ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                           ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                        ; altera_work                                          ;                                                            ;                                  ; 79ab1000228e6cd501ea9d998070e369 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_syncram.tdf                                                                      ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_syncram.tdf                                                                                                                                                                   ; altera_work                                          ;                                                            ;                                  ; 5ae7d8f7a51173c93319b19c54230168 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/scfifo.tdf                                                                              ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                                           ; altera_work                                          ;                                                            ;                                  ; 92e5de0d806721509527270333893d8d ;
; a_regfifo.inc                                                                                                                                                          ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                                        ;                                                      ;                                                            ;                                  ;                                  ;
; a_dpfifo.inc                                                                                                                                                           ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                                         ;                                                      ;                                                            ;                                  ;                                  ;
; a_i2fifo.inc                                                                                                                                                           ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                                         ;                                                      ;                                                            ;                                  ;                                  ;
; a_fffifo.inc                                                                                                                                                           ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                                         ;                                                      ;                                                            ;                                  ;                                  ;
; a_f2fifo.inc                                                                                                                                                           ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                                         ;                                                      ;                                                            ;                                  ;                                  ;
; aglobal234.inc                                                                                                                                                         ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/aglobal234.inc                                                                                                                                                                       ;                                                      ;                                                            ;                                  ;                                  ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                       ; altera_work                                          ;                                                            ;                                  ; c7068cc088d39a447be9d7754106169a ;
; stratix_ram_block.inc                                                                                                                                                  ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                                ;                                                      ;                                                            ;                                  ;                                  ;
; lpm_mux.inc                                                                                                                                                            ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                          ;                                                      ;                                                            ;                                  ;                                  ;
; lpm_decode.inc                                                                                                                                                         ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                       ;                                                      ;                                                            ;                                  ;                                  ;
; a_rdenreg.inc                                                                                                                                                          ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                        ;                                                      ;                                                            ;                                  ;                                  ;
; altrom.inc                                                                                                                                                             ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                           ;                                                      ;                                                            ;                                  ;                                  ;
; altram.inc                                                                                                                                                             ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                           ;                                                      ;                                                            ;                                  ;                                  ;
; altdpram.inc                                                                                                                                                           ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                         ;                                                      ;                                                            ;                                  ;                                  ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_6gf62.tdf                            ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_6gf62.tdf                                                                                                                         ;                                                      ;                                                            ;                                  ; cc262c524cdb49fb9bea1a563d5bfb2b ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_mi552.tdf                       ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_mi552.tdf                                                                                                                    ;                                                      ;                                                            ;                                  ; d59c84cd4e9af6299e52594f1d9c2381 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/decode_7f002.tdf                                    ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/decode_7f002.tdf                                                                                                                                 ;                                                      ;                                                            ;                                  ; 21f20f5b5d0e933b5e533165deae78b2 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/mux_ebod1.tdf                                       ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/mux_ebod1.tdf                                                                                                                                    ;                                                      ;                                                            ;                                  ; 6b23e72b039e55b5b8d809a4326228f3 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/scfifo_rpoj1.tdf                                    ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/scfifo_rpoj1.tdf                                                                                                                                 ;                                                      ;                                                            ;                                  ; 34cc79ef1cf03134cf2512ff1402dd23 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/a_dpfifo_fqbj1.tdf                                  ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/a_dpfifo_fqbj1.tdf                                                                                                                               ;                                                      ;                                                            ;                                  ; c89ca24aef56df6d742faa5b67ab647e ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/a_fefifo_1pu6.tdf                                   ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/a_fefifo_1pu6.tdf                                                                                                                                ;                                                      ;                                                            ;                                  ; b590897e11d6e1bd244713fda63c9d82 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/cntr_7bm42.tdf                                      ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/cntr_7bm42.tdf                                                                                                                                   ;                                                      ;                                                            ;                                  ; 75c759206d6a1d443c2b48dac26e280a ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_u8fq1.tdf                            ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_u8fq1.tdf                                                                                                                         ;                                                      ;                                                            ;                                  ; 2fd8f1c2f17dfea298d0970780512052 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_tuti.tdf                        ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_tuti.tdf                                                                                                                     ;                                                      ;                                                            ;                                  ; 5b42e0f675b9335069fa4c41d2de5e92 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altsyncram_g46k.tdf                                 ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altsyncram_g46k.tdf                                                                                                                              ;                                                      ;                                                            ;                                  ; 331c8559d2d0e35edf2e4815bde5f631 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_ipo82.tdf                       ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_ipo82.tdf                                                                                                                    ;                                                      ;                                                            ;                                  ; 0df78555fab989f327f321ca762eeb93 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altsyncram_8glg.tdf                                 ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altsyncram_8glg.tdf                                                                                                                              ;                                                      ;                                                            ;                                  ; 8d5c5690aab2533888b7d77cb645dd54 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_hjvu.tdf                        ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_hjvu.tdf                                                                                                                     ;                                                      ;                                                            ;                                  ; b39fd08fd2e196fa0f430cc03fb960ca ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/decode_nsla1.tdf                                    ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/decode_nsla1.tdf                                                                                                                                 ;                                                      ;                                                            ;                                  ; 42c260567b0275f8549be6b11da3229c ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/mux_1mrl.tdf                                        ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/mux_1mrl.tdf                                                                                                                                     ;                                                      ;                                                            ;                                  ; 657e294a7c4c554be38f72998581246c ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altsyncram_fv6u.tdf                                 ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altsyncram_fv6u.tdf                                                                                                                              ;                                                      ;                                                            ;                                  ; 89babc66b1cfd14806b5f5b71d3078c3 ;
; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_bfma.tdf                        ; Auto-Generated Megafunction                                                 ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/tmp-clearbox/top/9680/altera_syncram_impl_bfma.tdf                                                                                                                     ;                                                      ;                                                            ;                                  ; 6953edc2e77817f3a2ef638d04294a6c ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_counter.sv                                                                       ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_counter.sv                                                                                                                                                                    ; altera_work                                          ;                                                            ;                                  ; 13341a61af49feca62b1c065ab7f44c9 ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_hub.vhd                                                                             ; Encrypted Auto-Generated Megafunction                                       ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                          ; altera_sld                                           ;                                                            ;                                  ;                                  ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                        ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                     ; altera_work                                          ;                                                            ;                                  ;                                  ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_debug_config_reset_release_source_endpoint.v                                     ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_debug_config_reset_release_source_endpoint.v                                                                                                                                  ; altera_work                                          ;                                                            ;                                  ;                                  ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                          ; Encrypted Megafunction                                                      ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                       ; altera_work                                          ;                                                            ;                                  ;                                  ;
; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_debug_config_reset_release_endpoint.vhd                                          ; Megafunction                                                                ; /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_debug_config_reset_release_endpoint.vhd                                                                                                                                       ; altera_work                                          ;                                                            ;                                  ;                                  ;
; onchip_mem.hex                                                                                                                                                         ; Auto-Found Memory Initialization File                                       ; /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex                                                                                                                                                         ;                                                      ;                                                            ;                                  ;                                  ;
; qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; User-Specified Synopsys Design Constraints File                             ; qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                                                                                                             ;                                                      ; qsys_top.qsys                                              ; 87b7c68e9980820f301ac01933242cfb ;                                  ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                    ; User-Specified Synopsys Design Constraints File                             ; ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                                                                                 ;                                                      ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ; 87b7c68e9980820f301ac01933242cfb ;                                  ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                        ; User-Specified Synopsys Design Constraints File                             ; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                                                                     ;                                                      ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ; 27b934fd1714200b508dd0132e721bed ;                                  ;
; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_reset_controller.sdc                                                                         ; User-Specified Synopsys Design Constraints File                             ; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/altera_reset_controller.sdc                                                                                                                                                                      ;                                                      ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip                    ; 87b7c68e9980820f301ac01933242cfb ;                                  ;
; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                                  ; User-Specified Synopsys Design Constraints File                             ; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                                                                               ;                                                      ; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0.ip             ; 7f0f35a57a0ff82ea82e2a0543725039 ;                                  ;
; ip/qsys_top/qsys_top_iopll_0/altera_iopll_1931/synth/qsys_top_iopll_0_altera_iopll_1931_nie5y4y.sdc                                                                    ; User-Specified Synopsys Design Constraints File                             ; ip/qsys_top/qsys_top_iopll_0/altera_iopll_1931/synth/qsys_top_iopll_0_altera_iopll_1931_nie5y4y.sdc                                                                                                                                                                 ;                                                      ; ip/qsys_top/qsys_top_iopll_0.ip                            ; 58adc71aa6aa970632fae6c3dcda44d0 ;                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                                                                                                                                 ;
+-------------------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------+------------------------------------------------+
; Vendor            ; IP Core Name                                ; Version ; Release Date ; License Type ; Entity Instance                                                                                 ; IP Include File                                ;
+-------------------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------+------------------------------------------------+
; N/A               ; QsysPrimePro                                ; 23.4    ; N/A          ; N/A          ;                                                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; intel_niosv_m                               ; 23.1.0  ; N/A          ; N/A          ; intel_niosv_m_0                                                                                 ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip        ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart                                                            ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst                                   ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst                     ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|buffer_inst         ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst                     ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_a          ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_b          ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|instr_decoder_inst                ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|alu_inst                          ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst                        ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst                          ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|read_cmd                 ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|wr_data                  ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|wr_addr                  ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst                          ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|irq_inst                 ;                                                ;
; Intel Corporation ; altera_irq_mapper                           ; 20.0.1  ; N/A          ; N/A          ; intel_niosv_m_0|intel_niosv_m_0|irq_mapper_002                                                  ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip        ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod                                                         ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst                                                ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst                                                 ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst                           ;                                                ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst                                    ;                                                ;
; Intel Corporation ; altera_reset_controller                     ; 19.2.2  ; N/A          ; N/A          ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|rst_controller                                          ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip        ;
; Intel Corporation ; altera_irq_mapper                           ; 20.0.1  ; N/A          ; N/A          ; intel_niosv_m_0|intel_niosv_m_0|irq_mapper_001                                                  ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip        ;
; Intel FPGA        ; Nios V/m Microcontroller Intel FPGA IP      ; N/A     ; N/A          ; Licensed     ; intel_niosv_m_0|intel_niosv_m_0|timer_module                                                    ;                                                ;
; Intel Corporation ; altera_irq_mapper                           ; 20.0.1  ; N/A          ; N/A          ; intel_niosv_m_0|intel_niosv_m_0|irq_mapper                                                      ; ip/qsys_top/qsys_top_intel_niosv_m_0.ip        ;
; Intel Corporation ; alt_sld_fab                                 ; 19.2.0  ; N/A          ; N/A          ; auto_fab_0                                                                                      ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip    ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0                                                                        ;                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                          ;                                                ;
; Intel Corporation ; intel_agilex_reset_release_from_sdm         ; 20.3    ; N/A          ; N/A          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset                                        ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip    ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|splitter                                                 ;                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                                ;                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                                 ;                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_mod_inst                                   ;                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                       ;                                                ;
; Intel Corporation ; intel_configuration_debug_reset_release_hub ; 20.3    ; N/A          ; N/A          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric                                        ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip    ;
; Intel Corporation ; intel_configuration_reset_release_for_debug ; 20.3    ; N/A          ; N/A          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src                         ; sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip    ;
; Intel Corporation ; intel_onchip_memory                         ; 1.4.7   ; N/A          ; N/A          ; intel_onchip_memory_0                                                                           ; ip/qsys_top/qsys_top_intel_onchip_memory_0.ip  ;
; Intel Corporation ; altera_reset_controller                     ; 19.2.2  ; N/A          ; N/A          ; rst_controller_001                                                                              ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_iopll                                ; 19.3.1  ; N/A          ; N/A          ; iopll_0                                                                                         ; ip/qsys_top/qsys_top_iopll_0.ip                ;
; Intel Corporation ; altera_avalon_sysid_qsys                    ; 19.1.5  ; N/A          ; N/A          ; sysid_qsys_0                                                                                    ; ip/qsys_top/qsys_top_sysid_qsys_0.ip           ;
; Intel Corporation ; altera_avalon_pio                           ; 19.2.3  ; N/A          ; N/A          ; pio_0                                                                                           ; ip/qsys_top/qsys_top_pio_0.ip                  ;
; Intel Corporation ; altera_avalon_jtag_uart                     ; 19.2.4  ; N/A          ; N/A          ; jtag_uart_0                                                                                     ; ip/qsys_top/qsys_top_jtag_uart_0.ip            ;
; Intel Corporation ; altera_mm_interconnect                      ; 19.2.0  ; N/A          ; N/A          ; mm_interconnect_0                                                                               ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_translator              ; 19.1    ; N/A          ; N/A          ; mm_interconnect_0|pio_0_s1_translator                                                           ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_007                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|rsp_mux_001                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux                                                                       ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo                                       ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_002                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux                                                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_axi_translator                ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_translator                                       ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|rsp_mux                                                                       ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_agent                   ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent                                           ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_009                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|cmd_demux_001                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo                                                       ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux_006                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_004                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux_004                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_translator              ; 19.1    ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_translator                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_axi_slave_ni                  ; 19.7.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent                                            ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr  ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_traffic_limiter               ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter                                ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_agent                   ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|sysid_qsys_0_control_slave_agent                                              ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux_005                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux_001                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_translator              ; 19.1    ; N/A          ; N/A          ; mm_interconnect_0|sysid_qsys_0_control_slave_translator                                         ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_006                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|cmd_demux_002                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_agent                   ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent                                                ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|pio_0_s1_agent_rdata_fifo                                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux_004                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_001                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux_005                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_axi_master_ni                 ; 19.6.2  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent                                            ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_008                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_traffic_limiter               ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter                                ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_agent                   ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|pio_0_s1_agent                                                                ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux_003                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo                               ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_003                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux_002                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_translator              ; 19.1    ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_dm_agent_translator                                           ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                  ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_010                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|rsp_mux_003                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|cmd_demux_003                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux_002                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_agent                   ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent                                          ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_slave_translator              ; 19.1    ; N/A          ; N/A          ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator                                      ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router_005                                                                    ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux_006                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_axi_master_ni                 ; 19.6.2  ; N/A          ; N/A          ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|rsp_mux_002                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|cmd_demux                                                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_avalon_sc_fifo                       ; 19.3.1  ; N/A          ; N/A          ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo                                     ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_multiplexer                   ; 19.2.2  ; N/A          ; N/A          ; mm_interconnect_0|cmd_mux_001                                                                   ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_router                        ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|router                                                                        ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_merlin_demultiplexer                 ; 19.2.1  ; N/A          ; N/A          ; mm_interconnect_0|rsp_demux_003                                                                 ; qsys_top.qsys                                  ;
; Intel Corporation ; altera_irq_mapper                           ; 20.0.1  ; N/A          ; N/A          ; irq_mapper                                                                                      ; qsys_top.qsys                                  ;
; Intel Corporation ; QsysPrimePro                                ; 23.4    ; N/A          ; N/A          ; clock_in                                                                                        ; ip/qsys_top/qsys_top_clock_in.ip               ;
; Intel Corporation ; altera_s10_user_rst_clkgate                 ; 19.4.7  ; N/A          ; N/A          ; reset_release_0                                                                                 ; ip/qsys_top/qsys_top_s10_user_rst_clkgate_0.ip ;
; Intel Corporation ; altera_reset_controller                     ; 19.2.2  ; N/A          ; N/A          ; rst_controller                                                                                  ; qsys_top.qsys                                  ;
+-------------------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
;  auto_fab_0    ; auto_fab_0     ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_controller Instance: rst_controller                    ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
; Assignment        ; Value ; From ; To                                  ; Source Location               ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_controller.v:139 ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
All Instances:
rst_controller



+--------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_controller_1 Instance: rst_controller_001              ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
; Assignment        ; Value ; From ; To                                  ; Source Location               ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_controller.v:139 ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
All Instances:
rst_controller_001



+----------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity qsys_top_iopll_0_altera_iopll_1931_nie5y4y Instance: iopll_0|iopll_0  ;
+-----------------------------------+-------+------+-----+-------------------------------------------------+
; Assignment                        ; Value ; From ; To  ; Source Location                                 ;
+-----------------------------------+-------+------+-----+-------------------------------------------------+
; IGNORE_LCELL_BUFFERS              ; OFF   ; -    ; gnd ; qsys_top_iopll_0_altera_iopll_1931_nie5y4y.v:81 ;
; REMOVE_REDUNDANT_LOGIC_CELLS      ; OFF   ; -    ; gnd ; qsys_top_iopll_0_altera_iopll_1931_nie5y4y.v:81 ;
; IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL ; ON    ; -    ; gnd ; qsys_top_iopll_0_altera_iopll_1931_nie5y4y.v:81 ;
+-----------------------------------+-------+------+-----+-------------------------------------------------+
All Instances:
iopll_0|iopll_0



+--------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy Instance: jtag_uart_0|jtag_uart_0 ;
+---------------------------+---------------------+------+----+------------------------------------------------------------------+
; Assignment                ; Value               ; From ; To ; Source Location                                                  ;
+---------------------------+---------------------+------+----+------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -  ; qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:386  ;
+---------------------------+---------------------+------+----+------------------------------------------------------------------+
All Instances:
jtag_uart_0|jtag_uart_0



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy Instance: jtag_uart_0|jtag_uart_0                                               ;
+---------------+-------+----+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; To ; Reason                  ; Source Location                                                                                                                     ;
+---------------+-------+----+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Level1        ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:386 ;
; message_level ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:386 ;
+---------------+-------+----+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
jtag_uart_0|jtag_uart_0



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for User Entity qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy Instance: pio_0|pio_0                                              ;
+---------------+-------+----+-------------------------+------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; To ; Reason                  ; Source Location                                                                                            ;
+---------------+-------+----+-------------------------+------------------------------------------------------------------------------------------------------------+
; Level1        ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_pio_0/altera_avalon_pio_1923/synth/qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy.v:21 ;
; message_level ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_pio_0/altera_avalon_pio_1923/synth/qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy.v:21 ;
+---------------+-------+----+-------------------------+------------------------------------------------------------------------------------------------------------+
All Instances:
pio_0|pio_0



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for User Entity altera_avalon_sysid_qsys Instance: sysid_qsys_0|sysid_qsys_0                                              ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; To ; Reason                  ; Source Location                                                                                     ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------+
; Level1        ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_sysid_qsys_0/altera_avalon_sysid_qsys_1915/synth/altera_avalon_sysid_qsys.v:22 ;
; message_level ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_sysid_qsys_0/altera_avalon_sysid_qsys_1915/synth/altera_avalon_sysid_qsys.v:22 ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------+
All Instances:
sysid_qsys_0|sysid_qsys_0



+--------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_ug4puiy Instance: mm_interconnect_0|cmd_demux_001 ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                       ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; qsys_top_altera_merlin_demultiplexer_1921_ug4puiy.sv:105                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; qsys_top_altera_merlin_demultiplexer_1921_ug4puiy.sv:107                              ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|cmd_demux
mm_interconnect_0|cmd_demux_001



+--------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi Instance: mm_interconnect_0|cmd_demux_003 ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                       ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi.sv:77                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi.sv:79                               ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|cmd_demux_002
mm_interconnect_0|cmd_demux_003



+--------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i Instance: mm_interconnect_0|rsp_demux_006 ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                       ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i.sv:77                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i.sv:79                               ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|rsp_demux
mm_interconnect_0|rsp_demux_001
mm_interconnect_0|rsp_demux_002
mm_interconnect_0|rsp_demux_003
mm_interconnect_0|rsp_demux_005
mm_interconnect_0|rsp_demux_006



+--------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa Instance: mm_interconnect_0|rsp_demux_004 ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                       ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa.sv:91                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa.sv:93                               ;
+-----------------+-------+------+-------+---------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|rsp_demux_004



+-----------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer Instance: rst_controller|alt_rst_sync_uq1          ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29 ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47 ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
All Instances:
rst_controller|alt_rst_sync_uq1



+------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_1 Instance: rst_controller_001|alt_rst_req_sync_uq1 ;
+---------------------------+-------+------+-------------------------------------+---------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                 ;
+---------------------------+-------+------+-------------------------------------+---------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29  ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47  ;
+---------------------------+-------+------+-------------------------------------+---------------------------------+
All Instances:
rst_controller|alt_rst_req_sync_uq1
rst_controller_001|alt_rst_req_sync_uq1



+-----------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_2 Instance: rst_controller_001|alt_rst_sync_uq1    ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29 ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47 ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
All Instances:
rst_controller_001|alt_rst_sync_uq1



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w Instance: jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; To ; Reason                  ; Source Location                                                                                                                                                       ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Level1        ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:133                                   ;
; message_level ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:133                                   ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for User Entity qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r Instance: jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; To ; Reason                  ; Source Location                                                                                                                                                       ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Level1        ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:298                                   ;
; message_level ; 1     ; -  ; Invalid assignment name ; ip/qsys_top/qsys_top_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy.v:298                                   ;
+---------------+-------+----+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r



+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_controller Instance: rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
All Instances:
rst_controller



+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_controller_1 Instance: rst_controller_001 ;
+---------------------------+-------+-------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                  ;
+---------------------------+-------+-------------------------------------------------------+
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                        ;
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                        ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                        ;
+---------------------------+-------+-------------------------------------------------------+
All Instances:
rst_controller_001



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki Instance: intel_onchip_memory_0|intel_onchip_memory_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; INIT_FILE      ; onchip_mem.hex ; String                                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
All Instances:
intel_onchip_memory_0|intel_onchip_memory_0



+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_sysid_qsys Instance: sysid_qsys_0|sysid_qsys_0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ID_VALUE       ; 165   ; Signed Integer                                                         ;
; TIMESTAMP      ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
All Instances:
sysid_qsys_0|sysid_qsys_0



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki Instance: mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; SYNC_RESET                     ; 1     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; WAITREQUEST_ALLOWANCE          ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_axi_translator_1931_d46vvwa Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_translator ;
+-----------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                          ;
+-----------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT                  ; 0     ; Signed Integer                                                                                                ;
; BURST_SIZE                        ; 2     ; Signed Integer                                                                                                ;
; CALCULATE_ARUSER_ADDRCHK          ; 0     ; Unsigned Binary                                                                                               ;
; CALCULATE_AWUSER_ADDRCHK          ; 0     ; Unsigned Binary                                                                                               ;
; CALCULATE_RUSER_DATACHK           ; 0     ; Unsigned Binary                                                                                               ;
; CALCULATE_WUSER_DATACHK           ; 0     ; Unsigned Binary                                                                                               ;
; DATACHK_WIDTH                     ; 4     ; Signed Integer                                                                                                ;
; DATA_WIDTH                        ; 32    ; Signed Integer                                                                                                ;
; M0_ADDR_WIDTH                     ; 20    ; Signed Integer                                                                                                ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                        ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                ;
; M0_ID_WIDTH                       ; 2     ; Signed Integer                                                                                                ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                ;
; M0_PADDING_ZERO                   ; 12    ; Signed Integer                                                                                                ;
; M0_PARITY_ADDR_WIDTH              ; 32    ; Signed Integer                                                                                                ;
; M0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                ;
; M0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                ;
; M0_SAI_WIDTH                      ; 4     ; Signed Integer                                                                                                ;
; M0_USER_ADDRCHK_WIDTH             ; 4     ; Signed Integer                                                                                                ;
; M0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                ;
; M0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                ;
; POISON_WIDTH                      ; 1     ; Signed Integer                                                                                                ;
; ROLE_BASED_USER                   ; 0     ; Signed Integer                                                                                                ;
; S0_ADDR_WIDTH                     ; 20    ; Signed Integer                                                                                                ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                        ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                ;
; S0_ID_WIDTH                       ; 2     ; Signed Integer                                                                                                ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                ;
; S0_PADDING_ZERO                   ; 12    ; Signed Integer                                                                                                ;
; S0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                ;
; S0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                ;
; S0_SAI_WIDTH                      ; 4     ; Signed Integer                                                                                                ;
; S0_USER_ADDRCHK_WIDTH             ; 4     ; Signed Integer                                                                                                ;
; S0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                ;
; S0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                ;
; SKIP_USER_ADDRCHK_CAL             ; 0     ; Unsigned Binary                                                                                               ;
; STROBE_WIDTH                      ; 4     ; Signed Integer                                                                                                ;
; USE_M0_ARCACHE                    ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARLOCK                     ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARPROT                     ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARQOS                      ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARREGION                   ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARUSER                     ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                ;
; USE_M0_ARUSER_SAI                 ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWCACHE                    ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWLOCK                     ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWPROT                     ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWQOS                      ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWREGION                   ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWUSER                     ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                ;
; USE_M0_AWUSER_SAI                 ; 0     ; Signed Integer                                                                                                ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                                ;
; USE_M0_BUSER                      ; 0     ; Signed Integer                                                                                                ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                                ;
; USE_M0_RUSER                      ; 0     ; Signed Integer                                                                                                ;
; USE_M0_RUSER_DATACHK              ; 0     ; Signed Integer                                                                                                ;
; USE_M0_RUSER_POISON               ; 0     ; Signed Integer                                                                                                ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                                ;
; USE_M0_WUSER                      ; 0     ; Signed Integer                                                                                                ;
; USE_M0_WUSER_DATACHK              ; 0     ; Signed Integer                                                                                                ;
; USE_M0_WUSER_POISON               ; 0     ; Signed Integer                                                                                                ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARCACHE                    ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARQOS                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARREGION                   ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARUSER                     ; 1     ; Signed Integer                                                                                                ;
; USE_S0_ARUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                ;
; USE_S0_ARUSER_SAI                 ; 0     ; Signed Integer                                                                                                ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWCACHE                    ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWQOS                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWREGION                   ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWUSER                     ; 1     ; Signed Integer                                                                                                ;
; USE_S0_AWUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                ;
; USE_S0_AWUSER_SAI                 ; 0     ; Signed Integer                                                                                                ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                                ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_BUSER                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                                ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_RUSER                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_RUSER_DATACHK              ; 0     ; Signed Integer                                                                                                ;
; USE_S0_RUSER_POISON               ; 0     ; Signed Integer                                                                                                ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_WUSER                      ; 1     ; Signed Integer                                                                                                ;
; USE_S0_WUSER_DATACHK              ; 0     ; Signed Integer                                                                                                ;
; USE_S0_WUSER_POISON               ; 0     ; Signed Integer                                                                                                ;
+-----------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_onchip_memory_0_axi_s1_translator



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_1 Instance: mm_interconnect_0|sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; SYNC_RESET                     ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; WAITREQUEST_ALLOWANCE          ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|sysid_qsys_0_control_slave_translator



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_2 Instance: mm_interconnect_0|intel_niosv_m_0_dm_agent_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; SYNC_RESET                     ; 1     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; WAITREQUEST_ALLOWANCE          ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_dm_agent_translator



+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_3 Instance: mm_interconnect_0|pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; SYNC_RESET                     ; 1     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; WAITREQUEST_ALLOWANCE          ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|pio_0_s1_translator



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_slave_translator_191_x56fcki_4 Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; SYNC_RESET                     ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; WAITREQUEST_ALLOWANCE          ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_translator



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a Instance: mm_interconnect_0|intel_niosv_m_0_data_manager_agent ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT          ; 0        ; Signed Integer                                                                                               ;
; ADDRCHK_WIDTH             ; 1        ; Signed Integer                                                                                               ;
; ADDR_USER_WIDTH           ; 1        ; Signed Integer                                                                                               ;
; ADDR_WIDTH                ; 32       ; Signed Integer                                                                                               ;
; AXI_BURST_LENGTH_WIDTH    ; 4        ; Signed Integer                                                                                               ;
; AXI_LOCK_WIDTH            ; 2        ; Signed Integer                                                                                               ;
; AXI_VERSION               ; AXI4Lite ; String                                                                                                       ;
; DATACHK_WIDTH             ; 4        ; Signed Integer                                                                                               ;
; DATA_USER_WIDTH           ; 1        ; Signed Integer                                                                                               ;
; ID                        ; 0        ; Signed Integer                                                                                               ;
; ID_WIDTH                  ; 1        ; Signed Integer                                                                                               ;
; PADDING_ZERO              ; -24      ; Untyped                                                                                                      ;
; PARITY_ADDR_WIDTH         ; 8        ; Signed Integer                                                                                               ;
; PKT_ADDRCHK_H             ; 134      ; Signed Integer                                                                                               ;
; PKT_ADDRCHK_L             ; 134      ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 67       ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36       ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 97       ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 97       ; Signed Integer                                                                                               ;
; PKT_ADDR_W                ; 32       ; Signed Integer                                                                                               ;
; PKT_BARRIER_H             ; 124      ; Signed Integer                                                                                               ;
; PKT_BARRIER_L             ; 123      ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 99       ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 91       ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 85       ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_W           ; 7        ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 94       ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 92       ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 96       ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 95       ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35       ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32       ; Signed Integer                                                                                               ;
; PKT_BYTEEN_W              ; 4        ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 84       ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 74       ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_W            ; 11       ; Signed Integer                                                                                               ;
; PKT_CACHE_H               ; 117      ; Signed Integer                                                                                               ;
; PKT_CACHE_L               ; 114      ; Signed Integer                                                                                               ;
; PKT_DATACHK_H             ; 133      ; Signed Integer                                                                                               ;
; PKT_DATACHK_L             ; 133      ; Signed Integer                                                                                               ;
; PKT_DATACHK_W             ; 1        ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31       ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0        ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 98       ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 98       ; Signed Integer                                                                                               ;
; PKT_DATA_W                ; 32       ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 109      ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 107      ; Signed Integer                                                                                               ;
; PKT_DEST_ID_W             ; 3        ; Signed Integer                                                                                               ;
; PKT_DOMAIN_H              ; 130      ; Signed Integer                                                                                               ;
; PKT_DOMAIN_L              ; 129      ; Signed Integer                                                                                               ;
; PKT_EOP_OOO               ; 136      ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 122      ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 120      ; Signed Integer                                                                                               ;
; PKT_POISON_H              ; 132      ; Signed Integer                                                                                               ;
; PKT_POISON_L              ; 132      ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 113      ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 111      ; Signed Integer                                                                                               ;
; PKT_QOS_H                 ; 103      ; Signed Integer                                                                                               ;
; PKT_QOS_L                 ; 100      ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 119      ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 118      ; Signed Integer                                                                                               ;
; PKT_SAI_H                 ; 135      ; Signed Integer                                                                                               ;
; PKT_SAI_L                 ; 135      ; Signed Integer                                                                                               ;
; PKT_SNOOP_H               ; 128      ; Signed Integer                                                                                               ;
; PKT_SNOOP_L               ; 125      ; Signed Integer                                                                                               ;
; PKT_SOP_OOO               ; 137      ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 106      ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 104      ; Signed Integer                                                                                               ;
; PKT_SRC_ID_W              ; 3        ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H           ; 110      ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L           ; 110      ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68       ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73       ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 72       ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 69       ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 71       ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 70       ; Signed Integer                                                                                               ;
; PKT_WUNIQUE               ; 131      ; Signed Integer                                                                                               ;
; POISON_WIDTH              ; 1        ; Signed Integer                                                                                               ;
; RDATA_WIDTH               ; 32       ; Signed Integer                                                                                               ;
; READ_ISSUING_CAPABILITY   ; 1        ; Signed Integer                                                                                               ;
; ROLE_BASED_USER           ; 0        ; Signed Integer                                                                                               ;
; SAI_WIDTH                 ; 1        ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7        ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 142      ; Signed Integer                                                                                               ;
; SYNC_RESET                ; 1        ; Signed Integer                                                                                               ;
; USE_PKT_ADDRCHK           ; 0        ; Signed Integer                                                                                               ;
; USE_PKT_DATACHK           ; 0        ; Signed Integer                                                                                               ;
; WDATA_WIDTH               ; 32       ; Signed Integer                                                                                               ;
; WRITE_ISSUING_CAPABILITY  ; 1        ; Signed Integer                                                                                               ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_data_manager_agent



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a_1 Instance: mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT          ; 0        ; Signed Integer                                                                                                        ;
; ADDRCHK_WIDTH             ; 1        ; Signed Integer                                                                                                        ;
; ADDR_USER_WIDTH           ; 1        ; Signed Integer                                                                                                        ;
; ADDR_WIDTH                ; 32       ; Signed Integer                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH    ; 4        ; Signed Integer                                                                                                        ;
; AXI_LOCK_WIDTH            ; 2        ; Signed Integer                                                                                                        ;
; AXI_VERSION               ; AXI4Lite ; String                                                                                                                ;
; DATACHK_WIDTH             ; 4        ; Signed Integer                                                                                                        ;
; DATA_USER_WIDTH           ; 1        ; Signed Integer                                                                                                        ;
; ID                        ; 1        ; Signed Integer                                                                                                        ;
; ID_WIDTH                  ; 1        ; Signed Integer                                                                                                        ;
; PADDING_ZERO              ; -24      ; Untyped                                                                                                               ;
; PARITY_ADDR_WIDTH         ; 8        ; Signed Integer                                                                                                        ;
; PKT_ADDRCHK_H             ; 134      ; Signed Integer                                                                                                        ;
; PKT_ADDRCHK_L             ; 134      ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67       ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36       ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 97       ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 97       ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32       ; Signed Integer                                                                                                        ;
; PKT_BARRIER_H             ; 124      ; Signed Integer                                                                                                        ;
; PKT_BARRIER_L             ; 123      ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 99       ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 91       ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 85       ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 7        ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 94       ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 92       ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 96       ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 95       ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35       ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32       ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4        ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 84       ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74       ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 11       ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 117      ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 114      ; Signed Integer                                                                                                        ;
; PKT_DATACHK_H             ; 133      ; Signed Integer                                                                                                        ;
; PKT_DATACHK_L             ; 133      ; Signed Integer                                                                                                        ;
; PKT_DATACHK_W             ; 1        ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31       ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0        ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 98       ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 98       ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32       ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 109      ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 107      ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3        ; Signed Integer                                                                                                        ;
; PKT_DOMAIN_H              ; 130      ; Signed Integer                                                                                                        ;
; PKT_DOMAIN_L              ; 129      ; Signed Integer                                                                                                        ;
; PKT_EOP_OOO               ; 136      ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 122      ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 120      ; Signed Integer                                                                                                        ;
; PKT_POISON_H              ; 132      ; Signed Integer                                                                                                        ;
; PKT_POISON_L              ; 132      ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 113      ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 111      ; Signed Integer                                                                                                        ;
; PKT_QOS_H                 ; 103      ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 100      ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 119      ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 118      ; Signed Integer                                                                                                        ;
; PKT_SAI_H                 ; 135      ; Signed Integer                                                                                                        ;
; PKT_SAI_L                 ; 135      ; Signed Integer                                                                                                        ;
; PKT_SNOOP_H               ; 128      ; Signed Integer                                                                                                        ;
; PKT_SNOOP_L               ; 125      ; Signed Integer                                                                                                        ;
; PKT_SOP_OOO               ; 137      ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 106      ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 104      ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3        ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 110      ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 110      ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68       ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73       ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72       ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69       ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71       ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70       ; Signed Integer                                                                                                        ;
; PKT_WUNIQUE               ; 131      ; Signed Integer                                                                                                        ;
; POISON_WIDTH              ; 1        ; Signed Integer                                                                                                        ;
; RDATA_WIDTH               ; 32       ; Signed Integer                                                                                                        ;
; READ_ISSUING_CAPABILITY   ; 8        ; Signed Integer                                                                                                        ;
; ROLE_BASED_USER           ; 0        ; Signed Integer                                                                                                        ;
; SAI_WIDTH                 ; 1        ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7        ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 142      ; Signed Integer                                                                                                        ;
; SYNC_RESET                ; 1        ; Signed Integer                                                                                                        ;
; USE_PKT_ADDRCHK           ; 0        ; Signed Integer                                                                                                        ;
; USE_PKT_DATACHK           ; 0        ; Signed Integer                                                                                                        ;
; WDATA_WIDTH               ; 32       ; Signed Integer                                                                                                        ;
; WRITE_ISSUING_CAPABILITY  ; 1        ; Signed Integer                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_slave_agent_1921_b6r3djy Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 143   ; Signed Integer                                                                                                  ;
; PKT_ADDRCHK_H             ; 134   ; Signed Integer                                                                                                  ;
; PKT_ADDRCHK_L             ; 134   ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_DATACHK_H             ; 133   ; Signed Integer                                                                                                  ;
; PKT_DATACHK_L             ; 133   ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 109   ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 107   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                  ;
; PKT_POISON_H              ; 132   ; Signed Integer                                                                                                  ;
; PKT_POISON_L              ; 132   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                  ;
; PKT_SAI_H                 ; 135   ; Signed Integer                                                                                                  ;
; PKT_SAI_L                 ; 135   ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 106   ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 104   ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 142   ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; SYNC_RESET                ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS         ; 0     ; Signed Integer                                                                                                  ;
; USE_PKT_DATACHK           ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent
mm_interconnect_0|sysid_qsys_0_control_slave_agent
mm_interconnect_0|intel_niosv_m_0_dm_agent_agent
mm_interconnect_0|pio_0_s1_agent
mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL       ; 143   ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH            ; 143   ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                           ;
; FIFO_DEPTH            ; 2     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                           ;
; SYNC_RESET            ; 1     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS           ; 1     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo
mm_interconnect_0|pio_0_s1_agent_rsp_fifo
mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_1 Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL       ; 34    ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH            ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY         ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                               ;
; FIFO_DEPTH            ; 2     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                               ;
; SYNC_RESET            ; 1     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                               ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo
mm_interconnect_0|pio_0_s1_agent_rdata_fifo
mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT            ; 0     ; Signed Integer                                                                                               ;
; ADDRCHK_WIDTH               ; 1     ; Signed Integer                                                                                               ;
; ADDR_USER_WIDTH             ; 1     ; Signed Integer                                                                                               ;
; ADDR_WIDTH                  ; 20    ; Signed Integer                                                                                               ;
; AXI_BURST_LENGTH_WIDTH      ; 8     ; Signed Integer                                                                                               ;
; AXI_LOCK_WIDTH              ; 1     ; Signed Integer                                                                                               ;
; AXI_SLAVE_ID_W              ; 2     ; Signed Integer                                                                                               ;
; AXI_VERSION                 ; AXI4  ; String                                                                                                       ;
; AXI_WSTRB_W                 ; 4     ; Signed Integer                                                                                               ;
; DATACHK_WIDTH               ; 4     ; Signed Integer                                                                                               ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY               ; 1     ; Signed Integer                                                                                               ;
; ENABLE_OOO                  ; 0     ; Signed Integer                                                                                               ;
; NUMSYMBOLS                  ; 4     ; Signed Integer                                                                                               ;
; PADDING_ZERO                ; -12   ; Untyped                                                                                                      ;
; PARITY_ADDR_WIDTH           ; 8     ; Signed Integer                                                                                               ;
; PASS_ID_TO_SLAVE            ; 1     ; Signed Integer                                                                                               ;
; PKT_ADDRCHK_H               ; 134   ; Signed Integer                                                                                               ;
; PKT_ADDRCHK_L               ; 134   ; Signed Integer                                                                                               ;
; PKT_ADDR_H                  ; 67    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                  ; 36    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H         ; 97    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L         ; 97    ; Signed Integer                                                                                               ;
; PKT_BARRIER_H               ; 124   ; Signed Integer                                                                                               ;
; PKT_BARRIER_L               ; 123   ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST             ; 99    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L             ; 85    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H            ; 94    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L            ; 92    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H            ; 96    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L            ; 95    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H                ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L                ; 32    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H              ; 84    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_CACHE_H                 ; 117   ; Signed Integer                                                                                               ;
; PKT_CACHE_L                 ; 114   ; Signed Integer                                                                                               ;
; PKT_DATACHK_H               ; 133   ; Signed Integer                                                                                               ;
; PKT_DATACHK_L               ; 133   ; Signed Integer                                                                                               ;
; PKT_DATA_H                  ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H         ; 98    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L         ; 98    ; Signed Integer                                                                                               ;
; PKT_DATA_W                  ; 32    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H               ; 109   ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L               ; 107   ; Signed Integer                                                                                               ;
; PKT_DOMAIN_H                ; 130   ; Signed Integer                                                                                               ;
; PKT_DOMAIN_L                ; 129   ; Signed Integer                                                                                               ;
; PKT_EOP_OOO                 ; 136   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H        ; 122   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L        ; 120   ; Signed Integer                                                                                               ;
; PKT_POISON_H                ; 132   ; Signed Integer                                                                                               ;
; PKT_POISON_L                ; 132   ; Signed Integer                                                                                               ;
; PKT_POISON_W                ; 1     ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H            ; 113   ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L            ; 111   ; Signed Integer                                                                                               ;
; PKT_QOS_H                   ; 103   ; Signed Integer                                                                                               ;
; PKT_QOS_L                   ; 100   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H       ; 119   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L       ; 118   ; Signed Integer                                                                                               ;
; PKT_SAI_H                   ; 135   ; Signed Integer                                                                                               ;
; PKT_SAI_L                   ; 135   ; Signed Integer                                                                                               ;
; PKT_SAI_W                   ; 1     ; Signed Integer                                                                                               ;
; PKT_SNOOP_H                 ; 128   ; Signed Integer                                                                                               ;
; PKT_SNOOP_L                 ; 125   ; Signed Integer                                                                                               ;
; PKT_SOP_OOO                 ; 137   ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H                ; 106   ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L                ; 104   ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H             ; 110   ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L             ; 110   ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ   ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE         ; 73    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK              ; 72    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED            ; 69    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ              ; 71    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE             ; 70    ; Signed Integer                                                                                               ;
; PKT_WUNIQUE                 ; 131   ; Signed Integer                                                                                               ;
; POISON_WIDTH                ; 1     ; Signed Integer                                                                                               ;
; RDATA_WIDTH                 ; 32    ; Signed Integer                                                                                               ;
; READ_ACCEPTANCE_CAPABILITY  ; 1     ; Signed Integer                                                                                               ;
; REORDER_BUFFER              ; 0     ; Signed Integer                                                                                               ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                               ;
; ROLE_BASED_USER             ; 0     ; Signed Integer                                                                                               ;
; SAI_WIDTH                   ; 1     ; Signed Integer                                                                                               ;
; SKIP_USER_ADDRCHK_CAL       ; 1     ; Unsigned Binary                                                                                              ;
; ST_CHANNEL_W                ; 7     ; Signed Integer                                                                                               ;
; ST_DATA_W                   ; 142   ; Signed Integer                                                                                               ;
; SYNC_RESET                  ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS           ; 0     ; Signed Integer                                                                                               ;
; USE_PKT_ADDRCHK             ; 0     ; Signed Integer                                                                                               ;
; USE_PKT_DATACHK             ; 0     ; Signed Integer                                                                                               ;
; WDATA_WIDTH                 ; 32    ; Signed Integer                                                                                               ;
; WRITE_ACCEPTANCE_CAPABILITY ; 1     ; Signed Integer                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_2 Instance: mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                 ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 2     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL       ; 143   ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH            ; 143   ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                       ;
; FIFO_DEPTH            ; 3     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                       ;
; SYNC_RESET            ; 1     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS           ; 1     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_3 Instance: mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 2     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL       ; 34    ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH            ; 34    ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY         ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                         ;
; FIFO_DEPTH            ; 3     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                         ;
; SYNC_RESET            ; 1     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_traffic_limiter_1921_ggluely Instance: mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter ;
+--------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value ; Type                                                                                                               ;
+--------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ENABLE_CONCURRENT_SUBORDINATE_ACCESS ; 0     ; Signed Integer                                                                                                     ;
; ENABLE_OOO                           ; 0     ; Signed Integer                                                                                                     ;
; ENFORCE_ORDER                        ; 1     ; Signed Integer                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES            ; 3     ; Signed Integer                                                                                                     ;
; NO_REPEATED_IDS_BETWEEN_SUBORDINATES ; 0     ; Signed Integer                                                                                                     ;
; PIPELINED                            ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H                         ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L                         ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H                       ; 84    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L                       ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H                        ; 109   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L                        ; 107   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H                         ; 106   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L                         ; 104   ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H                      ; 0     ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L                      ; 0     ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED                     ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ                       ; 0     ; Signed Integer                                                                                                     ;
; PKT_TRANS_SEQ_H                      ; 141   ; Signed Integer                                                                                                     ;
; PKT_TRANS_SEQ_L                      ; 138   ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE                      ; 70    ; Signed Integer                                                                                                     ;
; PREVENT_HAZARDS                      ; 0     ; Signed Integer                                                                                                     ;
; REORDER                              ; 0     ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                         ; 7     ; Signed Integer                                                                                                     ;
; ST_DATA_W                            ; 142   ; Signed Integer                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES            ; 0     ; Signed Integer                                                                                                     ;
; SUPPORTS_POSTED_WRITES               ; 1     ; Signed Integer                                                                                                     ;
; SYNC_RESET                           ; 1     ; Signed Integer                                                                                                     ;
; USE_FIFO                             ; 0     ; Signed Integer                                                                                                     ;
; VALID_WIDTH                          ; 7     ; Signed Integer                                                                                                     ;
+--------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter
mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter



+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer Instance: rst_controller|alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
All Instances:
rst_controller|alt_rst_sync_uq1



+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_1 Instance: rst_controller_001|alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
All Instances:
rst_controller|alt_rst_req_sync_uq1
rst_controller_001|alt_rst_req_sync_uq1



+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_2 Instance: rst_controller_001|alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
All Instances:
rst_controller_001|alt_rst_sync_uq1



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki_axi_bursting_adapter Instance: intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI_ID_WIDTH   ; 2     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter



+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_syncram Instance: intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component ;
+------------------------------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                         ;
+------------------------------------------------------------+----------------------+----------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                      ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; String                                       ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                      ;
; BYTE_SIZE                                                  ; 8                    ; Signed Integer                               ;
; CBXI_PARAMETER                                             ; altera_syncram_6gf62 ; Untyped                                      ;
; CLKEN_POWER_OPTIMIZATION                                   ; OFF                  ; Untyped                                      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; String                                       ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; String                                       ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS               ; String                                       ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; String                                       ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                      ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                                      ;
; INIT_FILE                                                  ; onchip_mem.hex       ; String                                       ;
; INIT_FILE_LAYOUT                                           ; Port_A               ; String                                       ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                      ;
; NUMWORDS_A                                                 ; 262144               ; Signed Integer                               ;
; NUMWORDS_B                                                 ; 262144               ; Signed Integer                               ;
; OPERATION_MODE                                             ; DUAL_PORT            ; String                                       ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                                      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                                             ; NONE                 ; String                                       ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                      ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; String                                       ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; String                                       ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                      ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; String                                       ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; String                                       ;
; RDEN_POWER_OPTIMIZATION                                    ; OFF                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; String                                       ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                      ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                      ;
; WIDTHAD_A                                                  ; 18                   ; Signed Integer                               ;
; WIDTHAD_B                                                  ; 18                   ; Signed Integer                               ;
; WIDTH_A                                                    ; 32                   ; Signed Integer                               ;
; WIDTH_B                                                    ; 32                   ; Signed Integer                               ;
; WIDTH_BYTEENA_A                                            ; 4                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                                      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                      ;
; WREN_POWER_OPTIMIZATION                                    ; OFF                  ; Untyped                                      ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                      ;
; intended_device_family                                     ; Agilex 7             ; String                                       ;
; lpm_type                                                   ; altera_syncram       ; String                                       ;
+------------------------------------------------------------+----------------------+----------------------------------------------+
All Instances:
intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor Instance: mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                           ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                           ;
; SYNC_RESET     ; 1     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor
mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor
mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor
mm_interconnect_0|pio_0_s1_agent|uncompressor
mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 20    ; Signed Integer                                                                                                                        ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                        ;
; IN_DATA_W         ; 31    ; Signed Integer                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                        ;
; OUT_DATA_W        ; 22    ; Signed Integer                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                        ;
; SYNC_RESET        ; 1     ; Signed Integer                                                                                                                        ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|check_and_align_address_to_size



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor_1 Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                      ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                      ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                      ;
; SYNC_RESET     ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 143   ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; SYNC_RESET          ; 1     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_utv3xty_default_decode Instance: mm_interconnect_0|router|the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                               ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_zl5jwpa_default_decode Instance: mm_interconnect_0|router_001|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                   ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_001|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_kr7tdby_default_decode Instance: mm_interconnect_0|router_002|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                   ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_002|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_ximin2q_default_decode Instance: mm_interconnect_0|router_003|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                   ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_003|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_u3zwzza_default_decode Instance: mm_interconnect_0|router_010|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_004|the_default_decode
mm_interconnect_0|router_007|the_default_decode
mm_interconnect_0|router_009|the_default_decode
mm_interconnect_0|router_010|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_dimnyca_default_decode Instance: mm_interconnect_0|router_005|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                   ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_005|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_jtwzolq_default_decode Instance: mm_interconnect_0|router_006|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                   ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_006|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_merlin_router_1921_4swavfy_default_decode Instance: mm_interconnect_0|router_008|the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Untyped                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|router_008|the_default_decode



+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator Instance: mm_interconnect_0|cmd_mux_006|arb ;
+----------------+-------------+--------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                           ;
; SCHEME         ; round-robin ; String                                                                   ;
; SYNC_RESET     ; 1           ; Signed Integer                                                           ;
+----------------+-------------+--------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|cmd_mux|arb
mm_interconnect_0|cmd_mux_001|arb
mm_interconnect_0|cmd_mux_002|arb
mm_interconnect_0|cmd_mux_003|arb
mm_interconnect_0|cmd_mux_005|arb
mm_interconnect_0|cmd_mux_006|arb



+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator_1 Instance: mm_interconnect_0|cmd_mux_004|arb ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                             ;
; SCHEME         ; round-robin ; String                                                                     ;
; SYNC_RESET     ; 1           ; Signed Integer                                                             ;
+----------------+-------------+----------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|cmd_mux_004|arb



+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator_2 Instance: mm_interconnect_0|rsp_mux_001|arb ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                  ;
; SCHEME         ; no-arb ; String                                                                          ;
; SYNC_RESET     ; 1      ; Signed Integer                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|rsp_mux|arb
mm_interconnect_0|rsp_mux_001|arb



+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator_3 Instance: mm_interconnect_0|rsp_mux_003|arb ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                  ;
; SCHEME         ; no-arb ; String                                                                          ;
; SYNC_RESET     ; 1      ; Signed Integer                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|rsp_mux_002|arb
mm_interconnect_0|rsp_mux_003|arb



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity scfifo Instance: jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo ;
+-------------------------+---------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value               ; Type                                                                                                     ;
+-------------------------+---------------------+----------------------------------------------------------------------------------------------------------+
; ADD_RAM_OUTPUT_REGISTER ; OFF                 ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF                 ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0                   ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0                   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON                  ; Untyped                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON                  ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_rpoj1        ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE               ; Untyped                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF                 ; Untyped                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF                 ; Untyped                                                                                                  ;
; LPM_NUMWORDS            ; 64                  ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF                 ; String                                                                                                   ;
; LPM_WIDTHU              ; 6                   ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED          ; 5                   ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF                 ; String                                                                                                   ;
; RAM_BLOCK_TYPE          ; AUTO                ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF                 ; String                                                                                                   ;
; USE_EAB                 ; ON                  ; String                                                                                                   ;
; lpm_hint                ; RAM_BLOCK_TYPE=AUTO ; String                                                                                                   ;
; lpm_type                ; scfifo              ; String                                                                                                   ;
; lpm_width               ; 8                   ; Signed Integer                                                                                           ;
+-------------------------+---------------------+----------------------------------------------------------------------------------------------------------+
All Instances:
jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo
jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy_4 Instance: mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 0     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL       ; 143   ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH            ; 143   ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH            ; 1     ; Signed Integer                                                                                                                                            ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                                            ;
; SYNC_RESET            ; 1     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr
mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr



+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arb_adder Instance: mm_interconnect_0|rsp_mux_003|arb|adder ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|cmd_mux|arb|adder
mm_interconnect_0|cmd_mux_001|arb|adder
mm_interconnect_0|cmd_mux_002|arb|adder
mm_interconnect_0|cmd_mux_003|arb|adder
mm_interconnect_0|cmd_mux_005|arb|adder
mm_interconnect_0|cmd_mux_006|arb|adder
mm_interconnect_0|rsp_mux_002|arb|adder
mm_interconnect_0|rsp_mux_003|arb|adder



+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arb_adder_1 Instance: mm_interconnect_0|cmd_mux_004|arb|adder ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|cmd_mux_004|arb|adder



+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arb_adder_2 Instance: mm_interconnect_0|rsp_mux_001|arb|adder ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_0|rsp_mux|arb|adder
mm_interconnect_0|rsp_mux_001|arb|adder



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+
; Compilation Hierarchy Node                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Max Depth ; Full Hierarchy Name                                                                                                                                     ; Entity Name                                                                         ; Library Name                       ;
+----------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+
; |                                                                                      ; 5583 (1)            ; 3184 (0)                  ; 8391680           ; 0          ; 9    ; 8.3 (3.0) ; |                                                                                                                                                       ; qsys_top                                                                            ; qsys_top                           ;
;    |intel_niosv_m_0|                                                                   ; 3118 (0)            ; 2392 (0)                  ; 2048              ; 0          ; 0    ; 8.3 (0.0) ; intel_niosv_m_0                                                                                                                                         ; qsys_top_intel_niosv_m_0                                                            ; qsys_top_intel_niosv_m_0           ;
;       |intel_niosv_m_0|                                                                ; 3118 (0)            ; 2392 (0)                  ; 2048              ; 0          ; 0    ; 8.3 (0.0) ; intel_niosv_m_0|intel_niosv_m_0                                                                                                                         ; qsys_top_intel_niosv_m_0_intel_niosv_m_2310_dxns7li                                 ; intel_niosv_m_2310                 ;
;          |dbg_mod|                                                                     ; 478 (0)             ; 727 (0)                   ; 0                 ; 0          ; 0    ; 7.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod                                                                                                                 ; niosv_dm_top                                                                        ; intel_niosv_dbg_mod_210            ;
;             |dm_inst|                                                                  ; 337 (296)           ; 310 (224)                 ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst                                                                                                         ; niosv_debug_module                                                                  ; intel_niosv_dbg_mod_210            ;
;                |dbg_rom_inst|                                                          ; 41 (0)              ; 45 (0)                    ; 0                 ; 0          ; 0    ; 7.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst                                                                                            ; niosv_ram                                                                           ; intel_niosv_dbg_mod_210            ;
;                   |ram_no_ecc.data_ram|                                                ; 41 (0)              ; 45 (0)                    ; 0                 ; 0          ; 0    ; 7.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram                                                                        ; altsyncram                                                                          ; altera_work                        ;
;                      |auto_generated|                                                  ; 41 (0)              ; 45 (0)                    ; 0                 ; 0          ; 0    ; 7.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated                                                         ; altsyncram_8glg                                                                     ; altera_work                        ;
;                         |altera_syncram_impl1|                                         ; 41 (39)             ; 45 (45)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1                                    ; altera_syncram_impl_hjvu                                                            ; altera_work                        ;
;                            |wr_decode|                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wr_decode                          ; decode_nsla1                                                                        ; altera_work                        ;
;                |niosv_dm_csr_mem_inst|                                                 ; 0 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 6.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst                                                                                   ; niosv_ram                                                                           ; intel_niosv_dbg_mod_210            ;
;                   |ram_no_ecc.data_ram|                                                ; 0 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 6.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram                                                               ; altsyncram                                                                          ; altera_work                        ;
;                      |auto_generated|                                                  ; 0 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 6.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated                                                ; altsyncram_g46k                                                                     ; altera_work                        ;
;                         |altera_syncram_impl1|                                         ; 0 (0)               ; 41 (41)                   ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1                           ; altera_syncram_impl_ipo82                                                           ; altera_work                        ;
;             |dtm_inst|                                                                 ; 141 (130)           ; 417 (162)                 ; 0                 ; 0          ; 0    ; 3.0 (3.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst                                                                                                        ; niosv_dm_jtag2mm                                                                    ; intel_niosv_dbg_mod_210            ;
;                |cmd_clk_xer|                                                           ; 5 (0)               ; 144 (0)                   ; 0                 ; 0          ; 0    ; 3.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer                                                                                            ; altera_avalon_st_handshake_clock_crosser                                            ; intel_niosv_dbg_mod_210            ;
;                   |clock_xer|                                                          ; 5 (4)               ; 144 (90)                  ; 0                 ; 0          ; 0    ; 3.0 (3.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer                                                                                  ; altera_avalon_st_clock_crosser                                                      ; intel_niosv_dbg_mod_210            ;
;                      |alt_rst_req_sync_in_rst|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_in_rst                                                          ; altera_reset_synchronizer                                                           ; intel_niosv_dbg_mod_210            ;
;                      |alt_rst_req_sync_out_rst|                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_out_rst                                                         ; altera_reset_synchronizer                                                           ; intel_niosv_dbg_mod_210            ;
;                      |in_to_out_synchronizer|                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|in_to_out_synchronizer                                                           ; altera_std_synchronizer_nocut                                                       ; intel_niosv_dbg_mod_210            ;
;                      |out_to_in_synchronizer|                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|out_to_in_synchronizer                                                           ; altera_std_synchronizer_nocut                                                       ; intel_niosv_dbg_mod_210            ;
;                      |output_stage|                                                    ; 1 (1)               ; 44 (44)                   ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage                                                                     ; altera_avalon_st_pipeline_base                                                      ; intel_niosv_dbg_mod_210            ;
;                |rsp_clk_xer|                                                           ; 4 (0)               ; 111 (0)                   ; 0                 ; 0          ; 0    ; 1.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer                                                                                            ; altera_avalon_st_handshake_clock_crosser                                            ; intel_niosv_dbg_mod_210            ;
;                   |clock_xer|                                                          ; 4 (3)               ; 111 (68)                  ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer                                                                                  ; altera_avalon_st_clock_crosser                                                      ; intel_niosv_dbg_mod_210            ;
;                      |alt_rst_req_sync_in_rst|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_in_rst                                                          ; altera_reset_synchronizer                                                           ; intel_niosv_dbg_mod_210            ;
;                      |alt_rst_req_sync_out_rst|                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_out_rst                                                         ; altera_reset_synchronizer                                                           ; intel_niosv_dbg_mod_210            ;
;                      |in_to_out_synchronizer|                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|in_to_out_synchronizer                                                           ; altera_std_synchronizer_nocut                                                       ; intel_niosv_dbg_mod_210            ;
;                      |out_to_in_synchronizer|                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|out_to_in_synchronizer                                                           ; altera_std_synchronizer_nocut                                                       ; intel_niosv_dbg_mod_210            ;
;                      |output_stage|                                                    ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|output_stage                                                                     ; altera_avalon_st_pipeline_base                                                      ; intel_niosv_dbg_mod_210            ;
;                |vjtag_inst|                                                            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 3.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|vjtag_inst                                                                                             ; sld_virtual_jtag_basic                                                              ; altera_work                        ;
;                   |sld_virtual_jtag_impl_inst|                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 3.0 (3.0) ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|vjtag_inst|sld_virtual_jtag_impl_inst                                                                  ; sld_virtual_jtag_impl                                                               ; altera_work                        ;
;          |hart|                                                                        ; 2362 (0)            ; 1501 (0)                  ; 2048              ; 0          ; 0    ; 7.2 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart                                                                                                                    ; niosv_m_top                                                                         ; intel_niosv_m_unit_2210            ;
;             |m_core.niosv_m_full_inst|                                                 ; 2362 (1039)         ; 1501 (784)                ; 2048              ; 0          ; 0    ; 7.2 (7.2) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst                                                                                           ; niosv_m_core                                                                        ; intel_niosv_m_unit_2210            ;
;                |alu_inst|                                                              ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.2 (7.2) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|alu_inst                                                                                  ; niosv_m_alu                                                                         ; intel_niosv_m_unit_2210            ;
;                |csr_inst|                                                              ; 508 (504)           ; 331 (319)                 ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst                                                                                  ; niosv_csr                                                                           ; intel_niosv_m_unit_2210            ;
;                   |irq_inst|                                                           ; 4 (4)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|irq_inst                                                                         ; niosv_interrupt_handler                                                             ; intel_niosv_m_unit_2210            ;
;                |instr_decoder_inst|                                                    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.2 (7.2) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|instr_decoder_inst                                                                        ; niosv_m_decoder                                                                     ; intel_niosv_m_unit_2210            ;
;                |lsu_inst|                                                              ; 184 (178)           ; 48 (42)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst                                                                                  ; niosv_m_lsu                                                                         ; intel_niosv_m_unit_2210            ;
;                   |read_cmd|                                                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|read_cmd                                                                         ; niosv_mem_op_state                                                                  ; intel_niosv_m_unit_2210            ;
;                   |wr_addr|                                                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|wr_addr                                                                          ; niosv_mem_op_state                                                                  ; intel_niosv_m_unit_2210            ;
;                   |wr_data|                                                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|wr_data                                                                          ; niosv_mem_op_state                                                                  ; intel_niosv_m_unit_2210            ;
;                |prefetch_inst|                                                         ; 221 (176)           ; 243 (105)                 ; 0                 ; 0          ; 0    ; 7.0 (6.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst                                                                             ; niosv_m_instr_prefetch                                                              ; intel_niosv_m_unit_2210            ;
;                   |buffer_inst|                                                        ; 45 (45)             ; 138 (138)                 ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|buffer_inst                                                                 ; niosv_instr_buffer                                                                  ; intel_niosv_m_unit_2210            ;
;                |reg_file_inst|                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 4.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst                                                                             ; niosv_reg_file                                                                      ; intel_niosv_m_unit_2210            ;
;                   |reg_file_a|                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 2.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_a                                                                  ; niosv_ram                                                                           ; intel_niosv_m_unit_2210            ;
;                      |ram_no_ecc.data_ram|                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 2.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_a|ram_no_ecc.data_ram                                              ; altsyncram                                                                          ; altera_work                        ;
;                         |auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 2.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_a|ram_no_ecc.data_ram|auto_generated                               ; altsyncram_fv6u                                                                     ; altera_work                        ;
;                            |altera_syncram_impl1|                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 2.0 (2.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_a|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1          ; altera_syncram_impl_bfma                                                            ; altera_work                        ;
;                   |reg_file_b|                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 4.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_b                                                                  ; niosv_ram                                                                           ; intel_niosv_m_unit_2210            ;
;                      |ram_no_ecc.data_ram|                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 4.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_b|ram_no_ecc.data_ram                                              ; altsyncram                                                                          ; altera_work                        ;
;                         |auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 4.0 (0.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_b|ram_no_ecc.data_ram|auto_generated                               ; altsyncram_fv6u                                                                     ; altera_work                        ;
;                            |altera_syncram_impl1|                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 4.0 (4.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_b|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1          ; altera_syncram_impl_bfma                                                            ; altera_work                        ;
;                |shift_inst|                                                            ; 148 (148)           ; 95 (95)                   ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst                                                                                ; niosv_m_shift_module                                                                ; intel_niosv_m_unit_2210            ;
;          |timer_module|                                                                ; 278 (278)           ; 164 (164)                 ; 0                 ; 0          ; 0    ; 8.3 (8.3) ; intel_niosv_m_0|intel_niosv_m_0|timer_module                                                                                                            ; niosv_timer_msip                                                                    ; intel_niosv_timer_msip_120         ;
;    |intel_onchip_memory_0|                                                             ; 1679 (0)            ; 173 (0)                   ; 8388608           ; 0          ; 0    ; 7.9 (0.0) ; intel_onchip_memory_0                                                                                                                                   ; qsys_top_intel_onchip_memory_0                                                      ; qsys_top_intel_onchip_memory_0     ;
;       |intel_onchip_memory_0|                                                          ; 1679 (0)            ; 173 (0)                   ; 8388608           ; 0          ; 0    ; 7.9 (0.0) ; intel_onchip_memory_0|intel_onchip_memory_0                                                                                                             ; qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki                      ; intel_onchip_memory_147            ;
;          |altera_syncram_component|                                                    ; 1483 (0)            ; 7 (0)                     ; 8388608           ; 0          ; 0    ; 7.0 (0.0) ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component                                                                                    ; altera_syncram                                                                      ; altera_work                        ;
;             |auto_generated|                                                           ; 1483 (0)            ; 7 (0)                     ; 8388608           ; 0          ; 0    ; 7.0 (0.0) ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated                                                                     ; altera_syncram_6gf62                                                                ; altera_work                        ;
;                |altera_syncram_impl1|                                                  ; 1483 (1)            ; 7 (7)                     ; 8388608           ; 0          ; 0    ; 7.0 (7.0) ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1                                                ; altera_syncram_impl_mi552                                                           ; altera_work                        ;
;                   |decode3|                                                            ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 2.0 (2.0) ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|decode3                                        ; decode_7f002                                                                        ; altera_work                        ;
;                   |mux4|                                                               ; 1342 (1342)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4                                           ; mux_ebod1                                                                           ; altera_work                        ;
;          |s1_axi_bursting_adapter|                                                     ; 196 (196)           ; 166 (166)                 ; 0                 ; 0          ; 0    ; 7.9 (7.9) ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter                                                                                     ; qsys_top_intel_onchip_memory_0_intel_onchip_memory_147_hqcwqki_axi_bursting_adapter ; intel_onchip_memory_147            ;
;    |iopll_0|                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 1.0 (0.0) ; iopll_0                                                                                                                                                 ; qsys_top_iopll_0                                                                    ; qsys_top_iopll_0                   ;
;       |iopll_0|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; iopll_0|iopll_0                                                                                                                                         ; qsys_top_iopll_0_altera_iopll_1931_nie5y4y                                          ; altera_iopll_1931                  ;
;    |jtag_uart_0|                                                                       ; 119 (0)             ; 113 (0)                   ; 1024              ; 0          ; 0    ; 6.0 (0.0) ; jtag_uart_0                                                                                                                                             ; qsys_top_jtag_uart_0                                                                ; qsys_top_jtag_uart_0               ;
;       |jtag_uart_0|                                                                    ; 119 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 6.0 (6.0) ; jtag_uart_0|jtag_uart_0                                                                                                                                 ; qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy                           ; altera_avalon_jtag_uart_1924       ;
;          |qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic| ; 35 (35)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic                                                     ; alt_jtag_atlantic                                                                   ; altera_work                        ;
;          |the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|      ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 6.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r                                                          ; qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r                  ; altera_avalon_jtag_uart_1924       ;
;             |rfifo|                                                                    ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 6.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo                                                    ; scfifo                                                                              ; altera_work                        ;
;                |auto_generated|                                                        ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 6.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated                                     ; scfifo_rpoj1                                                                        ; altera_work                        ;
;                   |dpfifo|                                                             ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 6.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo                              ; a_dpfifo_fqbj1                                                                      ; altera_work                        ;
;                      |FIFOram|                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 1.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram                      ; altera_syncram_u8fq1                                                                ; altera_work                        ;
;                         |altera_syncram_impl1|                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 1.0 (1.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1 ; altera_syncram_impl_tuti                                                            ; altera_work                        ;
;                      |fifo_state|                                                      ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state                   ; a_fefifo_1pu6                                                                       ; altera_work                        ;
;                         |count_usedw|                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 3.2 (3.2) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw       ; cntr_7bm42                                                                          ; altera_work                        ;
;                      |rd_ptr_count|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count                 ; altera_counter                                                                      ; altera_work                        ;
;                      |wr_ptr|                                                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 3.0 (3.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr                       ; altera_counter                                                                      ; altera_work                        ;
;          |the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|      ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 5.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w                                                          ; qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w                  ; altera_avalon_jtag_uart_1924       ;
;             |wfifo|                                                                    ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 5.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo                                                    ; scfifo                                                                              ; altera_work                        ;
;                |auto_generated|                                                        ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 5.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated                                     ; scfifo_rpoj1                                                                        ; altera_work                        ;
;                   |dpfifo|                                                             ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 5.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo                              ; a_dpfifo_fqbj1                                                                      ; altera_work                        ;
;                      |FIFOram|                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram                      ; altera_syncram_u8fq1                                                                ; altera_work                        ;
;                         |altera_syncram_impl1|                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0.0 (0.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1 ; altera_syncram_impl_tuti                                                            ; altera_work                        ;
;                      |fifo_state|                                                      ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state                   ; a_fefifo_1pu6                                                                       ; altera_work                        ;
;                         |count_usedw|                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 3.0 (3.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw       ; cntr_7bm42                                                                          ; altera_work                        ;
;                      |rd_ptr_count|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count                 ; altera_counter                                                                      ; altera_work                        ;
;                      |wr_ptr|                                                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 2.0 (2.0) ; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr                       ; altera_counter                                                                      ; altera_work                        ;
;    |mm_interconnect_0|                                                                 ; 656 (0)             ; 483 (0)                   ; 0                 ; 0          ; 0    ; 7.9 (0.0) ; mm_interconnect_0                                                                                                                                       ; qsys_top_altera_mm_interconnect_1920_fimi64y                                        ; altera_mm_interconnect_1920        ;
;       |cmd_demux_001|                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|cmd_demux_001                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_ug4puiy                                   ; altera_merlin_demultiplexer_1921   ;
;       |cmd_demux_003|                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|cmd_demux_003                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi                                   ; altera_merlin_demultiplexer_1921   ;
;       |cmd_demux|                                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|cmd_demux                                                                                                                             ; qsys_top_altera_merlin_demultiplexer_1921_ug4puiy                                   ; altera_merlin_demultiplexer_1921   ;
;       |cmd_mux_001|                                                                    ; 63 (60)             ; 6 (3)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux_001                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_6ealezi                                     ; altera_merlin_multiplexer_1922     ;
;          |arb|                                                                         ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; mm_interconnect_0|cmd_mux_001|arb                                                                                                                       ; altera_merlin_arbitrator                                                            ; altera_merlin_multiplexer_1922     ;
;       |cmd_mux_002|                                                                    ; 30 (25)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 7.9 (7.9) ; mm_interconnect_0|cmd_mux_002                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_6ealezi                                     ; altera_merlin_multiplexer_1922     ;
;          |arb|                                                                         ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux_002|arb                                                                                                                       ; altera_merlin_arbitrator                                                            ; altera_merlin_multiplexer_1922     ;
;       |cmd_mux_003|                                                                    ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; mm_interconnect_0|cmd_mux_003                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_6ealezi                                     ; altera_merlin_multiplexer_1922     ;
;       |cmd_mux_004|                                                                    ; 26 (17)             ; 9 (5)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|cmd_mux_004                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_lv5gxfa                                     ; altera_merlin_multiplexer_1922     ;
;          |arb|                                                                         ; 9 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux_004|arb                                                                                                                       ; altera_merlin_arbitrator                                                            ; altera_merlin_multiplexer_1922     ;
;             |adder|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux_004|arb|adder                                                                                                                 ; altera_merlin_arb_adder                                                             ; altera_merlin_multiplexer_1922     ;
;       |cmd_mux_005|                                                                    ; 12 (7)              ; 7 (4)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|cmd_mux_005                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_6ealezi                                     ; altera_merlin_multiplexer_1922     ;
;          |arb|                                                                         ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|cmd_mux_005|arb                                                                                                                       ; altera_merlin_arbitrator                                                            ; altera_merlin_multiplexer_1922     ;
;       |cmd_mux_006|                                                                    ; 15 (10)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux_006                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_6ealezi                                     ; altera_merlin_multiplexer_1922     ;
;          |arb|                                                                         ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux_006|arb                                                                                                                       ; altera_merlin_arbitrator                                                            ; altera_merlin_multiplexer_1922     ;
;       |cmd_mux|                                                                        ; 18 (13)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux                                                                                                                               ; qsys_top_altera_merlin_multiplexer_1922_6ealezi                                     ; altera_merlin_multiplexer_1922     ;
;          |arb|                                                                         ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 6.0 (6.0) ; mm_interconnect_0|cmd_mux|arb                                                                                                                           ; altera_merlin_arbitrator                                                            ; altera_merlin_multiplexer_1922     ;
;       |intel_niosv_m_0_data_manager_agent|                                             ; 11 (11)             ; 82 (82)                   ; 0                 ; 0          ; 0    ; 7.9 (7.9) ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent                                                                                                    ; qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a                                   ; altera_merlin_axi_master_ni_1962   ;
;       |intel_niosv_m_0_dm_agent_agent_rdata_fifo|                                      ; 72 (72)             ; 100 (100)                 ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo                                                                                             ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |intel_niosv_m_0_dm_agent_agent_rsp_fifo|                                        ; 16 (16)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo                                                                                               ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |intel_niosv_m_0_dm_agent_agent|                                                 ; 4 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent                                                                                                        ; qsys_top_altera_merlin_slave_agent_1921_b6r3djy                                     ; altera_merlin_slave_agent_1921     ;
;          |uncompressor|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 3.0 (3.0) ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor                                                                                           ; altera_merlin_burst_uncompressor                                                    ; altera_merlin_slave_agent_1921     ;
;       |intel_niosv_m_0_instruction_manager_agent|                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 7.9 (7.9) ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent                                                                                             ; qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a                                   ; altera_merlin_axi_master_ni_1962   ;
;       |intel_niosv_m_0_instruction_manager_rd_limiter|                                 ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 6.9 (6.9) ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter                                                                                        ; qsys_top_altera_merlin_traffic_limiter_1921_ggluely                                 ; altera_merlin_traffic_limiter_1921 ;
;       |intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|                                ; 37 (37)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo                                                                                       ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|                                  ; 7 (7)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo                                                                                         ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |intel_niosv_m_0_timer_sw_agent_agent|                                           ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent                                                                                                  ; qsys_top_altera_merlin_slave_agent_1921_b6r3djy                                     ; altera_merlin_slave_agent_1921     ;
;          |uncompressor|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 2.0 (2.0) ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor                                                                                     ; altera_merlin_burst_uncompressor                                                    ; altera_merlin_slave_agent_1921     ;
;       |intel_onchip_memory_0_axi_s1_agent|                                             ; 17 (11)             ; 12 (6)                    ; 0                 ; 0          ; 0    ; 7.0 (6.0) ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent                                                                                                    ; qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy                                    ; altera_merlin_axi_slave_ni_1971    ;
;          |read_rsp_fifo|                                                               ; 2 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 5.9 (0.0) ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo                                                                                      ; qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri              ; altera_merlin_axi_slave_ni_1971    ;
;             |my_altera_avalon_sc_fifo_wr|                                              ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 5.9 (5.9) ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr                                                          ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;          |write_rsp_fifo|                                                              ; 4 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (0.0) ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo                                                                                     ; qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri              ; altera_merlin_axi_slave_ni_1971    ;
;             |my_altera_avalon_sc_fifo_wr|                                              ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr                                                         ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                 ; 27 (27)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                        ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                   ; 6 (6)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                          ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |jtag_uart_0_avalon_jtag_slave_agent|                                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 2.0 (0.0) ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent                                                                                                   ; qsys_top_altera_merlin_slave_agent_1921_b6r3djy                                     ; altera_merlin_slave_agent_1921     ;
;          |uncompressor|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 2.0 (2.0) ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor                                                                                      ; altera_merlin_burst_uncompressor                                                    ; altera_merlin_slave_agent_1921     ;
;       |jtag_uart_0_avalon_jtag_slave_translator|                                       ; 23 (23)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator                                                                                              ; qsys_top_altera_merlin_slave_translator_191_x56fcki                                 ; altera_merlin_slave_translator_191 ;
;       |pio_0_s1_agent_rdata_fifo|                                                      ; 8 (8)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|pio_0_s1_agent_rdata_fifo                                                                                                             ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |pio_0_s1_agent_rsp_fifo|                                                        ; 7 (7)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo                                                                                                               ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |pio_0_s1_agent|                                                                 ; 5 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|pio_0_s1_agent                                                                                                                        ; qsys_top_altera_merlin_slave_agent_1921_b6r3djy                                     ; altera_merlin_slave_agent_1921     ;
;          |uncompressor|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 2.0 (2.0) ; mm_interconnect_0|pio_0_s1_agent|uncompressor                                                                                                           ; altera_merlin_burst_uncompressor                                                    ; altera_merlin_slave_agent_1921     ;
;       |pio_0_s1_translator|                                                            ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|pio_0_s1_translator                                                                                                                   ; qsys_top_altera_merlin_slave_translator_191_x56fcki                                 ; altera_merlin_slave_translator_191 ;
;       |router_001|                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.9 (7.9) ; mm_interconnect_0|router_001                                                                                                                            ; qsys_top_altera_merlin_router_1921_zl5jwpa                                          ; altera_merlin_router_1921          ;
;       |router_003|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.9 (7.9) ; mm_interconnect_0|router_003                                                                                                                            ; qsys_top_altera_merlin_router_1921_ximin2q                                          ; altera_merlin_router_1921          ;
;       |router|                                                                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|router                                                                                                                                ; qsys_top_altera_merlin_router_1921_utv3xty                                          ; altera_merlin_router_1921          ;
;       |rsp_demux_001|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_demux_001                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i                                   ; altera_merlin_demultiplexer_1921   ;
;       |rsp_demux_002|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; mm_interconnect_0|rsp_demux_002                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i                                   ; altera_merlin_demultiplexer_1921   ;
;       |rsp_demux_004|                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_demux_004                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa                                   ; altera_merlin_demultiplexer_1921   ;
;       |rsp_demux_005|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_demux_005                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i                                   ; altera_merlin_demultiplexer_1921   ;
;       |rsp_demux_006|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_demux_006                                                                                                                         ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i                                   ; altera_merlin_demultiplexer_1921   ;
;       |rsp_demux|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_demux                                                                                                                             ; qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i                                   ; altera_merlin_demultiplexer_1921   ;
;       |rsp_mux_001|                                                                    ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_mux_001                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_bwmblcq                                     ; altera_merlin_multiplexer_1922     ;
;       |rsp_mux_003|                                                                    ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; mm_interconnect_0|rsp_mux_003                                                                                                                           ; qsys_top_altera_merlin_multiplexer_1922_humqmaa                                     ; altera_merlin_multiplexer_1922     ;
;       |rsp_mux|                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|rsp_mux                                                                                                                               ; qsys_top_altera_merlin_multiplexer_1922_bwmblcq                                     ; altera_merlin_multiplexer_1922     ;
;       |sysid_qsys_0_control_slave_agent_rsp_fifo|                                      ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 5.0 (5.0) ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                             ; qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy                                         ; altera_avalon_sc_fifo_1931         ;
;       |sysid_qsys_0_control_slave_translator|                                          ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; mm_interconnect_0|sysid_qsys_0_control_slave_translator                                                                                                 ; qsys_top_altera_merlin_slave_translator_191_x56fcki                                 ; altera_merlin_slave_translator_191 ;
;    |pio_0|                                                                             ; 2 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 4.0 (0.0) ; pio_0                                                                                                                                                   ; qsys_top_pio_0                                                                      ; qsys_top_pio_0                     ;
;       |pio_0|                                                                          ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 4.0 (4.0) ; pio_0|pio_0                                                                                                                                             ; qsys_top_pio_0_altera_avalon_pio_1923_wzj3fvy                                       ; altera_avalon_pio_1923             ;
;    |rst_controller_001|                                                                ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 1.0 (0.0) ; rst_controller_001                                                                                                                                      ; altera_reset_controller                                                             ; altera_reset_controller_1922       ;
;       |alt_rst_sync_uq1|                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; rst_controller_001|alt_rst_sync_uq1                                                                                                                     ; altera_reset_synchronizer                                                           ; altera_reset_controller_1922       ;
;    |rst_controller|                                                                    ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 2.0 (2.0) ; rst_controller                                                                                                                                          ; altera_reset_controller                                                             ; altera_reset_controller_1922       ;
;       |alt_rst_req_sync_uq1|                                                           ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; rst_controller|alt_rst_req_sync_uq1                                                                                                                     ; altera_reset_synchronizer                                                           ; altera_reset_controller_1922       ;
;       |alt_rst_sync_uq1|                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 1.0 (1.0) ; rst_controller|alt_rst_sync_uq1                                                                                                                         ; altera_reset_synchronizer                                                           ; altera_reset_controller_1922       ;
+----------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; State Machine - Summary                                                                                              ;
+----------------------------------------------------------+------------------+------------+----------------+----------+
; Name                                                     ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+----------------------------------------------------------+------------------+------------+----------------+----------+
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state ; 6                ; Yes        ; One-Hot        ; Safe     ;
+----------------------------------------------------------+------------------+------------+----------------+----------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state                                                          ;
+-------------------+------------------+-------------------+-------------------+-----------------+------------------+---------------+
; Name              ; dm_state.CMD_EXE ; dm_state.RESUMING ; dm_state.EXE_PNDG ; dm_state.HALTED ; dm_state.HALTREQ ; dm_state.IDLE ;
+-------------------+------------------+-------------------+-------------------+-----------------+------------------+---------------+
; dm_state.IDLE     ; 0                ; 0                 ; 0                 ; 0               ; 0                ; 0             ;
; dm_state.HALTREQ  ; 0                ; 0                 ; 0                 ; 0               ; 1                ; 1             ;
; dm_state.HALTED   ; 0                ; 0                 ; 0                 ; 1               ; 0                ; 1             ;
; dm_state.EXE_PNDG ; 0                ; 0                 ; 1                 ; 0               ; 0                ; 1             ;
; dm_state.RESUMING ; 0                ; 1                 ; 0                 ; 0               ; 0                ; 1             ;
; dm_state.CMD_EXE  ; 1                ; 0                 ; 0                 ; 0               ; 0                ; 1             ;
+-------------------+------------------+-------------------+-------------------+-----------------+------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; Cannot be Retimed (Protected by Synthesis Attribute or Quartus Assignment) ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wr_en_reg[0]   ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[0]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[0]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[1]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[2]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[3]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[0]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[1]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[2]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[3]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[16] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[8]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[24] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[1]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[17] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[9]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[25] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[2]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[18] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[10] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[26] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[3]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[19] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[11] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[27] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[4]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[20] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[12] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[28] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[5]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[21] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[13] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[29] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[6]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[22] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[14] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[30] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[7]  ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[23] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[15] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[31] ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|user_saw_rvalid                          ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|read_req                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|write_valid                              ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|write_stalled                            ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rvalid                                   ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                   ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[0]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[1]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[2]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[3]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[4]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[5]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[6]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|wdata[7]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[7]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                   ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[0]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[3]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[4]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[5]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[6]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[1]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rdata[2]                                 ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]        ; yes                                                              ; yes                                        ; yes                                                                        ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]       ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                   ; yes                                                              ; yes                                        ; yes                                                                        ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]        ; yes                                                              ; yes                                        ; yes                                                                        ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]       ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                   ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                        ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; yes                                                              ; yes                                        ; yes                                                                        ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[5]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wr_en_reg[0]            ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[5]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[0]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[0]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[1]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[2]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[3]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[4]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[0]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[1]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[2]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[3]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|rdaddr_reg[4]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[16]          ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[8]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[24]          ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[1]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[17]          ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[9]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[25]          ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[2]           ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[18]          ; yes (syn only)                                                   ; no                                         ; no                                                                         ;
; Total number of protected registers is 138                                                                                                   ;                                                                  ;                                            ;                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
Table truncated at 100 items. To change the number of protected registers reported, set the "Number of Protected Registers Reported in Synthesis Report" option.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|awsize_q0[1]                                                   ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|awburst_q0[0]                                                  ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|wlast_q0                                                       ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arsize_q0[1]                                                   ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arburst_q0[0]                                                  ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|awsize_q0[1]                                            ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|awburst_q0[0]                                           ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|wlast_q0                                                ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|arsize_q0[1]                                            ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|arburst_q0[0]                                           ; Stuck at VCC due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|dbg_vector[20]                                        ; Stuck at VCC due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dmstatus.anyrunning                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0..4][0..1]                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3..4][4]                                                    ; Stuck at VCC due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|mcontrol.trig_type[1]                        ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|end_begintransfer                                        ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|in_transfer                                              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_translator|end_begintransfer                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_translator|in_transfer                                                 ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_translator|in_transfer                                                   ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_translator|internal_sclr                                                 ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_translator|end_begintransfer                                                             ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_translator|in_transfer                                                                   ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_translator|in_transfer                                             ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_translator|internal_sclr                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|awaddr_q0[21..31]                                              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|araddr_q0[21..31]                                              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[21..31]                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][0..67]                                        ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][36..67]                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72..74]                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76..94]                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85..103]                                      ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107..141]                                     ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][143..145]                                     ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|csr_readdata[0..31]                                  ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|csr_readdata[0..31]                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo_outdata_sop                                      ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][0..67]                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][36..67]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72..73]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85..94]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85..103]                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107..141]                                        ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][143..145]                                        ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|csr_readdata[0..31]                                     ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|csr_readdata[0..31]                                   ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][0..67]                                             ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0..1][36..67]                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][69]                                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][72..74]                                            ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0..1][74]                                             ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0..1][76..94]                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][76]                                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][85..103]                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][107..141]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][143]                                               ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][145]                                               ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|csr_readdata[0..31]                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|csr_readdata[0..31]                                     ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][0..67]                                                             ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][36..67]                                                            ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][72..74]                                                            ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][76..94]                                                            ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][85..103]                                                           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][107..141]                                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][143..145]                                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|csr_readdata[0..31]                                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|csr_readdata[0..31]                                                     ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][0..67]                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][36..67]                                      ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][69]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][72..74]                                      ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][74]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][76..94]                                      ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][76]                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][85..103]                                     ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][107..141]                                    ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][143..145]                                    ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|csr_readdata[0..31]                                 ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|csr_readdata[0..31]                               ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_channel[1..6]                                 ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_channel[2..6]                                 ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_ram_wlast                                     ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat[0]                                    ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat2[0]                                   ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat3[0]                                   ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat4[0]                                   ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|bid[0]                                          ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rid_lat[0]                                    ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rid_lat2[0]                                   ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_address_offset[0..31]           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor|burst_uncompress_busy                  ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor|burst_uncompress_byte_counter[2..10]   ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor|internal_sclr                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_address_offset[0..31]              ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_address_offset[0..31]                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_address_offset[0..31]                                ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_address_offset[0..31]          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|csr_readdata[0..31] ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][76]           ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|csr_readdata[0..31]  ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[21..31]                 ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dmctrl.ndmreset                                                     ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dmctrl.ackhaverst                                                   ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[0]                                             ; Merged with mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[1]                                     ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[0]                                      ; Merged with mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[1]                              ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                           ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104..105]                                     ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                         ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                 ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23..32]                                     ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                 ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                              ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                              ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74..75]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77..84]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][104..105]                                        ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                              ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                      ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][1]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][3..4]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][6]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][8..32]                                         ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                    ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][68]                                                ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][106]                                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][105]                                               ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][106]                                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][32]                                              ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][33]                                      ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                ; Merged with mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][106]                                                       ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][104..105]                                                          ; Merged with mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][106]                                                       ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4..32]                                                           ; Merged with mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][33]                                                      ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][68]                                          ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][106]                                 ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][104..105]                                    ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][106]                                 ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][32]                                        ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][33]                                ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_dest_id[0]                                    ; Merged with mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_dest_id[2]                            ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_channel[0]                                    ; Merged with mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_dest_id[1]                            ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_dest_id[0]                                    ; Merged with mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_dest_id[2]                            ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_channel[0]                                    ; Merged with mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_dest_id[1]                            ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[1,3..6]                       ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awbursttype_lat[1]                            ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat[0]                                  ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awbursttype_lat[0]                            ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[2]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[19]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[19]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[18]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[18]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[17]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[17]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[16]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[16]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[15]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[15]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[14]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[14]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[13]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[13]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[12]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[12]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[11]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[11]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[1,3..6]                       ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstlen_lat[0..7]                          ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arbursttype_lat[1]                            ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rresp_lat[0]                                  ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[7]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arbursttype_lat[0]                            ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[2]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[19]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[19]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[18]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[18]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[17]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[17]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[16]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[16]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[15]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[15]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[14]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[14]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[13]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[13]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[12]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[12]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[11]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[11]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[10]                        ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[10]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[9]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[9]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[8]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[8]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[7]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[7]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[6]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[6]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[5]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[5]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[4]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[4]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[2]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[2]                         ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|dbg_vector[3]                                         ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|dbg_vector[4]                                 ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_nxt_seq_pc[1]                                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_instr_pc[1]                                 ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_nxt_seq_pc[0]                                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_instr_pc[0]                                 ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_csr_read                                            ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_csr_write                                   ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_mem_byteen[2..3]                                    ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_mem_size[1]                                 ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[4][5..6]                                                    ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[4][20]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][5]                                                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][5..9]                                                    ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][6]                                                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][7..9]                                                    ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][12]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][13]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][13]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][15]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][16]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][17]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][26]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][28..29]                                                  ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][28]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][6]                                                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][17]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][12]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][17]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][15]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][17]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][16]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][17]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][18]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][17]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][5..6]                                                    ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][18]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][11]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][18]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][13]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][18]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][13]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][27]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][18]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][27]                                              ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][16]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][26]                                              ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][70]          ; Merged with mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][142] ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][71]           ; Merged with mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][142]  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_wraddr[1,3..6]                           ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_wraddr[7]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awbursttype_lat2[1]                           ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_wraddr[7]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awbursttype_lat2[0]                           ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_wraddr[2]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[3]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[3]                         ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[1,3..6]                           ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[7]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstlen_lat2[0..7]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[7]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arbursttype_lat2[1]                           ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[7]                        ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arbursttype_lat2[0]                           ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[2]                        ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|M0_mem_byteen[2..3]                                   ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|M0_mem_size[1]                                ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                ; Merged with mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][104]                                                       ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][105..106]                                                          ; Merged with mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][104]                                                       ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                ; Merged with mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][74]                                                        ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|dmi_status[1]                                                      ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|dmi_status[0]                                              ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][68]                                                ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][105]                                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][106]                                               ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][105]                                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][75]                                                ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][74]                                        ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                           ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105..106]                                     ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                              ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                              ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74..75]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77..84]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105..106]                                        ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                              ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                      ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][68]                                          ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][104]                                 ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][105..106]                                    ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][104]                                 ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                           ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                   ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|wvalid_q0                                               ; Merged with mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|awvalid_q0                                      ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][75]                                          ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][74]                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23..33]                                     ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                 ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][1]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][3..4]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][6]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][8..9]                                          ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                    ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11..33]                                        ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                    ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][33]                                              ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][32]                                      ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4..9]                                                            ; Merged with mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]                                                      ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11..33]                                                          ; Merged with mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]                                                      ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][33]                                        ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][32]                                ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                ; Merged with mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][74]                                                        ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][68]                                                ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][105]                                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][106]                                               ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][105]                                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][75]                                                ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][74]                                        ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                           ; Merged with mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                   ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][75]                                          ; Merged with mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][74]                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][33]                                              ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][32]                                      ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][2]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][5]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][7]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[2,5,7]                                      ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[0]                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][75]                                                ; Merged with mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][74]                                        ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][2]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][5]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][7]                                             ; Merged with mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                     ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|jmp_adrs[3]                                                         ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|jmp_adrs[2]                                                 ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|jmp_adrs[4..9,11..31]                                               ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|jmp_adrs[10]                                                ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_arith_q1[1]                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_q1[1]                     ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_arith_q1[0]                       ; Merged with intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_q1[0]                     ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][32]                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][33]                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[3]                                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|jmp_adrs[10]                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_004|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_006|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_004|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_006|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                         ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                         ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]                                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][33]                                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]                                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]                                                               ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_003|arb|internal_sclr                                                                     ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|full0                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|output_stage|full0                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[0..42]                    ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|updated_dtmcs[16]                                                  ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[1]                                             ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|sop_enable                                                     ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|awvalid_q0                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[1]                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|sop_enable                                              ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77..84]                                       ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                             ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                             ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0..1][142]                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][77..84]                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0..1][105]                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][106]                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0..1][32]                                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][33]                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][77..84]                                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][104]                                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][106]                                                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][77..84]                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][104]                                         ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][106]                                         ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_dest_id[1..2]                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_dest_id[2]                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[7]                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[7]                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[2..10]                                  ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|pending_response_count[0..1]                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|has_pending_responses                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat2[0]                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[7]                                ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rresp_lat2[0]                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy                                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_busy                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat3[0]                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat4[0]                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[0..1]                      ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[0..19]                      ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[0..19]                    ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat2[0..19]                     ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat[1]                                  ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[0]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rresp_lat[1]                                  ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[0]                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[0]                         ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux|share_count_zero_flag                                                                     ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_001|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_002|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_003|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_005|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux|share_count[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_001|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_002|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_003|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_005|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[8]                         ; Merged with intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraddr_lat[8]                         ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[3]                                                     ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[2]                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[12,15]                                                 ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[17]                                            ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[14]                                                    ; Merged with intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[19]                                            ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|internal_sclr                                      ; Lost fanout                                                                                                             ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|internal_sclr                                    ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|internal_sclr                                       ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|internal_sclr                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|internal_sclr                                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|internal_sclr                                   ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[2..10]                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2..10]                ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|output_stage|data0[0..31]                    ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_wraddr[7]                                ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[0..19]                     ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[0..19]                      ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[1..19]                    ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[1..7,9..10]                ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[0]                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|cmd_mux_001|saved_grant[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[19]                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2..10]             ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_byte_counter[2..10]                  ; Lost fanout                                                                                                             ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2..10]                                  ; Lost fanout                                                                                                             ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_byte_counter[2..10]            ; Lost fanout                                                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat[1]                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat2[1]                                   ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat3[1]                                   ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat4[1]                                   ; Stuck at GND due to stuck port data_in                                                                                  ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state~0                                                          ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state~1                                                          ; Lost fanout                                                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state~2                                                          ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0..1]                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|internal_sclr                                         ; Lost fanout                                                                                                             ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                             ; Lost fanout                                                                                                             ;
; Total Number of Removed Registers = 2377                                                                            ;                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|full0             ; Stuck at GND              ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[0],   ;
;                                                                                                       ; due to stuck port data_in ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[1],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[2],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[3],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[4],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[5],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[6],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[7],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[8],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[9],   ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[10],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[11],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[12],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[13],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[14],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[15],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[16],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[17],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[18],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[19],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[20],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[21],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[22],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[23],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[24],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[25],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[26],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[27],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[28],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[29],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[30],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[31],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[32],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[33],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[34],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[35],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[36],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[37],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[38],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[39],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[40],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[41],  ;
;                                                                                                       ;                           ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|output_stage|data0[42]   ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_wraddr[7]                  ; Stuck at GND              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[19],   ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[18],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[19],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[18],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[12],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[11],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[10],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[9],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[8],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[7],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[7],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[6],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[5],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[4],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[4],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[3],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[3],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[2],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[19],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[16],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[17],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[18],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[13],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[15],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[14],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[1]    ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arburst_q0[0]                                    ; Stuck at VCC              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[0],   ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[1],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[2],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[3],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[4],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[5],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[6],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[7],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[8],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[9],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[10],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[11],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[12],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[13],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[14],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[15],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[16],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[17],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[18],  ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat2[19]   ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|wlast_q0                                  ; Stuck at VCC              ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|sop_enable,                         ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[7],                 ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[8],                 ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[9],                 ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[10],                ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|pending_response_count[1],     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|internal_sclr,                 ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[10],   ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[9],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[6],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[5],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[2],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[1]     ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|wlast_q0                                         ; Stuck at VCC              ; mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[3],                                          ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|cmd_mux_004|share_count_zero_flag,                                            ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux_004|share_count[0],                                                   ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux_006|share_count[0],                                                   ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|sop_enable,                                ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux|share_count_zero_flag,                                                ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux_001|share_count_zero_flag,                                            ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux|share_count[0],                                                       ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux_001|share_count[0],                                                   ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux_005|share_count[0],                                                   ;
;                                                                                                       ;                           ; mm_interconnect_0|cmd_mux_001|saved_grant[1]                                                    ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_arburstsize_lat[7]              ; Stuck at GND              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rresp_lat2[0],            ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[0],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_rdaddr_lat[1],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[0],     ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[1],     ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[2],     ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat2[0],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat2[1],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat2[2],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat2[3]     ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[10]                              ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[9],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[8],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[7],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[6],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[5],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[4],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[3],                        ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[2]                         ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_byte_counter[10]       ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][84],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][84],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][83],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][83],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][82],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][82],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][81],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][81]                            ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][105]                                 ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][74],                           ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][74],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][74],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][76],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][76],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][76]                            ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][106]                           ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][104],                    ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][74],                     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][74],                     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][76],                     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][76]                      ;
; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][106]                                                 ; Stuck at GND              ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][104],                                          ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][74],                                           ;
;                                                                                                       ;                           ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][74],                                           ;
;                                                                                                       ;                           ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][76],                                           ;
;                                                                                                       ;                           ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][76]                                            ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                            ; Stuck at GND              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104],                     ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74],                      ;
;                                                                                                       ;                           ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74],                      ;
;                                                                                                       ;                           ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76],                      ;
;                                                                                                       ;                           ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                       ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[10]  ; Lost Fanouts              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84],                      ;
;                                                                                                       ;                           ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83],                      ;
;                                                                                                       ;                           ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82],                      ;
;                                                                                                       ;                           ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                       ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_byte_counter[10] ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][84],                     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][83],                     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][82],                     ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][81]                      ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arsize_q0[1]                                     ; Stuck at VCC              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[15],    ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[17],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[18],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_rdaddr_lat[19]     ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|awvalid_q0                                ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[3],                 ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[4],                 ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[5],                 ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|burst_bytecount[6]                  ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[10]                       ; Lost Fanouts              ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][84],                                           ;
;                                                                                                       ;                           ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][83],                                           ;
;                                                                                                       ;                           ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][82],                                           ;
;                                                                                                       ;                           ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][81]                                            ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat[1]                      ; Stuck at GND              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat2[1],              ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat3[1],              ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bid_lat4[1]               ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|awsize_q0[1]                                     ; Stuck at VCC              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][93],                           ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat[0],    ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[16]     ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awburstsize_lat[7]              ; Stuck at GND              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat2[0],            ;
;                                                                                                       ; due to stuck port data_in ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat3[0],            ;
;                                                                                                       ;                           ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_bresp_lat4[0]             ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_byte_counter[6]        ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][77],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][77]                            ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][142]                               ; Stuck at GND              ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][142],                        ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]                       ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][33]                                ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][32],                         ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][32]                          ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_byte_counter[9]        ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][80],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][80]                            ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_address_offset[31]   ; Lost Fanouts              ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71],                         ;
;                                                                                                       ;                           ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                          ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_byte_counter[8]        ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][79],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][79]                            ;
; mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]                                                 ; Stuck at GND              ; mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0],                                          ;
;                                                                                                       ; due to stuck port data_in ; mm_interconnect_0|cmd_mux_003|arb|internal_sclr                                                 ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent|uncompressor|burst_uncompress_byte_counter[7]        ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][78],                           ;
;                                                                                                       ;                           ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][78]                            ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[9]                        ; Lost Fanouts              ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][80]                                            ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[6]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[6]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[5]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[5]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[4]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[4]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[3]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[3]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[2]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[2]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[1]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[1]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[0]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[0]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[7]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[7]      ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[14]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[14]     ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_byte_counter[6]  ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][77]                      ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[9]   ; Lost Fanouts              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                       ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[8]   ; Lost Fanouts              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                       ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_byte_counter[7]  ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][78]                      ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7]   ; Lost Fanouts              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                       ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_byte_counter[8]  ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][79]                      ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6]   ; Lost Fanouts              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                       ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent|uncompressor|burst_uncompress_byte_counter[9]  ; Lost Fanouts              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][80]                      ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]                        ; Lost Fanouts              ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][77]                                            ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7]                        ; Lost Fanouts              ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][78]                                            ;
; mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8]                        ; Lost Fanouts              ; mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][79]                                            ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                               ; Stuck at GND              ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                         ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[27]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[27] ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[26]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[26] ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[25]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[25] ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[24]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[24] ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[23]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[23] ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[22]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[22] ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[21]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[21] ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|csr_readdata[31]                        ; Lost Fanouts              ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|internal_sclr                     ;
; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor|burst_uncompress_busy    ; Lost Fanouts              ; mm_interconnect_0|intel_onchip_memory_0_axi_s1_agent|read_burst_uncompressor|internal_sclr      ;
; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                              ; Stuck at GND              ; mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                        ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][33]                          ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][32]                    ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                           ; Stuck at GND              ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][33]                                                ; Stuck at GND              ; mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10]                                          ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[29]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[29] ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[8]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[8]      ;
; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][106]                                 ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[1][105]                           ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|last_dest_id[2]                      ; Stuck at GND              ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_wr_limiter|has_pending_responses          ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[30]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[30] ;
; mm_interconnect_0|cmd_mux_002|share_count_zero_flag                                                   ; Stuck at VCC              ; mm_interconnect_0|cmd_mux_002|share_count[0]                                                    ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|cmd_mux_003|share_count_zero_flag                                                   ; Stuck at VCC              ; mm_interconnect_0|cmd_mux_003|share_count[0]                                                    ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[31]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[31] ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[17]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[17]     ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[15]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[15]     ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|araddr_q0[28]                             ; Lost Fanouts              ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_hold_addr[28] ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[13]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[13]     ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[12]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[12]     ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[11]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[11]     ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[10]          ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[10]     ;
; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat2[9]           ; Lost Fanouts              ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[9]      ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 3184        ;
; Number of registers using Synchronous Clear  ; 381         ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 717         ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 2016        ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; jtag_uart_0|jtag_uart_0|av_waitrequest                                                                                                  ; 11      ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|M0_redirect                                                               ; 7       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; 38      ;
; jtag_uart_0|jtag_uart_0|t_dav                                                                                                           ; 3       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[7]                                            ; 3       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rst2                                ; 3       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[6]                                            ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|jmp_adrs[2]                                                                             ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|rst1                                ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[5]                                            ; 1       ;
; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[4]                                            ; 1       ;
; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                  ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out  ; 35      ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; 49      ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[3]                                            ; 1       ;
; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                  ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]   ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[2]                                            ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|rsp_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out  ; 46      ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[1]                                            ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]   ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|pc_fetch_stop[0]                                            ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|cmd_clk_xer|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   ; 1       ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dmstatus.anyreset                                                                       ; 3       ;
; Total number of inverted registers = 30                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                   ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_instr_valid                                                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_pc[1]                                                      ; Yes                     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_lat[2]                                                          ; Yes                     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[24]                                                                             ; Yes                     ;
; 3:1                ; 60 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wrapup_wraddr_lat[15]                                                  ; Yes                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_ram_wrdata[14]                                                         ; Yes                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|burst_bytecount[10]                                                                     ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; mm_interconnect_0|intel_niosv_m_0_instruction_manager_rd_limiter|last_dest_id[1]                                                             ; Yes                     ;
; 3:1                ; 185 bits  ; 370 LEs       ; 370 LEs              ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|mie.msie                                                              ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|buffer_inst|write_addr[2]                                        ; Yes                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|dispatch_pc[13]                                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|buffer_inst|read_addr[1]                                         ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|total_lookahead[1]                                               ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_incr_rdaddr[0]                                                         ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|flush_count[2]                                                   ; Yes                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rdaddr_count[17]                                                       ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|axi_lookahead[1]                                                 ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_awid_queue[1]                                                          ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]                                                                                ; Yes                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_pc[22]                                                     ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|fetch_pc[3]                                                      ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_rresp_lat2[1]                                                          ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|M0_nxt_pc[30]                                                                  ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                              ; Yes                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|dcsr.cause[2]                                                         ; Yes                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|load_data[14]                                                         ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|C_expn_type[0]                                                                 ; Yes                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|C_expn_pc[24]                                                                  ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|load_data[25]                                                         ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|C_dbg_expn_pc[1]                                                               ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|rden_count[4]                                                            ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_readdata[8]                                                                               ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_readdata[17]                                                                              ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|mtval[13]                                                             ; Yes                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|mepc.epc[21]                                                          ; Yes                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|mcause.code[1]                                                        ; Yes                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|mcause.code[30]                                                       ; Yes                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|load_data[22]                                                         ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|rdtrans_count[1]                                                         ; Yes                     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|C_dbg_expn_pc[25]                                                              ; Yes                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|csr_inst|debug_pc[31]                                                          ; Yes                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmdbuf_instr[1]                                                                              ; Yes                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|load_data[4]                                                          ; Yes                     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|load_data[3]                                                          ; Yes                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|bid[1]                                                                   ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|shift_left_1                                                          ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|shift_left_1                                                          ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|lsu_inst|shift_left_1                                                          ; Yes                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|w_current_rdaddr[0]                                                      ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~26                         ; Yes                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|data_reg_access[1]                                                                           ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|hart_readdata[0]                                                                             ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~41                         ; Yes                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|Mux_1                                                                                        ; Yes                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|Mux_7                                                                                        ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; mm_interconnect_0|router|i99                                                                                                                 ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; mm_interconnect_0|router_008|src_channel[1]                                                                                                  ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|D_rs1_gpr_val[0]                                                               ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|D_rs2_gpr_val[0]                                                               ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|Mux_13                                                                                       ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; mm_interconnect_0|router_001|src_channel[1]                                                                                                  ; Yes                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; mm_interconnect_0|cmd_mux_004|Select_100                                                                                                     ; Yes                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|Select_31                                                                      ; Yes                     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~95                         ; Yes                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|Mux_24                                                                                       ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|Mux_2                                                                                        ; Yes                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; mm_interconnect_0|rsp_mux|Select_31                                                                                                          ; Yes                     ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; mm_interconnect_0|rsp_mux_001|Select_123                                                                                                     ; Yes                     ;
; 9:1                ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; mm_interconnect_0|rsp_mux_001|Select_134                                                                                                     ; Yes                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|abstcs_nxt.cmderr[0]                                                                         ; Yes                     ;
; 16:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~86                         ; Yes                     ;
; 30:1               ; 5 bits    ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_exe_result[0]                                                                ; Yes                     ;
; 31:1               ; 10 bits   ; 200 LEs       ; 160 LEs              ; 40 LEs                 ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_exe_result[0]                                                                ; Yes                     ;
; 32:1               ; 6 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~35                         ; Yes                     ;
; 32:1               ; 2 bits    ; 42 LEs        ; 34 LEs               ; 8 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_exe_result[0]                                                                ; Yes                     ;
; 64:1               ; 7 bits    ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~86                         ; Yes                     ;
; 128:1              ; 24 bits   ; 2040 LEs      ; 2040 LEs             ; 0 LEs                  ; No         ; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~89                         ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_q1[20]                                                     ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_arith_q1[15]                                               ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_q1[8]                                                      ; Yes                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_right_arith_q1[2]                                                ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_left_q1[10]                                                      ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_left_q1[16]                                                      ; Yes                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|sh_left_q1[31]                                                      ; Yes                     ;
; 39:1               ; 27 bits   ; 702 LEs       ; 27 LEs               ; 675 LEs                ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_exe_s1[11]                                                                   ; Yes                     ;
; 39:1               ; 5 bits    ; 130 LEs       ; 10 LEs               ; 120 LEs                ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|E_exe_s1[4]                                                                    ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_right_0                                                       ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_right_2                                                       ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_right_0                                                       ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_left_0                                                        ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_right_2                                                       ; Yes                     ;
; 4:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_left_0                                                        ; Yes                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|shift_inst|shift_right_3                                                       ; Yes                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|M0_result_data_nxt[0]                                                          ; Yes                     ;
; 3:1                ; 43 bits   ; 86 LEs        ; 0 LEs                ; 86 LEs                 ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_wraplow_wraddr_lat2[7]                                                 ; Yes                     ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|timer_module|hart_readdata[16]                                                                               ; Yes                     ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; intel_onchip_memory_0|intel_onchip_memory_0|s1_axi_bursting_adapter|r_ram_wraddr[15]                                                         ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[3][29]                                                                               ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]                                                                                        ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][23]                                                                               ; Yes                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][5]                                                                                ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][21]                                                                               ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][17]                                                                               ; Yes                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][31]                                                                               ; Yes                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][21]                                                                               ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][24]                                                                               ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][4]                                                                                ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[0][11]                                                                               ; Yes                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][24]                                                                               ; Yes                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[2][22]                                                                               ; Yes                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf[1][20]                                                                               ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|i274                                                                                         ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|i935                                                                                         ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                ; Yes                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                               ; Yes                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|count[3]                                 ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|wraddr_reg[0]  ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|td_shift[9]                              ; Yes                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|td_shift[4]                              ; Yes                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; jtag_uart_0|jtag_uart_0|qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_alt_jtag_atlantic|td_shift[1]                              ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|datain_reg[15] ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|mlab_rd_addr[0]                                                                              ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|cmd_buf_num[0]                                                                               ; Yes                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|prog_buf_num[2]                                                                              ; Yes                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|shifted_dtmcs[18]                                                                           ; Yes                     ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|shifted_dmi[7]                                                                              ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|updated_dmi[9]                                                                              ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dtm_inst|nxt_shifted_dmi[0]                                                                          ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+---------------------------------------------------------------+
; Preserve for Debug Assignments for Partition "root_partition" ;
+------+--------+-----------------------------------------------+
; Name ; Status ; Notes                                         ;
+------+--------+-----------------------------------------------+
Notes: Table created because there is an active PRESERVE_FOR_DEBUG_ENABLE in the project, even though there are no tagged names within the partition.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; blackbox               ; 1                                       ;
;     auto_fab_0         ; 1                                       ;
; boundary_port          ; 9                                       ;
; tennm_ff               ; 3184                                    ;
;     CLR                ; 335                                     ;
;     CLR SCLR           ; 5                                       ;
;     ENA                ; 1420                                    ;
;     ENA CLR            ; 351                                     ;
;     ENA CLR SCLR       ; 26                                      ;
;     ENA SCLR           ; 219                                     ;
;     SCLR               ; 131                                     ;
;     plain              ; 697                                     ;
; tennm_iopll            ; 1                                       ;
; tennm_lcell_comb       ; 5583                                    ;
;     arith              ; 385                                     ;
;         0 data inputs  ; 4                                       ;
;         1 data inputs  ; 201                                     ;
;         2 data inputs  ; 144                                     ;
;         3 data inputs  ; 1                                       ;
;         4 data inputs  ; 35                                      ;
;     extend             ; 69                                      ;
;         7 data inputs  ; 13                                      ;
;         8 data inputs  ; 56                                      ;
;     normal             ; 5129                                    ;
;         0 data inputs  ; 41                                      ;
;         1 data inputs  ; 25                                      ;
;         2 data inputs  ; 345                                     ;
;         3 data inputs  ; 663                                     ;
;         4 data inputs  ; 981                                     ;
;         5 data inputs  ; 664                                     ;
;         6 data inputs  ; 2410                                    ;
; tennm_mlab_cell        ; 96                                      ;
; tennm_ram_block        ; 4176                                    ;
;                        ;                                         ;
; Number of carry chains ; 17                                      ;
; Max carry chain length ; 64                                      ;
;                        ;                                         ;
; Max LUT depth          ; 8.30                                    ;
; Average LUT depth      ; 4.40                                    ;
+------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition"                        ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4128                                     ;
;                                             ;                                          ;
; Combinational ALUT usage for logic          ; 5583                                     ;
;     -- 8 input functions                    ; 56                                       ;
;     -- 7 input functions                    ; 13                                       ;
;     -- 6 input functions                    ; 2410                                     ;
;     -- 5 input functions                    ; 664                                      ;
;     -- 4 input functions                    ; 1016                                     ;
;     -- <=3 input functions                  ; 1424                                     ;
;                                             ;                                          ;
; Memory ALUT usage                           ; 96                                       ;
;     -- 64-address deep                      ; 0                                        ;
;     -- 32-address deep                      ; 0                                        ;
;                                             ;                                          ;
; Dedicated logic registers                   ; 3184                                     ;
;                                             ;                                          ;
; I/O pins                                    ; 9                                        ;
; Total MLAB memory bits                      ; 1664                                     ;
; Total block memory bits                     ; 8391680                                  ;
;                                             ;                                          ;
; Total DSP Blocks                            ; 0                                        ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                                        ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                                        ;
;                                             ;                                          ;
; Total PLLs                                  ; 1                                        ;
;     -- IOPLLs                               ; 1                                        ;
;                                             ;                                          ;
; Maximum fan-out node                        ; iopll_0|iopll_0|tennm_pll~O_BLOCK_SELECT ;
; Maximum fan-out                             ; 7135                                     ;
; Total fan-out                               ; 151684                                   ;
; Average fan-out                             ; 11.62                                    ;
+---------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------------------------+
; Name                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------------------------+
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dbg_rom_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                 ; MLAB ; Simple Dual Port ; 42           ; 32           ; 42           ; 32           ; 1344    ; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/debug_rom.mif ;
; intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|niosv_dm_csr_mem_inst|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                        ; MLAB ; Simple Dual Port ; 10           ; 32           ; 10           ; 32           ; 320     ; ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/csr_mlab.mif  ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_a|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                                             ;
; intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|reg_file_inst|reg_file_b|ram_no_ecc.data_ram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                                             ;
; intel_onchip_memory_0|intel_onchip_memory_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                ; AUTO ; Simple Dual Port ; 262144       ; 32           ; 262144       ; 32           ; 8388608 ; onchip_mem.hex                                                                   ;
; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                                             ;
; jtag_uart_0|jtag_uart_0|the_qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "auto_fab_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+----------------+-----------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Boundary Ports ; Max Depth ; Full Hierarchy Name                                                                          ; Entity Name                                                           ; Library Name                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+----------------+-----------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+
; |                                               ; 124 (0)             ; 88 (0)                    ; 0                 ; 0          ; 67             ; 3.0 (0.0) ; |                                                                                            ; qsys_top                                                              ; alt_sld_fab_0                                   ;
;    |auto_fab_0|                                 ; 124 (0)             ; 88 (0)                    ; 0                 ; 0          ; 67             ; 3.0 (2.0) ; auto_fab_0                                                                                   ; alt_sld_fab_0                                                         ; N/A                                             ;
;       |alt_sld_fab_0|                           ; 124 (0)             ; 88 (0)                    ; 0                 ; 0          ; 0              ; 3.0 (0.0) ; auto_fab_0|alt_sld_fab_0                                                                     ; alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq                                ; alt_sld_fab_0_10                                ;
;          |alt_sld_fab_0|                        ; 124 (0)             ; 88 (0)                    ; 0                 ; 0          ; 0              ; 3.0 (0.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                       ; alt_sld_fab_0_alt_sld_fab_1920_p7gfh6a                                ; alt_sld_fab_1920                                ;
;             |agilexconfigreset|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0              ; 0.0 (0.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset                                     ; alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci         ; intel_agilex_reset_release_from_sdm_203         ;
;                |user_reset|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0              ; 0.0 (0.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset                          ; intel_agilex_reset_release_from_sdm_atom                              ; intel_agilex_reset_release_from_sdm_203         ;
;             |configresetfabric|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0              ; 1.0 (0.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric                                     ; alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_mfqd2xa ; intel_configuration_debug_reset_release_hub_203 ;
;                |conf_reset_src|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0              ; 1.0 (1.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src                      ; intel_configuration_reset_release_for_debug                           ; intel_configuration_reset_release_for_debug_203 ;
;             |jtagpins|                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0              ; 2.0 (0.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                              ; altera_jtag_wys_atom                                                  ; altera_jtag_wys_atom_1920                       ;
;                |atom_inst|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0              ; 2.0 (2.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                    ; altera_jtag_wys_atom_bare                                             ; altera_jtag_wys_atom_1920                       ;
;             |sldfabric|                         ; 123 (0)             ; 88 (0)                    ; 0                 ; 0          ; 0              ; 3.0 (0.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                             ; alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi                        ; altera_sld_jtag_hub_1920                        ;
;                |jtag_hub_gen.real_sld_jtag_hub| ; 123 (89)            ; 88 (60)                   ; 0                 ; 0          ; 0              ; 3.0 (3.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub              ; sld_jtag_hub                                                          ; altera_work                                     ;
;                   |hub_info_reg|                ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0              ; 2.0 (2.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg ; sld_rom_sr                                                            ; altera_work                                     ;
;                   |shadow_jsm|                  ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0              ; 3.0 (3.0) ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm   ; sld_shadow_jsm                                                        ; altera_sld                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+----------------+-----------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                           ; Reason for Removal ;
+---------------------------------------------------------------------------------------------------------+--------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[2][1..4]        ; Lost fanout        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[2][1..4] ; Lost fanout        ;
; Total Number of Removed Registers = 8                                                                   ;                    ;
+---------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------+
; General Register Statistics for Partition "auto_fab_0" ;
+----------------------------------------------+---------+
; Statistic                                    ; Value   ;
+----------------------------------------------+---------+
; Total registers                              ; 88      ;
; Number of registers using Synchronous Clear  ; 7       ;
; Number of registers using Synchronous Load   ; 0       ;
; Number of registers using Asynchronous Clear ; 38      ;
; Number of registers using Asynchronous Load  ; 0       ;
; Number of registers using Clock Enable       ; 63      ;
; Number of registers using Preset             ; 0       ;
+----------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 2                                                         ;         ;
+------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[1][2]         ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[2]         ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[3]         ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]                  ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|mixer_addr_reg_internal[0]   ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|word_counter[0] ; Yes                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|design_hash_reg[3]           ; Yes                     ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[1]      ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------+
; Preserve for Debug Assignments for Partition "auto_fab_0" ;
+------+--------+-------------------------------------------+
; Name ; Status ; Notes                                     ;
+------+--------+-------------------------------------------+
Notes: Table created because there is an active PRESERVE_FOR_DEBUG_ENABLE in the project, even though there are no tagged names within the partition.


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "auto_fab_0" ;
+------------------------+-------------------------------------+
; Type                   ; Count                               ;
+------------------------+-------------------------------------+
; boundary_port          ; 67                                  ;
; tennm_ff               ; 88                                  ;
;     CLR                ; 6                                   ;
;     ENA                ; 31                                  ;
;     ENA CLR            ; 32                                  ;
;     SCLR               ; 7                                   ;
;     plain              ; 12                                  ;
; tennm_lcell_comb       ; 124                                 ;
;     extend             ; 2                                   ;
;         8 data inputs  ; 2                                   ;
;     normal             ; 122                                 ;
;         1 data inputs  ; 5                                   ;
;         2 data inputs  ; 26                                  ;
;         3 data inputs  ; 25                                  ;
;         4 data inputs  ; 15                                  ;
;         5 data inputs  ; 24                                  ;
;         6 data inputs  ; 27                                  ;
; tennm_sdm_gpio_out     ; 2                                   ;
; tennm_sdm_jtag_ela     ; 1                                   ;
;                        ;                                     ;
; Number of carry chains ; 0                                   ;
; Max carry chain length ; 0                                   ;
;                        ;                                     ;
; Max LUT depth          ; 3.00                                ;
; Average LUT depth      ; 1.50                                ;
+------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "auto_fab_0"                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 78                                                                 ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 124                                                                ;
;     -- 8 input functions                    ; 2                                                                  ;
;     -- 7 input functions                    ; 0                                                                  ;
;     -- 6 input functions                    ; 27                                                                 ;
;     -- 5 input functions                    ; 24                                                                 ;
;     -- 4 input functions                    ; 15                                                                 ;
;     -- <=3 input functions                  ; 56                                                                 ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 88                                                                 ;
;                                             ;                                                                    ;
; Boundary Ports                              ; 67                                                                 ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                                                                  ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck ;
; Maximum fan-out                             ; 121                                                                ;
; Total fan-out                               ; 820                                                                ;
; Average fan-out                             ; 2.91                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


Top root causes of logic optimization that have been identified during sweep. Go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer " for more details and filtering options.
+-------------------------------------------------------------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                                                                     ;
+------------------------------------------------------------------------------+------------------+-------------+---------------------+
; Root Object Path                                                             ; Root Object Type ; Root Reason ; Swept Objects Count ;
+------------------------------------------------------------------------------+------------------+-------------+---------------------+
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|write_cp_data[72]       ; OUTPUT_PORT      ; stuck at 0  ; 161                 ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|read_cp_data[68]        ; OUTPUT_PORT      ; stuck at 0  ; 148                 ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arlen[3]                ; INPUT_INST_PORT  ; stuck at 0  ; 139                 ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|read_cp_data[91]        ; OUTPUT_PORT      ; stuck at 0  ; 133                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|read_cp_data[68] ; OUTPUT_PORT      ; stuck at 0  ; 112                 ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arsize[2]               ; INPUT_INST_PORT  ; stuck at 0  ; 110                 ;
; mm_interconnect_0|intel_niosv_m_0_instruction_manager_agent|read_cp_data[91] ; OUTPUT_PORT      ; stuck at 0  ; 102                 ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|awsize[2]               ; INPUT_INST_PORT  ; stuck at 0  ; 101                 ;
; mm_interconnect_0|router|the_default_decode|default_src_channel[2]           ; OUTPUT_PORT      ; stuck at 0  ; 100                 ;
; mm_interconnect_0|intel_niosv_m_0_data_manager_agent|arsize[0]               ; INPUT_INST_PORT  ; stuck at 0  ; 100                 ;
+------------------------------------------------------------------------------+------------------+-------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for onchip_mem.hex                                                                                                                                                                                                                                                                                                                       ;
+-------------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID        ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                                             ;
+-------------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 113015:113009     ; Warning  ; 10    ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.  ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. ;
;     113015:113009 ;          ;       ; Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 : Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. ;
+-------------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv                                                                        ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 3     ; Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(452): truncated value with size 32 to match size of target (20)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(452): truncated value with size 32 to match size of target (20)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(866): truncated value with size 32 to match size of target (20)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(1133): truncated value with size 32 to match size of target (20) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 23.4.0 Internal Build 66 11/05/2023 SC Pro Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the Intel FPGA Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Nov  6 08:33:02 2023
    Info: System process ID: 9680
Info: Command: quartus_syn top.qpf
Info: The application is running in 'DNI' mode.
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis in DNI mode...
Info: Project = "top"
Info: Revision = "top"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Info (18237): File "/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info: Elaborating from top-level entity "qsys_top"
Info (18235): Library search order is as follows: "qsys_top_clock_in; altera_merlin_slave_translator_191; altera_merlin_axi_translator_1931; altera_merlin_axi_master_ni_1962; altera_merlin_slave_agent_1921; altera_avalon_sc_fifo_1931; altera_merlin_axi_slave_ni_1971; altera_avalon_st_pipeline_stage_1930; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; altera_irq_mapper_2001; altera_reset_controller_1922; qsys_top; intel_niosv_m_unit_2210; intel_niosv_timer_msip_120; intel_niosv_dbg_mod_210; intel_niosv_m_2310; qsys_top_intel_niosv_m_0; intel_onchip_memory_147; qsys_top_intel_onchip_memory_0; altera_avalon_jtag_uart_1924; qsys_top_jtag_uart_0; altera_avalon_pio_1923; qsys_top_pio_0; altera_avalon_sysid_qsys_1915; qsys_top_sysid_qsys_0; altera_s10_user_rst_clkgate_1947; qsys_top_s10_user_rst_clkgate_0; altera_iopll_1931; qsys_top_iopll_0". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (22567): Verilog HDL info at niosv_instr_buffer.sv(56): extracting RAM for identifier 'queue_mem' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_instr_buffer.sv Line: 56
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=5,sld_auto_instance_index="YES",sld_node_info_internal=144207360)(1,1)(1,3)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=19,version=1,ir_width=5)(1,1)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=7,receive_width=28,settings="{fabric sld dir agent mfr_code 110 type_code 19 version 1 instance -1 ir_width 5 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,126)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at niosv_debug_module.sv(157): extracting RAM for identifier 'nxt_prog_buf' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv Line: 157
Info (22567): Verilog HDL info at niosv_debug_module.sv(158): extracting RAM for identifier 'prog_buf' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv Line: 158
Info (22567): Verilog HDL info at niosv_debug_module.sv(160): extracting RAM for identifier 'nxt_data_reg' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv Line: 160
Info (22567): Verilog HDL info at niosv_debug_module.sv(161): extracting RAM for identifier 'data_reg' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv Line: 161
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=1,sld_auto_instance_index="YES",sld_node_info_internal=201354752)(1,1)(1,3)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=128,version=1,ir_width=1)(1,1)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=3,receive_width=24,settings="{fabric sld dir agent mfr_code 110 type_code 128 version 1 instance -1 ir_width 1 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,127)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Warning (13469): Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(452): truncated value with size 32 to match size of target (20) File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv Line: 452
Warning (13469): Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(866): truncated value with size 32 to match size of target (20) File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv Line: 866
Warning (13469): Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv(1133): truncated value with size 32 to match size of target (20) File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv Line: 1133
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Warning (113015): Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32768 warnings, reporting 10 File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/onchip_mem.hex Line: 11
Info: Found 174 design entities
Info: There are 222 partitions after elaboration.
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 23.4 build 66
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_p7gfh6a"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_zdpy7bq"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_nxjimtq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_mfqd2xa"
Info (11172): Conf_reset_src: "Generating: conf_reset_src"
Info (11172): Grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"
Info (11172): Alt_sld_fab_0: "Generating: conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 13 modules, 14 files
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): Generation of /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 2349 ms
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi(device_family="Agilex 7",count=2,n_node_ir_bits=5,node_info="0000110000000000011011100000000000001000100110000110111000000000",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64)" with architecture "rtl" File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/sandboxes/9680_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_6ruaxsi.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Agilex 7",n_nodes=2,n_node_ir_bits=5,node_info="0000110000000000011011100000000000001000100110000110111000000000",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=96)" with architecture "INFO_REG" File: /p/psg/swip/releases6/acdstest/23.4/66/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5


+--------------------------+
; Logic Synthesis Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 23.4.0 Internal Build 66 11/05/2023 SC Pro Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the Intel FPGA Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Nov  6 08:33:02 2023
    Info: System process ID: 9680
Info: Command: quartus_syn top.qpf
Info: The application is running in 'DNI' mode.
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis in DNI mode...
Info: Project = "top"
Info: Revision = "top"
Info: DA report generation in classic mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 10 of 10 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Info (21661): Design Assistant Results: 0 of 1 High severity rules issued violations in snapshot 'partitioned'
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'
Info: Synthesizing partition "root_partition"
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276006): RAM logic "intel_niosv_m_0|intel_niosv_m_0|hart|m_core.niosv_m_full_inst|prefetch_inst|buffer_inst|queue_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_m_unit_2210/synth/niosv_instr_buffer.sv Line: 56
Info (284007): State machine "intel_niosv_m_0|intel_niosv_m_0|dbg_mod|dm_inst|dm_state" will be implemented as a safe state machine. File: /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_intel_niosv_m_0/intel_niosv_dbg_mod_210/synth/niosv_debug_module.sv Line: 287
Info (17049): 1864 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 11309 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 7026 logic cells
    Info (21064): Implemented 4272 RAM segments
    Info (21071): Implemented 1 partitions
Info: Successfully synthesized partition
Info: Synthesizing partition "auto_fab_0"
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 214 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 144 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 2 partition(s)
Info (21615): Running Design Assistant Rules for snapshot 'synthesized'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 14 of 14 enabled rules passed, and 7 rules was disabled, in snapshot 'synthesized'
Info (21661): Design Assistant Results: 0 of 2 High severity rules issued violations in snapshot 'synthesized'
Info (21621): Design Assistant Results: 0 of 6 Medium severity rules issued violations in snapshot 'synthesized'
Info (21622): Design Assistant Results: 0 of 6 Low severity rules issued violations in snapshot 'synthesized'
Info: Quartus Prime Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 3171 megabytes
    Info: Processing ended: Mon Nov  6 08:35:19 2023
    Info: Elapsed time: 00:02:17
    Info: System process ID: 9680


+--------------------+
; Synthesis Messages ;
+--------------------+
Messages appear in 'Analysis & Elaboration Messages' and 'Logic Synthesis Messages'


