NDSearch.OnPrefixDataLoaded("reg",["Variable","Function","Section"],[["reg_ap",,[["uvm_reg_predictor",,,,0,"File18:uvm_reg_predictor.svh:uvm_reg_predictor.reg_ap","SystemVerilogClass:uvm_reg_predictor:reg_ap"]]],["reg_seq",,[["uvm_reg_access_seq",,,,0,"File18:uvm_reg_access_seq.svh:uvm_reg_access_seq.reg_seq","SystemVerilogClass:uvm_reg_access_seq:reg_seq"],["uvm_reg_bit_bash_seq",,,,0,"File18:uvm_reg_bit_bash_seq.svh:uvm_reg_bit_bash_seq.reg_seq","SystemVerilogClass:uvm_reg_bit_bash_seq:reg_seq"],["uvm_reg_mem_shared_access_seq",,,,0,"File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_mem_shared_access_seq.reg_seq","SystemVerilogClass:uvm_reg_mem_shared_access_seq:reg_seq"]]],["reg_seqr",,[["uvm_reg_sequence",,,,0,"File18:uvm_reg_sequence.svh:uvm_reg_sequence.reg_seqr","SystemVerilogClass:uvm_reg_sequence:reg_seqr"]]],["reg2bus",,[["uvm_reg_adapter",,,,1,"File18:uvm_reg_adapter.svh:uvm_reg_adapter.reg2bus","SystemVerilogClass:uvm_reg_adapter:reg2bus"],["uvm_reg_tlm_adapter",,,,1,"File18:uvm_reg_adapter.svh:uvm_reg_tlm_adapter.reg2bus","SystemVerilogClass:uvm_reg_tlm_adapter:reg2bus"]]],["Register",,[["uvm_factory","register",,,1,"File4:uvm_factory.svh:uvm_factory.register","SystemVerilogClass:uvm_factory:register"],[,"Register Access Test Sequences",,,2,"File18:uvm_reg_access_seq.svh:Register_Access_Test_Sequences"],[,"Register Callbacks",,,2,"File18:uvm_reg_cbs.svh:Register_Callbacks"],[,"Register Layer",,,2,"File18:registers.txt:Register_Layer"],[,"Register Sequence Classes",,,2,"File18:uvm_reg_sequence.svh:Register_Sequence_Classes"],[,"Classes for Adapting Between Register and Bus Operations",,,2,"File18:uvm_reg_adapter.svh:Classes_for_Adapting_Between_Register_and_Bus_Operations"],[,"Explicit Register Predictor",,,2,"File18:uvm_reg_predictor.svh:Explicit_Register_Predictor"],[,"Generic Register Operation Descriptors",,,2,"File18:uvm_reg_item.svh:Generic_Register_Operation_Descriptors"],[,"Global Declarations for the Register Layer",,,2,"File18:uvm_reg_model.svh:Global_Declarations_for_the_Register_Layer"],[,"Shared Register and Memory Access Test Sequences",,,2,"File18:uvm_reg_mem_shared_access_seq.svh:Shared_Register_and_Memory_Access_Test_Sequences"],[,"Virtual Register Field Classes",,,2,"File18:uvm_vreg_field.svh:Virtual_Register_Field_Classes"]]],["Registers",,[[,"Virtual Registers",,,2,"File18:uvm_vreg.svh:Virtual_Registers"]]]]);