// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xiiccomm4.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XIiccomm4_CfgInitialize(XIiccomm4 *InstancePtr, XIiccomm4_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XIiccomm4_Start(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL) & 0x80;
    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XIiccomm4_IsDone(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XIiccomm4_IsIdle(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XIiccomm4_IsReady(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XIiccomm4_EnableAutoRestart(XIiccomm4 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XIiccomm4_DisableAutoRestart(XIiccomm4 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XIiccomm4_Get_empty_pirq_outValue(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_DATA);
    return Data;
}

u32 XIiccomm4_Get_empty_pirq_outValue_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_full_pirq_outValue(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_DATA);
    return Data;
}

u32 XIiccomm4_Get_full_pirq_outValue_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_ctrl_reg_outValue(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_CTRL_REG_OUTVALUE_DATA);
    return Data;
}

u32 XIiccomm4_Get_ctrl_reg_outValue_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_CTRL_REG_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_stat_reg_outValue1(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_STAT_REG_OUTVALUE1_DATA);
    return Data;
}

u32 XIiccomm4_Get_stat_reg_outValue1_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_STAT_REG_OUTVALUE1_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_stat_reg_val2(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_STAT_REG_VAL2_DATA);
    return Data;
}

u32 XIiccomm4_Get_stat_reg_val2_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_STAT_REG_VAL2_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_pressure_msb(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_PRESSURE_MSB_DATA);
    return Data;
}

u32 XIiccomm4_Get_pressure_msb_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_PRESSURE_MSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_pressure_lsb(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_PRESSURE_LSB_DATA);
    return Data;
}

u32 XIiccomm4_Get_pressure_lsb_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_PRESSURE_LSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_pressure_xlsb(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_PRESSURE_XLSB_DATA);
    return Data;
}

u32 XIiccomm4_Get_pressure_xlsb_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_PRESSURE_XLSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_temp_msb(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_TEMP_MSB_DATA);
    return Data;
}

u32 XIiccomm4_Get_temp_msb_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_TEMP_MSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_temp_lsb(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_TEMP_LSB_DATA);
    return Data;
}

u32 XIiccomm4_Get_temp_lsb_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_TEMP_LSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_temp_xlsb(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_TEMP_XLSB_DATA);
    return Data;
}

u32 XIiccomm4_Get_temp_xlsb_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_TEMP_XLSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm4_Get_operation(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_OPERATION_DATA);
    return Data;
}

u32 XIiccomm4_Get_operation_vld(XIiccomm4 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_OPERATION_CTRL);
    return Data & 0x1;
}

void XIiccomm4_InterruptGlobalEnable(XIiccomm4 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_GIE, 1);
}

void XIiccomm4_InterruptGlobalDisable(XIiccomm4 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_GIE, 0);
}

void XIiccomm4_InterruptEnable(XIiccomm4 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_IER);
    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_IER, Register | Mask);
}

void XIiccomm4_InterruptDisable(XIiccomm4 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_IER);
    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_IER, Register & (~Mask));
}

void XIiccomm4_InterruptClear(XIiccomm4 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm4_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_ISR, Mask);
}

u32 XIiccomm4_InterruptGetEnabled(XIiccomm4 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_IER);
}

u32 XIiccomm4_InterruptGetStatus(XIiccomm4 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm4_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM4_AXILITES_ADDR_ISR);
}

