:=:=:=>DIFF_HIER
HEADER;::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;
--------------------------;-- delta --;-- delta --;-- delta --;;;;;;;;;;
-- ------------- delta mode for file ramd20030717-mixed.xls ------------- --;;;;;;;;;;;;;
--;;;;;;;;;;;;;
-- Generated;;;;;;;;;;;;;
--  by:  wig;;;;;;;;;;;;;
--  on:  Fri Jul 18 08:10:04 2003;;;;;;;;;;;;;
--  cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls;;;;;;;;;;;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;;;;;;;;;;;
--;;;;;;;;;;;;;
-- ------------------------------------------------- --;;;;;;;;;;;;;
-- ------------- CHANGES START HERE ------------- --;;;;;;;;;;;;;
--NR--;--CONT--;--NR--;--CONT--;;;;;;;;;;
HEADER;::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;
--------------------------;;;;;;;;;;;;;
NEW-  ;NEW ;;;;;;;;;;;;
OLD-   ;OLD ramd20030717-mixed.xls ;;;;;;;;;;;;
--------------------------;;;;;;;;;;;;;
NEW- 1;# Generated Intermediate Conn/Hier Data ;;;;;;;;;;;;
OLD-  1;# Generated Intermediate Conn/Hier Data;;;;;;;;;;; ;
NEW- 2;# by: wig ;;;;;;;;;;;;
OLD-  2;# by: wig;;;;;;;;;;; ;
NEW- 3;# on: Fri Jul 18 08:10:04 2003 ;;;;;;;;;;;;
OLD-  3;# on: Thu Jul 17 19:13:25 2003;;;;;;;;;;; ;
NEW- 4;# cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls ;;;;;;;;;;;;
OLD-  4;# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;; ;
--------------------------;;;;;;;;;;;;;
NEW-  ; ;;;;;;;;;;;;
OLD- 10;;;Default;i_padframe;i_pads_ne;;vhdl;pads_nordeast;struct;vst_5lm_io.components;pads_nordeast_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 11;;;Default;i_padframe;i_pads_nw;;vhdl;pads_nordwest;struct;vst_5lm_io.components;pads_nordwest_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 12;;;Default;i_padframe;i_pads_se;;vhdl;pads_southeast;struct;vst_5lm_io.components;pads_southeast_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 13;;;Default;i_padframe;i_pads_sw;;vhdl;pads_southwest;struct;vst_5lm_io.components;pads_southwest_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 14;;;Default;i_padframe;i_pads_wn;;vhdl;pads_westnord;struct;vst_5lm_io.components;pads_westnord_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 15;;;Default;i_padframe;i_pads_ws;;vhdl;pads_westsouth;struct;vst_5lm_io.components;pads_westsouth_struct_conf; ;
--------------------------;;;;;;;;;;;;;
:=:=:=>O_1_DIFF_HIER
HEADER;::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;
--------------------------;-- delta --;-- delta --;-- delta --;;;;;;;;;;
-- ------------- delta mode for file ramd20030717-mixed.xls ------------- --;;;;;;;;;;;;;
--;;;;;;;;;;;;;
-- Generated;;;;;;;;;;;;;
--  by:  wig;;;;;;;;;;;;;
--  on:  Fri Jul 18 08:06:09 2003;;;;;;;;;;;;;
--  cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls;;;;;;;;;;;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;;;;;;;;;;;
--;;;;;;;;;;;;;
-- ------------------------------------------------- --;;;;;;;;;;;;;
-- ------------- CHANGES START HERE ------------- --;;;;;;;;;;;;;
--NR--;--CONT--;--NR--;--CONT--;;;;;;;;;;
HEADER;::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;
--------------------------;;;;;;;;;;;;;
NEW-  ;NEW ;;;;;;;;;;;;
OLD-   ;OLD ramd20030717-mixed.xls ;;;;;;;;;;;;
--------------------------;;;;;;;;;;;;;
NEW- 1;# Generated Intermediate Conn/Hier Data ;;;;;;;;;;;;
OLD-  1;# Generated Intermediate Conn/Hier Data;;;;;;;;;;; ;
NEW- 2;# by: wig ;;;;;;;;;;;;
OLD-  2;# by: wig;;;;;;;;;;; ;
NEW- 3;# on: Fri Jul 18 08:06:09 2003 ;;;;;;;;;;;;
OLD-  3;# on: Thu Jul 17 19:13:25 2003;;;;;;;;;;; ;
NEW- 4;# cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls ;;;;;;;;;;;;
OLD-  4;# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;; ;
--------------------------;;;;;;;;;;;;;
NEW-  ; ;;;;;;;;;;;;
OLD- 10;;;Default;i_padframe;i_pads_ne;;vhdl;pads_nordeast;struct;vst_5lm_io.components;pads_nordeast_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 11;;;Default;i_padframe;i_pads_nw;;vhdl;pads_nordwest;struct;vst_5lm_io.components;pads_nordwest_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 12;;;Default;i_padframe;i_pads_se;;vhdl;pads_southeast;struct;vst_5lm_io.components;pads_southeast_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 13;;;Default;i_padframe;i_pads_sw;;vhdl;pads_southwest;struct;vst_5lm_io.components;pads_southwest_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 14;;;Default;i_padframe;i_pads_wn;;vhdl;pads_westnord;struct;vst_5lm_io.components;pads_westnord_struct_conf; ;
NEW-  ; ;;;;;;;;;;;;
OLD- 15;;;Default;i_padframe;i_pads_ws;;vhdl;pads_westsouth;struct;vst_5lm_io.components;pads_westsouth_struct_conf; ;
--------------------------;;;;;;;;;;;;;
:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;::descr
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;
# on: Wed Aug  6 13:50:14 2003;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;
;;Default;vgca_tb;dut;;vhdl;vgca;struct;analog_hw.analog_pack;vgca_struct_conf;;
;;Default;dut;i_adc;;vhdl;adc;struct;;adc_struct_conf;;
;;Default;i_adc;i_adc_ctrl;;vhdl;adc_ctrl;struct;;adc_ctrl_struct_conf;;
;;Default;dut;i_bsr;;vhdl;bsr;struct;;bsr_struct_conf;Will be replaced by boundary scan logic;
;;Default;i_bsr;i_bsr_ctrl;;vhdl;bsr_ctrl;struct;;bsr_ctrl_struct_conf;;
;;Default;dut;i_clkgen;;vhdl;clkgen;struct;;clkgen_struct_conf;;
;;Default;i_clkgen;i_clkgen_sc;;vhdl;clkgen_sc;struct;;clkgen_sc_struct_conf;;
;;Default;i_vgca_cpu;i_cpu_watch;;vhdl;cpu_watch;struct;;cpu_watch_struct_conf;;
;;Default;dut;i_dac;;vhdl;dac;struct;;dac_struct_conf;;
;;Default;i_dac;i_dac_ctrl;;vhdl;dac_ctrl;struct;;dac_ctrl_struct_conf;;
;;Default;i_vgca_di;i_di_m;;vhdl;di_m;struct;;di_m_struct_conf;;
;;Default;i_vgca_di;i_di_s;;vhdl;di_s;struct;;di_s_struct_conf;;
;;Default;i_vgca_dp;i_dp_dd;;vhdl;dp_dd;struct;;dp_dd_struct_conf;;
;;Default;i_vgca_dp;i_dp_ga;;vhdl;dp_ga;struct;;dp_ga_struct_conf;;
;;Default;i_vgca_fe;i_fe_dii;;vhdl;fe_dii;struct;;fe_dii_struct_conf;;
;;Default;i_vgca_mm;i_mm_mm1;;vhdl;mm_mm1;struct;;mm_mm1_struct_conf;;
;;Default;dut;i_padframe;;vhdl;padframe;struct;;padframe_struct_conf;;
;;Default;i_padframe;i_pads_en;;vhdl;pads_eastnord;struct;;pads_eastnord_struct_conf;;
;;Default;i_padframe;i_pads_es;;vhdl;pads_eastsouth;struct;;pads_eastsouth_struct_conf;;
;;Default;i_padframe;i_pads_ne;;vhdl;pads_nordeast;struct;;pads_nordeast_struct_conf;;
;;Default;i_padframe;i_pads_nw;;vhdl;pads_nordwest;struct;;pads_nordwest_struct_conf;;
;;Default;i_padframe;i_pads_se;;vhdl;pads_southeast;struct;;pads_southeast_struct_conf;;
;;Default;i_padframe;i_pads_sw;;vhdl;pads_southwest;struct;;pads_southwest_struct_conf;;
;;Default;i_padframe;i_pads_wn;;vhdl;pads_westnord;struct;;pads_westnord_struct_conf;;
;;Default;i_padframe;i_pads_ws;;vhdl;pads_westsouth;struct;;pads_westsouth_struct_conf;;
;;Default;i_vgca_rc;i_rc_ctrl;;vhdl;rc_ctrl;struct;;rc_ctrl_struct_conf;;
;;Default;dut;i_tap_con;;vhdl;tap_con;struct;;tap_con_struct_conf;;
;;Default;i_tap_con;i_tap_con_ctrl;;vhdl;tap_con_ctrl;struct;;tap_con_ctrl_struct_conf;;
;;Default;dut;i_vgca_cpu;;vhdl;vgca_cpu;struct;;vgca_cpu_struct_conf;;
;;Default;dut;i_vgca_di;;vhdl;vgca_di;struct;;vgca_di_struct_conf;;
;;Default;dut;i_vgca_dp;;vhdl;vgca_dp;struct;;vgca_dp_struct_conf;;
;;Default;dut;i_vgca_fe;;vhdl;vgca_fe;struct;;vgca_fe_struct_conf;;
;;Default;dut;i_vgca_mm;;vhdl;vgca_mm;struct;;vgca_mm_struct_conf;;
;;Default;dut;i_vgca_rc;;vhdl;vgca_rc;struct;;vgca_rc_struct_conf;;
;;Default;W_NO_PARENT;testbench;;vhdl;W_NO_ENTITY;rtl;;W_NO_ENTITY_rtl_conf;;
;;Default;testbench;vgca_tb;;vhdl;vgca_tb;struct;analog_hw.analog_pack;vgca_tb_struct_conf;;
:=:=:=>O_1_HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;::descr
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;
# on: Wed Aug  6 13:47:15 2003;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;
;;Default;vgca_tb;dut;;vhdl;vgca;struct;analog_hw.analog_pack;vgca_struct_conf;;
;;Default;dut;i_adc;;vhdl;adc;struct;;adc_struct_conf;;
;;Default;i_adc;i_adc_ctrl;;vhdl;adc_ctrl;struct;;adc_ctrl_struct_conf;;
;;Default;dut;i_bsr;;vhdl;bsr;struct;;bsr_struct_conf;Will be replaced by boundary scan logic;
;;Default;i_bsr;i_bsr_ctrl;;vhdl;bsr_ctrl;struct;;bsr_ctrl_struct_conf;;
;;Default;dut;i_clkgen;;vhdl;clkgen;struct;;clkgen_struct_conf;;
;;Default;i_clkgen;i_clkgen_sc;;vhdl;clkgen_sc;struct;;clkgen_sc_struct_conf;;
;;Default;i_vgca_cpu;i_cpu_watch;;vhdl;cpu_watch;struct;;cpu_watch_struct_conf;;
;;Default;dut;i_dac;;vhdl;dac;struct;;dac_struct_conf;;
;;Default;i_dac;i_dac_ctrl;;vhdl;dac_ctrl;struct;;dac_ctrl_struct_conf;;
;;Default;i_vgca_di;i_di_m;;vhdl;di_m;struct;;di_m_struct_conf;;
;;Default;i_vgca_di;i_di_s;;vhdl;di_s;struct;;di_s_struct_conf;;
;;Default;i_vgca_dp;i_dp_dd;;vhdl;dp_dd;struct;;dp_dd_struct_conf;;
;;Default;i_vgca_dp;i_dp_ga;;vhdl;dp_ga;struct;;dp_ga_struct_conf;;
;;Default;i_vgca_fe;i_fe_dii;;vhdl;fe_dii;struct;;fe_dii_struct_conf;;
;;Default;i_vgca_mm;i_mm_mm1;;vhdl;mm_mm1;struct;;mm_mm1_struct_conf;;
;;Default;dut;i_padframe;;vhdl;padframe;struct;;padframe_struct_conf;;
;;Default;i_padframe;i_pads_en;;vhdl;pads_eastnord;struct;;pads_eastnord_struct_conf;;
;;Default;i_padframe;i_pads_es;;vhdl;pads_eastsouth;struct;;pads_eastsouth_struct_conf;;
;;Default;i_padframe;i_pads_ne;;vhdl;pads_nordeast;struct;;pads_nordeast_struct_conf;;
;;Default;i_padframe;i_pads_nw;;vhdl;pads_nordwest;struct;;pads_nordwest_struct_conf;;
;;Default;i_padframe;i_pads_se;;vhdl;pads_southeast;struct;;pads_southeast_struct_conf;;
;;Default;i_padframe;i_pads_sw;;vhdl;pads_southwest;struct;;pads_southwest_struct_conf;;
;;Default;i_padframe;i_pads_wn;;vhdl;pads_westnord;struct;;pads_westnord_struct_conf;;
;;Default;i_padframe;i_pads_ws;;vhdl;pads_westsouth;struct;;pads_westsouth_struct_conf;;
;;Default;i_vgca_rc;i_rc_ctrl;;vhdl;rc_ctrl;struct;;rc_ctrl_struct_conf;;
;;Default;dut;i_tap_con;;vhdl;tap_con;struct;;tap_con_struct_conf;;
;;Default;i_tap_con;i_tap_con_ctrl;;vhdl;tap_con_ctrl;struct;;tap_con_ctrl_struct_conf;;
;;Default;dut;i_vgca_cpu;;vhdl;vgca_cpu;struct;;vgca_cpu_struct_conf;;
;;Default;dut;i_vgca_di;;vhdl;vgca_di;struct;;vgca_di_struct_conf;;
;;Default;dut;i_vgca_dp;;vhdl;vgca_dp;struct;;vgca_dp_struct_conf;;
;;Default;dut;i_vgca_fe;;vhdl;vgca_fe;struct;;vgca_fe_struct_conf;;
;;Default;dut;i_vgca_mm;;vhdl;vgca_mm;struct;;vgca_mm_struct_conf;;
;;Default;dut;i_vgca_rc;;vhdl;vgca_rc;struct;;vgca_rc_struct_conf;;
;;Default;W_NO_PARENT;testbench;;vhdl;W_NO_ENTITY;rtl;;W_NO_ENTITY_rtl_conf;;
;;Default;testbench;vgca_tb;;vhdl;vgca_tb;struct;analog_hw.analog_pack;vgca_tb_struct_conf;;
:=:=:=>O_2_HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;::descr
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;
# on: Wed Aug  6 13:27:16 2003;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;
;;Default;vgca_tb;dut;;vhdl;vgca;struct;analog_hw.analog_pack;vgca_struct_conf;;
;;Default;dut;i_adc;;vhdl;adc;struct;;adc_struct_conf;;
;;Default;i_adc;i_adc_ctrl;;vhdl;adc_ctrl;struct;;adc_ctrl_struct_conf;;
;;Default;dut;i_bsr;;vhdl;bsr;struct;;bsr_struct_conf;Will be replaced by boundary scan logic;
;;Default;i_bsr;i_bsr_ctrl;;vhdl;bsr_ctrl;struct;;bsr_ctrl_struct_conf;;
;;Default;dut;i_clkgen;;vhdl;clkgen;struct;;clkgen_struct_conf;;
;;Default;i_clkgen;i_clkgen_sc;;vhdl;clkgen_sc;struct;;clkgen_sc_struct_conf;;
;;Default;i_vgca_cpu;i_cpu_watch;;vhdl;cpu_watch;struct;;cpu_watch_struct_conf;;
;;Default;dut;i_dac;;vhdl;dac;struct;;dac_struct_conf;;
;;Default;i_dac;i_dac_ctrl;;vhdl;dac_ctrl;struct;;dac_ctrl_struct_conf;;
;;Default;i_vgca_di;i_di_m;;vhdl;di_m;struct;;di_m_struct_conf;;
;;Default;i_vgca_di;i_di_s;;vhdl;di_s;struct;;di_s_struct_conf;;
;;Default;i_vgca_dp;i_dp_dd;;vhdl;dp_dd;struct;;dp_dd_struct_conf;;
;;Default;i_vgca_dp;i_dp_ga;;vhdl;dp_ga;struct;;dp_ga_struct_conf;;
;;Default;i_vgca_fe;i_fe_dii;;vhdl;fe_dii;struct;;fe_dii_struct_conf;;
;;Default;i_vgca_mm;i_mm_mm1;;vhdl;mm_mm1;struct;;mm_mm1_struct_conf;;
;;Default;dut;i_padframe;;vhdl;padframe;struct;;padframe_struct_conf;;
;;Default;i_padframe;i_pads_en;;vhdl;pads_eastnord;struct;;pads_eastnord_struct_conf;;
;;Default;i_padframe;i_pads_es;;vhdl;pads_eastsouth;struct;;pads_eastsouth_struct_conf;;
;;Default;i_padframe;i_pads_ne;;vhdl;pads_nordeast;struct;;pads_nordeast_struct_conf;;
;;Default;i_padframe;i_pads_nw;;vhdl;pads_nordwest;struct;;pads_nordwest_struct_conf;;
;;Default;i_padframe;i_pads_se;;vhdl;pads_southeast;struct;;pads_southeast_struct_conf;;
;;Default;i_padframe;i_pads_sw;;vhdl;pads_southwest;struct;;pads_southwest_struct_conf;;
;;Default;i_padframe;i_pads_wn;;vhdl;pads_westnord;struct;;pads_westnord_struct_conf;;
;;Default;i_padframe;i_pads_ws;;vhdl;pads_westsouth;struct;;pads_westsouth_struct_conf;;
;;Default;i_vgca_rc;i_rc_ctrl;;vhdl;rc_ctrl;struct;;rc_ctrl_struct_conf;;
;;Default;dut;i_tap_con;;vhdl;tap_con;struct;;tap_con_struct_conf;;
;;Default;i_tap_con;i_tap_con_ctrl;;vhdl;tap_con_ctrl;struct;;tap_con_ctrl_struct_conf;;
;;Default;dut;i_vgca_cpu;;vhdl;vgca_cpu;struct;;vgca_cpu_struct_conf;;
;;Default;dut;i_vgca_di;;vhdl;vgca_di;struct;;vgca_di_struct_conf;;
;;Default;dut;i_vgca_dp;;vhdl;vgca_dp;struct;;vgca_dp_struct_conf;;
;;Default;dut;i_vgca_fe;;vhdl;vgca_fe;struct;;vgca_fe_struct_conf;;
;;Default;dut;i_vgca_mm;;vhdl;vgca_mm;struct;;vgca_mm_struct_conf;;
;;Default;dut;i_vgca_rc;;vhdl;vgca_rc;struct;;vgca_rc_struct_conf;;
;;Default;W_NO_PARENT;testbench;;vhdl;W_NO_ENTITY;rtl;;W_NO_ENTITY_rtl_conf;;
;;Default;testbench;vgca_tb;;vhdl;vgca_tb;struct;analog_hw.analog_pack;vgca_tb_struct_conf;;
:=:=:=>O_3_HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;::descr
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;
# on: Wed Aug  6 13:25:31 2003;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;
;;Default;vgca_tb;dut;;vhdl;vgca;struct;analog_hw.analog_pack;vgca_struct_conf;;
;;Default;dut;i_adc;;vhdl;adc;struct;;adc_struct_conf;;
;;Default;i_adc;i_adc_ctrl;;vhdl;adc_ctrl;struct;;adc_ctrl_struct_conf;;
;;Default;dut;i_bsr;;vhdl;bsr;struct;;bsr_struct_conf;Will be replaced by boundary scan logic;
;;Default;i_bsr;i_bsr_ctrl;;vhdl;bsr_ctrl;struct;;bsr_ctrl_struct_conf;;
;;Default;dut;i_clkgen;;vhdl;clkgen;struct;;clkgen_struct_conf;;
;;Default;i_clkgen;i_clkgen_sc;;vhdl;clkgen_sc;struct;;clkgen_sc_struct_conf;;
;;Default;i_vgca_cpu;i_cpu_watch;;vhdl;cpu_watch;struct;;cpu_watch_struct_conf;;
;;Default;dut;i_dac;;vhdl;dac;struct;;dac_struct_conf;;
;;Default;i_dac;i_dac_ctrl;;vhdl;dac_ctrl;struct;;dac_ctrl_struct_conf;;
;;Default;i_vgca_di;i_di_m;;vhdl;di_m;struct;;di_m_struct_conf;;
;;Default;i_vgca_di;i_di_s;;vhdl;di_s;struct;;di_s_struct_conf;;
;;Default;i_vgca_dp;i_dp_dd;;vhdl;dp_dd;struct;;dp_dd_struct_conf;;
;;Default;i_vgca_dp;i_dp_ga;;vhdl;dp_ga;struct;;dp_ga_struct_conf;;
;;Default;i_vgca_fe;i_fe_dii;;vhdl;fe_dii;struct;;fe_dii_struct_conf;;
;;Default;i_vgca_mm;i_mm_mm1;;vhdl;mm_mm1;struct;;mm_mm1_struct_conf;;
;;Default;dut;i_padframe;;vhdl;padframe;struct;;padframe_struct_conf;;
;;Default;i_padframe;i_pads_en;;vhdl;pads_eastnord;struct;;pads_eastnord_struct_conf;;
;;Default;i_padframe;i_pads_es;;vhdl;pads_eastsouth;struct;;pads_eastsouth_struct_conf;;
;;Default;i_padframe;i_pads_ne;;vhdl;pads_nordeast;struct;;pads_nordeast_struct_conf;;
;;Default;i_padframe;i_pads_nw;;vhdl;pads_nordwest;struct;;pads_nordwest_struct_conf;;
;;Default;i_padframe;i_pads_se;;vhdl;pads_southeast;struct;;pads_southeast_struct_conf;;
;;Default;i_padframe;i_pads_sw;;vhdl;pads_southwest;struct;;pads_southwest_struct_conf;;
;;Default;i_padframe;i_pads_wn;;vhdl;pads_westnord;struct;;pads_westnord_struct_conf;;
;;Default;i_padframe;i_pads_ws;;vhdl;pads_westsouth;struct;;pads_westsouth_struct_conf;;
;;Default;i_vgca_rc;i_rc_ctrl;;vhdl;rc_ctrl;struct;;rc_ctrl_struct_conf;;
;;Default;dut;i_tap_con;;vhdl;tap_con;struct;;tap_con_struct_conf;;
;;Default;i_tap_con;i_tap_con_ctrl;;vhdl;tap_con_ctrl;struct;;tap_con_ctrl_struct_conf;;
;;Default;dut;i_vgca_cpu;;vhdl;vgca_cpu;struct;;vgca_cpu_struct_conf;;
;;Default;dut;i_vgca_di;;vhdl;vgca_di;struct;;vgca_di_struct_conf;;
;;Default;dut;i_vgca_dp;;vhdl;vgca_dp;struct;;vgca_dp_struct_conf;;
;;Default;dut;i_vgca_fe;;vhdl;vgca_fe;struct;;vgca_fe_struct_conf;;
;;Default;dut;i_vgca_mm;;vhdl;vgca_mm;struct;;vgca_mm_struct_conf;;
;;Default;dut;i_vgca_rc;;vhdl;vgca_rc;struct;;vgca_rc_struct_conf;;
;;Default;W_NO_PARENT;testbench;;vhdl;W_NO_ENTITY;rtl;;W_NO_ENTITY_rtl_conf;;
;;Default;testbench;vgca_tb;;vhdl;vgca_tb;struct;analog_hw.analog_pack;vgca_tb_struct_conf;;
:=:=:=>DIFF_CONN
HEADER;::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;
--------------------------;-- delta --;-- delta --;-- delta --;;;;;;;;;;;;;
-- ------------- delta mode for file ramd20030717-mixed.xls ------------- --;;;;;;;;;;;;;;;;
--;;;;;;;;;;;;;;;;
-- Generated;;;;;;;;;;;;;;;;
--  by:  wig;;;;;;;;;;;;;;;;
--  on:  Fri Jul 18 08:10:04 2003;;;;;;;;;;;;;;;;
--  cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls;;;;;;;;;;;;;;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;;;;;;;;;;;;;;
--;;;;;;;;;;;;;;;;
-- ------------------------------------------------- --;;;;;;;;;;;;;;;;
-- ------------- CHANGES START HERE ------------- --;;;;;;;;;;;;;;;;
--NR--;--CONT--;--NR--;--CONT--;;;;;;;;;;;;;
HEADER;::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;
--------------------------;;;;;;;;;;;;;;;;
NEW-  ;NEW ;;;;;;;;;;;;;;;
OLD-  ;OLD ramd20030717-mixed.xls ;;;;;;;;;;;;;;;
--------------------------;;;;;;;;;;;;;;;;
NEW- 1;# Generated Intermediate Conn/Hier Data ;;;;;;;;;;;;;;;
OLD- 1;# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;; ;
NEW- 2;# by: wig ;;;;;;;;;;;;;;;
OLD- 2;# by: wig;;;;;;;;;;;;;; ;
NEW- 3;# on: Fri Jul 18 08:10:04 2003 ;;;;;;;;;;;;;;;
OLD- 3;# on: Thu Jul 17 19:13:25 2003;;;;;;;;;;;;;; ;
NEW- 4;# cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls ;;;;;;;;;;;;;;;
OLD- 4;# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;;; ;
--------------------------;;;;;;;;;;;;;;;;
NEW- 6;;;;Data;async;std_ulogic_vector;31;0;;mm_ramd2;;i_padframe/ramd_o2(31:0)=(31:0), \ni_pads_en/ramd_o2(31:0)=(31:0), \ni_pads_es/ramd_o2(10:0)=(10:0), \ni_padframe/p_mix_mm_ramd2_31_0_go(31:0)=(31:0);i_mm/ramd_i2(31:0)=(31:0);; ;
OLD-  ; ;;;;;;;;;;;;;;;
NEW- 7;;;;Data;async;std_ulogic_vector;31;0;;mm_ramd3;;i_padframe/ramd_o3(31:0)=(31:0), \ni_pads_en/ramd_o3(31:0)=(31:0), \ni_pads_es/ramd_o3(31:0)=(31:0);i_mm/ramd_i3(31:0)=(31:0);; ;
OLD-  ; ;;;;;;;;;;;;;;;
--------------------------;;;;;;;;;;;;;;;;
:=:=:=>O_1_DIFF_CONN
HEADER;::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;
--------------------------;-- delta --;-- delta --;-- delta --;;;;;;;;;;;;;
-- ------------- delta mode for file ramd20030717-mixed.xls ------------- --;;;;;;;;;;;;;;;;
--;;;;;;;;;;;;;;;;
-- Generated;;;;;;;;;;;;;;;;
--  by:  wig;;;;;;;;;;;;;;;;
--  on:  Fri Jul 18 08:06:09 2003;;;;;;;;;;;;;;;;
--  cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls;;;;;;;;;;;;;;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;;;;;;;;;;;;;;
--;;;;;;;;;;;;;;;;
-- ------------------------------------------------- --;;;;;;;;;;;;;;;;
-- ------------- CHANGES START HERE ------------- --;;;;;;;;;;;;;;;;
--NR--;--CONT--;--NR--;--CONT--;;;;;;;;;;;;;
HEADER;::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;
--------------------------;;;;;;;;;;;;;;;;
NEW-  ;NEW ;;;;;;;;;;;;;;;
OLD-  ;OLD ramd20030717-mixed.xls ;;;;;;;;;;;;;;;
--------------------------;;;;;;;;;;;;;;;;
NEW- 1;# Generated Intermediate Conn/Hier Data ;;;;;;;;;;;;;;;
OLD- 1;# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;; ;
NEW- 2;# by: wig ;;;;;;;;;;;;;;;
OLD- 2;# by: wig;;;;;;;;;;;;;; ;
NEW- 3;# on: Fri Jul 18 08:06:09 2003 ;;;;;;;;;;;;;;;
OLD- 3;# on: Thu Jul 17 19:13:25 2003;;;;;;;;;;;;;; ;
NEW- 4;# cmd: h:\work\mix\mix_0.pl ..\ramd20030717.xls ;;;;;;;;;;;;;;;
OLD- 4;# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;;; ;
--------------------------;;;;;;;;;;;;;;;;
NEW- 6;;;;Data;async;std_ulogic_vector;31;0;;mm_ramd2;;i_padframe/ramd_o2(31:0)=(31:0), \ni_pads_en/ramd_o2(31:0)=(31:0), \ni_pads_es/ramd_o2(10:0)=(10:0), \ni_padframe/p_mix_mm_ramd2_31_0_go(31:0)=(31:0);i_mm/ramd_i2(31:0)=(31:0);; ;
OLD-  ; ;;;;;;;;;;;;;;;
NEW- 7;;;;Data;async;std_ulogic_vector;31;0;;mm_ramd3;;i_padframe/ramd_o3(31:0)=(31:0), \ni_pads_en/ramd_o3(31:0)=(31:0), \ni_pads_es/ramd_o3(31:0)=(31:0);i_mm/ramd_i3(31:0)=(31:0);; ;
OLD-  ; ;;;;;;;;;;;;;;;
--------------------------;;;;;;;;;;;;;;;;
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;
# on: Wed Aug  6 13:50:14 2003;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;;;
;;;Data;async;std_ulogic;;;;mix_logic0;;;"i_padframe/mix_logic0, 
i_pads_en/ramd_i(10:0)=(10:0), 
i_pads_en/ramd_i(23:16)=(7:0), 
i_pads_es/ramd_i(15:11)=(4:0), 
i_pads_es/ramd_i(31:24)=(7:0)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;mix_logic0_bus;;;"i_padframe/mix_logic0_bus(31:0)=(31:0), 
i_pads_en/ramd_i2(10:0)=(10:0), 
i_pads_en/ramd_i2(23:16)=(7:0), 
i_pads_es/ramd_i2(15:11)=(4:0), 
i_pads_es/ramd_i2(31:24)=(7:0)";padinpadinpadinpadin;
;;;Data;async;;;;;open;;"i_pads_en/ramd_o(10:0)=(10:0), 
i_pads_en/ramd_o(23:16)=(7:0), 
i_pads_es/ramd_o(15:11)=(4:0), 
i_pads_es/ramd_o(31:24)=(7:0), 
i_pads_en/ramd_o2(10:0)=(10:0), 
i_pads_en/ramd_o2(23:16)=(7:0), 
i_pads_es/ramd_o2(15:11)=(4:0), 
i_pads_es/ramd_o2(31:24)=(7:0)";;padoutpadoutpadoutpadoutpadoutpadoutpadoutpadout;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(20:0)=(31:11), 
i_pads_es/ramd_o(10:0)=(10:0)";i_vgca_mm/ramd_i(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd2;;"i_padframe/ramd_o2(31:0)=(31:0), 
i_pads_en/ramd_o2(31:0)=(31:0), 
i_pads_es/ramd_o2(10:0)=(10:0)";i_vgca_mm/ramd_i2(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd3;;"i_padframe/ramd_o3(31:0)=(31:0), 
i_pads_en/ramd_o3(31:0)=(31:0), 
i_pads_es/ramd_o3(31:0)=(31:0)";i_vgca_mm/ramd_i3(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;ramd_i;;;"i_pads_en/ramd_i(15:11)=(15:11), 
i_pads_en/ramd_i(31:24)=(31:24), 
i_padframe/ramd_i(31:0)=(31:0), 
i_pads_es/ramd_i(10:0)=(10:0), 
i_pads_es/ramd_i(23:16)=(23:16)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;ramd_i2;;;"i_pads_en/ramd_i2(15:11)=(15:11), 
i_pads_en/ramd_i2(31:24)=(31:24), 
i_padframe/ramd_i2(31:0)=(31:0), 
i_pads_es/ramd_i2(10:0)=(10:0), 
i_pads_es/ramd_i2(23:16)=(23:16)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;ramd_o;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(15:11)=(15:11), 
i_pads_en/ramd_o(31:24)=(31:24), 
i_pads_es/ramd_o(10:0)=(10:0), 
i_pads_es/ramd_o(23:16)=(23:16)";;padoutpadoutpadoutpadout;
;;;Data;async;std_ulogic_vector;31;0;;ramd_o2;;"i_padframe/ramd_o2(31:0)=(31:0), 
i_pads_en/ramd_o2(15:11)=(15:11), 
i_pads_en/ramd_o2(31:24)=(31:24), 
i_pads_es/ramd_o2(10:0)=(10:0), 
i_pads_es/ramd_o2(23:16)=(23:16)";;padoutpadoutpadoutpadout;
:=:=:=>O_1_CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;
# on: Wed Aug  6 13:47:15 2003;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;;;
;;;Data;async;std_ulogic;;;;mix_logic0;;;"i_padframe/mix_logic0, 
i_pads_en/ramd_i(10:0)=(10:0), 
i_pads_en/ramd_i(23:16)=(7:0), 
i_pads_es/ramd_i(15:11)=(4:0), 
i_pads_es/ramd_i(31:24)=(7:0)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;1;0;;mix_logic0_bus;;;"i_padframe/mix_logic0_bus(1:0)=(1:0), 
i_pads_en/ramd_i2(10:0)=(10:0), 
i_pads_en/ramd_i2(23:16)=(7:0), 
i_pads_es/ramd_i2(15:11)=(4:0), 
i_pads_es/ramd_i2(31:24)=(7:0)";padinpadinpadinpadin;
;;;Data;async;;;;;open;;"i_pads_en/ramd_o(10:0)=(10:0), 
i_pads_en/ramd_o(23:16)=(7:0), 
i_pads_es/ramd_o(15:11)=(4:0), 
i_pads_es/ramd_o(31:24)=(7:0), 
i_pads_en/ramd_o2(23:16)=(7:0), 
i_pads_es/ramd_o2(15:11)=(4:0), 
i_pads_es/ramd_o2(31:24)=(7:0)";;padoutpadoutpadoutpadoutpadoutpadoutpadoutpadout;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(20:0)=(31:11), 
i_pads_es/ramd_o(10:0)=(10:0)";i_vgca_mm/ramd_i(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd2;;"i_padframe/ramd_o2(31:0)=(31:0), 
i_pads_en/ramd_o2(31:0)=(31:0), 
i_pads_es/ramd_o2(10:0)=(10:0)";i_vgca_mm/ramd_i2(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd3;;"i_padframe/ramd_o3(31:0)=(31:0), 
i_pads_en/ramd_o3(31:0)=(31:0), 
i_pads_es/ramd_o3(31:0)=(31:0)";i_vgca_mm/ramd_i3(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;ramd_i;;;"i_pads_en/ramd_i(15:11)=(15:11), 
i_pads_en/ramd_i(31:24)=(31:24), 
i_padframe/ramd_i(31:0)=(31:0), 
i_pads_es/ramd_i(10:0)=(10:0), 
i_pads_es/ramd_i(23:16)=(23:16)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;ramd_i2;;;"i_pads_en/ramd_i2(15:11)=(15:11), 
i_pads_en/ramd_i2(31:24)=(31:24), 
i_padframe/ramd_i2(31:0)=(31:0), 
i_pads_es/ramd_i2(10:0)=(10:0), 
i_pads_es/ramd_i2(23:16)=(23:16)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;ramd_o;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(15:11)=(15:11), 
i_pads_en/ramd_o(31:24)=(31:24), 
i_pads_es/ramd_o(10:0)=(10:0), 
i_pads_es/ramd_o(23:16)=(23:16)";;padoutpadoutpadoutpadout;
;;;Data;async;std_ulogic_vector;31;0;;ramd_o2;;"i_padframe/ramd_o2(31:0)=(31:0), 
i_pads_en/ramd_o2(15:11)=(15:11), 
i_pads_en/ramd_o2(31:24)=(31:24), 
i_pads_es/ramd_o2(10:0)=(10:0), 
i_pads_es/ramd_o2(23:16)=(23:16)";;padoutpadoutpadoutpadout;
:=:=:=>O_2_CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;
# on: Wed Aug  6 13:27:16 2003;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;;;
;;;Data;async;std_ulogic;;;;mix_logic0;;;"i_padframe/mix_logic0, 
i_pads_en/ramd_i(10:0)=(10:0), 
i_pads_en/ramd_i(23:16)=(7:0), 
i_pads_es/ramd_i(15:11)=(4:0), 
i_pads_es/ramd_i(31:24)=(7:0)";padinpadinpadinpadin;
;;;Data;async;;;;;open;;"i_pads_en/ramd_o(10:0)=(10:0), 
i_pads_en/ramd_o(23:16)=(7:0), 
i_pads_es/ramd_o(15:11)=(4:0), 
i_pads_es/ramd_o(31:24)=(7:0)";;padoutpadoutpadoutpadout;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(20:0)=(31:11), 
i_pads_es/ramd_o(10:0)=(10:0)";i_vgca_mm/ramd_i(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd2;;"i_padframe/ramd_o2(31:0)=(31:0), 
i_pads_en/ramd_o2(31:0)=(31:0), 
i_pads_es/ramd_o2(10:0)=(10:0)";i_vgca_mm/ramd_i2(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd3;;"i_padframe/ramd_o3(31:0)=(31:0), 
i_pads_en/ramd_o3(31:0)=(31:0), 
i_pads_es/ramd_o3(31:0)=(31:0)";i_vgca_mm/ramd_i3(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;ramd_i;;;"i_pads_en/ramd_i(15:11)=(15:11), 
i_pads_en/ramd_i(31:24)=(31:24), 
i_padframe/ramd_i(31:0)=(31:0), 
i_pads_es/ramd_i(10:0)=(10:0), 
i_pads_es/ramd_i(23:16)=(23:16)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;ramd_o;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(15:11)=(15:11), 
i_pads_en/ramd_o(31:24)=(31:24), 
i_pads_es/ramd_o(10:0)=(10:0), 
i_pads_es/ramd_o(23:16)=(23:16)";;padoutpadoutpadoutpadout;
:=:=:=>O_3_CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;
# on: Wed Aug  6 13:25:31 2003;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls;;;;;;;;;;;;;;
;;;Data;async;std_ulogic;;;;mix_logic0;;;"i_padframe/mix_logic0, 
i_pads_en/ramd_i(10:0)=(10:0), 
i_pads_en/ramd_i(23:16)=(7:0), 
i_pads_es/ramd_i(15:11)=(4:0), 
i_pads_es/ramd_i(31:24)=(7:0)";padinpadinpadinpadin;
;;;Data;async;;;;;open;;"i_pads_en/ramd_o(10:0)=(10:0), 
i_pads_en/ramd_o(23:16)=(7:0), 
i_pads_es/ramd_o(15:11)=(4:0), 
i_pads_es/ramd_o(31:24)=(7:0)";;padoutpadoutpadoutpadout;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(20:0)=(31:11), 
i_pads_es/ramd_o(10:0)=(10:0)";i_mm/ramd_i(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd2;;"i_padframe/ramd_o2(31:0)=(31:0), 
i_pads_en/ramd_o2(31:0)=(31:0), 
i_pads_es/ramd_o2(10:0)=(10:0)";i_mm/ramd_i2(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;mm_ramd3;;"i_padframe/ramd_o3(31:0)=(31:0), 
i_pads_en/ramd_o3(31:0)=(31:0), 
i_pads_es/ramd_o3(31:0)=(31:0)";i_mm/ramd_i3(31:0)=(31:0);;
;;;Data;async;std_ulogic_vector;31;0;;ramd_i;;;"i_pads_en/ramd_i(15:11)=(15:11), 
i_pads_en/ramd_i(31:24)=(31:24), 
i_padframe/ramd_i(31:0)=(31:0), 
i_pads_es/ramd_i(10:0)=(10:0), 
i_pads_es/ramd_i(23:16)=(23:16)";padinpadinpadinpadin;
;;;Data;async;std_ulogic_vector;31;0;;ramd_o;;"i_padframe/ramd_o(31:0)=(31:0), 
i_pads_en/ramd_o(15:11)=(15:11), 
i_pads_en/ramd_o(31:24)=(31:24), 
i_pads_es/ramd_o(10:0)=(10:0), 
i_pads_es/ramd_o(23:16)=(23:16)";;padoutpadoutpadoutpadout;
:=:=:=>CONF
MIXCFG;CONST_NR;0
MIXCFG;DELTA_INT_NR;0
MIXCFG;DELTA_NR;0
MIXCFG;ERROR;__ERROR__
MIXCFG;GENERIC_NR;0
MIXCFG;PRINTTIMING;1
MIXCFG;WARN;__WARNING__
MIXCFG;check.defs;
MIXCFG;check.inst;nomulti
MIXCFG;check.keywords.verilog;(register|net|wire|in|out|inout)
MIXCFG;check.keywords.vhdl;(open|instance|entity|signal)
MIXCFG;check.name.conf;check,lc
MIXCFG;check.name.conn;check,lc
MIXCFG;check.name.enty;check,lc
MIXCFG;check.name.inst;check,lc
MIXCFG;check.name.pad;check,lc
MIXCFG;check.name.port;check,lc
MIXCFG;check.signal;load,driver,check
MIXCFG;conf.parsed;0
MIXCFG;conf.req;optional
MIXCFG;conf.xls;CONF
MIXNOCFG;conn.field.::bundle;ARRAY
MIXNOCFG;conn.field.::class;ARRAY
MIXNOCFG;conn.field.::clock;ARRAY
MIXNOCFG;conn.field.::comment;ARRAY
MIXNOCFG;conn.field.::debug;ARRAY
MIXNOCFG;conn.field.::default;ARRAY
MIXNOCFG;conn.field.::descr;ARRAY
MIXNOCFG;conn.field.::gen;ARRAY
MIXNOCFG;conn.field.::high;ARRAY
MIXNOCFG;conn.field.::ign;ARRAY
MIXNOCFG;conn.field.::in;ARRAY
MIXNOCFG;conn.field.::low;ARRAY
MIXNOCFG;conn.field.::mode;ARRAY
MIXNOCFG;conn.field.::name;ARRAY
MIXNOCFG;conn.field.::out;ARRAY
MIXNOCFG;conn.field.::shortname;ARRAY
MIXNOCFG;conn.field.::skip;ARRAY
MIXNOCFG;conn.field.::type;ARRAY
MIXCFG;conn.field.nr;16
MIXCFG;conn.key;::name
MIXCFG;conn.parsed;2
MIXCFG;conn.req;mandatory
MIXCFG;conn.xls;CONN.*
MIXCFG;cwd;H:/work/x2v/t/bugver/ramd
MIXCFG;drive;H:/
MIXCFG;dump;ramd20030717.pld
MIXNOCFG;hier.field.::arch;ARRAY
MIXNOCFG;hier.field.::comment;ARRAY
MIXNOCFG;hier.field.::config;ARRAY
MIXNOCFG;hier.field.::debug;ARRAY
MIXNOCFG;hier.field.::default;ARRAY
MIXNOCFG;hier.field.::descr;ARRAY
MIXNOCFG;hier.field.::entity;ARRAY
MIXNOCFG;hier.field.::gen;ARRAY
MIXNOCFG;hier.field.::hierachy;ARRAY
MIXNOCFG;hier.field.::ign;ARRAY
MIXNOCFG;hier.field.::inst;ARRAY
MIXNOCFG;hier.field.::lang;ARRAY
MIXNOCFG;hier.field.::parent;ARRAY
MIXNOCFG;hier.field.::shortname;ARRAY
MIXNOCFG;hier.field.::skip;ARRAY
MIXNOCFG;hier.field.::use;ARRAY
MIXNOCFG;hier.field.::variants;ARRAY
MIXCFG;hier.field.nr;14
MIXCFG;hier.key;::inst
MIXCFG;hier.parsed;1
MIXCFG;hier.req;mandatory
MIXCFG;hier.xls;HIER
MIXCFG;input.ext.csv;csv
MIXCFG;input.ext.excel;xls
MIXCFG;intermediate.format;prev
MIXCFG;intermediate.keep;3
MIXCFG;intermediate.order;input
MIXCFG;intermediate.path;.
MIXCFG;internal.format;perl
MIXCFG;internal.order;input
MIXCFG;internal.path;.
MIXNOCFG;io.field.::class;ARRAY
MIXNOCFG;io.field.::debug;ARRAY
MIXNOCFG;io.field.::ign;ARRAY
MIXNOCFG;io.field.::iocell;ARRAY
MIXNOCFG;io.field.::ispin;ARRAY
MIXNOCFG;io.field.::muxopt;ARRAY
MIXNOCFG;io.field.::name;ARRAY
MIXNOCFG;io.field.::pad;ARRAY
MIXNOCFG;io.field.::pin;ARRAY
MIXNOCFG;io.field.::port;ARRAY
MIXNOCFG;io.field.::skip;ARRAY
MIXNOCFG;io.field.::type;ARRAY
MIXCFG;io.field.nr;11
MIXCFG;io.parsed;0
MIXCFG;io.req;optional
MIXCFG;io.xls;IO
MIXCFG;iocell.auto;bus
MIXCFG;iocell.bus;_vector
MIXCFG;iocell.defaultdir;in
MIXCFG;iocell.in;do,en,pu,pd,xout
MIXCFG;iocell.inout;__NOINOUT__
MIXCFG;iocell.name;%PREFIX_IOC_GEN%%::name%
MIXCFG;iocell.out;di,xin
MIXCFG;iocell.select;onehot,auto
MIXCFG;macro.%0%;mix_0.pl
MIXCFG;macro.%ARGV%;H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
MIXCFG;macro.%BUFFER%;buffer
MIXCFG;macro.%BUS_TYPE%;std_ulogic_vector
MIXCFG;macro.%CONST%;__CONST__
MIXCFG;macro.%DATE%;Wed Aug  6 13:50:14 2003
MIXCFG;macro.%DEFAULT_CONFIG%;%::entity%_%::arch%_conf
MIXCFG;macro.%DEFAULT_MODE%;S
MIXCFG;macro.%EMPTY%;
MIXCFG;macro.%GENERIC%;__GENERIC__
MIXCFG;macro.%H%;$
MIXCFG;macro.%HIGH%;mix_logic1
MIXCFG;macro.%HIGH_BUS%;mix_logic1_bus
MIXCFG;macro.%HOME%;H:\
MIXCFG;macro.%IMPORT%;__IMPORT__
MIXCFG;macro.%IMPORT_BUNDLE%;__IMPORT_BUNDLE__
MIXCFG;macro.%IMPORT_CLK%;__IMPORT_CLK__
MIXCFG;macro.%IMPORT_I%;I
MIXCFG;macro.%IMPORT_O%;O
MIXCFG;macro.%IOCELL_CLK%;CLK
MIXCFG;macro.%IOCELL_SELECT_PORT%;__I_default_select
MIXCFG;macro.%IOCELL_TYPE%;__E_DEFAULT_IOCELL__
MIXCFG;macro.%IOCR%;\n
MIXCFG;macro.%LANGUAGE%;vhdl
MIXCFG;macro.%LOW%;mix_logic0
MIXCFG;macro.%LOW_BUS%;mix_logic0_bus
MIXCFG;macro.%NCD%;__NOCOMPDEC__
MIXCFG;macro.%NOSEL%;__I_NOSEL__
MIXCFG;macro.%NOSELPORT%;__I_NOSELPORT__
MIXCFG;macro.%NO_COMP%;__NOCOMPDEC__
MIXCFG;macro.%NO_COMPONENT_DECLARATION%;__NOCOMPDEC__
MIXCFG;macro.%NO_CONFIG%;NO_CONFIG
MIXCFG;macro.%NULL%;0
MIXCFG;macro.%OPEN%;open
MIXCFG;macro.%PAD_CLASS%;PAD
MIXCFG;macro.%PAD_TYPE%;__E_DEFAULT_PAD__
MIXCFG;macro.%PARAMETER%;__PARAMETER__
MIXCFG;macro.%PROJECT%;NO_PROJECT_SET
MIXCFG;macro.%S%;\t
MIXCFG;macro.%SIGNAL%;std_ulogic
MIXCFG;macro.%SPACE%; 
MIXCFG;macro.%TAB%;\t
MIXCFG;macro.%TBD%;__W_TO_BE_DEFINED
MIXCFG;macro.%TOP%;__TOP__
MIXCFG;macro.%UNDEF%;ERROR_UNDEF
MIXCFG;macro.%UNDEF_1%;ERROR_UNDEF_1
MIXCFG;macro.%UNDEF_2%;ERROR_UNDEF_2
MIXCFG;macro.%UNDEF_3%;ERROR_UNDEF_3
MIXCFG;macro.%UNDEF_4%;ERROR_UNDEF_4
MIXCFG;macro.%USER%;wig
MIXCFG;macro.%VERILOG_DEFINES%;\t// No `defines in this module
MIXCFG;macro.%VERILOG_TIMESCALE%;`timescale 1ns / 1ps
MIXCFG;macro.%VERILOG_USE_ARCH%;%EMPTY%
MIXCFG;macro.%VERSION%;Revision: 1.14 
MIXCFG;macro.%VHDL_NOPROJ%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE_ARCH%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_CONF%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_DEFAULT%;"library IEEE;\nuse IEEE.std_logic_1164.all;\n"
MIXCFG;macro.%VHDL_USE_ENTY%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;out;ramd20030717-mixed.xls
MIXCFG;outarch;ARCH
MIXCFG;outconf;CONF
MIXCFG;outenty;ENTY
MIXCFG;output.comment.default;#
MIXCFG;output.comment.delta;#
MIXCFG;output.comment.intermediate;#
MIXCFG;output.comment.internal;#
MIXCFG;output.comment.verilog;//
MIXCFG;output.comment.vhdl;--
MIXCFG;output.delta;sort,remove
MIXCFG;output.ext.delta;.diff
MIXCFG;output.ext.intermediate;mixed
MIXCFG;output.ext.internal;pld
MIXCFG;output.ext.verilog;v
MIXCFG;output.ext.vhdl;vhd
MIXCFG;output.filename;useminus
MIXCFG;output.format;ext
MIXCFG;output.generate.arch;noleaf
MIXCFG;output.generate.combine;0
MIXCFG;output.generate.conf;noleaf
MIXCFG;output.generate.delta;0
MIXCFG;output.generate.enty;noleaf
MIXCFG;output.generate.inout;mode,noxfix
MIXCFG;output.generate.use;enty
MIXCFG;output.order;input
MIXCFG;output.path;.
MIXCFG;output.warnings;
MIXCFG;pad.PAD_ACTIVE_EN;1
MIXCFG;pad.PAD_ACTIVE_PD;1
MIXCFG;pad.PAD_ACTIVE_PU;1
MIXCFG;pad.PAD_DEFAULT_DO;0
MIXCFG;pad.name;%PREFIX_PAD_GEN%%::name%
MIXCFG;postfix.POSTFILE_ARCH;-a
MIXCFG;postfix.POSTFILE_CONF;-c
MIXCFG;postfix.POSTFILE_ENTY;-e
MIXCFG;postfix.POSTFIX_ARCH;%EMPTY%
MIXCFG;postfix.POSTFIX_CONF;%EMPTY%
MIXCFG;postfix.POSTFIX_CONSTANT;_c
MIXCFG;postfix.POSTFIX_ENTY;%EMPTY%
MIXCFG;postfix.POSTFIX_GENERIC;_g
MIXCFG;postfix.POSTFIX_INSTANCE;%EMPTY%
MIXCFG;postfix.POSTFIX_IOC_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PAD_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PARAMETER;_p
MIXCFG;postfix.POSTFIX_PORT_GEN;_g%IO%
MIXCFG;postfix.POSTFIX_PORT_IN;_i
MIXCFG;postfix.POSTFIX_PORT_IO;_io
MIXCFG;postfix.POSTFIX_PORT_OUT;_o
MIXCFG;postfix.POSTFIX_SIGNAL;_s
MIXCFG;postfix.PREFIX_CONST;mix_const_
MIXCFG;postfix.PREFIX_GENERIC;mix_generic_
MIXCFG;postfix.PREFIX_INSTANCE;i_
MIXCFG;postfix.PREFIX_IOC_GEN;ioc_
MIXCFG;postfix.PREFIX_KEYWORD;mix_key_
MIXCFG;postfix.PREFIX_PAD_GEN;pad_
MIXCFG;postfix.PREFIX_PARAMETER;mix_parameter_
MIXCFG;postfix.PREFIX_PORT_GEN;p_mix_
MIXCFG;postfix.PREFIX_SIG_INT;s_int_
MIXCFG;script.post;
MIXCFG;script.pre;
MIXCFG;sum.checkforce;0
MIXCFG;sum.checkunique;0
MIXCFG;sum.checkwarn;0
MIXCFG;sum.conn;10
MIXCFG;sum.errors;0
MIXCFG;sum.inst;40
MIXCFG;sum.warnings;0
MIXCFG;template.verilog.arch.head;## Verilog Architecture Template String t.b.d.
MIXCFG;template.verilog.conf.head;## Verilog Configuration Template String t.b.d.
MIXCFG;template.verilog.enty.head;## Verilog Entity Template String t.b.d.
MIXCFG;template.verilog.file;##Verilog File Template String t.b.d.
MIXCFG;template.verilog.wrap;## Verilog Wrapper Template String t.b.d.
MIXCFG;template.vhdl.arch.head;## VHDL Architecture Template String t.b.d.
MIXCFG;template.vhdl.conf.head;## VHDL Configuration Template String t.b.d.
MIXCFG;template.vhdl.enty.head;## VHDL Entity Template String t.b.d.
MIXCFG;top;TESTBENCH
MIXCFG;typecast.std_logic.std_ulogic;"std_logic( %signal% );"
MIXCFG;typecast.std_logic_vector.std_ulogic_vector;"std_logic_vector( %signal% );"
MIXCFG;typecast.std_ulogic.std_logic;"std_ulogic( %signal% );"
MIXCFG;typecast.std_ulogic_vector.std_logic_vector;"std_ulogic_vector( %signal% );"
MIXCFG;variant;Default
MIXNOCFG;vi2c.field.::b;ARRAY
MIXNOCFG;vi2c.field.::comment;ARRAY
MIXNOCFG;vi2c.field.::debug;ARRAY
MIXNOCFG;vi2c.field.::default;ARRAY
MIXNOCFG;vi2c.field.::hierachy;ARRAY
MIXNOCFG;vi2c.field.::ign;ARRAY
MIXNOCFG;vi2c.field.::inst;ARRAY
MIXNOCFG;vi2c.field.::shortname;ARRAY
MIXNOCFG;vi2c.field.::skip;ARRAY
MIXNOCFG;vi2c.field.::type;ARRAY
MIXNOCFG;vi2c.field.::variants;ARRAY
MIXCFG;vi2c.field.nr;12
MIXCFG;vi2c.parsed;0
MIXCFG;vi2c.req;optional
MIXCFG;vi2c.xls;VI2C
:=:=:=>O_1_CONF
MIXCFG;CONST_NR;0
MIXCFG;DELTA_INT_NR;0
MIXCFG;DELTA_NR;0
MIXCFG;ERROR;__ERROR__
MIXCFG;GENERIC_NR;0
MIXCFG;PRINTTIMING;1
MIXCFG;WARN;__WARNING__
MIXCFG;check.defs;
MIXCFG;check.inst;nomulti
MIXCFG;check.keywords.verilog;(register|net|wire|in|out|inout)
MIXCFG;check.keywords.vhdl;(open|instance|entity|signal)
MIXCFG;check.name.conf;check,lc
MIXCFG;check.name.conn;check,lc
MIXCFG;check.name.enty;check,lc
MIXCFG;check.name.inst;check,lc
MIXCFG;check.name.pad;check,lc
MIXCFG;check.name.port;check,lc
MIXCFG;check.signal;load,driver,check
MIXCFG;conf.parsed;0
MIXCFG;conf.req;optional
MIXCFG;conf.xls;CONF
MIXNOCFG;conn.field.::bundle;ARRAY
MIXNOCFG;conn.field.::class;ARRAY
MIXNOCFG;conn.field.::clock;ARRAY
MIXNOCFG;conn.field.::comment;ARRAY
MIXNOCFG;conn.field.::debug;ARRAY
MIXNOCFG;conn.field.::default;ARRAY
MIXNOCFG;conn.field.::descr;ARRAY
MIXNOCFG;conn.field.::gen;ARRAY
MIXNOCFG;conn.field.::high;ARRAY
MIXNOCFG;conn.field.::ign;ARRAY
MIXNOCFG;conn.field.::in;ARRAY
MIXNOCFG;conn.field.::low;ARRAY
MIXNOCFG;conn.field.::mode;ARRAY
MIXNOCFG;conn.field.::name;ARRAY
MIXNOCFG;conn.field.::out;ARRAY
MIXNOCFG;conn.field.::shortname;ARRAY
MIXNOCFG;conn.field.::skip;ARRAY
MIXNOCFG;conn.field.::type;ARRAY
MIXCFG;conn.field.nr;16
MIXCFG;conn.key;::name
MIXCFG;conn.parsed;2
MIXCFG;conn.req;mandatory
MIXCFG;conn.xls;CONN.*
MIXCFG;cwd;H:/work/x2v/t/bugver/ramd
MIXCFG;drive;H:/
MIXCFG;dump;ramd20030717.pld
MIXNOCFG;hier.field.::arch;ARRAY
MIXNOCFG;hier.field.::comment;ARRAY
MIXNOCFG;hier.field.::config;ARRAY
MIXNOCFG;hier.field.::debug;ARRAY
MIXNOCFG;hier.field.::default;ARRAY
MIXNOCFG;hier.field.::descr;ARRAY
MIXNOCFG;hier.field.::entity;ARRAY
MIXNOCFG;hier.field.::gen;ARRAY
MIXNOCFG;hier.field.::hierachy;ARRAY
MIXNOCFG;hier.field.::ign;ARRAY
MIXNOCFG;hier.field.::inst;ARRAY
MIXNOCFG;hier.field.::lang;ARRAY
MIXNOCFG;hier.field.::parent;ARRAY
MIXNOCFG;hier.field.::shortname;ARRAY
MIXNOCFG;hier.field.::skip;ARRAY
MIXNOCFG;hier.field.::use;ARRAY
MIXNOCFG;hier.field.::variants;ARRAY
MIXCFG;hier.field.nr;14
MIXCFG;hier.key;::inst
MIXCFG;hier.parsed;1
MIXCFG;hier.req;mandatory
MIXCFG;hier.xls;HIER
MIXCFG;input.ext.csv;csv
MIXCFG;input.ext.excel;xls
MIXCFG;intermediate.format;prev
MIXCFG;intermediate.keep;3
MIXCFG;intermediate.order;input
MIXCFG;intermediate.path;.
MIXCFG;internal.format;perl
MIXCFG;internal.order;input
MIXCFG;internal.path;.
MIXNOCFG;io.field.::class;ARRAY
MIXNOCFG;io.field.::debug;ARRAY
MIXNOCFG;io.field.::ign;ARRAY
MIXNOCFG;io.field.::iocell;ARRAY
MIXNOCFG;io.field.::ispin;ARRAY
MIXNOCFG;io.field.::muxopt;ARRAY
MIXNOCFG;io.field.::name;ARRAY
MIXNOCFG;io.field.::pad;ARRAY
MIXNOCFG;io.field.::pin;ARRAY
MIXNOCFG;io.field.::port;ARRAY
MIXNOCFG;io.field.::skip;ARRAY
MIXNOCFG;io.field.::type;ARRAY
MIXCFG;io.field.nr;11
MIXCFG;io.parsed;0
MIXCFG;io.req;optional
MIXCFG;io.xls;IO
MIXCFG;iocell.auto;bus
MIXCFG;iocell.bus;_vector
MIXCFG;iocell.defaultdir;in
MIXCFG;iocell.in;do,en,pu,pd,xout
MIXCFG;iocell.inout;__NOINOUT__
MIXCFG;iocell.name;%PREFIX_IOC_GEN%%::name%
MIXCFG;iocell.out;di,xin
MIXCFG;iocell.select;onehot,auto
MIXCFG;macro.%0%;mix_0.pl
MIXCFG;macro.%ARGV%;H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
MIXCFG;macro.%BUFFER%;buffer
MIXCFG;macro.%BUS_TYPE%;std_ulogic_vector
MIXCFG;macro.%CONST%;__CONST__
MIXCFG;macro.%DATE%;Wed Aug  6 13:47:15 2003
MIXCFG;macro.%DEFAULT_CONFIG%;%::entity%_%::arch%_conf
MIXCFG;macro.%DEFAULT_MODE%;S
MIXCFG;macro.%EMPTY%;
MIXCFG;macro.%GENERIC%;__GENERIC__
MIXCFG;macro.%H%;$
MIXCFG;macro.%HIGH%;mix_logic1
MIXCFG;macro.%HIGH_BUS%;mix_logic1_bus
MIXCFG;macro.%HOME%;H:\
MIXCFG;macro.%IMPORT%;__IMPORT__
MIXCFG;macro.%IMPORT_BUNDLE%;__IMPORT_BUNDLE__
MIXCFG;macro.%IMPORT_CLK%;__IMPORT_CLK__
MIXCFG;macro.%IMPORT_I%;I
MIXCFG;macro.%IMPORT_O%;O
MIXCFG;macro.%IOCELL_CLK%;CLK
MIXCFG;macro.%IOCELL_SELECT_PORT%;__I_default_select
MIXCFG;macro.%IOCELL_TYPE%;__E_DEFAULT_IOCELL__
MIXCFG;macro.%IOCR%;\n
MIXCFG;macro.%LANGUAGE%;vhdl
MIXCFG;macro.%LOW%;mix_logic0
MIXCFG;macro.%LOW_BUS%;mix_logic0_bus
MIXCFG;macro.%NCD%;__NOCOMPDEC__
MIXCFG;macro.%NOSEL%;__I_NOSEL__
MIXCFG;macro.%NOSELPORT%;__I_NOSELPORT__
MIXCFG;macro.%NO_COMP%;__NOCOMPDEC__
MIXCFG;macro.%NO_COMPONENT_DECLARATION%;__NOCOMPDEC__
MIXCFG;macro.%NO_CONFIG%;NO_CONFIG
MIXCFG;macro.%NULL%;0
MIXCFG;macro.%OPEN%;open
MIXCFG;macro.%PAD_CLASS%;PAD
MIXCFG;macro.%PAD_TYPE%;__E_DEFAULT_PAD__
MIXCFG;macro.%PARAMETER%;__PARAMETER__
MIXCFG;macro.%PROJECT%;NO_PROJECT_SET
MIXCFG;macro.%S%;\t
MIXCFG;macro.%SIGNAL%;std_ulogic
MIXCFG;macro.%SPACE%; 
MIXCFG;macro.%TAB%;\t
MIXCFG;macro.%TBD%;__W_TO_BE_DEFINED
MIXCFG;macro.%TOP%;__TOP__
MIXCFG;macro.%UNDEF%;ERROR_UNDEF
MIXCFG;macro.%UNDEF_1%;ERROR_UNDEF_1
MIXCFG;macro.%UNDEF_2%;ERROR_UNDEF_2
MIXCFG;macro.%UNDEF_3%;ERROR_UNDEF_3
MIXCFG;macro.%UNDEF_4%;ERROR_UNDEF_4
MIXCFG;macro.%USER%;wig
MIXCFG;macro.%VERILOG_DEFINES%;\t// No `defines in this module
MIXCFG;macro.%VERILOG_TIMESCALE%;`timescale 1ns / 1ps
MIXCFG;macro.%VERILOG_USE_ARCH%;%EMPTY%
MIXCFG;macro.%VERSION%;Revision: 1.14 
MIXCFG;macro.%VHDL_NOPROJ%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE_ARCH%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_CONF%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_DEFAULT%;"library IEEE;\nuse IEEE.std_logic_1164.all;\n"
MIXCFG;macro.%VHDL_USE_ENTY%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;out;ramd20030717-mixed.xls
MIXCFG;outarch;ARCH
MIXCFG;outconf;CONF
MIXCFG;outenty;ENTY
MIXCFG;output.comment.default;#
MIXCFG;output.comment.delta;#
MIXCFG;output.comment.intermediate;#
MIXCFG;output.comment.internal;#
MIXCFG;output.comment.verilog;//
MIXCFG;output.comment.vhdl;--
MIXCFG;output.delta;sort,remove
MIXCFG;output.ext.delta;.diff
MIXCFG;output.ext.intermediate;mixed
MIXCFG;output.ext.internal;pld
MIXCFG;output.ext.verilog;v
MIXCFG;output.ext.vhdl;vhd
MIXCFG;output.filename;useminus
MIXCFG;output.format;ext
MIXCFG;output.generate.arch;noleaf
MIXCFG;output.generate.combine;0
MIXCFG;output.generate.conf;noleaf
MIXCFG;output.generate.delta;0
MIXCFG;output.generate.enty;noleaf
MIXCFG;output.generate.inout;mode,noxfix
MIXCFG;output.generate.use;enty
MIXCFG;output.order;input
MIXCFG;output.path;.
MIXCFG;output.warnings;
MIXCFG;pad.PAD_ACTIVE_EN;1
MIXCFG;pad.PAD_ACTIVE_PD;1
MIXCFG;pad.PAD_ACTIVE_PU;1
MIXCFG;pad.PAD_DEFAULT_DO;0
MIXCFG;pad.name;%PREFIX_PAD_GEN%%::name%
MIXCFG;postfix.POSTFILE_ARCH;-a
MIXCFG;postfix.POSTFILE_CONF;-c
MIXCFG;postfix.POSTFILE_ENTY;-e
MIXCFG;postfix.POSTFIX_ARCH;%EMPTY%
MIXCFG;postfix.POSTFIX_CONF;%EMPTY%
MIXCFG;postfix.POSTFIX_CONSTANT;_c
MIXCFG;postfix.POSTFIX_ENTY;%EMPTY%
MIXCFG;postfix.POSTFIX_GENERIC;_g
MIXCFG;postfix.POSTFIX_INSTANCE;%EMPTY%
MIXCFG;postfix.POSTFIX_IOC_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PAD_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PARAMETER;_p
MIXCFG;postfix.POSTFIX_PORT_GEN;_g%IO%
MIXCFG;postfix.POSTFIX_PORT_IN;_i
MIXCFG;postfix.POSTFIX_PORT_IO;_io
MIXCFG;postfix.POSTFIX_PORT_OUT;_o
MIXCFG;postfix.POSTFIX_SIGNAL;_s
MIXCFG;postfix.PREFIX_CONST;mix_const_
MIXCFG;postfix.PREFIX_GENERIC;mix_generic_
MIXCFG;postfix.PREFIX_INSTANCE;i_
MIXCFG;postfix.PREFIX_IOC_GEN;ioc_
MIXCFG;postfix.PREFIX_KEYWORD;mix_key_
MIXCFG;postfix.PREFIX_PAD_GEN;pad_
MIXCFG;postfix.PREFIX_PARAMETER;mix_parameter_
MIXCFG;postfix.PREFIX_PORT_GEN;p_mix_
MIXCFG;postfix.PREFIX_SIG_INT;s_int_
MIXCFG;script.post;
MIXCFG;script.pre;
MIXCFG;sum.checkforce;0
MIXCFG;sum.checkunique;0
MIXCFG;sum.checkwarn;0
MIXCFG;sum.conn;10
MIXCFG;sum.errors;0
MIXCFG;sum.inst;40
MIXCFG;sum.warnings;0
MIXCFG;template.verilog.arch.head;## Verilog Architecture Template String t.b.d.
MIXCFG;template.verilog.conf.head;## Verilog Configuration Template String t.b.d.
MIXCFG;template.verilog.enty.head;## Verilog Entity Template String t.b.d.
MIXCFG;template.verilog.file;##Verilog File Template String t.b.d.
MIXCFG;template.verilog.wrap;## Verilog Wrapper Template String t.b.d.
MIXCFG;template.vhdl.arch.head;## VHDL Architecture Template String t.b.d.
MIXCFG;template.vhdl.conf.head;## VHDL Configuration Template String t.b.d.
MIXCFG;template.vhdl.enty.head;## VHDL Entity Template String t.b.d.
MIXCFG;top;TESTBENCH
MIXCFG;typecast.std_logic.std_ulogic;"std_logic( %signal% );"
MIXCFG;typecast.std_logic_vector.std_ulogic_vector;"std_logic_vector( %signal% );"
MIXCFG;typecast.std_ulogic.std_logic;"std_ulogic( %signal% );"
MIXCFG;typecast.std_ulogic_vector.std_logic_vector;"std_ulogic_vector( %signal% );"
MIXCFG;variant;Default
MIXNOCFG;vi2c.field.::b;ARRAY
MIXNOCFG;vi2c.field.::comment;ARRAY
MIXNOCFG;vi2c.field.::debug;ARRAY
MIXNOCFG;vi2c.field.::default;ARRAY
MIXNOCFG;vi2c.field.::hierachy;ARRAY
MIXNOCFG;vi2c.field.::ign;ARRAY
MIXNOCFG;vi2c.field.::inst;ARRAY
MIXNOCFG;vi2c.field.::shortname;ARRAY
MIXNOCFG;vi2c.field.::skip;ARRAY
MIXNOCFG;vi2c.field.::type;ARRAY
MIXNOCFG;vi2c.field.::variants;ARRAY
MIXCFG;vi2c.field.nr;12
MIXCFG;vi2c.parsed;0
MIXCFG;vi2c.req;optional
MIXCFG;vi2c.xls;VI2C
:=:=:=>O_2_CONF
MIXCFG;CONST_NR;0
MIXCFG;DELTA_INT_NR;0
MIXCFG;DELTA_NR;0
MIXCFG;ERROR;__ERROR__
MIXCFG;GENERIC_NR;0
MIXCFG;PRINTTIMING;1
MIXCFG;WARN;__WARNING__
MIXCFG;check.defs;
MIXCFG;check.inst;nomulti
MIXCFG;check.keywords.verilog;(register|net|wire|in|out|inout)
MIXCFG;check.keywords.vhdl;(open|instance|entity|signal)
MIXCFG;check.name.conf;check,lc
MIXCFG;check.name.conn;check,lc
MIXCFG;check.name.enty;check,lc
MIXCFG;check.name.inst;check,lc
MIXCFG;check.name.pad;check,lc
MIXCFG;check.name.port;check,lc
MIXCFG;check.signal;load,driver,check
MIXCFG;conf.parsed;0
MIXCFG;conf.req;optional
MIXCFG;conf.xls;CONF
MIXNOCFG;conn.field.::bundle;ARRAY
MIXNOCFG;conn.field.::class;ARRAY
MIXNOCFG;conn.field.::clock;ARRAY
MIXNOCFG;conn.field.::comment;ARRAY
MIXNOCFG;conn.field.::debug;ARRAY
MIXNOCFG;conn.field.::default;ARRAY
MIXNOCFG;conn.field.::descr;ARRAY
MIXNOCFG;conn.field.::gen;ARRAY
MIXNOCFG;conn.field.::high;ARRAY
MIXNOCFG;conn.field.::ign;ARRAY
MIXNOCFG;conn.field.::in;ARRAY
MIXNOCFG;conn.field.::low;ARRAY
MIXNOCFG;conn.field.::mode;ARRAY
MIXNOCFG;conn.field.::name;ARRAY
MIXNOCFG;conn.field.::out;ARRAY
MIXNOCFG;conn.field.::shortname;ARRAY
MIXNOCFG;conn.field.::skip;ARRAY
MIXNOCFG;conn.field.::type;ARRAY
MIXCFG;conn.field.nr;16
MIXCFG;conn.key;::name
MIXCFG;conn.parsed;2
MIXCFG;conn.req;mandatory
MIXCFG;conn.xls;CONN.*
MIXCFG;cwd;H:/work/x2v/t/bugver/ramd
MIXCFG;drive;H:/
MIXCFG;dump;ramd20030717.pld
MIXNOCFG;hier.field.::arch;ARRAY
MIXNOCFG;hier.field.::comment;ARRAY
MIXNOCFG;hier.field.::config;ARRAY
MIXNOCFG;hier.field.::debug;ARRAY
MIXNOCFG;hier.field.::default;ARRAY
MIXNOCFG;hier.field.::descr;ARRAY
MIXNOCFG;hier.field.::entity;ARRAY
MIXNOCFG;hier.field.::gen;ARRAY
MIXNOCFG;hier.field.::hierachy;ARRAY
MIXNOCFG;hier.field.::ign;ARRAY
MIXNOCFG;hier.field.::inst;ARRAY
MIXNOCFG;hier.field.::lang;ARRAY
MIXNOCFG;hier.field.::parent;ARRAY
MIXNOCFG;hier.field.::shortname;ARRAY
MIXNOCFG;hier.field.::skip;ARRAY
MIXNOCFG;hier.field.::use;ARRAY
MIXNOCFG;hier.field.::variants;ARRAY
MIXCFG;hier.field.nr;14
MIXCFG;hier.key;::inst
MIXCFG;hier.parsed;1
MIXCFG;hier.req;mandatory
MIXCFG;hier.xls;HIER
MIXCFG;input.ext.csv;csv
MIXCFG;input.ext.excel;xls
MIXCFG;intermediate.format;prev
MIXCFG;intermediate.keep;3
MIXCFG;intermediate.order;input
MIXCFG;intermediate.path;.
MIXCFG;internal.format;perl
MIXCFG;internal.order;input
MIXCFG;internal.path;.
MIXNOCFG;io.field.::class;ARRAY
MIXNOCFG;io.field.::debug;ARRAY
MIXNOCFG;io.field.::ign;ARRAY
MIXNOCFG;io.field.::iocell;ARRAY
MIXNOCFG;io.field.::ispin;ARRAY
MIXNOCFG;io.field.::muxopt;ARRAY
MIXNOCFG;io.field.::name;ARRAY
MIXNOCFG;io.field.::pad;ARRAY
MIXNOCFG;io.field.::pin;ARRAY
MIXNOCFG;io.field.::port;ARRAY
MIXNOCFG;io.field.::skip;ARRAY
MIXNOCFG;io.field.::type;ARRAY
MIXCFG;io.field.nr;11
MIXCFG;io.parsed;0
MIXCFG;io.req;optional
MIXCFG;io.xls;IO
MIXCFG;iocell.auto;bus
MIXCFG;iocell.bus;_vector
MIXCFG;iocell.defaultdir;in
MIXCFG;iocell.in;do,en,pu,pd,xout
MIXCFG;iocell.inout;__NOINOUT__
MIXCFG;iocell.name;%PREFIX_IOC_GEN%%::name%
MIXCFG;iocell.out;di,xin
MIXCFG;iocell.select;onehot,auto
MIXCFG;macro.%0%;mix_0.pl
MIXCFG;macro.%ARGV%;H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
MIXCFG;macro.%BUFFER%;buffer
MIXCFG;macro.%BUS_TYPE%;std_ulogic_vector
MIXCFG;macro.%CONST%;__CONST__
MIXCFG;macro.%DATE%;Wed Aug  6 13:27:16 2003
MIXCFG;macro.%DEFAULT_CONFIG%;%::entity%_%::arch%_conf
MIXCFG;macro.%DEFAULT_MODE%;S
MIXCFG;macro.%EMPTY%;
MIXCFG;macro.%GENERIC%;__GENERIC__
MIXCFG;macro.%H%;$
MIXCFG;macro.%HIGH%;mix_logic1
MIXCFG;macro.%HIGH_BUS%;mix_logic1_bus
MIXCFG;macro.%HOME%;H:\
MIXCFG;macro.%IMPORT%;__IMPORT__
MIXCFG;macro.%IMPORT_BUNDLE%;__IMPORT_BUNDLE__
MIXCFG;macro.%IMPORT_CLK%;__IMPORT_CLK__
MIXCFG;macro.%IMPORT_I%;I
MIXCFG;macro.%IMPORT_O%;O
MIXCFG;macro.%IOCELL_CLK%;CLK
MIXCFG;macro.%IOCELL_SELECT_PORT%;__I_default_select
MIXCFG;macro.%IOCELL_TYPE%;__E_DEFAULT_IOCELL__
MIXCFG;macro.%IOCR%;\n
MIXCFG;macro.%LANGUAGE%;vhdl
MIXCFG;macro.%LOW%;mix_logic0
MIXCFG;macro.%LOW_BUS%;mix_logic0_bus
MIXCFG;macro.%NCD%;__NOCOMPDEC__
MIXCFG;macro.%NOSEL%;__I_NOSEL__
MIXCFG;macro.%NOSELPORT%;__I_NOSELPORT__
MIXCFG;macro.%NO_COMP%;__NOCOMPDEC__
MIXCFG;macro.%NO_COMPONENT_DECLARATION%;__NOCOMPDEC__
MIXCFG;macro.%NO_CONFIG%;NO_CONFIG
MIXCFG;macro.%NULL%;0
MIXCFG;macro.%OPEN%;open
MIXCFG;macro.%PAD_CLASS%;PAD
MIXCFG;macro.%PAD_TYPE%;__E_DEFAULT_PAD__
MIXCFG;macro.%PARAMETER%;__PARAMETER__
MIXCFG;macro.%PROJECT%;NO_PROJECT_SET
MIXCFG;macro.%S%;\t
MIXCFG;macro.%SIGNAL%;std_ulogic
MIXCFG;macro.%SPACE%; 
MIXCFG;macro.%TAB%;\t
MIXCFG;macro.%TBD%;__W_TO_BE_DEFINED
MIXCFG;macro.%TOP%;__TOP__
MIXCFG;macro.%UNDEF%;ERROR_UNDEF
MIXCFG;macro.%UNDEF_1%;ERROR_UNDEF_1
MIXCFG;macro.%UNDEF_2%;ERROR_UNDEF_2
MIXCFG;macro.%UNDEF_3%;ERROR_UNDEF_3
MIXCFG;macro.%UNDEF_4%;ERROR_UNDEF_4
MIXCFG;macro.%USER%;wig
MIXCFG;macro.%VERILOG_DEFINES%;\t// No `defines in this module
MIXCFG;macro.%VERILOG_TIMESCALE%;`timescale 1ns / 1ps
MIXCFG;macro.%VERILOG_USE_ARCH%;%EMPTY%
MIXCFG;macro.%VERSION%;Revision: 1.14 
MIXCFG;macro.%VHDL_NOPROJ%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE_ARCH%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_CONF%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_DEFAULT%;"library IEEE;\nuse IEEE.std_logic_1164.all;\n"
MIXCFG;macro.%VHDL_USE_ENTY%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;out;ramd20030717-mixed.xls
MIXCFG;outarch;ARCH
MIXCFG;outconf;CONF
MIXCFG;outenty;ENTY
MIXCFG;output.comment.default;#
MIXCFG;output.comment.delta;#
MIXCFG;output.comment.intermediate;#
MIXCFG;output.comment.internal;#
MIXCFG;output.comment.verilog;//
MIXCFG;output.comment.vhdl;--
MIXCFG;output.delta;sort,remove
MIXCFG;output.ext.delta;.diff
MIXCFG;output.ext.intermediate;mixed
MIXCFG;output.ext.internal;pld
MIXCFG;output.ext.verilog;v
MIXCFG;output.ext.vhdl;vhd
MIXCFG;output.filename;useminus
MIXCFG;output.format;ext
MIXCFG;output.generate.arch;noleaf
MIXCFG;output.generate.combine;0
MIXCFG;output.generate.conf;noleaf
MIXCFG;output.generate.delta;0
MIXCFG;output.generate.enty;noleaf
MIXCFG;output.generate.inout;mode,noxfix
MIXCFG;output.generate.use;enty
MIXCFG;output.order;input
MIXCFG;output.path;.
MIXCFG;output.warnings;
MIXCFG;pad.PAD_ACTIVE_EN;1
MIXCFG;pad.PAD_ACTIVE_PD;1
MIXCFG;pad.PAD_ACTIVE_PU;1
MIXCFG;pad.PAD_DEFAULT_DO;0
MIXCFG;pad.name;%PREFIX_PAD_GEN%%::name%
MIXCFG;postfix.POSTFILE_ARCH;-a
MIXCFG;postfix.POSTFILE_CONF;-c
MIXCFG;postfix.POSTFILE_ENTY;-e
MIXCFG;postfix.POSTFIX_ARCH;%EMPTY%
MIXCFG;postfix.POSTFIX_CONF;%EMPTY%
MIXCFG;postfix.POSTFIX_CONSTANT;_c
MIXCFG;postfix.POSTFIX_ENTY;%EMPTY%
MIXCFG;postfix.POSTFIX_GENERIC;_g
MIXCFG;postfix.POSTFIX_INSTANCE;%EMPTY%
MIXCFG;postfix.POSTFIX_IOC_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PAD_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PARAMETER;_p
MIXCFG;postfix.POSTFIX_PORT_GEN;_g%IO%
MIXCFG;postfix.POSTFIX_PORT_IN;_i
MIXCFG;postfix.POSTFIX_PORT_IO;_io
MIXCFG;postfix.POSTFIX_PORT_OUT;_o
MIXCFG;postfix.POSTFIX_SIGNAL;_s
MIXCFG;postfix.PREFIX_CONST;mix_const_
MIXCFG;postfix.PREFIX_GENERIC;mix_generic_
MIXCFG;postfix.PREFIX_INSTANCE;i_
MIXCFG;postfix.PREFIX_IOC_GEN;ioc_
MIXCFG;postfix.PREFIX_KEYWORD;mix_key_
MIXCFG;postfix.PREFIX_PAD_GEN;pad_
MIXCFG;postfix.PREFIX_PARAMETER;mix_parameter_
MIXCFG;postfix.PREFIX_PORT_GEN;p_mix_
MIXCFG;postfix.PREFIX_SIG_INT;s_int_
MIXCFG;script.post;
MIXCFG;script.pre;
MIXCFG;sum.checkforce;0
MIXCFG;sum.checkunique;0
MIXCFG;sum.checkwarn;0
MIXCFG;sum.conn;7
MIXCFG;sum.errors;0
MIXCFG;sum.inst;40
MIXCFG;sum.warnings;0
MIXCFG;template.verilog.arch.head;## Verilog Architecture Template String t.b.d.
MIXCFG;template.verilog.conf.head;## Verilog Configuration Template String t.b.d.
MIXCFG;template.verilog.enty.head;## Verilog Entity Template String t.b.d.
MIXCFG;template.verilog.file;##Verilog File Template String t.b.d.
MIXCFG;template.verilog.wrap;## Verilog Wrapper Template String t.b.d.
MIXCFG;template.vhdl.arch.head;## VHDL Architecture Template String t.b.d.
MIXCFG;template.vhdl.conf.head;## VHDL Configuration Template String t.b.d.
MIXCFG;template.vhdl.enty.head;## VHDL Entity Template String t.b.d.
MIXCFG;top;TESTBENCH
MIXCFG;typecast.std_logic.std_ulogic;"std_logic( %signal% );"
MIXCFG;typecast.std_logic_vector.std_ulogic_vector;"std_logic_vector( %signal% );"
MIXCFG;typecast.std_ulogic.std_logic;"std_ulogic( %signal% );"
MIXCFG;typecast.std_ulogic_vector.std_logic_vector;"std_ulogic_vector( %signal% );"
MIXCFG;variant;Default
MIXNOCFG;vi2c.field.::b;ARRAY
MIXNOCFG;vi2c.field.::comment;ARRAY
MIXNOCFG;vi2c.field.::debug;ARRAY
MIXNOCFG;vi2c.field.::default;ARRAY
MIXNOCFG;vi2c.field.::hierachy;ARRAY
MIXNOCFG;vi2c.field.::ign;ARRAY
MIXNOCFG;vi2c.field.::inst;ARRAY
MIXNOCFG;vi2c.field.::shortname;ARRAY
MIXNOCFG;vi2c.field.::skip;ARRAY
MIXNOCFG;vi2c.field.::type;ARRAY
MIXNOCFG;vi2c.field.::variants;ARRAY
MIXCFG;vi2c.field.nr;12
MIXCFG;vi2c.parsed;0
MIXCFG;vi2c.req;optional
MIXCFG;vi2c.xls;VI2C
:=:=:=>O_3_CONF
MIXCFG;CONST_NR;0
MIXCFG;DELTA_INT_NR;0
MIXCFG;DELTA_NR;0
MIXCFG;ERROR;__ERROR__
MIXCFG;GENERIC_NR;0
MIXCFG;PRINTTIMING;1
MIXCFG;WARN;__WARNING__
MIXCFG;check.defs;
MIXCFG;check.inst;nomulti
MIXCFG;check.keywords.verilog;(register|net|wire|in|out|inout)
MIXCFG;check.keywords.vhdl;(open|instance|entity|signal)
MIXCFG;check.name.conf;check,lc
MIXCFG;check.name.conn;check,lc
MIXCFG;check.name.enty;check,lc
MIXCFG;check.name.inst;check,lc
MIXCFG;check.name.pad;check,lc
MIXCFG;check.name.port;check,lc
MIXCFG;check.signal;load,driver,check
MIXCFG;conf.parsed;0
MIXCFG;conf.req;optional
MIXCFG;conf.xls;CONF
MIXNOCFG;conn.field.::bundle;ARRAY
MIXNOCFG;conn.field.::class;ARRAY
MIXNOCFG;conn.field.::clock;ARRAY
MIXNOCFG;conn.field.::comment;ARRAY
MIXNOCFG;conn.field.::debug;ARRAY
MIXNOCFG;conn.field.::default;ARRAY
MIXNOCFG;conn.field.::descr;ARRAY
MIXNOCFG;conn.field.::gen;ARRAY
MIXNOCFG;conn.field.::high;ARRAY
MIXNOCFG;conn.field.::ign;ARRAY
MIXNOCFG;conn.field.::in;ARRAY
MIXNOCFG;conn.field.::low;ARRAY
MIXNOCFG;conn.field.::mode;ARRAY
MIXNOCFG;conn.field.::name;ARRAY
MIXNOCFG;conn.field.::out;ARRAY
MIXNOCFG;conn.field.::shortname;ARRAY
MIXNOCFG;conn.field.::skip;ARRAY
MIXNOCFG;conn.field.::type;ARRAY
MIXCFG;conn.field.nr;16
MIXCFG;conn.key;::name
MIXCFG;conn.parsed;2
MIXCFG;conn.req;mandatory
MIXCFG;conn.xls;CONN.*
MIXCFG;cwd;H:/work/x2v/t/bugver/ramd
MIXCFG;drive;H:/
MIXCFG;dump;ramd20030717.pld
MIXNOCFG;hier.field.::arch;ARRAY
MIXNOCFG;hier.field.::comment;ARRAY
MIXNOCFG;hier.field.::config;ARRAY
MIXNOCFG;hier.field.::debug;ARRAY
MIXNOCFG;hier.field.::default;ARRAY
MIXNOCFG;hier.field.::descr;ARRAY
MIXNOCFG;hier.field.::entity;ARRAY
MIXNOCFG;hier.field.::gen;ARRAY
MIXNOCFG;hier.field.::hierachy;ARRAY
MIXNOCFG;hier.field.::ign;ARRAY
MIXNOCFG;hier.field.::inst;ARRAY
MIXNOCFG;hier.field.::lang;ARRAY
MIXNOCFG;hier.field.::parent;ARRAY
MIXNOCFG;hier.field.::shortname;ARRAY
MIXNOCFG;hier.field.::skip;ARRAY
MIXNOCFG;hier.field.::use;ARRAY
MIXNOCFG;hier.field.::variants;ARRAY
MIXCFG;hier.field.nr;14
MIXCFG;hier.key;::inst
MIXCFG;hier.parsed;1
MIXCFG;hier.req;mandatory
MIXCFG;hier.xls;HIER
MIXCFG;input.ext.csv;csv
MIXCFG;input.ext.excel;xls
MIXCFG;intermediate.format;prev
MIXCFG;intermediate.keep;3
MIXCFG;intermediate.order;input
MIXCFG;intermediate.path;.
MIXCFG;internal.format;perl
MIXCFG;internal.order;input
MIXCFG;internal.path;.
MIXNOCFG;io.field.::class;ARRAY
MIXNOCFG;io.field.::debug;ARRAY
MIXNOCFG;io.field.::ign;ARRAY
MIXNOCFG;io.field.::iocell;ARRAY
MIXNOCFG;io.field.::ispin;ARRAY
MIXNOCFG;io.field.::muxopt;ARRAY
MIXNOCFG;io.field.::name;ARRAY
MIXNOCFG;io.field.::pad;ARRAY
MIXNOCFG;io.field.::pin;ARRAY
MIXNOCFG;io.field.::port;ARRAY
MIXNOCFG;io.field.::skip;ARRAY
MIXNOCFG;io.field.::type;ARRAY
MIXCFG;io.field.nr;11
MIXCFG;io.parsed;0
MIXCFG;io.req;optional
MIXCFG;io.xls;IO
MIXCFG;iocell.auto;bus
MIXCFG;iocell.bus;_vector
MIXCFG;iocell.defaultdir;in
MIXCFG;iocell.in;do,en,pu,pd,xout
MIXCFG;iocell.inout;__NOINOUT__
MIXCFG;iocell.name;%PREFIX_IOC_GEN%%::name%
MIXCFG;iocell.out;di,xin
MIXCFG;iocell.select;onehot,auto
MIXCFG;macro.%0%;mix_0.pl
MIXCFG;macro.%ARGV%;H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
MIXCFG;macro.%BUFFER%;buffer
MIXCFG;macro.%BUS_TYPE%;std_ulogic_vector
MIXCFG;macro.%CONST%;__CONST__
MIXCFG;macro.%DATE%;Wed Aug  6 13:25:31 2003
MIXCFG;macro.%DEFAULT_CONFIG%;%::entity%_%::arch%_conf
MIXCFG;macro.%DEFAULT_MODE%;S
MIXCFG;macro.%EMPTY%;
MIXCFG;macro.%GENERIC%;__GENERIC__
MIXCFG;macro.%H%;$
MIXCFG;macro.%HIGH%;mix_logic1
MIXCFG;macro.%HIGH_BUS%;mix_logic1_bus
MIXCFG;macro.%HOME%;H:\
MIXCFG;macro.%IMPORT%;__IMPORT__
MIXCFG;macro.%IMPORT_BUNDLE%;__IMPORT_BUNDLE__
MIXCFG;macro.%IMPORT_CLK%;__IMPORT_CLK__
MIXCFG;macro.%IMPORT_I%;I
MIXCFG;macro.%IMPORT_O%;O
MIXCFG;macro.%IOCELL_CLK%;CLK
MIXCFG;macro.%IOCELL_SELECT_PORT%;__I_default_select
MIXCFG;macro.%IOCELL_TYPE%;__E_DEFAULT_IOCELL__
MIXCFG;macro.%IOCR%;\n
MIXCFG;macro.%LANGUAGE%;vhdl
MIXCFG;macro.%LOW%;mix_logic0
MIXCFG;macro.%LOW_BUS%;mix_logic0_bus
MIXCFG;macro.%NCD%;__NOCOMPDEC__
MIXCFG;macro.%NOSEL%;__I_NOSEL__
MIXCFG;macro.%NOSELPORT%;__I_NOSELPORT__
MIXCFG;macro.%NO_COMP%;__NOCOMPDEC__
MIXCFG;macro.%NO_COMPONENT_DECLARATION%;__NOCOMPDEC__
MIXCFG;macro.%NO_CONFIG%;NO_CONFIG
MIXCFG;macro.%NULL%;0
MIXCFG;macro.%OPEN%;open
MIXCFG;macro.%PAD_CLASS%;PAD
MIXCFG;macro.%PAD_TYPE%;__E_DEFAULT_PAD__
MIXCFG;macro.%PARAMETER%;__PARAMETER__
MIXCFG;macro.%PROJECT%;NO_PROJECT_SET
MIXCFG;macro.%S%;\t
MIXCFG;macro.%SIGNAL%;std_ulogic
MIXCFG;macro.%SPACE%; 
MIXCFG;macro.%TAB%;\t
MIXCFG;macro.%TBD%;__W_TO_BE_DEFINED
MIXCFG;macro.%TOP%;__TOP__
MIXCFG;macro.%UNDEF%;ERROR_UNDEF
MIXCFG;macro.%UNDEF_1%;ERROR_UNDEF_1
MIXCFG;macro.%UNDEF_2%;ERROR_UNDEF_2
MIXCFG;macro.%UNDEF_3%;ERROR_UNDEF_3
MIXCFG;macro.%UNDEF_4%;ERROR_UNDEF_4
MIXCFG;macro.%USER%;wig
MIXCFG;macro.%VERILOG_DEFINES%;\t// No `defines in this module
MIXCFG;macro.%VERILOG_TIMESCALE%;`timescale 1ns / 1ps
MIXCFG;macro.%VERILOG_USE_ARCH%;%EMPTY%
MIXCFG;macro.%VERSION%;Revision: 1.14 
MIXCFG;macro.%VHDL_NOPROJ%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE_ARCH%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_CONF%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_DEFAULT%;"library IEEE;\nuse IEEE.std_logic_1164.all;\n"
MIXCFG;macro.%VHDL_USE_ENTY%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;out;ramd20030717-mixed.xls
MIXCFG;outarch;ARCH
MIXCFG;outconf;CONF
MIXCFG;outenty;ENTY
MIXCFG;output.comment.default;#
MIXCFG;output.comment.delta;#
MIXCFG;output.comment.intermediate;#
MIXCFG;output.comment.internal;#
MIXCFG;output.comment.verilog;//
MIXCFG;output.comment.vhdl;--
MIXCFG;output.delta;sort,remove
MIXCFG;output.ext.delta;.diff
MIXCFG;output.ext.intermediate;mixed
MIXCFG;output.ext.internal;pld
MIXCFG;output.ext.verilog;v
MIXCFG;output.ext.vhdl;vhd
MIXCFG;output.filename;useminus
MIXCFG;output.format;ext
MIXCFG;output.generate.arch;noleaf
MIXCFG;output.generate.combine;0
MIXCFG;output.generate.conf;noleaf
MIXCFG;output.generate.delta;0
MIXCFG;output.generate.enty;noleaf
MIXCFG;output.generate.inout;mode,noxfix
MIXCFG;output.generate.use;enty
MIXCFG;output.order;input
MIXCFG;output.path;.
MIXCFG;output.warnings;
MIXCFG;pad.PAD_ACTIVE_EN;1
MIXCFG;pad.PAD_ACTIVE_PD;1
MIXCFG;pad.PAD_ACTIVE_PU;1
MIXCFG;pad.PAD_DEFAULT_DO;0
MIXCFG;pad.name;%PREFIX_PAD_GEN%%::name%
MIXCFG;postfix.POSTFILE_ARCH;-a
MIXCFG;postfix.POSTFILE_CONF;-c
MIXCFG;postfix.POSTFILE_ENTY;-e
MIXCFG;postfix.POSTFIX_ARCH;%EMPTY%
MIXCFG;postfix.POSTFIX_CONF;%EMPTY%
MIXCFG;postfix.POSTFIX_CONSTANT;_c
MIXCFG;postfix.POSTFIX_ENTY;%EMPTY%
MIXCFG;postfix.POSTFIX_GENERIC;_g
MIXCFG;postfix.POSTFIX_INSTANCE;%EMPTY%
MIXCFG;postfix.POSTFIX_IOC_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PAD_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PARAMETER;_p
MIXCFG;postfix.POSTFIX_PORT_GEN;_g%IO%
MIXCFG;postfix.POSTFIX_PORT_IN;_i
MIXCFG;postfix.POSTFIX_PORT_IO;_io
MIXCFG;postfix.POSTFIX_PORT_OUT;_o
MIXCFG;postfix.POSTFIX_SIGNAL;_s
MIXCFG;postfix.PREFIX_CONST;mix_const_
MIXCFG;postfix.PREFIX_GENERIC;mix_generic_
MIXCFG;postfix.PREFIX_INSTANCE;i_
MIXCFG;postfix.PREFIX_IOC_GEN;ioc_
MIXCFG;postfix.PREFIX_KEYWORD;mix_key_
MIXCFG;postfix.PREFIX_PAD_GEN;pad_
MIXCFG;postfix.PREFIX_PARAMETER;mix_parameter_
MIXCFG;postfix.PREFIX_PORT_GEN;p_mix_
MIXCFG;postfix.PREFIX_SIG_INT;s_int_
MIXCFG;script.post;
MIXCFG;script.pre;
MIXCFG;sum.checkforce;0
MIXCFG;sum.checkunique;0
MIXCFG;sum.checkwarn;0
MIXCFG;sum.conn;7
MIXCFG;sum.errors;0
MIXCFG;sum.inst;40
MIXCFG;sum.warnings;0
MIXCFG;template.verilog.arch.head;## Verilog Architecture Template String t.b.d.
MIXCFG;template.verilog.conf.head;## Verilog Configuration Template String t.b.d.
MIXCFG;template.verilog.enty.head;## Verilog Entity Template String t.b.d.
MIXCFG;template.verilog.file;##Verilog File Template String t.b.d.
MIXCFG;template.verilog.wrap;## Verilog Wrapper Template String t.b.d.
MIXCFG;template.vhdl.arch.head;## VHDL Architecture Template String t.b.d.
MIXCFG;template.vhdl.conf.head;## VHDL Configuration Template String t.b.d.
MIXCFG;template.vhdl.enty.head;## VHDL Entity Template String t.b.d.
MIXCFG;top;TESTBENCH
MIXCFG;typecast.std_logic.std_ulogic;"std_logic( %signal% );"
MIXCFG;typecast.std_logic_vector.std_ulogic_vector;"std_logic_vector( %signal% );"
MIXCFG;typecast.std_ulogic.std_logic;"std_ulogic( %signal% );"
MIXCFG;typecast.std_ulogic_vector.std_logic_vector;"std_ulogic_vector( %signal% );"
MIXCFG;variant;Default
MIXNOCFG;vi2c.field.::b;ARRAY
MIXNOCFG;vi2c.field.::comment;ARRAY
MIXNOCFG;vi2c.field.::debug;ARRAY
MIXNOCFG;vi2c.field.::default;ARRAY
MIXNOCFG;vi2c.field.::hierachy;ARRAY
MIXNOCFG;vi2c.field.::ign;ARRAY
MIXNOCFG;vi2c.field.::inst;ARRAY
MIXNOCFG;vi2c.field.::shortname;ARRAY
MIXNOCFG;vi2c.field.::skip;ARRAY
MIXNOCFG;vi2c.field.::type;ARRAY
MIXNOCFG;vi2c.field.::variants;ARRAY
MIXCFG;vi2c.field.nr;12
MIXCFG;vi2c.parsed;0
MIXCFG;vi2c.req;optional
MIXCFG;vi2c.xls;VI2C
:=:=:=>Tabelle1

:=:=:=>Tabelle2

:=:=:=>Tabelle3

