
MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001112c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  080113fc  080113fc  000123fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801153c  0801153c  0001253c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011544  08011544  00012544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011548  08011548  00012548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000015c  24000000  0801154c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000012d0  2400015c  080116a8  0001315c  2**2
                  ALLOC
  8 ._user_heap_stack 00004004  2400142c  080116a8  0001342c  2**0
                  ALLOC
  9 .RAM_D2       00000000  30000000  30000000  0001315c  2**0
                  CONTENTS
 10 .usb_data     00001000  30000000  30000000  00014000  2**5
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001315c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002dd73  00000000  00000000  0001318a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005051  00000000  00000000  00040efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002390  00000000  00000000  00045f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b9a  00000000  00000000  000482e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000078b6  00000000  00000000  00049e7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dadd  00000000  00000000  00051730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bec1  00000000  00000000  0007f20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001fb0ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a108  00000000  00000000  001fb114  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0020521c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400015c 	.word	0x2400015c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080113e4 	.word	0x080113e4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000160 	.word	0x24000160
 800030c:	080113e4 	.word	0x080113e4

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 80006dc:	b5b0      	push	{r4, r5, r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 80006e2:	f000 ffd7 	bl	8001694 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80006e6:	f001 ff45 	bl	8002574 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80006ea:	f000 f86b 	bl	80007c4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80006ee:	f000 f9a5 	bl	8000a3c <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80006f2:	f000 fe5b 	bl	80013ac <MX_GPIO_Init>
	//MX_DMA_Init();
	MX_PSSI_Init();
 80006f6:	f000 fb77 	bl	8000de8 <MX_PSSI_Init>
	MX_ADC1_Init();
 80006fa:	f000 f9d1 	bl	8000aa0 <MX_ADC1_Init>
	MX_ADC2_Init();
 80006fe:	f000 fa49 	bl	8000b94 <MX_ADC2_Init>
	MX_SPI1_Init();
 8000702:	f000 fb97 	bl	8000e34 <MX_SPI1_Init>
	MX_SPI2_Init();
 8000706:	f000 fbeb 	bl	8000ee0 <MX_SPI2_Init>
	MX_SPI3_Init();
 800070a:	f000 fc3f 	bl	8000f8c <MX_SPI3_Init>
	MX_TIM1_Init();
 800070e:	f000 fc93 	bl	8001038 <MX_TIM1_Init>
	MX_UART8_Init();
 8000712:	f000 fdff 	bl	8001314 <MX_UART8_Init>
	MX_FDCAN1_Init();
 8000716:	f000 faa5 	bl	8000c64 <MX_FDCAN1_Init>
	MX_TIM15_Init();
 800071a:	f000 fd1d 	bl	8001158 <MX_TIM15_Init>
	MX_UART4_Init();
 800071e:	f000 fdad 	bl	800127c <MX_UART4_Init>
	MX_OCTOSPI1_Init();
 8000722:	f000 fb03 	bl	8000d2c <MX_OCTOSPI1_Init>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000726:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800072a:	4820      	ldr	r0, [pc, #128]	@ (80007ac <main+0xd0>)
 800072c:	f004 f9ef 	bl	8004b0e <HAL_GPIO_TogglePin>
	MX_USB_DEVICE_Init();
 8000730:	f00f fbb4 	bl	800fe9c <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */
	// Optional: Send a boot message
	uint8_t bootMsg[] = "STM32H7 USB CDC Ready\r\n";
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <main+0xd4>)
 8000736:	463c      	mov	r4, r7
 8000738:	461d      	mov	r5, r3
 800073a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000742:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_Delay(500); // Wait for host enumeration
 8000746:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800074a:	f001 ffa5 	bl	8002698 <HAL_Delay>
	CDC_Transmit_HS(bootMsg, sizeof(bootMsg)-1);
 800074e:	463b      	mov	r3, r7
 8000750:	2117      	movs	r1, #23
 8000752:	4618      	mov	r0, r3
 8000754:	f00f fcc4 	bl	80100e0 <CDC_Transmit_HS>
	while (1)
	{
		/* Check if we received data (Naive check for demo) */
		/* In a robust app, use a true Ring Buffer logic here */
		/* This checks if the Receive Callback incremented the input pointer */
		if (UserRxBufPtrIn > 0)
 8000758:	4b16      	ldr	r3, [pc, #88]	@ (80007b4 <main+0xd8>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d00c      	beq.n	800077a <main+0x9e>
		{
			// Send back what we received (Loopback)
			if(CDC_Transmit_HS(UserRxBufferHS, UserRxBufPtrIn) == USBD_OK)
 8000760:	4b14      	ldr	r3, [pc, #80]	@ (80007b4 <main+0xd8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	b29b      	uxth	r3, r3
 8000766:	4619      	mov	r1, r3
 8000768:	4813      	ldr	r0, [pc, #76]	@ (80007b8 <main+0xdc>)
 800076a:	f00f fcb9 	bl	80100e0 <CDC_Transmit_HS>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d102      	bne.n	800077a <main+0x9e>
			{
				// Clear pointer after successful transmission
				UserRxBufPtrIn = 0;
 8000774:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <main+0xd8>)
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]

		/* Do other tasks here (ADC, screen update) */
		/* HAL_Delay is not ideal here if you want high speed, use millis/tick checks */

	  /* USER CODE END WHILE */
		if (HAL_GetTick() - last_print_tick >= 1000)
 800077a:	f001 ff81 	bl	8002680 <HAL_GetTick>
 800077e:	4602      	mov	r2, r0
 8000780:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <main+0xe0>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800078a:	d3e5      	bcc.n	8000758 <main+0x7c>
		    {
		        last_print_tick = HAL_GetTick();
 800078c:	f001 ff78 	bl	8002680 <HAL_GetTick>
 8000790:	4603      	mov	r3, r0
 8000792:	4a0a      	ldr	r2, [pc, #40]	@ (80007bc <main+0xe0>)
 8000794:	6013      	str	r3, [r2, #0]

		        // Use it just like standard printf!
		        USB_Printf("System Uptime: %lu ms | ADC Value: %d\r\n", HAL_GetTick(), 1234);
 8000796:	f001 ff73 	bl	8002680 <HAL_GetTick>
 800079a:	4603      	mov	r3, r0
 800079c:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 80007a0:	4619      	mov	r1, r3
 80007a2:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <main+0xe4>)
 80007a4:	f000 ff3c 	bl	8001620 <USB_Printf>
		if (UserRxBufPtrIn > 0)
 80007a8:	e7d6      	b.n	8000758 <main+0x7c>
 80007aa:	bf00      	nop
 80007ac:	58020000 	.word	0x58020000
 80007b0:	08011424 	.word	0x08011424
 80007b4:	240009dc 	.word	0x240009dc
 80007b8:	30000000 	.word	0x30000000
 80007bc:	240006ec 	.word	0x240006ec
 80007c0:	080113fc 	.word	0x080113fc

080007c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b0cc      	sub	sp, #304	@ 0x130
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80007ce:	224c      	movs	r2, #76	@ 0x4c
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f010 f988 	bl	8010ae8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80007dc:	2220      	movs	r2, #32
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f010 f981 	bl	8010ae8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007ea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007ee:	4618      	mov	r0, r3
 80007f0:	23b8      	movs	r3, #184	@ 0xb8
 80007f2:	461a      	mov	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f010 f977 	bl	8010ae8 <memset>

  /* Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007fa:	2002      	movs	r0, #2
 80007fc:	f006 fb30 	bl	8006e60 <HAL_PWREx_ConfigSupply>

  /* Configure the main internal regulator output voltage */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000800:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000804:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	4b89      	ldr	r3, [pc, #548]	@ (8000a34 <SystemClock_Config+0x270>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	4a88      	ldr	r2, [pc, #544]	@ (8000a34 <SystemClock_Config+0x270>)
 8000812:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000816:	6193      	str	r3, [r2, #24]
 8000818:	4b86      	ldr	r3, [pc, #536]	@ (8000a34 <SystemClock_Config+0x270>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8000820:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000824:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800082e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000832:	681b      	ldr	r3, [r3, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000834:	bf00      	nop
 8000836:	4b7f      	ldr	r3, [pc, #508]	@ (8000a34 <SystemClock_Config+0x270>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800083e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000842:	d1f8      	bne.n	8000836 <SystemClock_Config+0x72>

  /* 1. Initialize HSE and PLL1 (System Clock) */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000844:	2301      	movs	r3, #1
 8000846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800084a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800084e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000852:	2302      	movs	r3, #2
 8000854:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000858:	2302      	movs	r3, #2
 800085a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

  /* PLL1: 25MHz -> 200MHz System Clock */
  RCC_OscInitStruct.PLL.PLLM = 5;
 800085e:	2305      	movs	r3, #5
 8000860:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000864:	2350      	movs	r3, #80	@ 0x50
 8000866:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800086a:	2302      	movs	r3, #2
 800086c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000870:	2308      	movs	r3, #8
 8000872:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800087c:	2308      	movs	r3, #8
 800087e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000892:	4618      	mov	r0, r3
 8000894:	f006 fb2e 	bl	8006ef4 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0xde>
  {
    Error_Handler();
 800089e:	f000 ff40 	bl	8001722 <Error_Handler>
  }

  /* 2. Configure PLL3 Settings (Input to USB Mux) */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_OSPI;
 80008a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008a6:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 80008aa:	f04f 7203 	mov.w	r2, #34340864	@ 0x20c0000
 80008ae:	f04f 0300 	mov.w	r3, #0
 80008b2:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80008b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008be:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* PLL3: 48 MHz for USB */
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 80008c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008ce:	2205      	movs	r2, #5
 80008d0:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 96;
 80008d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008d6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008da:	2260      	movs	r2, #96	@ 0x60
 80008dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 80008de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008e6:	2202      	movs	r2, #2
 80008e8:	631a      	str	r2, [r3, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 10; // 48 MHz
 80008ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008f2:	220a      	movs	r2, #10
 80008f4:	635a      	str	r2, [r3, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80008f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80008fe:	2202      	movs	r2, #2
 8000900:	639a      	str	r2, [r3, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8000902:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000906:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800090a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800090e:	63da      	str	r2, [r3, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000910:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000914:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000918:	2200      	movs	r2, #0
 800091a:	641a      	str	r2, [r3, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800091c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000920:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000924:	2200      	movs	r2, #0
 8000926:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Keep PLL2 for ADC/OSPI */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000928:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800092c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000930:	2202      	movs	r2, #2
 8000932:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 8000934:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000938:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800093c:	2220      	movs	r2, #32
 800093e:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000940:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000944:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000948:	2208      	movs	r2, #8
 800094a:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800094c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000950:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000954:	2202      	movs	r2, #2
 8000956:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000958:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800095c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000960:	2202      	movs	r2, #2
 8000962:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000964:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000968:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800096c:	22c0      	movs	r2, #192	@ 0xc0
 800096e:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000970:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000974:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000978:	2200      	movs	r2, #0
 800097a:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800097c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000980:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000984:	2200      	movs	r2, #0
 8000986:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 8000988:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800098c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000990:	2220      	movs	r2, #32
 8000992:	64da      	str	r2, [r3, #76]	@ 0x4c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000994:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000998:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800099c:	2200      	movs	r2, #0
 800099e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	4618      	mov	r0, r3
 80009a8:	f007 fa0a 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x1f2>
  {
    Error_Handler();
 80009b2:	f000 feb6 	bl	8001722 <Error_Handler>
  }

  /* 3. CRITICAL: Manually Enable PLL3 AND its Q Output */
  /* HAL_RCCEx_PeriphCLKConfig does NOT enable the PLL or the Output bits! */
  __HAL_RCC_PLL3_ENABLE();
 80009b6:	4b20      	ldr	r3, [pc, #128]	@ (8000a38 <SystemClock_Config+0x274>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a1f      	ldr	r2, [pc, #124]	@ (8000a38 <SystemClock_Config+0x274>)
 80009bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009c0:	6013      	str	r3, [r2, #0]

    /* USE THIS EXACT LINE (Fixes the "Undefined Reference" error) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80009c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a38 <SystemClock_Config+0x274>)
 80009c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a38 <SystemClock_Config+0x274>)
 80009c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80009cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Wait for PLL3 to lock */
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0) {}
 80009ce:	bf00      	nop
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <SystemClock_Config+0x274>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d0f9      	beq.n	80009d0 <SystemClock_Config+0x20c>

  /* 4. Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009dc:	233f      	movs	r3, #63	@ 0x3f
 80009de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009e2:	2303      	movs	r3, #3
 80009e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009e8:	2300      	movs	r3, #0
 80009ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009ee:	2308      	movs	r3, #8
 80009f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009f4:	2340      	movs	r3, #64	@ 0x40
 80009f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009fa:	2340      	movs	r3, #64	@ 0x40
 80009fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a04:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a08:	2340      	movs	r3, #64	@ 0x40
 8000a0a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a0e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8000a12:	2103      	movs	r1, #3
 8000a14:	4618      	mov	r0, r3
 8000a16:	f006 fe47 	bl	80076a8 <HAL_RCC_ClockConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0x260>
  {
    Error_Handler();
 8000a20:	f000 fe7f 	bl	8001722 <Error_Handler>
  }

  /* 5. Enable USB Voltage Detector (Recommended for stability) */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000a24:	f006 fa56 	bl	8006ed4 <HAL_PWREx_EnableUSBVoltageDetector>
}
 8000a28:	bf00      	nop
 8000a2a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	58024800 	.word	0x58024800
 8000a38:	58024400 	.word	0x58024400

08000a3c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b0ae      	sub	sp, #184	@ 0xb8
 8000a40:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a42:	463b      	mov	r3, r7
 8000a44:	22b8      	movs	r2, #184	@ 0xb8
 8000a46:	2100      	movs	r1, #0
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f010 f84d 	bl	8010ae8 <memset>
  /** Initializes the peripherals clock
  */
  /* REMOVE RCC_PERIPHCLK_USB from here. We already configured USB in SystemClock_Config */
  /* Was: PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB; */

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_ADC; // <--- MODIFIED
 8000a4e:	f04f 7202 	mov.w	r2, #34078720	@ 0x2080000
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	e9c7 2300 	strd	r2, r3, [r7]

  /* PLL2 Setup (Keep your existing settings for ADC/OSPI) */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 8000a5e:	2320      	movs	r3, #32
 8000a60:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000a62:	2308      	movs	r3, #8
 8000a64:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a66:	2302      	movs	r3, #2
 8000a68:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a6e:	23c0      	movs	r3, #192	@ 0xc0
 8000a70:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000a72:	2300      	movs	r3, #0
 8000a74:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Source Selections */
  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 8000a7a:	2320      	movs	r3, #32
 8000a7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* DELETE OR COMMENT OUT THIS LINE */
  // PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL; // <--- CAUSING THE BUG (Sets it to PLL1 50MHz)

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a84:	463b      	mov	r3, r7
 8000a86:	4618      	mov	r0, r3
 8000a88:	f007 f99a 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 8000a92:	f000 fe46 	bl	8001722 <Error_Handler>
  }
}
 8000a96:	bf00      	nop
 8000a98:	37b8      	adds	r7, #184	@ 0xb8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08c      	sub	sp, #48	@ 0x30
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ab2:	463b      	mov	r3, r7
 8000ab4:	2224      	movs	r2, #36	@ 0x24
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f010 f815 	bl	8010ae8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000abe:	4b32      	ldr	r3, [pc, #200]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000ac0:	4a32      	ldr	r2, [pc, #200]	@ (8000b8c <MX_ADC1_Init+0xec>)
 8000ac2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ac4:	4b30      	ldr	r3, [pc, #192]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000aca:	4b2f      	ldr	r3, [pc, #188]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000ad8:	2204      	movs	r2, #4
 8000ada:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000adc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ae2:	4b29      	ldr	r3, [pc, #164]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000ae8:	4b27      	ldr	r3, [pc, #156]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000aee:	4b26      	ldr	r3, [pc, #152]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000af6:	4b24      	ldr	r3, [pc, #144]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000afc:	4b22      	ldr	r3, [pc, #136]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000b02:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b08:	4b1f      	ldr	r3, [pc, #124]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000b14:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b22:	4819      	ldr	r0, [pc, #100]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b24:	f002 f85c 	bl	8002be0 <HAL_ADC_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b2e:	f000 fdf8 	bl	8001722 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b32:	2300      	movs	r3, #0
 8000b34:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4812      	ldr	r0, [pc, #72]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b3e:	f003 f83f 	bl	8003bc0 <HAL_ADCEx_MultiModeConfigChannel>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b48:	f000 fdeb 	bl	8001722 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b4c:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <MX_ADC1_Init+0xf0>)
 8000b4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b50:	2306      	movs	r3, #6
 8000b52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b58:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000b5c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b5e:	2304      	movs	r3, #4
 8000b60:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_ADC1_Init+0xe8>)
 8000b72:	f002 fa3d 	bl	8002ff0 <HAL_ADC_ConfigChannel>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000b7c:	f000 fdd1 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b80:	bf00      	nop
 8000b82:	3730      	adds	r7, #48	@ 0x30
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	24000178 	.word	0x24000178
 8000b8c:	40022000 	.word	0x40022000
 8000b90:	10c00010 	.word	0x10c00010

08000b94 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	2224      	movs	r2, #36	@ 0x24
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f00f ffa1 	bl	8010ae8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000ba6:	4b2c      	ldr	r3, [pc, #176]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8000c5c <MX_ADC2_Init+0xc8>)
 8000baa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bac:	4b2a      	ldr	r3, [pc, #168]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000bb2:	4b29      	ldr	r3, [pc, #164]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bb8:	4b27      	ldr	r3, [pc, #156]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bbe:	4b26      	ldr	r3, [pc, #152]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bc0:	2204      	movs	r2, #4
 8000bc2:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000bc4:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000bca:	4b23      	ldr	r3, [pc, #140]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000bd0:	4b21      	ldr	r3, [pc, #132]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bd6:	4b20      	ldr	r3, [pc, #128]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bde:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000bea:	4b1b      	ldr	r3, [pc, #108]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf0:	4b19      	ldr	r3, [pc, #100]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000bf6:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000bfc:	4b16      	ldr	r3, [pc, #88]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000c04:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c0a:	4813      	ldr	r0, [pc, #76]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000c0c:	f001 ffe8 	bl	8002be0 <HAL_ADC_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000c16:	f000 fd84 	bl	8001722 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000c1a:	4b11      	ldr	r3, [pc, #68]	@ (8000c60 <MX_ADC2_Init+0xcc>)
 8000c1c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c1e:	2306      	movs	r3, #6
 8000c20:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c26:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c2a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c34:	2300      	movs	r3, #0
 8000c36:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4806      	ldr	r0, [pc, #24]	@ (8000c58 <MX_ADC2_Init+0xc4>)
 8000c40:	f002 f9d6 	bl	8002ff0 <HAL_ADC_ConfigChannel>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000c4a:	f000 fd6a 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	3728      	adds	r7, #40	@ 0x28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	240001e8 	.word	0x240001e8
 8000c5c:	40022100 	.word	0x40022100
 8000c60:	21800100 	.word	0x21800100

08000c64 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c68:	4b2e      	ldr	r3, [pc, #184]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c6a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d28 <MX_FDCAN1_Init+0xc4>)
 8000c6c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c6e:	4b2d      	ldr	r3, [pc, #180]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c74:	4b2b      	ldr	r3, [pc, #172]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c80:	4b28      	ldr	r3, [pc, #160]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000c86:	4b27      	ldr	r3, [pc, #156]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000c8c:	4b25      	ldr	r3, [pc, #148]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c8e:	2210      	movs	r2, #16
 8000c90:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c92:	4b24      	ldr	r3, [pc, #144]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000c98:	4b22      	ldr	r3, [pc, #136]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000c9e:	4b21      	ldr	r3, [pc, #132]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000caa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000cbc:	4b19      	ldr	r3, [pc, #100]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000cc2:	4b18      	ldr	r3, [pc, #96]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000cc8:	4b16      	ldr	r3, [pc, #88]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000cce:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000cd4:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cd6:	2204      	movs	r2, #4
 8000cd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000cda:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000ce0:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000ce2:	2204      	movs	r2, #4
 8000ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000cec:	4b0d      	ldr	r3, [pc, #52]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cee:	2204      	movs	r2, #4
 8000cf0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000cfe:	4b09      	ldr	r3, [pc, #36]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d04:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000d0a:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000d0c:	2204      	movs	r2, #4
 8000d0e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d10:	4804      	ldr	r0, [pc, #16]	@ (8000d24 <MX_FDCAN1_Init+0xc0>)
 8000d12:	f003 f9bf 	bl	8004094 <HAL_FDCAN_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000d1c:	f000 fd01 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	24000258 	.word	0x24000258
 8000d28:	4000a000 	.word	0x4000a000

08000d2c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000d32:	463b      	mov	r3, r7
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
 8000d40:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000d42:	4b27      	ldr	r3, [pc, #156]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d44:	4a27      	ldr	r2, [pc, #156]	@ (8000de4 <MX_OCTOSPI1_Init+0xb8>)
 8000d46:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000d48:	4b25      	ldr	r3, [pc, #148]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000d4e:	4b24      	ldr	r3, [pc, #144]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000d54:	4b22      	ldr	r3, [pc, #136]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000d5a:	4b21      	ldr	r3, [pc, #132]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d5c:	2220      	movs	r2, #32
 8000d5e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000d60:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000d66:	4b1e      	ldr	r3, [pc, #120]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000d72:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 8000d78:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000d7e:	4b18      	ldr	r3, [pc, #96]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d92:	2208      	movs	r2, #8
 8000d94:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8000d96:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8000d9c:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000da2:	480f      	ldr	r0, [pc, #60]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000da4:	f003 fece 	bl	8004b44 <HAL_OSPI_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 8000dae:	f000 fcb8 	bl	8001722 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8000db2:	2301      	movs	r3, #1
 8000db4:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 8000db6:	2301      	movs	r3, #1
 8000db8:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000dba:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000dbe:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <MX_OCTOSPI1_Init+0xb4>)
 8000dca:	f003 ff87 	bl	8004cdc <HAL_OSPIM_Config>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8000dd4:	f000 fca5 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000dd8:	bf00      	nop
 8000dda:	3718      	adds	r7, #24
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	240002f8 	.word	0x240002f8
 8000de4:	52005000 	.word	0x52005000

08000de8 <MX_PSSI_Init>:
  * @brief PSSI Initialization Function
  * @param None
  * @retval None
  */
static void MX_PSSI_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE END PSSI_Init 0 */

  /* USER CODE BEGIN PSSI_Init 1 */

  /* USER CODE END PSSI_Init 1 */
  hpssi.Instance = PSSI;
 8000dec:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000dee:	4a10      	ldr	r2, [pc, #64]	@ (8000e30 <MX_PSSI_Init+0x48>)
 8000df0:	601a      	str	r2, [r3, #0]
  hpssi.Init.DataWidth = HAL_PSSI_8BITS;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	605a      	str	r2, [r3, #4]
  hpssi.Init.BusWidth = HAL_PSSI_8LINES;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]
  hpssi.Init.ControlSignal = HAL_PSSI_DE_RDY_DISABLE;
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	60da      	str	r2, [r3, #12]
  hpssi.Init.ClockPolarity = HAL_PSSI_FALLING_EDGE;
 8000e04:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  hpssi.Init.DataEnablePolarity = HAL_PSSI_DEPOL_ACTIVE_LOW;
 8000e0a:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	615a      	str	r2, [r3, #20]
  hpssi.Init.ReadyPolarity = HAL_PSSI_RDYPOL_ACTIVE_LOW;
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	619a      	str	r2, [r3, #24]
  if (HAL_PSSI_Init(&hpssi) != HAL_OK)
 8000e16:	4805      	ldr	r0, [pc, #20]	@ (8000e2c <MX_PSSI_Init+0x44>)
 8000e18:	f005 ffde 	bl	8006dd8 <HAL_PSSI_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_PSSI_Init+0x3e>
  {
    Error_Handler();
 8000e22:	f000 fc7e 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN PSSI_Init 2 */

  /* USER CODE END PSSI_Init 2 */

}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	24000354 	.word	0x24000354
 8000e30:	48020400 	.word	0x48020400

08000e34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e38:	4b27      	ldr	r3, [pc, #156]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e3a:	4a28      	ldr	r2, [pc, #160]	@ (8000edc <MX_SPI1_Init+0xa8>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e40:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000e44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000e46:	4b24      	ldr	r3, [pc, #144]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e4c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e50:	2203      	movs	r2, #3
 8000e52:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e54:	4b20      	ldr	r3, [pc, #128]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e60:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e62:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000e66:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e68:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e74:	4b18      	ldr	r3, [pc, #96]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e7a:	4b17      	ldr	r3, [pc, #92]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000e80:	4b15      	ldr	r3, [pc, #84]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e86:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e8c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e8e:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e94:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000eac:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000eb8:	4b07      	ldr	r3, [pc, #28]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ec4:	4804      	ldr	r0, [pc, #16]	@ (8000ed8 <MX_SPI1_Init+0xa4>)
 8000ec6:	f009 fb61 	bl	800a58c <HAL_SPI_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000ed0:	f000 fc27 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2400038c 	.word	0x2400038c
 8000edc:	40013000 	.word	0x40013000

08000ee0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ee4:	4b27      	ldr	r3, [pc, #156]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000ee6:	4a28      	ldr	r2, [pc, #160]	@ (8000f88 <MX_SPI2_Init+0xa8>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000eea:	4b26      	ldr	r3, [pc, #152]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000eec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ef0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ef2:	4b24      	ldr	r3, [pc, #144]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ef8:	4b22      	ldr	r3, [pc, #136]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000efa:	2203      	movs	r2, #3
 8000efc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000efe:	4b21      	ldr	r3, [pc, #132]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f04:	4b1f      	ldr	r3, [pc, #124]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f0c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f10:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f12:	4b1c      	ldr	r3, [pc, #112]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f18:	4b1a      	ldr	r3, [pc, #104]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f1e:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f24:	4b17      	ldr	r3, [pc, #92]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000f2a:	4b16      	ldr	r3, [pc, #88]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f30:	4b14      	ldr	r3, [pc, #80]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f32:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f36:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f38:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f3e:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f44:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f50:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f5c:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f62:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f6e:	4805      	ldr	r0, [pc, #20]	@ (8000f84 <MX_SPI2_Init+0xa4>)
 8000f70:	f009 fb0c 	bl	800a58c <HAL_SPI_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000f7a:	f000 fbd2 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	24000414 	.word	0x24000414
 8000f88:	40003800 	.word	0x40003800

08000f8c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000f90:	4b27      	ldr	r3, [pc, #156]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000f92:	4a28      	ldr	r2, [pc, #160]	@ (8001034 <MX_SPI3_Init+0xa8>)
 8000f94:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f96:	4b26      	ldr	r3, [pc, #152]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000f98:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f9c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000f9e:	4b24      	ldr	r3, [pc, #144]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fa0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fa4:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fa6:	4b22      	ldr	r3, [pc, #136]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fa8:	2207      	movs	r2, #7
 8000faa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fac:	4b20      	ldr	r3, [pc, #128]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fba:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000fbe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fcc:	4b18      	ldr	r3, [pc, #96]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fd2:	4b17      	ldr	r3, [pc, #92]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fde:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fe0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fe4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000fe6:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000fec:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8001000:	2200      	movs	r2, #0
 8001002:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001004:	4b0a      	ldr	r3, [pc, #40]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8001006:	2200      	movs	r2, #0
 8001008:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <MX_SPI3_Init+0xa4>)
 800100c:	2200      	movs	r2, #0
 800100e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001010:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8001012:	2200      	movs	r2, #0
 8001014:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <MX_SPI3_Init+0xa4>)
 8001018:	2200      	movs	r2, #0
 800101a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <MX_SPI3_Init+0xa4>)
 800101e:	f009 fab5 	bl	800a58c <HAL_SPI_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001028:	f000 fb7b 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2400049c 	.word	0x2400049c
 8001034:	40003c00 	.word	0x40003c00

08001038 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b098      	sub	sp, #96	@ 0x60
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800103e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800104a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]
 800105a:	615a      	str	r2, [r3, #20]
 800105c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	2234      	movs	r2, #52	@ 0x34
 8001062:	2100      	movs	r1, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f00f fd3f 	bl	8010ae8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800106a:	4b39      	ldr	r3, [pc, #228]	@ (8001150 <MX_TIM1_Init+0x118>)
 800106c:	4a39      	ldr	r2, [pc, #228]	@ (8001154 <MX_TIM1_Init+0x11c>)
 800106e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001070:	4b37      	ldr	r3, [pc, #220]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001072:	2200      	movs	r2, #0
 8001074:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001076:	4b36      	ldr	r3, [pc, #216]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800107c:	4b34      	ldr	r3, [pc, #208]	@ (8001150 <MX_TIM1_Init+0x118>)
 800107e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001082:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001084:	4b32      	ldr	r3, [pc, #200]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800108a:	4b31      	ldr	r3, [pc, #196]	@ (8001150 <MX_TIM1_Init+0x118>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001090:	4b2f      	ldr	r3, [pc, #188]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001096:	482e      	ldr	r0, [pc, #184]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001098:	f009 fbb7 	bl	800a80a <HAL_TIM_PWM_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80010a2:	f000 fb3e 	bl	8001722 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a6:	2300      	movs	r3, #0
 80010a8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010b2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010b6:	4619      	mov	r1, r3
 80010b8:	4825      	ldr	r0, [pc, #148]	@ (8001150 <MX_TIM1_Init+0x118>)
 80010ba:	f00a f893 	bl	800b1e4 <HAL_TIMEx_MasterConfigSynchronization>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80010c4:	f000 fb2d 	bl	8001722 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010c8:	2360      	movs	r3, #96	@ 0x60
 80010ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010d0:	2300      	movs	r3, #0
 80010d2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010d4:	2300      	movs	r3, #0
 80010d6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010d8:	2300      	movs	r3, #0
 80010da:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010dc:	2300      	movs	r3, #0
 80010de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010e0:	2300      	movs	r3, #0
 80010e2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010e4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010e8:	2208      	movs	r2, #8
 80010ea:	4619      	mov	r1, r3
 80010ec:	4818      	ldr	r0, [pc, #96]	@ (8001150 <MX_TIM1_Init+0x118>)
 80010ee:	f009 fbe3 	bl	800a8b8 <HAL_TIM_PWM_ConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010f8:	f000 fb13 	bl	8001722 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001110:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001114:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800111e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001122:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001128:	2300      	movs	r3, #0
 800112a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	4619      	mov	r1, r3
 8001130:	4807      	ldr	r0, [pc, #28]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001132:	f00a f8f3 	bl	800b31c <HAL_TIMEx_ConfigBreakDeadTime>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800113c:	f000 faf1 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001140:	4803      	ldr	r0, [pc, #12]	@ (8001150 <MX_TIM1_Init+0x118>)
 8001142:	f000 ff3f 	bl	8001fc4 <HAL_TIM_MspPostInit>

}
 8001146:	bf00      	nop
 8001148:	3760      	adds	r7, #96	@ 0x60
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	24000524 	.word	0x24000524
 8001154:	40010000 	.word	0x40010000

08001158 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b098      	sub	sp, #96	@ 0x60
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800115e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800116a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]
 800117a:	615a      	str	r2, [r3, #20]
 800117c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2234      	movs	r2, #52	@ 0x34
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f00f fcaf 	bl	8010ae8 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800118a:	4b3a      	ldr	r3, [pc, #232]	@ (8001274 <MX_TIM15_Init+0x11c>)
 800118c:	4a3a      	ldr	r2, [pc, #232]	@ (8001278 <MX_TIM15_Init+0x120>)
 800118e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001190:	4b38      	ldr	r3, [pc, #224]	@ (8001274 <MX_TIM15_Init+0x11c>)
 8001192:	2200      	movs	r2, #0
 8001194:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001196:	4b37      	ldr	r3, [pc, #220]	@ (8001274 <MX_TIM15_Init+0x11c>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800119c:	4b35      	ldr	r3, [pc, #212]	@ (8001274 <MX_TIM15_Init+0x11c>)
 800119e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011a2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a4:	4b33      	ldr	r3, [pc, #204]	@ (8001274 <MX_TIM15_Init+0x11c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80011aa:	4b32      	ldr	r3, [pc, #200]	@ (8001274 <MX_TIM15_Init+0x11c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b0:	4b30      	ldr	r3, [pc, #192]	@ (8001274 <MX_TIM15_Init+0x11c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80011b6:	482f      	ldr	r0, [pc, #188]	@ (8001274 <MX_TIM15_Init+0x11c>)
 80011b8:	f009 fb27 	bl	800a80a <HAL_TIM_PWM_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80011c2:	f000 faae 	bl	8001722 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ca:	2300      	movs	r3, #0
 80011cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80011ce:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011d2:	4619      	mov	r1, r3
 80011d4:	4827      	ldr	r0, [pc, #156]	@ (8001274 <MX_TIM15_Init+0x11c>)
 80011d6:	f00a f805 	bl	800b1e4 <HAL_TIMEx_MasterConfigSynchronization>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80011e0:	f000 fa9f 	bl	8001722 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011e4:	2360      	movs	r3, #96	@ 0x60
 80011e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011ec:	2300      	movs	r3, #0
 80011ee:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011f0:	2300      	movs	r3, #0
 80011f2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011f8:	2300      	movs	r3, #0
 80011fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011fc:	2300      	movs	r3, #0
 80011fe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001200:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001204:	2200      	movs	r2, #0
 8001206:	4619      	mov	r1, r3
 8001208:	481a      	ldr	r0, [pc, #104]	@ (8001274 <MX_TIM15_Init+0x11c>)
 800120a:	f009 fb55 	bl	800a8b8 <HAL_TIM_PWM_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001214:	f000 fa85 	bl	8001722 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001218:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800121c:	2204      	movs	r2, #4
 800121e:	4619      	mov	r1, r3
 8001220:	4814      	ldr	r0, [pc, #80]	@ (8001274 <MX_TIM15_Init+0x11c>)
 8001222:	f009 fb49 	bl	800a8b8 <HAL_TIM_PWM_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 800122c:	f000 fa79 	bl	8001722 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001230:	2300      	movs	r3, #0
 8001232:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001244:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001248:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	4619      	mov	r1, r3
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <MX_TIM15_Init+0x11c>)
 8001258:	f00a f860 	bl	800b31c <HAL_TIMEx_ConfigBreakDeadTime>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 8001262:	f000 fa5e 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001266:	4803      	ldr	r0, [pc, #12]	@ (8001274 <MX_TIM15_Init+0x11c>)
 8001268:	f000 feac 	bl	8001fc4 <HAL_TIM_MspPostInit>

}
 800126c:	bf00      	nop
 800126e:	3760      	adds	r7, #96	@ 0x60
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	24000570 	.word	0x24000570
 8001278:	40014000 	.word	0x40014000

0800127c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001280:	4b22      	ldr	r3, [pc, #136]	@ (800130c <MX_UART4_Init+0x90>)
 8001282:	4a23      	ldr	r2, [pc, #140]	@ (8001310 <MX_UART4_Init+0x94>)
 8001284:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001286:	4b21      	ldr	r3, [pc, #132]	@ (800130c <MX_UART4_Init+0x90>)
 8001288:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800128c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800128e:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <MX_UART4_Init+0x90>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001294:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <MX_UART4_Init+0x90>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800129a:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <MX_UART4_Init+0x90>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012a0:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <MX_UART4_Init+0x90>)
 80012a2:	220c      	movs	r2, #12
 80012a4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <MX_UART4_Init+0x90>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ac:	4b17      	ldr	r3, [pc, #92]	@ (800130c <MX_UART4_Init+0x90>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012b2:	4b16      	ldr	r3, [pc, #88]	@ (800130c <MX_UART4_Init+0x90>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012b8:	4b14      	ldr	r3, [pc, #80]	@ (800130c <MX_UART4_Init+0x90>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012be:	4b13      	ldr	r3, [pc, #76]	@ (800130c <MX_UART4_Init+0x90>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012c4:	4811      	ldr	r0, [pc, #68]	@ (800130c <MX_UART4_Init+0x90>)
 80012c6:	f00a f8b5 	bl	800b434 <HAL_UART_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80012d0:	f000 fa27 	bl	8001722 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012d4:	2100      	movs	r1, #0
 80012d6:	480d      	ldr	r0, [pc, #52]	@ (800130c <MX_UART4_Init+0x90>)
 80012d8:	f00b f9c1 	bl	800c65e <HAL_UARTEx_SetTxFifoThreshold>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80012e2:	f000 fa1e 	bl	8001722 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012e6:	2100      	movs	r1, #0
 80012e8:	4808      	ldr	r0, [pc, #32]	@ (800130c <MX_UART4_Init+0x90>)
 80012ea:	f00b f9f6 	bl	800c6da <HAL_UARTEx_SetRxFifoThreshold>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80012f4:	f000 fa15 	bl	8001722 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_UART4_Init+0x90>)
 80012fa:	f00b f977 	bl	800c5ec <HAL_UARTEx_DisableFifoMode>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001304:	f000 fa0d 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	240005bc 	.word	0x240005bc
 8001310:	40004c00 	.word	0x40004c00

08001314 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001318:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <MX_UART8_Init+0x90>)
 800131a:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <MX_UART8_Init+0x94>)
 800131c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001320:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001324:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001326:	4b1f      	ldr	r3, [pc, #124]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800132c:	4b1d      	ldr	r3, [pc, #116]	@ (80013a4 <MX_UART8_Init+0x90>)
 800132e:	2200      	movs	r2, #0
 8001330:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001332:	4b1c      	ldr	r3, [pc, #112]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <MX_UART8_Init+0x90>)
 800133a:	220c      	movs	r2, #12
 800133c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800133e:	4b19      	ldr	r3, [pc, #100]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001344:	4b17      	ldr	r3, [pc, #92]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001346:	2200      	movs	r2, #0
 8001348:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800134a:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <MX_UART8_Init+0x90>)
 800134c:	2200      	movs	r2, #0
 800134e:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001350:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001352:	2200      	movs	r2, #0
 8001354:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001358:	2200      	movs	r2, #0
 800135a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800135c:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <MX_UART8_Init+0x90>)
 800135e:	f00a f869 	bl	800b434 <HAL_UART_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8001368:	f000 f9db 	bl	8001722 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800136c:	2100      	movs	r1, #0
 800136e:	480d      	ldr	r0, [pc, #52]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001370:	f00b f975 	bl	800c65e <HAL_UARTEx_SetTxFifoThreshold>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 800137a:	f000 f9d2 	bl	8001722 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800137e:	2100      	movs	r1, #0
 8001380:	4808      	ldr	r0, [pc, #32]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001382:	f00b f9aa 	bl	800c6da <HAL_UARTEx_SetRxFifoThreshold>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 800138c:	f000 f9c9 	bl	8001722 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <MX_UART8_Init+0x90>)
 8001392:	f00b f92b 	bl	800c5ec <HAL_UARTEx_DisableFifoMode>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 800139c:	f000 f9c1 	bl	8001722 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	24000650 	.word	0x24000650
 80013a8:	40007c00 	.word	0x40007c00

080013ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08c      	sub	sp, #48	@ 0x30
 80013b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 031c 	add.w	r3, r7, #28
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013c2:	4b91      	ldr	r3, [pc, #580]	@ (8001608 <MX_GPIO_Init+0x25c>)
 80013c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c8:	4a8f      	ldr	r2, [pc, #572]	@ (8001608 <MX_GPIO_Init+0x25c>)
 80013ca:	f043 0310 	orr.w	r3, r3, #16
 80013ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013d2:	4b8d      	ldr	r3, [pc, #564]	@ (8001608 <MX_GPIO_Init+0x25c>)
 80013d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d8:	f003 0310 	and.w	r3, r3, #16
 80013dc:	61bb      	str	r3, [r7, #24]
 80013de:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e0:	4b89      	ldr	r3, [pc, #548]	@ (8001608 <MX_GPIO_Init+0x25c>)
 80013e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e6:	4a88      	ldr	r2, [pc, #544]	@ (8001608 <MX_GPIO_Init+0x25c>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f0:	4b85      	ldr	r3, [pc, #532]	@ (8001608 <MX_GPIO_Init+0x25c>)
 80013f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fe:	4b82      	ldr	r3, [pc, #520]	@ (8001608 <MX_GPIO_Init+0x25c>)
 8001400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001404:	4a80      	ldr	r2, [pc, #512]	@ (8001608 <MX_GPIO_Init+0x25c>)
 8001406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800140a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800140e:	4b7e      	ldr	r3, [pc, #504]	@ (8001608 <MX_GPIO_Init+0x25c>)
 8001410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b7a      	ldr	r3, [pc, #488]	@ (8001608 <MX_GPIO_Init+0x25c>)
 800141e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001422:	4a79      	ldr	r2, [pc, #484]	@ (8001608 <MX_GPIO_Init+0x25c>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800142c:	4b76      	ldr	r3, [pc, #472]	@ (8001608 <MX_GPIO_Init+0x25c>)
 800142e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4b73      	ldr	r3, [pc, #460]	@ (8001608 <MX_GPIO_Init+0x25c>)
 800143c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001440:	4a71      	ldr	r2, [pc, #452]	@ (8001608 <MX_GPIO_Init+0x25c>)
 8001442:	f043 0302 	orr.w	r3, r3, #2
 8001446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800144a:	4b6f      	ldr	r3, [pc, #444]	@ (8001608 <MX_GPIO_Init+0x25c>)
 800144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001458:	4b6b      	ldr	r3, [pc, #428]	@ (8001608 <MX_GPIO_Init+0x25c>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	4a6a      	ldr	r2, [pc, #424]	@ (8001608 <MX_GPIO_Init+0x25c>)
 8001460:	f043 0308 	orr.w	r3, r3, #8
 8001464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001468:	4b67      	ldr	r3, [pc, #412]	@ (8001608 <MX_GPIO_Init+0x25c>)
 800146a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]

  /* --- Configure Initial Output Levels --- */

  /* GPIOE: Reset all outputs (Low) */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001476:	2200      	movs	r2, #0
 8001478:	f24c 7198 	movw	r1, #51096	@ 0xc798
 800147c:	4863      	ldr	r0, [pc, #396]	@ (800160c <MX_GPIO_Init+0x260>)
 800147e:	f003 fb2d 	bl	8004adc <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /* GPIOD: */
  /* LCD Control Pins (PD4, PD5, PD6) -> Set HIGH (Inactive/Not-Reset) */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 8001482:	2201      	movs	r2, #1
 8001484:	2170      	movs	r1, #112	@ 0x70
 8001486:	4862      	ldr	r0, [pc, #392]	@ (8001610 <MX_GPIO_Init+0x264>)
 8001488:	f003 fb28 	bl	8004adc <HAL_GPIO_WritePin>
  /* Generic Output (PD8) -> Set LOW */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001492:	485f      	ldr	r0, [pc, #380]	@ (8001610 <MX_GPIO_Init+0x264>)
 8001494:	f003 fb22 	bl	8004adc <HAL_GPIO_WritePin>

  /* GPIOA: PA10 -> Set LOW */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800149e:	485d      	ldr	r0, [pc, #372]	@ (8001614 <MX_GPIO_Init+0x268>)
 80014a0:	f003 fb1c 	bl	8004adc <HAL_GPIO_WritePin>

  /* --- GPIOE Configuration --- */
  /* Inputs */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 80014a4:	f241 0304 	movw	r3, #4100	@ 0x1004
 80014a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014aa:	2300      	movs	r3, #0
 80014ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014b2:	f107 031c 	add.w	r3, r7, #28
 80014b6:	4619      	mov	r1, r3
 80014b8:	4854      	ldr	r0, [pc, #336]	@ (800160c <MX_GPIO_Init+0x260>)
 80014ba:	f003 f94f 	bl	800475c <HAL_GPIO_Init>

  /* Outputs */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 80014be:	f24c 7398 	movw	r3, #51096	@ 0xc798
 80014c2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	4619      	mov	r1, r3
 80014d6:	484d      	ldr	r0, [pc, #308]	@ (800160c <MX_GPIO_Init+0x260>)
 80014d8:	f003 f940 	bl	800475c <HAL_GPIO_Init>

  /* --- GPIOC Configuration --- */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014dc:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80014e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e2:	2300      	movs	r3, #0
 80014e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	4619      	mov	r1, r3
 80014f0:	4849      	ldr	r0, [pc, #292]	@ (8001618 <MX_GPIO_Init+0x26c>)
 80014f2:	f003 f933 	bl	800475c <HAL_GPIO_Init>

  /* --- GPIOD Configuration --- */

  /* 1. LCD Control Pins (PD4=CS, PD5=DC, PD6=RST) */
  /* Using High Speed for sharp edges on SPI control signals */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014f6:	2370      	movs	r3, #112	@ 0x70
 80014f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fa:	2301      	movs	r3, #1
 80014fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001502:	2302      	movs	r3, #2
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	4840      	ldr	r0, [pc, #256]	@ (8001610 <MX_GPIO_Init+0x264>)
 800150e:	f003 f925 	bl	800475c <HAL_GPIO_Init>

  /* 2. Generic Output (PD8) */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001512:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001518:	2301      	movs	r3, #1
 800151a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001520:	2300      	movs	r3, #0
 8001522:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001524:	f107 031c 	add.w	r3, r7, #28
 8001528:	4619      	mov	r1, r3
 800152a:	4839      	ldr	r0, [pc, #228]	@ (8001610 <MX_GPIO_Init+0x264>)
 800152c:	f003 f916 	bl	800475c <HAL_GPIO_Init>

  /* 3. Generic Inputs (PD2, PD9, PD10) */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9|GPIO_PIN_10;
 8001530:	f240 6304 	movw	r3, #1540	@ 0x604
 8001534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800153e:	f107 031c 	add.w	r3, r7, #28
 8001542:	4619      	mov	r1, r3
 8001544:	4832      	ldr	r0, [pc, #200]	@ (8001610 <MX_GPIO_Init+0x264>)
 8001546:	f003 f909 	bl	800475c <HAL_GPIO_Init>

  /* 4. Rotary Encoder Pins (PD11, PD13) */
  /* Interrupt on Both Edges + Pull Up */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800154a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800154e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001550:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001554:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001556:	2301      	movs	r3, #1
 8001558:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800155a:	f107 031c 	add.w	r3, r7, #28
 800155e:	4619      	mov	r1, r3
 8001560:	482b      	ldr	r0, [pc, #172]	@ (8001610 <MX_GPIO_Init+0x264>)
 8001562:	f003 f8fb 	bl	800475c <HAL_GPIO_Init>

  /* 5. Encoder Button (PD14) */
  /* Interrupt on Falling Edge + Pull Up */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001566:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800156c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001570:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001572:	2301      	movs	r3, #1
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001576:	f107 031c 	add.w	r3, r7, #28
 800157a:	4619      	mov	r1, r3
 800157c:	4824      	ldr	r0, [pc, #144]	@ (8001610 <MX_GPIO_Init+0x264>)
 800157e:	f003 f8ed 	bl	800475c <HAL_GPIO_Init>

  /* 6. Other Interrupt Pin (PD15) - Preserved from your original code */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001588:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800158c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001592:	f107 031c 	add.w	r3, r7, #28
 8001596:	4619      	mov	r1, r3
 8001598:	481d      	ldr	r0, [pc, #116]	@ (8001610 <MX_GPIO_Init+0x264>)
 800159a:	f003 f8df 	bl	800475c <HAL_GPIO_Init>

  /* --- GPIOA Configuration --- */
  /* PA10 Output */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800159e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a4:	2301      	movs	r3, #1
 80015a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	f107 031c 	add.w	r3, r7, #28
 80015b4:	4619      	mov	r1, r3
 80015b6:	4817      	ldr	r0, [pc, #92]	@ (8001614 <MX_GPIO_Init+0x268>)
 80015b8:	f003 f8d0 	bl	800475c <HAL_GPIO_Init>

  /* PA15 Input */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ca:	f107 031c 	add.w	r3, r7, #28
 80015ce:	4619      	mov	r1, r3
 80015d0:	4810      	ldr	r0, [pc, #64]	@ (8001614 <MX_GPIO_Init+0x268>)
 80015d2:	f003 f8c3 	bl	800475c <HAL_GPIO_Init>

  /* --- GPIOB Configuration --- */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80015d6:	2350      	movs	r3, #80	@ 0x50
 80015d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015da:	2303      	movs	r3, #3
 80015dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	480c      	ldr	r0, [pc, #48]	@ (800161c <MX_GPIO_Init+0x270>)
 80015ea:	f003 f8b7 	bl	800475c <HAL_GPIO_Init>

  /* --- EXTI Interrupt Init --- */
  /* PD11, PD13, PD14, PD15 all share EXTI lines 15:10 */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2105      	movs	r1, #5
 80015f2:	2028      	movs	r0, #40	@ 0x28
 80015f4:	f002 fca1 	bl	8003f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015f8:	2028      	movs	r0, #40	@ 0x28
 80015fa:	f002 fcb8 	bl	8003f6e <HAL_NVIC_EnableIRQ>
}
 80015fe:	bf00      	nop
 8001600:	3730      	adds	r7, #48	@ 0x30
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	58024400 	.word	0x58024400
 800160c:	58021000 	.word	0x58021000
 8001610:	58020c00 	.word	0x58020c00
 8001614:	58020000 	.word	0x58020000
 8001618:	58020800 	.word	0x58020800
 800161c:	58020400 	.word	0x58020400

08001620 <USB_Printf>:

/* USER CODE BEGIN 4 */
void USB_Printf(const char* format, ...)
{
 8001620:	b40f      	push	{r0, r1, r2, r3}
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
    va_list args;
    uint32_t length;

    /* 1. Wait for previous transfer to complete (Simple Timeout Protection) */
    /* This prevents "USBD_BUSY" errors if you print too fast */
    USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8001628:	4b18      	ldr	r3, [pc, #96]	@ (800168c <USB_Printf+0x6c>)
 800162a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800162e:	60fb      	str	r3, [r7, #12]
    uint32_t start_tick = HAL_GetTick();
 8001630:	f001 f826 	bl	8002680 <HAL_GetTick>
 8001634:	60b8      	str	r0, [r7, #8]
    while (hcdc->TxState != 0)
 8001636:	e006      	b.n	8001646 <USB_Printf+0x26>
    {
        if (HAL_GetTick() - start_tick > 10) // 10ms Timeout
 8001638:	f001 f822 	bl	8002680 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b0a      	cmp	r3, #10
 8001644:	d81a      	bhi.n	800167c <USB_Printf+0x5c>
    while (hcdc->TxState != 0)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1f3      	bne.n	8001638 <USB_Printf+0x18>
            return; // Give up if USB is stuck or disconnected
        }
    }

    /* 2. Format the string into the shared buffer */
    va_start(args, format);
 8001650:	f107 031c 	add.w	r3, r7, #28
 8001654:	603b      	str	r3, [r7, #0]
    /* Note: UserTxBufferHS is the buffer defined in usbd_cdc_if.c */
    length = vsnprintf((char*)UserTxBufferHS, APP_TX_DATA_SIZE, format, args);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800165e:	480c      	ldr	r0, [pc, #48]	@ (8001690 <USB_Printf+0x70>)
 8001660:	f00f fa34 	bl	8010acc <vsniprintf>
 8001664:	4603      	mov	r3, r0
 8001666:	607b      	str	r3, [r7, #4]
    va_end(args);

    /* 3. Send Data */
    if (length > 0)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d007      	beq.n	800167e <USB_Printf+0x5e>
    {
        CDC_Transmit_HS(UserTxBufferHS, (uint16_t)length);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	b29b      	uxth	r3, r3
 8001672:	4619      	mov	r1, r3
 8001674:	4806      	ldr	r0, [pc, #24]	@ (8001690 <USB_Printf+0x70>)
 8001676:	f00e fd33 	bl	80100e0 <CDC_Transmit_HS>
 800167a:	e000      	b.n	800167e <USB_Printf+0x5e>
            return; // Give up if USB is stuck or disconnected
 800167c:	bf00      	nop
    }
}
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001686:	b004      	add	sp, #16
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	24000700 	.word	0x24000700
 8001690:	30000800 	.word	0x30000800

08001694 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800169a:	463b      	mov	r3, r7
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80016a6:	f002 fc7d 	bl	8003fa4 <HAL_MPU_Disable>

  /* 1. Configure default settings (background) */
  /* This setup is standard for H7 to prevent speculative access crashes */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80016aa:	2301      	movs	r3, #1
 80016ac:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80016b6:	231f      	movs	r3, #31
 80016b8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80016ba:	2387      	movs	r3, #135	@ 0x87
 80016bc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80016be:	2300      	movs	r3, #0
 80016c0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80016c2:	2300      	movs	r3, #0
 80016c4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80016c6:	2301      	movs	r3, #1
 80016c8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80016ca:	2301      	movs	r3, #1
 80016cc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016d2:	2300      	movs	r3, #0
 80016d4:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016d6:	463b      	mov	r3, r7
 80016d8:	4618      	mov	r0, r3
 80016da:	f002 fc9b 	bl	8004014 <HAL_MPU_ConfigRegion>

  /* 2. Configure RAM_D2 (0x30000000) as Non-Cacheable for USB */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80016de:	2301      	movs	r3, #1
 80016e0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1; // Use Region 1
 80016e2:	2301      	movs	r3, #1
 80016e4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;    // Start of RAM_D2
 80016e6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80016ea:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB; // Size of RAM_D2
 80016ec:	230e      	movs	r3, #14
 80016ee:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80016f0:	2300      	movs	r3, #0
 80016f2:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1; // Normal Memory
 80016f4:	2301      	movs	r3, #1
 80016f6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80016f8:	2303      	movs	r3, #3
 80016fa:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;   // Important for DMA
 8001700:	2301      	movs	r3, #1
 8001702:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE; // CRITICAL: Disable Cache
 8001704:	2300      	movs	r3, #0
 8001706:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800170c:	463b      	mov	r3, r7
 800170e:	4618      	mov	r0, r3
 8001710:	f002 fc80 	bl	8004014 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001714:	2004      	movs	r0, #4
 8001716:	f002 fc5d 	bl	8003fd4 <HAL_MPU_Enable>
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001726:	b672      	cpsid	i
}
 8001728:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800172a:	bf00      	nop
 800172c:	e7fd      	b.n	800172a <Error_Handler+0x8>
	...

08001730 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001736:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <HAL_MspInit+0x30>)
 8001738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800173c:	4a08      	ldr	r2, [pc, #32]	@ (8001760 <HAL_MspInit+0x30>)
 800173e:	f043 0302 	orr.w	r3, r3, #2
 8001742:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_MspInit+0x30>)
 8001748:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	58024400 	.word	0x58024400

08001764 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08c      	sub	sp, #48	@ 0x30
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 031c 	add.w	r3, r7, #28
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a46      	ldr	r2, [pc, #280]	@ (800189c <HAL_ADC_MspInit+0x138>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d14e      	bne.n	8001824 <HAL_ADC_MspInit+0xc0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001786:	4b46      	ldr	r3, [pc, #280]	@ (80018a0 <HAL_ADC_MspInit+0x13c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	3301      	adds	r3, #1
 800178c:	4a44      	ldr	r2, [pc, #272]	@ (80018a0 <HAL_ADC_MspInit+0x13c>)
 800178e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001790:	4b43      	ldr	r3, [pc, #268]	@ (80018a0 <HAL_ADC_MspInit+0x13c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d10e      	bne.n	80017b6 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001798:	4b42      	ldr	r3, [pc, #264]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 800179a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800179e:	4a41      	ldr	r2, [pc, #260]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017a0:	f043 0320 	orr.w	r3, r3, #32
 80017a4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80017a8:	4b3e      	ldr	r3, [pc, #248]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80017ae:	f003 0320 	and.w	r3, r3, #32
 80017b2:	61bb      	str	r3, [r7, #24]
 80017b4:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b6:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017bc:	4a39      	ldr	r2, [pc, #228]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017be:	f043 0304 	orr.w	r3, r3, #4
 80017c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017c6:	4b37      	ldr	r3, [pc, #220]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d4:	4b33      	ldr	r3, [pc, #204]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017da:	4a32      	ldr	r2, [pc, #200]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017e4:	4b2f      	ldr	r3, [pc, #188]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 80017e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_INP11
    PA0     ------> ADC1_INP16
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80017f2:	2312      	movs	r3, #18
 80017f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f6:	2303      	movs	r3, #3
 80017f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017fe:	f107 031c 	add.w	r3, r7, #28
 8001802:	4619      	mov	r1, r3
 8001804:	4828      	ldr	r0, [pc, #160]	@ (80018a8 <HAL_ADC_MspInit+0x144>)
 8001806:	f002 ffa9 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800180a:	2301      	movs	r3, #1
 800180c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800180e:	2303      	movs	r3, #3
 8001810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001816:	f107 031c 	add.w	r3, r7, #28
 800181a:	4619      	mov	r1, r3
 800181c:	4823      	ldr	r0, [pc, #140]	@ (80018ac <HAL_ADC_MspInit+0x148>)
 800181e:	f002 ff9d 	bl	800475c <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001822:	e037      	b.n	8001894 <HAL_ADC_MspInit+0x130>
  else if(hadc->Instance==ADC2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a21      	ldr	r2, [pc, #132]	@ (80018b0 <HAL_ADC_MspInit+0x14c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d132      	bne.n	8001894 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800182e:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <HAL_ADC_MspInit+0x13c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	4a1a      	ldr	r2, [pc, #104]	@ (80018a0 <HAL_ADC_MspInit+0x13c>)
 8001836:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001838:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <HAL_ADC_MspInit+0x13c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d10e      	bne.n	800185e <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001840:	4b18      	ldr	r3, [pc, #96]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 8001842:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001846:	4a17      	ldr	r2, [pc, #92]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 8001848:	f043 0320 	orr.w	r3, r3, #32
 800184c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001850:	4b14      	ldr	r3, [pc, #80]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 8001852:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001856:	f003 0320 	and.w	r3, r3, #32
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800185e:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 8001860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001864:	4a0f      	ldr	r2, [pc, #60]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 8001866:	f043 0304 	orr.w	r3, r3, #4
 800186a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <HAL_ADC_MspInit+0x140>)
 8001870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800187c:	2320      	movs	r3, #32
 800187e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001880:	2303      	movs	r3, #3
 8001882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001888:	f107 031c 	add.w	r3, r7, #28
 800188c:	4619      	mov	r1, r3
 800188e:	4806      	ldr	r0, [pc, #24]	@ (80018a8 <HAL_ADC_MspInit+0x144>)
 8001890:	f002 ff64 	bl	800475c <HAL_GPIO_Init>
}
 8001894:	bf00      	nop
 8001896:	3730      	adds	r7, #48	@ 0x30
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40022000 	.word	0x40022000
 80018a0:	240006f0 	.word	0x240006f0
 80018a4:	58024400 	.word	0x58024400
 80018a8:	58020800 	.word	0x58020800
 80018ac:	58020000 	.word	0x58020000
 80018b0:	40022100 	.word	0x40022100

080018b4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b0b8      	sub	sp, #224	@ 0xe0
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	22b8      	movs	r2, #184	@ 0xb8
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f00f f907 	bl	8010ae8 <memset>
  if(hfdcan->Instance==FDCAN1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a27      	ldr	r2, [pc, #156]	@ (800197c <HAL_FDCAN_MspInit+0xc8>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d146      	bne.n	8001972 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018e4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80018f0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80018f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018f6:	f107 0310 	add.w	r3, r7, #16
 80018fa:	4618      	mov	r0, r3
 80018fc:	f006 fa60 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001906:	f7ff ff0c 	bl	8001722 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800190a:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <HAL_FDCAN_MspInit+0xcc>)
 800190c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001910:	4a1b      	ldr	r2, [pc, #108]	@ (8001980 <HAL_FDCAN_MspInit+0xcc>)
 8001912:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001916:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800191a:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <HAL_FDCAN_MspInit+0xcc>)
 800191c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <HAL_FDCAN_MspInit+0xcc>)
 800192a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800192e:	4a14      	ldr	r2, [pc, #80]	@ (8001980 <HAL_FDCAN_MspInit+0xcc>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <HAL_FDCAN_MspInit+0xcc>)
 800193a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001946:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800194a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	2300      	movs	r3, #0
 800195c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001960:	2309      	movs	r3, #9
 8001962:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001966:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800196a:	4619      	mov	r1, r3
 800196c:	4805      	ldr	r0, [pc, #20]	@ (8001984 <HAL_FDCAN_MspInit+0xd0>)
 800196e:	f002 fef5 	bl	800475c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001972:	bf00      	nop
 8001974:	37e0      	adds	r7, #224	@ 0xe0
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	4000a000 	.word	0x4000a000
 8001980:	58024400 	.word	0x58024400
 8001984:	58020000 	.word	0x58020000

08001988 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08e      	sub	sp, #56	@ 0x38
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a61      	ldr	r2, [pc, #388]	@ (8001b2c <HAL_OSPI_MspInit+0x1a4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	f040 80bc 	bne.w	8001b24 <HAL_OSPI_MspInit+0x19c>
  {
    /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

    /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 80019ac:	4b60      	ldr	r3, [pc, #384]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019b2:	4a5f      	ldr	r2, [pc, #380]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019b8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80019bc:	4b5c      	ldr	r3, [pc, #368]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c6:	623b      	str	r3, [r7, #32]
 80019c8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80019ca:	4b59      	ldr	r3, [pc, #356]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019cc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019d0:	4a57      	ldr	r2, [pc, #348]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019d6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80019da:	4b55      	ldr	r3, [pc, #340]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019dc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019e4:	61fb      	str	r3, [r7, #28]
 80019e6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	4b51      	ldr	r3, [pc, #324]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ee:	4a50      	ldr	r2, [pc, #320]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019f8:	4b4d      	ldr	r3, [pc, #308]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 80019fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	4b4a      	ldr	r3, [pc, #296]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a0c:	4a48      	ldr	r2, [pc, #288]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a0e:	f043 0302 	orr.w	r3, r3, #2
 8001a12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a16:	4b46      	ldr	r3, [pc, #280]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a24:	4b42      	ldr	r3, [pc, #264]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2a:	4a41      	ldr	r2, [pc, #260]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a2c:	f043 0310 	orr.w	r3, r3, #16
 8001a30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a34:	4b3e      	ldr	r3, [pc, #248]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a3a:	f003 0310 	and.w	r3, r3, #16
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a42:	4b3b      	ldr	r3, [pc, #236]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a48:	4a39      	ldr	r2, [pc, #228]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a4a:	f043 0308 	orr.w	r3, r3, #8
 8001a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a52:	4b37      	ldr	r3, [pc, #220]	@ (8001b30 <HAL_OSPI_MspInit+0x1a8>)
 8001a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a58:	f003 0308 	and.w	r3, r3, #8
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB2     ------> OCTOSPIM_P1_CLK
    PE11     ------> OCTOSPIM_P1_NCS
    PD12     ------> OCTOSPIM_P1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a60:	2302      	movs	r3, #2
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a64:	2302      	movs	r3, #2
 8001a66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001a70:	2309      	movs	r3, #9
 8001a72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a78:	4619      	mov	r1, r3
 8001a7a:	482e      	ldr	r0, [pc, #184]	@ (8001b34 <HAL_OSPI_MspInit+0x1ac>)
 8001a7c:	f002 fe6e 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a80:	2304      	movs	r3, #4
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 8001a90:	2306      	movs	r3, #6
 8001a92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4826      	ldr	r0, [pc, #152]	@ (8001b34 <HAL_OSPI_MspInit+0x1ac>)
 8001a9c:	f002 fe5e 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001aa0:	2380      	movs	r3, #128	@ 0x80
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aac:	2303      	movs	r3, #3
 8001aae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001ab0:	230a      	movs	r3, #10
 8001ab2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab8:	4619      	mov	r1, r3
 8001aba:	481e      	ldr	r0, [pc, #120]	@ (8001b34 <HAL_OSPI_MspInit+0x1ac>)
 8001abc:	f002 fe4e 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001acc:	2303      	movs	r3, #3
 8001ace:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001ad0:	2309      	movs	r3, #9
 8001ad2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4817      	ldr	r0, [pc, #92]	@ (8001b38 <HAL_OSPI_MspInit+0x1b0>)
 8001adc:	f002 fe3e 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ae0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	2303      	movs	r3, #3
 8001af0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 8001af2:	230b      	movs	r3, #11
 8001af4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001af6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001afa:	4619      	mov	r1, r3
 8001afc:	480f      	ldr	r0, [pc, #60]	@ (8001b3c <HAL_OSPI_MspInit+0x1b4>)
 8001afe:	f002 fe2d 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b10:	2303      	movs	r3, #3
 8001b12:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001b14:	2309      	movs	r3, #9
 8001b16:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4808      	ldr	r0, [pc, #32]	@ (8001b40 <HAL_OSPI_MspInit+0x1b8>)
 8001b20:	f002 fe1c 	bl	800475c <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001b24:	bf00      	nop
 8001b26:	3738      	adds	r7, #56	@ 0x38
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	52005000 	.word	0x52005000
 8001b30:	58024400 	.word	0x58024400
 8001b34:	58020000 	.word	0x58020000
 8001b38:	58020400 	.word	0x58020400
 8001b3c:	58021000 	.word	0x58021000
 8001b40:	58020c00 	.word	0x58020c00

08001b44 <HAL_PSSI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpssi: PSSI handle pointer
  * @retval None
  */
void HAL_PSSI_MspInit(PSSI_HandleTypeDef* hpssi)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08c      	sub	sp, #48	@ 0x30
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
  if(hpssi->Instance==PSSI)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a4a      	ldr	r2, [pc, #296]	@ (8001c8c <HAL_PSSI_MspInit+0x148>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	f040 808d 	bne.w	8001c82 <HAL_PSSI_MspInit+0x13e>
  {
    /* USER CODE BEGIN PSSI_MspInit 0 */

    /* USER CODE END PSSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8001b68:	4b49      	ldr	r3, [pc, #292]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001b6a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b6e:	4a48      	ldr	r2, [pc, #288]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8001b78:	4b45      	ldr	r3, [pc, #276]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001b7a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	61bb      	str	r3, [r7, #24]
 8001b84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b86:	4b42      	ldr	r3, [pc, #264]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b8c:	4a40      	ldr	r2, [pc, #256]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b96:	4b3e      	ldr	r3, [pc, #248]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	617b      	str	r3, [r7, #20]
 8001ba2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba4:	4b3a      	ldr	r3, [pc, #232]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001baa:	4a39      	ldr	r2, [pc, #228]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bb4:	4b36      	ldr	r3, [pc, #216]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bc2:	4b33      	ldr	r3, [pc, #204]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bc8:	4a31      	ldr	r2, [pc, #196]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001bca:	f043 0308 	orr.w	r3, r3, #8
 8001bce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be6:	4a2a      	ldr	r2, [pc, #168]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bf0:	4b27      	ldr	r3, [pc, #156]	@ (8001c90 <HAL_PSSI_MspInit+0x14c>)
 8001bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
    PD3     ------> PSSI_D5
    PB7     ------> PSSI_RDY
    PB8     ------> PSSI_D6
    PB9     ------> PSSI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001bfe:	2350      	movs	r3, #80	@ 0x50
 8001c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	2302      	movs	r3, #2
 8001c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c0e:	230d      	movs	r3, #13
 8001c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c12:	f107 031c 	add.w	r3, r7, #28
 8001c16:	4619      	mov	r1, r3
 8001c18:	481e      	ldr	r0, [pc, #120]	@ (8001c94 <HAL_PSSI_MspInit+0x150>)
 8001c1a:	f002 fd9f 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001c1e:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
 8001c22:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c30:	230d      	movs	r3, #13
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4817      	ldr	r0, [pc, #92]	@ (8001c98 <HAL_PSSI_MspInit+0x154>)
 8001c3c:	f002 fd8e 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c40:	2308      	movs	r3, #8
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c44:	2302      	movs	r3, #2
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c50:	230d      	movs	r3, #13
 8001c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c54:	f107 031c 	add.w	r3, r7, #28
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4810      	ldr	r0, [pc, #64]	@ (8001c9c <HAL_PSSI_MspInit+0x158>)
 8001c5c:	f002 fd7e 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c60:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c72:	230d      	movs	r3, #13
 8001c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c76:	f107 031c 	add.w	r3, r7, #28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4808      	ldr	r0, [pc, #32]	@ (8001ca0 <HAL_PSSI_MspInit+0x15c>)
 8001c7e:	f002 fd6d 	bl	800475c <HAL_GPIO_Init>

    /* USER CODE END PSSI_MspInit 1 */

  }

}
 8001c82:	bf00      	nop
 8001c84:	3730      	adds	r7, #48	@ 0x30
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	48020400 	.word	0x48020400
 8001c90:	58024400 	.word	0x58024400
 8001c94:	58020000 	.word	0x58020000
 8001c98:	58020800 	.word	0x58020800
 8001c9c:	58020c00 	.word	0x58020c00
 8001ca0:	58020400 	.word	0x58020400

08001ca4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b0be      	sub	sp, #248	@ 0xf8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cbc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc0:	22b8      	movs	r2, #184	@ 0xb8
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f00e ff0f 	bl	8010ae8 <memset>
  if(hspi->Instance==SPI1)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a98      	ldr	r2, [pc, #608]	@ (8001f30 <HAL_SPI_MspInit+0x28c>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d16a      	bne.n	8001daa <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001cd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cd8:	f04f 0300 	mov.w	r3, #0
 8001cdc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ce6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cea:	4618      	mov	r0, r3
 8001cec:	f006 f868 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001cf6:	f7ff fd14 	bl	8001722 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cfa:	4b8e      	ldr	r3, [pc, #568]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001cfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d00:	4a8c      	ldr	r2, [pc, #560]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d02:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d06:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d0a:	4b8a      	ldr	r3, [pc, #552]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d18:	4b86      	ldr	r3, [pc, #536]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1e:	4a85      	ldr	r2, [pc, #532]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d28:	4b82      	ldr	r3, [pc, #520]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	623b      	str	r3, [r7, #32]
 8001d34:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d36:	4b7f      	ldr	r3, [pc, #508]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d3c:	4a7d      	ldr	r2, [pc, #500]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d3e:	f043 0302 	orr.w	r3, r3, #2
 8001d42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d46:	4b7b      	ldr	r3, [pc, #492]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	61fb      	str	r3, [r7, #28]
 8001d52:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d54:	2380      	movs	r3, #128	@ 0x80
 8001d56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d6c:	2305      	movs	r3, #5
 8001d6e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d72:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d76:	4619      	mov	r1, r3
 8001d78:	486f      	ldr	r0, [pc, #444]	@ (8001f38 <HAL_SPI_MspInit+0x294>)
 8001d7a:	f002 fcef 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d7e:	2308      	movs	r3, #8
 8001d80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d90:	2300      	movs	r3, #0
 8001d92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d96:	2305      	movs	r3, #5
 8001d98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001da0:	4619      	mov	r1, r3
 8001da2:	4866      	ldr	r0, [pc, #408]	@ (8001f3c <HAL_SPI_MspInit+0x298>)
 8001da4:	f002 fcda 	bl	800475c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001da8:	e0bd      	b.n	8001f26 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI2)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a64      	ldr	r2, [pc, #400]	@ (8001f40 <HAL_SPI_MspInit+0x29c>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d16c      	bne.n	8001e8e <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001db4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f005 fff8 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8001dd6:	f7ff fca4 	bl	8001722 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dda:	4b56      	ldr	r3, [pc, #344]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001ddc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001de0:	4a54      	ldr	r2, [pc, #336]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001de2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001de6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dea:	4b52      	ldr	r3, [pc, #328]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001dec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001df0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df4:	61bb      	str	r3, [r7, #24]
 8001df6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df8:	4b4e      	ldr	r3, [pc, #312]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dfe:	4a4d      	ldr	r2, [pc, #308]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001e00:	f043 0302 	orr.w	r3, r3, #2
 8001e04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e08:	4b4a      	ldr	r3, [pc, #296]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	4b47      	ldr	r3, [pc, #284]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1c:	4a45      	ldr	r2, [pc, #276]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e26:	4b43      	ldr	r3, [pc, #268]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e34:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e4e:	2305      	movs	r3, #5
 8001e50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e54:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4838      	ldr	r0, [pc, #224]	@ (8001f3c <HAL_SPI_MspInit+0x298>)
 8001e5c:	f002 fc7e 	bl	800475c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e64:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e7a:	2305      	movs	r3, #5
 8001e7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e84:	4619      	mov	r1, r3
 8001e86:	482f      	ldr	r0, [pc, #188]	@ (8001f44 <HAL_SPI_MspInit+0x2a0>)
 8001e88:	f002 fc68 	bl	800475c <HAL_GPIO_Init>
}
 8001e8c:	e04b      	b.n	8001f26 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI3)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a2d      	ldr	r2, [pc, #180]	@ (8001f48 <HAL_SPI_MspInit+0x2a4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d146      	bne.n	8001f26 <HAL_SPI_MspInit+0x282>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001e98:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f005 ff86 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_SPI_MspInit+0x21a>
      Error_Handler();
 8001eba:	f7ff fc32 	bl	8001722 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001ec0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001ec6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ece:	4b19      	ldr	r3, [pc, #100]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001ed0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ed4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001edc:	4b15      	ldr	r3, [pc, #84]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ee2:	4a14      	ldr	r2, [pc, #80]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001ee4:	f043 0304 	orr.w	r3, r3, #4
 8001ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eec:	4b11      	ldr	r3, [pc, #68]	@ (8001f34 <HAL_SPI_MspInit+0x290>)
 8001eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001efa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001efe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f14:	2306      	movs	r3, #6
 8001f16:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f1a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	480a      	ldr	r0, [pc, #40]	@ (8001f4c <HAL_SPI_MspInit+0x2a8>)
 8001f22:	f002 fc1b 	bl	800475c <HAL_GPIO_Init>
}
 8001f26:	bf00      	nop
 8001f28:	37f8      	adds	r7, #248	@ 0xf8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40013000 	.word	0x40013000
 8001f34:	58024400 	.word	0x58024400
 8001f38:	58020c00 	.word	0x58020c00
 8001f3c:	58020400 	.word	0x58020400
 8001f40:	40003800 	.word	0x40003800
 8001f44:	58020000 	.word	0x58020000
 8001f48:	40003c00 	.word	0x40003c00
 8001f4c:	58020800 	.word	0x58020800

08001f50 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a16      	ldr	r2, [pc, #88]	@ (8001fb8 <HAL_TIM_PWM_MspInit+0x68>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d10f      	bne.n	8001f82 <HAL_TIM_PWM_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f62:	4b16      	ldr	r3, [pc, #88]	@ (8001fbc <HAL_TIM_PWM_MspInit+0x6c>)
 8001f64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f68:	4a14      	ldr	r2, [pc, #80]	@ (8001fbc <HAL_TIM_PWM_MspInit+0x6c>)
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f72:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_TIM_PWM_MspInit+0x6c>)
 8001f74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001f80:	e013      	b.n	8001faa <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM15)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a0e      	ldr	r2, [pc, #56]	@ (8001fc0 <HAL_TIM_PWM_MspInit+0x70>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d10e      	bne.n	8001faa <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <HAL_TIM_PWM_MspInit+0x6c>)
 8001f8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <HAL_TIM_PWM_MspInit+0x6c>)
 8001f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f9c:	4b07      	ldr	r3, [pc, #28]	@ (8001fbc <HAL_TIM_PWM_MspInit+0x6c>)
 8001f9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
}
 8001faa:	bf00      	nop
 8001fac:	3714      	adds	r7, #20
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40010000 	.word	0x40010000
 8001fbc:	58024400 	.word	0x58024400
 8001fc0:	40014000 	.word	0x40014000

08001fc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a25      	ldr	r2, [pc, #148]	@ (8002078 <HAL_TIM_MspPostInit+0xb4>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d120      	bne.n	8002028 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fe6:	4b25      	ldr	r3, [pc, #148]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 8001fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fec:	4a23      	ldr	r2, [pc, #140]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 8001fee:	f043 0310 	orr.w	r3, r3, #16
 8001ff2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ff6:	4b21      	ldr	r3, [pc, #132]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 8001ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002004:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200a:	2302      	movs	r3, #2
 800200c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002016:	2301      	movs	r3, #1
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800201a:	f107 0314 	add.w	r3, r7, #20
 800201e:	4619      	mov	r1, r3
 8002020:	4817      	ldr	r0, [pc, #92]	@ (8002080 <HAL_TIM_MspPostInit+0xbc>)
 8002022:	f002 fb9b 	bl	800475c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002026:	e023      	b.n	8002070 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM15)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a15      	ldr	r2, [pc, #84]	@ (8002084 <HAL_TIM_MspPostInit+0xc0>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d11e      	bne.n	8002070 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002032:	4b12      	ldr	r3, [pc, #72]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 8002034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002038:	4a10      	ldr	r2, [pc, #64]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 800203a:	f043 0310 	orr.w	r3, r3, #16
 800203e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002042:	4b0e      	ldr	r3, [pc, #56]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 8002044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002050:	2360      	movs	r3, #96	@ 0x60
 8002052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002060:	2304      	movs	r3, #4
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4805      	ldr	r0, [pc, #20]	@ (8002080 <HAL_TIM_MspPostInit+0xbc>)
 800206c:	f002 fb76 	bl	800475c <HAL_GPIO_Init>
}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	@ 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40010000 	.word	0x40010000
 800207c:	58024400 	.word	0x58024400
 8002080:	58021000 	.word	0x58021000
 8002084:	40014000 	.word	0x40014000

08002088 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b0ba      	sub	sp, #232	@ 0xe8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020a0:	f107 0318 	add.w	r3, r7, #24
 80020a4:	22b8      	movs	r2, #184	@ 0xb8
 80020a6:	2100      	movs	r1, #0
 80020a8:	4618      	mov	r0, r3
 80020aa:	f00e fd1d 	bl	8010ae8 <memset>
  if(huart->Instance==UART4)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a4c      	ldr	r2, [pc, #304]	@ (80021e4 <HAL_UART_MspInit+0x15c>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d146      	bne.n	8002146 <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80020b8:	f04f 0202 	mov.w	r2, #2
 80020bc:	f04f 0300 	mov.w	r3, #0
 80020c0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80020c4:	2300      	movs	r3, #0
 80020c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020ca:	f107 0318 	add.w	r3, r7, #24
 80020ce:	4618      	mov	r0, r3
 80020d0:	f005 fe76 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80020da:	f7ff fb22 	bl	8001722 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80020de:	4b42      	ldr	r3, [pc, #264]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 80020e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020e4:	4a40      	ldr	r2, [pc, #256]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 80020e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80020ea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020ee:	4b3e      	ldr	r3, [pc, #248]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 80020f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020fc:	4b3a      	ldr	r3, [pc, #232]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 80020fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002102:	4a39      	ldr	r2, [pc, #228]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 8002104:	f043 0308 	orr.w	r3, r3, #8
 8002108:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800210c:	4b36      	ldr	r3, [pc, #216]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 800210e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002112:	f003 0308 	and.w	r3, r3, #8
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800211a:	2303      	movs	r3, #3
 800211c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002132:	2308      	movs	r3, #8
 8002134:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002138:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800213c:	4619      	mov	r1, r3
 800213e:	482b      	ldr	r0, [pc, #172]	@ (80021ec <HAL_UART_MspInit+0x164>)
 8002140:	f002 fb0c 	bl	800475c <HAL_GPIO_Init>
    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }

}
 8002144:	e04a      	b.n	80021dc <HAL_UART_MspInit+0x154>
  else if(huart->Instance==UART8)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a29      	ldr	r2, [pc, #164]	@ (80021f0 <HAL_UART_MspInit+0x168>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d145      	bne.n	80021dc <HAL_UART_MspInit+0x154>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8002150:	f04f 0202 	mov.w	r2, #2
 8002154:	f04f 0300 	mov.w	r3, #0
 8002158:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800215c:	2300      	movs	r3, #0
 800215e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002162:	f107 0318 	add.w	r3, r7, #24
 8002166:	4618      	mov	r0, r3
 8002168:	f005 fe2a 	bl	8007dc0 <HAL_RCCEx_PeriphCLKConfig>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <HAL_UART_MspInit+0xee>
      Error_Handler();
 8002172:	f7ff fad6 	bl	8001722 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002176:	4b1c      	ldr	r3, [pc, #112]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 8002178:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800217c:	4a1a      	ldr	r2, [pc, #104]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 800217e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002182:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002186:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 8002188:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800218c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002194:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 8002196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800219a:	4a13      	ldr	r2, [pc, #76]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 800219c:	f043 0310 	orr.w	r3, r3, #16
 80021a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021a4:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <HAL_UART_MspInit+0x160>)
 80021a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021aa:	f003 0310 	and.w	r3, r3, #16
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021b2:	2303      	movs	r3, #3
 80021b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80021ca:	2308      	movs	r3, #8
 80021cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021d0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021d4:	4619      	mov	r1, r3
 80021d6:	4807      	ldr	r0, [pc, #28]	@ (80021f4 <HAL_UART_MspInit+0x16c>)
 80021d8:	f002 fac0 	bl	800475c <HAL_GPIO_Init>
}
 80021dc:	bf00      	nop
 80021de:	37e8      	adds	r7, #232	@ 0xe8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40004c00 	.word	0x40004c00
 80021e8:	58024400 	.word	0x58024400
 80021ec:	58020c00 	.word	0x58020c00
 80021f0:	40007c00 	.word	0x40007c00
 80021f4:	58021000 	.word	0x58021000

080021f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <NMI_Handler+0x4>

08002200 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <HardFault_Handler+0x4>

08002208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <MemManage_Handler+0x4>

08002210 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <BusFault_Handler+0x4>

08002218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <UsageFault_Handler+0x4>

08002220 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800224e:	f000 fa03 	bl	8002658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <OTG_HS_IRQHandler+0x10>)
 800225e:	f003 fc5c 	bl	8005b1a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	24000be0 	.word	0x24000be0

0800226c <EXTI15_10_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 800226c:	b598      	push	{r3, r4, r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* 1. Handle Encoder A (PD11) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_11) != RESET)
 8002270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01f      	beq.n	80022c0 <EXTI15_10_IRQHandler+0x54>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 8002280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002284:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // Encoder logic here...
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11) != HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13)) {
 800228c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002290:	4830      	ldr	r0, [pc, #192]	@ (8002354 <EXTI15_10_IRQHandler+0xe8>)
 8002292:	f002 fc0b 	bl	8004aac <HAL_GPIO_ReadPin>
 8002296:	4603      	mov	r3, r0
 8002298:	461c      	mov	r4, r3
 800229a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800229e:	482d      	ldr	r0, [pc, #180]	@ (8002354 <EXTI15_10_IRQHandler+0xe8>)
 80022a0:	f002 fc04 	bl	8004aac <HAL_GPIO_ReadPin>
 80022a4:	4603      	mov	r3, r0
 80022a6:	429c      	cmp	r4, r3
 80022a8:	d005      	beq.n	80022b6 <EXTI15_10_IRQHandler+0x4a>
      encoder_value++;
 80022aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	3301      	adds	r3, #1
 80022b0:	4a29      	ldr	r2, [pc, #164]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	e004      	b.n	80022c0 <EXTI15_10_IRQHandler+0x54>
    } else {
      encoder_value--;
 80022b6:	4b28      	ldr	r3, [pc, #160]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	4a26      	ldr	r2, [pc, #152]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 80022be:	6013      	str	r3, [r2, #0]
    }
  }

  /* 2. Handle Encoder B (PD13) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 80022c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d01f      	beq.n	8002310 <EXTI15_10_IRQHandler+0xa4>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 80022d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // Encoder logic here...
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11) == HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13)) {
 80022dc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022e0:	481c      	ldr	r0, [pc, #112]	@ (8002354 <EXTI15_10_IRQHandler+0xe8>)
 80022e2:	f002 fbe3 	bl	8004aac <HAL_GPIO_ReadPin>
 80022e6:	4603      	mov	r3, r0
 80022e8:	461c      	mov	r4, r3
 80022ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022ee:	4819      	ldr	r0, [pc, #100]	@ (8002354 <EXTI15_10_IRQHandler+0xe8>)
 80022f0:	f002 fbdc 	bl	8004aac <HAL_GPIO_ReadPin>
 80022f4:	4603      	mov	r3, r0
 80022f6:	429c      	cmp	r4, r3
 80022f8:	d105      	bne.n	8002306 <EXTI15_10_IRQHandler+0x9a>
      encoder_value++;
 80022fa:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	3301      	adds	r3, #1
 8002300:	4a15      	ldr	r2, [pc, #84]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 8002302:	6013      	str	r3, [r2, #0]
 8002304:	e004      	b.n	8002310 <EXTI15_10_IRQHandler+0xa4>
    } else {
      encoder_value--;
 8002306:	4b14      	ldr	r3, [pc, #80]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	3b01      	subs	r3, #1
 800230c:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <EXTI15_10_IRQHandler+0xec>)
 800230e:	6013      	str	r3, [r2, #0]
    }
  }

  /* 3. Handle Button (PD14) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET)
 8002310:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d008      	beq.n	8002332 <EXTI15_10_IRQHandler+0xc6>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8002320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002324:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002328:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    button_pressed = 1;
 800232c:	4b0b      	ldr	r3, [pc, #44]	@ (800235c <EXTI15_10_IRQHandler+0xf0>)
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
  }

  /* 4. CRITICAL FIX: Handle the "Phantom" Pin (PD15) */
  /* This pin is enabled in main.c, so we MUST clear it to prevent the infinite loop */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_15) != RESET)
 8002332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800233a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <EXTI15_10_IRQHandler+0xe2>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15);
 8002342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002346:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800234a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // PD15 logic (if any), or just leave empty to simply clear the flag
  }
}
 800234e:	bf00      	nop
 8002350:	bd98      	pop	{r3, r4, r7, pc}
 8002352:	bf00      	nop
 8002354:	58020c00 	.word	0x58020c00
 8002358:	240006e4 	.word	0x240006e4
 800235c:	240006e8 	.word	0x240006e8

08002360 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002368:	4a14      	ldr	r2, [pc, #80]	@ (80023bc <_sbrk+0x5c>)
 800236a:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <_sbrk+0x60>)
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002374:	4b13      	ldr	r3, [pc, #76]	@ (80023c4 <_sbrk+0x64>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d102      	bne.n	8002382 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800237c:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <_sbrk+0x64>)
 800237e:	4a12      	ldr	r2, [pc, #72]	@ (80023c8 <_sbrk+0x68>)
 8002380:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002382:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <_sbrk+0x64>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	429a      	cmp	r2, r3
 800238e:	d207      	bcs.n	80023a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002390:	f00e fbb2 	bl	8010af8 <__errno>
 8002394:	4603      	mov	r3, r0
 8002396:	220c      	movs	r2, #12
 8002398:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800239a:	f04f 33ff 	mov.w	r3, #4294967295
 800239e:	e009      	b.n	80023b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023a0:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <_sbrk+0x64>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023a6:	4b07      	ldr	r3, [pc, #28]	@ (80023c4 <_sbrk+0x64>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	4a05      	ldr	r2, [pc, #20]	@ (80023c4 <_sbrk+0x64>)
 80023b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023b2:	68fb      	ldr	r3, [r7, #12]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	24050000 	.word	0x24050000
 80023c0:	00002000 	.word	0x00002000
 80023c4:	240006f4 	.word	0x240006f4
 80023c8:	24001430 	.word	0x24001430

080023cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80023d0:	4b3e      	ldr	r3, [pc, #248]	@ (80024cc <SystemInit+0x100>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d6:	4a3d      	ldr	r2, [pc, #244]	@ (80024cc <SystemInit+0x100>)
 80023d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80023e0:	4b3b      	ldr	r3, [pc, #236]	@ (80024d0 <SystemInit+0x104>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 030f 	and.w	r3, r3, #15
 80023e8:	2b06      	cmp	r3, #6
 80023ea:	d807      	bhi.n	80023fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80023ec:	4b38      	ldr	r3, [pc, #224]	@ (80024d0 <SystemInit+0x104>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f023 030f 	bic.w	r3, r3, #15
 80023f4:	4a36      	ldr	r2, [pc, #216]	@ (80024d0 <SystemInit+0x104>)
 80023f6:	f043 0307 	orr.w	r3, r3, #7
 80023fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80023fc:	4b35      	ldr	r3, [pc, #212]	@ (80024d4 <SystemInit+0x108>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a34      	ldr	r2, [pc, #208]	@ (80024d4 <SystemInit+0x108>)
 8002402:	f043 0301 	orr.w	r3, r3, #1
 8002406:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002408:	4b32      	ldr	r3, [pc, #200]	@ (80024d4 <SystemInit+0x108>)
 800240a:	2200      	movs	r2, #0
 800240c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800240e:	4b31      	ldr	r3, [pc, #196]	@ (80024d4 <SystemInit+0x108>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4930      	ldr	r1, [pc, #192]	@ (80024d4 <SystemInit+0x108>)
 8002414:	4b30      	ldr	r3, [pc, #192]	@ (80024d8 <SystemInit+0x10c>)
 8002416:	4013      	ands	r3, r2
 8002418:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800241a:	4b2d      	ldr	r3, [pc, #180]	@ (80024d0 <SystemInit+0x104>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d007      	beq.n	8002436 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002426:	4b2a      	ldr	r3, [pc, #168]	@ (80024d0 <SystemInit+0x104>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 030f 	bic.w	r3, r3, #15
 800242e:	4a28      	ldr	r2, [pc, #160]	@ (80024d0 <SystemInit+0x104>)
 8002430:	f043 0307 	orr.w	r3, r3, #7
 8002434:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002436:	4b27      	ldr	r3, [pc, #156]	@ (80024d4 <SystemInit+0x108>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800243c:	4b25      	ldr	r3, [pc, #148]	@ (80024d4 <SystemInit+0x108>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002442:	4b24      	ldr	r3, [pc, #144]	@ (80024d4 <SystemInit+0x108>)
 8002444:	2200      	movs	r2, #0
 8002446:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002448:	4b22      	ldr	r3, [pc, #136]	@ (80024d4 <SystemInit+0x108>)
 800244a:	4a24      	ldr	r2, [pc, #144]	@ (80024dc <SystemInit+0x110>)
 800244c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800244e:	4b21      	ldr	r3, [pc, #132]	@ (80024d4 <SystemInit+0x108>)
 8002450:	4a23      	ldr	r2, [pc, #140]	@ (80024e0 <SystemInit+0x114>)
 8002452:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002454:	4b1f      	ldr	r3, [pc, #124]	@ (80024d4 <SystemInit+0x108>)
 8002456:	4a23      	ldr	r2, [pc, #140]	@ (80024e4 <SystemInit+0x118>)
 8002458:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800245a:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <SystemInit+0x108>)
 800245c:	2200      	movs	r2, #0
 800245e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002460:	4b1c      	ldr	r3, [pc, #112]	@ (80024d4 <SystemInit+0x108>)
 8002462:	4a20      	ldr	r2, [pc, #128]	@ (80024e4 <SystemInit+0x118>)
 8002464:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002466:	4b1b      	ldr	r3, [pc, #108]	@ (80024d4 <SystemInit+0x108>)
 8002468:	2200      	movs	r2, #0
 800246a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800246c:	4b19      	ldr	r3, [pc, #100]	@ (80024d4 <SystemInit+0x108>)
 800246e:	4a1d      	ldr	r2, [pc, #116]	@ (80024e4 <SystemInit+0x118>)
 8002470:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002472:	4b18      	ldr	r3, [pc, #96]	@ (80024d4 <SystemInit+0x108>)
 8002474:	2200      	movs	r2, #0
 8002476:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002478:	4b16      	ldr	r3, [pc, #88]	@ (80024d4 <SystemInit+0x108>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a15      	ldr	r2, [pc, #84]	@ (80024d4 <SystemInit+0x108>)
 800247e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002482:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002484:	4b13      	ldr	r3, [pc, #76]	@ (80024d4 <SystemInit+0x108>)
 8002486:	2200      	movs	r2, #0
 8002488:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800248a:	4b12      	ldr	r3, [pc, #72]	@ (80024d4 <SystemInit+0x108>)
 800248c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002490:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d113      	bne.n	80024c0 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002498:	4b0e      	ldr	r3, [pc, #56]	@ (80024d4 <SystemInit+0x108>)
 800249a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800249e:	4a0d      	ldr	r2, [pc, #52]	@ (80024d4 <SystemInit+0x108>)
 80024a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024a4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80024a8:	4b0f      	ldr	r3, [pc, #60]	@ (80024e8 <SystemInit+0x11c>)
 80024aa:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80024ae:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <SystemInit+0x108>)
 80024b2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80024b6:	4a07      	ldr	r2, [pc, #28]	@ (80024d4 <SystemInit+0x108>)
 80024b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80024bc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	e000ed00 	.word	0xe000ed00
 80024d0:	52002000 	.word	0x52002000
 80024d4:	58024400 	.word	0x58024400
 80024d8:	eaf6ed7f 	.word	0xeaf6ed7f
 80024dc:	02020200 	.word	0x02020200
 80024e0:	01ff0000 	.word	0x01ff0000
 80024e4:	01010280 	.word	0x01010280
 80024e8:	52004000 	.word	0x52004000

080024ec <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <ExitRun0Mode+0x2c>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	4a08      	ldr	r2, [pc, #32]	@ (8002518 <ExitRun0Mode+0x2c>)
 80024f6:	f043 0302 	orr.w	r3, r3, #2
 80024fa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80024fc:	bf00      	nop
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <ExitRun0Mode+0x2c>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d0f9      	beq.n	80024fe <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800250a:	bf00      	nop
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	58024800 	.word	0x58024800

0800251c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800251c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002558 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002520:	f7ff ffe4 	bl	80024ec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002524:	f7ff ff52 	bl	80023cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002528:	480c      	ldr	r0, [pc, #48]	@ (800255c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800252a:	490d      	ldr	r1, [pc, #52]	@ (8002560 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800252c:	4a0d      	ldr	r2, [pc, #52]	@ (8002564 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800252e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002530:	e002      	b.n	8002538 <LoopCopyDataInit>

08002532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002536:	3304      	adds	r3, #4

08002538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800253a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800253c:	d3f9      	bcc.n	8002532 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800253e:	4a0a      	ldr	r2, [pc, #40]	@ (8002568 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002540:	4c0a      	ldr	r4, [pc, #40]	@ (800256c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002544:	e001      	b.n	800254a <LoopFillZerobss>

08002546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002548:	3204      	adds	r2, #4

0800254a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800254a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800254c:	d3fb      	bcc.n	8002546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800254e:	f00e fad9 	bl	8010b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002552:	f7fe f8c3 	bl	80006dc <main>
  bx  lr
 8002556:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002558:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800255c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002560:	2400015c 	.word	0x2400015c
  ldr r2, =_sidata
 8002564:	0801154c 	.word	0x0801154c
  ldr r2, =_sbss
 8002568:	2400015c 	.word	0x2400015c
  ldr r4, =_ebss
 800256c:	2400142c 	.word	0x2400142c

08002570 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002570:	e7fe      	b.n	8002570 <ADC3_IRQHandler>
	...

08002574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800257a:	2003      	movs	r0, #3
 800257c:	f001 fcd2 	bl	8003f24 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002580:	f005 fa48 	bl	8007a14 <HAL_RCC_GetSysClockFreq>
 8002584:	4602      	mov	r2, r0
 8002586:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <HAL_Init+0x68>)
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	0a1b      	lsrs	r3, r3, #8
 800258c:	f003 030f 	and.w	r3, r3, #15
 8002590:	4913      	ldr	r1, [pc, #76]	@ (80025e0 <HAL_Init+0x6c>)
 8002592:	5ccb      	ldrb	r3, [r1, r3]
 8002594:	f003 031f 	and.w	r3, r3, #31
 8002598:	fa22 f303 	lsr.w	r3, r2, r3
 800259c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800259e:	4b0f      	ldr	r3, [pc, #60]	@ (80025dc <HAL_Init+0x68>)
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	4a0e      	ldr	r2, [pc, #56]	@ (80025e0 <HAL_Init+0x6c>)
 80025a8:	5cd3      	ldrb	r3, [r2, r3]
 80025aa:	f003 031f 	and.w	r3, r3, #31
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
 80025b4:	4a0b      	ldr	r2, [pc, #44]	@ (80025e4 <HAL_Init+0x70>)
 80025b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025b8:	4a0b      	ldr	r2, [pc, #44]	@ (80025e8 <HAL_Init+0x74>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025be:	200f      	movs	r0, #15
 80025c0:	f000 f814 	bl	80025ec <HAL_InitTick>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e002      	b.n	80025d4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80025ce:	f7ff f8af 	bl	8001730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	58024400 	.word	0x58024400
 80025e0:	080114d0 	.word	0x080114d0
 80025e4:	24000004 	.word	0x24000004
 80025e8:	24000000 	.word	0x24000000

080025ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80025f4:	4b15      	ldr	r3, [pc, #84]	@ (800264c <HAL_InitTick+0x60>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d101      	bne.n	8002600 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e021      	b.n	8002644 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002600:	4b13      	ldr	r3, [pc, #76]	@ (8002650 <HAL_InitTick+0x64>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <HAL_InitTick+0x60>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	4619      	mov	r1, r3
 800260a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800260e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002612:	fbb2 f3f3 	udiv	r3, r2, r3
 8002616:	4618      	mov	r0, r3
 8002618:	f001 fcb7 	bl	8003f8a <HAL_SYSTICK_Config>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e00e      	b.n	8002644 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2b0f      	cmp	r3, #15
 800262a:	d80a      	bhi.n	8002642 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800262c:	2200      	movs	r2, #0
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	f04f 30ff 	mov.w	r0, #4294967295
 8002634:	f001 fc81 	bl	8003f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002638:	4a06      	ldr	r2, [pc, #24]	@ (8002654 <HAL_InitTick+0x68>)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800263e:	2300      	movs	r3, #0
 8002640:	e000      	b.n	8002644 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
}
 8002644:	4618      	mov	r0, r3
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	2400000c 	.word	0x2400000c
 8002650:	24000000 	.word	0x24000000
 8002654:	24000008 	.word	0x24000008

08002658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800265c:	4b06      	ldr	r3, [pc, #24]	@ (8002678 <HAL_IncTick+0x20>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	461a      	mov	r2, r3
 8002662:	4b06      	ldr	r3, [pc, #24]	@ (800267c <HAL_IncTick+0x24>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4413      	add	r3, r2
 8002668:	4a04      	ldr	r2, [pc, #16]	@ (800267c <HAL_IncTick+0x24>)
 800266a:	6013      	str	r3, [r2, #0]
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	2400000c 	.word	0x2400000c
 800267c:	240006f8 	.word	0x240006f8

08002680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return uwTick;
 8002684:	4b03      	ldr	r3, [pc, #12]	@ (8002694 <HAL_GetTick+0x14>)
 8002686:	681b      	ldr	r3, [r3, #0]
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	240006f8 	.word	0x240006f8

08002698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026a0:	f7ff ffee 	bl	8002680 <HAL_GetTick>
 80026a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b0:	d005      	beq.n	80026be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026b2:	4b0a      	ldr	r3, [pc, #40]	@ (80026dc <HAL_Delay+0x44>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4413      	add	r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026be:	bf00      	nop
 80026c0:	f7ff ffde 	bl	8002680 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d8f7      	bhi.n	80026c0 <HAL_Delay+0x28>
  {
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	2400000c 	.word	0x2400000c

080026e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	431a      	orrs	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	609a      	str	r2, [r3, #8]
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	431a      	orrs	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	609a      	str	r2, [r3, #8]
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800273c:	4618      	mov	r0, r3
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a18      	ldr	r2, [pc, #96]	@ (80027b8 <LL_ADC_SetChannelPreselection+0x70>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d027      	beq.n	80027aa <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002760:	2b00      	cmp	r3, #0
 8002762:	d107      	bne.n	8002774 <LL_ADC_SetChannelPreselection+0x2c>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	0e9b      	lsrs	r3, r3, #26
 8002768:	f003 031f 	and.w	r3, r3, #31
 800276c:	2201      	movs	r2, #1
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	e015      	b.n	80027a0 <LL_ADC_SetChannelPreselection+0x58>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	fa93 f3a3 	rbit	r3, r3
 800277e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800278a:	2320      	movs	r3, #32
 800278c:	e003      	b.n	8002796 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	fab3 f383 	clz	r3, r3
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 031f 	and.w	r3, r3, #31
 800279a:	2201      	movs	r2, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	69d2      	ldr	r2, [r2, #28]
 80027a4:	431a      	orrs	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80027aa:	bf00      	nop
 80027ac:	371c      	adds	r7, #28
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	58026000 	.word	0x58026000

080027bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	3360      	adds	r3, #96	@ 0x60
 80027ce:	461a      	mov	r2, r3
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4a10      	ldr	r2, [pc, #64]	@ (800281c <LL_ADC_SetOffset+0x60>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d10b      	bne.n	80027f8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80027f6:	e00b      	b.n	8002810 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	430b      	orrs	r3, r1
 800280a:	431a      	orrs	r2, r3
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	601a      	str	r2, [r3, #0]
}
 8002810:	bf00      	nop
 8002812:	371c      	adds	r7, #28
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	58026000 	.word	0x58026000

08002820 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3360      	adds	r3, #96	@ 0x60
 800282e:	461a      	mov	r2, r3
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002840:	4618      	mov	r0, r3
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f003 031f 	and.w	r3, r3, #31
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	fa01 f303 	lsl.w	r3, r1, r3
 800286c:	431a      	orrs	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	611a      	str	r2, [r3, #16]
}
 8002872:	bf00      	nop
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4a0c      	ldr	r2, [pc, #48]	@ (80028c0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d00e      	beq.n	80028b2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3360      	adds	r3, #96	@ 0x60
 8002898:	461a      	mov	r2, r3
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	431a      	orrs	r2, r3
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	601a      	str	r2, [r3, #0]
  }
}
 80028b2:	bf00      	nop
 80028b4:	371c      	adds	r7, #28
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	58026000 	.word	0x58026000

080028c4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b087      	sub	sp, #28
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002904 <LL_ADC_SetOffsetSaturation+0x40>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d10e      	bne.n	80028f6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	3360      	adds	r3, #96	@ 0x60
 80028dc:	461a      	mov	r2, r3
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	431a      	orrs	r2, r3
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80028f6:	bf00      	nop
 80028f8:	371c      	adds	r7, #28
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	58026000 	.word	0x58026000

08002908 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4a0c      	ldr	r2, [pc, #48]	@ (8002948 <LL_ADC_SetOffsetSign+0x40>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10e      	bne.n	800293a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	3360      	adds	r3, #96	@ 0x60
 8002920:	461a      	mov	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	431a      	orrs	r2, r3
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800293a:	bf00      	nop
 800293c:	371c      	adds	r7, #28
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	58026000 	.word	0x58026000

0800294c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	3360      	adds	r3, #96	@ 0x60
 800295c:	461a      	mov	r2, r3
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	4a0c      	ldr	r2, [pc, #48]	@ (800299c <LL_ADC_SetOffsetState+0x50>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d108      	bne.n	8002980 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	431a      	orrs	r2, r3
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800297e:	e007      	b.n	8002990 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	431a      	orrs	r2, r3
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	601a      	str	r2, [r3, #0]
}
 8002990:	bf00      	nop
 8002992:	371c      	adds	r7, #28
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	58026000 	.word	0x58026000

080029a0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b087      	sub	sp, #28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3330      	adds	r3, #48	@ 0x30
 80029b0:	461a      	mov	r2, r3
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	0a1b      	lsrs	r3, r3, #8
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	f003 030c 	and.w	r3, r3, #12
 80029bc:	4413      	add	r3, r2
 80029be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	f003 031f 	and.w	r3, r3, #31
 80029ca:	211f      	movs	r1, #31
 80029cc:	fa01 f303 	lsl.w	r3, r1, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	401a      	ands	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	0e9b      	lsrs	r3, r3, #26
 80029d8:	f003 011f 	and.w	r1, r3, #31
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	fa01 f303 	lsl.w	r3, r1, r3
 80029e6:	431a      	orrs	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029ec:	bf00      	nop
 80029ee:	371c      	adds	r7, #28
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b087      	sub	sp, #28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3314      	adds	r3, #20
 8002a08:	461a      	mov	r2, r3
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	0e5b      	lsrs	r3, r3, #25
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	4413      	add	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	0d1b      	lsrs	r3, r3, #20
 8002a20:	f003 031f 	and.w	r3, r3, #31
 8002a24:	2107      	movs	r1, #7
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	0d1b      	lsrs	r3, r3, #20
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a42:	bf00      	nop
 8002a44:	371c      	adds	r7, #28
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d115      	bne.n	8002a90 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a70:	43db      	mvns	r3, r3
 8002a72:	401a      	ands	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f003 0318 	and.w	r3, r3, #24
 8002a7a:	4914      	ldr	r1, [pc, #80]	@ (8002acc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002a7c:	40d9      	lsrs	r1, r3
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	400b      	ands	r3, r1
 8002a82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a86:	431a      	orrs	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002a8e:	e014      	b.n	8002aba <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	401a      	ands	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f003 0318 	and.w	r3, r3, #24
 8002aa6:	4909      	ldr	r1, [pc, #36]	@ (8002acc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002aa8:	40d9      	lsrs	r1, r3
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	400b      	ands	r3, r1
 8002aae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	58026000 	.word	0x58026000
 8002acc:	000fffff 	.word	0x000fffff

08002ad0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	4b04      	ldr	r3, [pc, #16]	@ (8002af0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6093      	str	r3, [r2, #8]
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	5fffffc0 	.word	0x5fffffc0

08002af4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b08:	d101      	bne.n	8002b0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e000      	b.n	8002b10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	4b05      	ldr	r3, [pc, #20]	@ (8002b40 <LL_ADC_EnableInternalRegulator+0x24>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	6fffffc0 	.word	0x6fffffc0

08002b44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b58:	d101      	bne.n	8002b5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <LL_ADC_IsEnabled+0x18>
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <LL_ADC_IsEnabled+0x1a>
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 0304 	and.w	r3, r3, #4
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	d101      	bne.n	8002baa <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e000      	b.n	8002bac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f003 0308 	and.w	r3, r3, #8
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d101      	bne.n	8002bd0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e000      	b.n	8002bd2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
	...

08002be0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002be0:	b590      	push	{r4, r7, lr}
 8002be2:	b089      	sub	sp, #36	@ 0x24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e1ee      	b.n	8002fd8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d109      	bne.n	8002c1c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f7fe fdab 	bl	8001764 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ff67 	bl	8002af4 <LL_ADC_IsDeepPowerDownEnabled>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d004      	beq.n	8002c36 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff4d 	bl	8002ad0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff ff82 	bl	8002b44 <LL_ADC_IsInternalRegulatorEnabled>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d114      	bne.n	8002c70 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff ff66 	bl	8002b1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c50:	4b8e      	ldr	r3, [pc, #568]	@ (8002e8c <HAL_ADC_Init+0x2ac>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	099b      	lsrs	r3, r3, #6
 8002c56:	4a8e      	ldr	r2, [pc, #568]	@ (8002e90 <HAL_ADC_Init+0x2b0>)
 8002c58:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5c:	099b      	lsrs	r3, r3, #6
 8002c5e:	3301      	adds	r3, #1
 8002c60:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c62:	e002      	b.n	8002c6a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1f9      	bne.n	8002c64 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff65 	bl	8002b44 <LL_ADC_IsInternalRegulatorEnabled>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10d      	bne.n	8002c9c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c84:	f043 0210 	orr.w	r2, r3, #16
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c90:	f043 0201 	orr.w	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff ff76 	bl	8002b92 <LL_ADC_REG_IsConversionOngoing>
 8002ca6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cac:	f003 0310 	and.w	r3, r3, #16
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f040 8188 	bne.w	8002fc6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f040 8184 	bne.w	8002fc6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002cc6:	f043 0202 	orr.w	r2, r3, #2
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff ff4a 	bl	8002b6c <LL_ADC_IsEnabled>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d136      	bne.n	8002d4c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a6c      	ldr	r2, [pc, #432]	@ (8002e94 <HAL_ADC_Init+0x2b4>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d004      	beq.n	8002cf2 <HAL_ADC_Init+0x112>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a6a      	ldr	r2, [pc, #424]	@ (8002e98 <HAL_ADC_Init+0x2b8>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d10e      	bne.n	8002d10 <HAL_ADC_Init+0x130>
 8002cf2:	4868      	ldr	r0, [pc, #416]	@ (8002e94 <HAL_ADC_Init+0x2b4>)
 8002cf4:	f7ff ff3a 	bl	8002b6c <LL_ADC_IsEnabled>
 8002cf8:	4604      	mov	r4, r0
 8002cfa:	4867      	ldr	r0, [pc, #412]	@ (8002e98 <HAL_ADC_Init+0x2b8>)
 8002cfc:	f7ff ff36 	bl	8002b6c <LL_ADC_IsEnabled>
 8002d00:	4603      	mov	r3, r0
 8002d02:	4323      	orrs	r3, r4
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	bf0c      	ite	eq
 8002d08:	2301      	moveq	r3, #1
 8002d0a:	2300      	movne	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	e008      	b.n	8002d22 <HAL_ADC_Init+0x142>
 8002d10:	4862      	ldr	r0, [pc, #392]	@ (8002e9c <HAL_ADC_Init+0x2bc>)
 8002d12:	f7ff ff2b 	bl	8002b6c <LL_ADC_IsEnabled>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d012      	beq.n	8002d4c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a5a      	ldr	r2, [pc, #360]	@ (8002e94 <HAL_ADC_Init+0x2b4>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d004      	beq.n	8002d3a <HAL_ADC_Init+0x15a>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a58      	ldr	r2, [pc, #352]	@ (8002e98 <HAL_ADC_Init+0x2b8>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d101      	bne.n	8002d3e <HAL_ADC_Init+0x15e>
 8002d3a:	4a59      	ldr	r2, [pc, #356]	@ (8002ea0 <HAL_ADC_Init+0x2c0>)
 8002d3c:	e000      	b.n	8002d40 <HAL_ADC_Init+0x160>
 8002d3e:	4a59      	ldr	r2, [pc, #356]	@ (8002ea4 <HAL_ADC_Init+0x2c4>)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	4619      	mov	r1, r3
 8002d46:	4610      	mov	r0, r2
 8002d48:	f7ff fcca 	bl	80026e0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a52      	ldr	r2, [pc, #328]	@ (8002e9c <HAL_ADC_Init+0x2bc>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d129      	bne.n	8002daa <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	7e5b      	ldrb	r3, [r3, #25]
 8002d5a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002d60:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002d66:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	2b08      	cmp	r3, #8
 8002d6e:	d013      	beq.n	8002d98 <HAL_ADC_Init+0x1b8>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	2b0c      	cmp	r3, #12
 8002d76:	d00d      	beq.n	8002d94 <HAL_ADC_Init+0x1b4>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b1c      	cmp	r3, #28
 8002d7e:	d007      	beq.n	8002d90 <HAL_ADC_Init+0x1b0>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	2b18      	cmp	r3, #24
 8002d86:	d101      	bne.n	8002d8c <HAL_ADC_Init+0x1ac>
 8002d88:	2318      	movs	r3, #24
 8002d8a:	e006      	b.n	8002d9a <HAL_ADC_Init+0x1ba>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	e004      	b.n	8002d9a <HAL_ADC_Init+0x1ba>
 8002d90:	2310      	movs	r3, #16
 8002d92:	e002      	b.n	8002d9a <HAL_ADC_Init+0x1ba>
 8002d94:	2308      	movs	r3, #8
 8002d96:	e000      	b.n	8002d9a <HAL_ADC_Init+0x1ba>
 8002d98:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002d9a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002da4:	4313      	orrs	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
 8002da8:	e00e      	b.n	8002dc8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	7e5b      	ldrb	r3, [r3, #25]
 8002dae:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002db4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002dba:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dc2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d106      	bne.n	8002de0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	045b      	lsls	r3, r3, #17
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d009      	beq.n	8002dfc <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dec:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a26      	ldr	r2, [pc, #152]	@ (8002e9c <HAL_ADC_Init+0x2bc>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d115      	bne.n	8002e32 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	4b26      	ldr	r3, [pc, #152]	@ (8002ea8 <HAL_ADC_Init+0x2c8>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6812      	ldr	r2, [r2, #0]
 8002e14:	69b9      	ldr	r1, [r7, #24]
 8002e16:	430b      	orrs	r3, r1
 8002e18:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	611a      	str	r2, [r3, #16]
 8002e30:	e009      	b.n	8002e46 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	4b1c      	ldr	r3, [pc, #112]	@ (8002eac <HAL_ADC_Init+0x2cc>)
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	69b9      	ldr	r1, [r7, #24]
 8002e42:	430b      	orrs	r3, r1
 8002e44:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff fea1 	bl	8002b92 <LL_ADC_REG_IsConversionOngoing>
 8002e50:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff feae 	bl	8002bb8 <LL_ADC_INJ_IsConversionOngoing>
 8002e5c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f040 808e 	bne.w	8002f82 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f040 808a 	bne.w	8002f82 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a0a      	ldr	r2, [pc, #40]	@ (8002e9c <HAL_ADC_Init+0x2bc>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d11b      	bne.n	8002eb0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	7e1b      	ldrb	r3, [r3, #24]
 8002e7c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e84:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
 8002e8a:	e018      	b.n	8002ebe <HAL_ADC_Init+0x2de>
 8002e8c:	24000000 	.word	0x24000000
 8002e90:	053e2d63 	.word	0x053e2d63
 8002e94:	40022000 	.word	0x40022000
 8002e98:	40022100 	.word	0x40022100
 8002e9c:	58026000 	.word	0x58026000
 8002ea0:	40022300 	.word	0x40022300
 8002ea4:	58026300 	.word	0x58026300
 8002ea8:	fff04007 	.word	0xfff04007
 8002eac:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	7e1b      	ldrb	r3, [r3, #24]
 8002eb4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	4b46      	ldr	r3, [pc, #280]	@ (8002fe0 <HAL_ADC_Init+0x400>)
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	69b9      	ldr	r1, [r7, #24]
 8002ece:	430b      	orrs	r3, r1
 8002ed0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d137      	bne.n	8002f4c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a3f      	ldr	r2, [pc, #252]	@ (8002fe4 <HAL_ADC_Init+0x404>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d116      	bne.n	8002f1a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	691a      	ldr	r2, [r3, #16]
 8002ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe8 <HAL_ADC_Init+0x408>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002efe:	4311      	orrs	r1, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f04:	4311      	orrs	r1, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	611a      	str	r2, [r3, #16]
 8002f18:	e020      	b.n	8002f5c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	4b32      	ldr	r3, [pc, #200]	@ (8002fec <HAL_ADC_Init+0x40c>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f28:	3a01      	subs	r2, #1
 8002f2a:	0411      	lsls	r1, r2, #16
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002f30:	4311      	orrs	r1, r2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f36:	4311      	orrs	r1, r2
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	611a      	str	r2, [r3, #16]
 8002f4a:	e007      	b.n	8002f5c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	691a      	ldr	r2, [r3, #16]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a1b      	ldr	r2, [pc, #108]	@ (8002fe4 <HAL_ADC_Init+0x404>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d002      	beq.n	8002f82 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 fd0b 	bl	8003998 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d10c      	bne.n	8002fa4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f90:	f023 010f 	bic.w	r1, r3, #15
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	1e5a      	subs	r2, r3, #1
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fa2:	e007      	b.n	8002fb4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 020f 	bic.w	r2, r2, #15
 8002fb2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb8:	f023 0303 	bic.w	r3, r3, #3
 8002fbc:	f043 0201 	orr.w	r2, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	661a      	str	r2, [r3, #96]	@ 0x60
 8002fc4:	e007      	b.n	8002fd6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fca:	f043 0210 	orr.w	r2, r3, #16
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3724      	adds	r7, #36	@ 0x24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd90      	pop	{r4, r7, pc}
 8002fe0:	ffffbffc 	.word	0xffffbffc
 8002fe4:	58026000 	.word	0x58026000
 8002fe8:	fc00f81f 	.word	0xfc00f81f
 8002fec:	fc00f81e 	.word	0xfc00f81e

08002ff0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ff0:	b590      	push	{r4, r7, lr}
 8002ff2:	b0a5      	sub	sp, #148	@ 0x94
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800300a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4aa4      	ldr	r2, [pc, #656]	@ (80032a4 <HAL_ADC_ConfigChannel+0x2b4>)
 8003012:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800301a:	2b01      	cmp	r3, #1
 800301c:	d102      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x34>
 800301e:	2302      	movs	r3, #2
 8003020:	f000 bca2 	b.w	8003968 <HAL_ADC_ConfigChannel+0x978>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fdae 	bl	8002b92 <LL_ADC_REG_IsConversionOngoing>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	f040 8486 	bne.w	800394a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	db31      	blt.n	80030aa <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a97      	ldr	r2, [pc, #604]	@ (80032a8 <HAL_ADC_ConfigChannel+0x2b8>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d02c      	beq.n	80030aa <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003058:	2b00      	cmp	r3, #0
 800305a:	d108      	bne.n	800306e <HAL_ADC_ConfigChannel+0x7e>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	0e9b      	lsrs	r3, r3, #26
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	2201      	movs	r2, #1
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	e016      	b.n	800309c <HAL_ADC_ConfigChannel+0xac>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003076:	fa93 f3a3 	rbit	r3, r3
 800307a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800307c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800307e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003080:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8003086:	2320      	movs	r3, #32
 8003088:	e003      	b.n	8003092 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800308a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800308c:	fab3 f383 	clz	r3, r3
 8003090:	b2db      	uxtb	r3, r3
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	2201      	movs	r2, #1
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	69d1      	ldr	r1, [r2, #28]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	430b      	orrs	r3, r1
 80030a8:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6818      	ldr	r0, [r3, #0]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	6859      	ldr	r1, [r3, #4]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	f7ff fc72 	bl	80029a0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fd66 	bl	8002b92 <LL_ADC_REG_IsConversionOngoing>
 80030c6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fd72 	bl	8002bb8 <LL_ADC_INJ_IsConversionOngoing>
 80030d4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f040 824a 	bne.w	8003576 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f040 8245 	bne.w	8003576 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6818      	ldr	r0, [r3, #0]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	6819      	ldr	r1, [r3, #0]
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	461a      	mov	r2, r3
 80030fa:	f7ff fc7d 	bl	80029f8 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a69      	ldr	r2, [pc, #420]	@ (80032a8 <HAL_ADC_ConfigChannel+0x2b8>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d10d      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	695a      	ldr	r2, [r3, #20]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	08db      	lsrs	r3, r3, #3
 8003114:	f003 0303 	and.w	r3, r3, #3
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003122:	e032      	b.n	800318a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003124:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_ADC_ConfigChannel+0x2bc>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800312c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003130:	d10b      	bne.n	800314a <HAL_ADC_ConfigChannel+0x15a>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	089b      	lsrs	r3, r3, #2
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	e01d      	b.n	8003186 <HAL_ADC_ConfigChannel+0x196>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x180>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	089b      	lsrs	r3, r3, #2
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	e00a      	b.n	8003186 <HAL_ADC_ConfigChannel+0x196>
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	089b      	lsrs	r3, r3, #2
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	2b04      	cmp	r3, #4
 8003190:	d048      	beq.n	8003224 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6818      	ldr	r0, [r3, #0]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	6919      	ldr	r1, [r3, #16]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031a2:	f7ff fb0b 	bl	80027bc <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a3f      	ldr	r2, [pc, #252]	@ (80032a8 <HAL_ADC_ConfigChannel+0x2b8>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d119      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6818      	ldr	r0, [r3, #0]
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	6919      	ldr	r1, [r3, #16]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	461a      	mov	r2, r3
 80031be:	f7ff fba3 	bl	8002908 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6919      	ldr	r1, [r3, #16]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d102      	bne.n	80031da <HAL_ADC_ConfigChannel+0x1ea>
 80031d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031d8:	e000      	b.n	80031dc <HAL_ADC_ConfigChannel+0x1ec>
 80031da:	2300      	movs	r3, #0
 80031dc:	461a      	mov	r2, r3
 80031de:	f7ff fb71 	bl	80028c4 <LL_ADC_SetOffsetSaturation>
 80031e2:	e1c8      	b.n	8003576 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6818      	ldr	r0, [r3, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	6919      	ldr	r1, [r3, #16]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d102      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x20c>
 80031f6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80031fa:	e000      	b.n	80031fe <HAL_ADC_ConfigChannel+0x20e>
 80031fc:	2300      	movs	r3, #0
 80031fe:	461a      	mov	r2, r3
 8003200:	f7ff fb3e 	bl	8002880 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6818      	ldr	r0, [r3, #0]
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	6919      	ldr	r1, [r3, #16]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	7e1b      	ldrb	r3, [r3, #24]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d102      	bne.n	800321a <HAL_ADC_ConfigChannel+0x22a>
 8003214:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003218:	e000      	b.n	800321c <HAL_ADC_ConfigChannel+0x22c>
 800321a:	2300      	movs	r3, #0
 800321c:	461a      	mov	r2, r3
 800321e:	f7ff fb15 	bl	800284c <LL_ADC_SetDataRightShift>
 8003222:	e1a8      	b.n	8003576 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1f      	ldr	r2, [pc, #124]	@ (80032a8 <HAL_ADC_ConfigChannel+0x2b8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	f040 815b 	bne.w	80034e6 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2100      	movs	r1, #0
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff faf2 	bl	8002820 <LL_ADC_GetOffsetChannel>
 800323c:	4603      	mov	r3, r0
 800323e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10a      	bne.n	800325c <HAL_ADC_ConfigChannel+0x26c>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2100      	movs	r1, #0
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff fae7 	bl	8002820 <LL_ADC_GetOffsetChannel>
 8003252:	4603      	mov	r3, r0
 8003254:	0e9b      	lsrs	r3, r3, #26
 8003256:	f003 021f 	and.w	r2, r3, #31
 800325a:	e017      	b.n	800328c <HAL_ADC_ConfigChannel+0x29c>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2100      	movs	r1, #0
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff fadc 	bl	8002820 <LL_ADC_GetOffsetChannel>
 8003268:	4603      	mov	r3, r0
 800326a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800326e:	fa93 f3a3 	rbit	r3, r3
 8003272:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003274:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003276:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003278:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800327e:	2320      	movs	r3, #32
 8003280:	e003      	b.n	800328a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8003282:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003284:	fab3 f383 	clz	r3, r3
 8003288:	b2db      	uxtb	r3, r3
 800328a:	461a      	mov	r2, r3
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10b      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x2c0>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	0e9b      	lsrs	r3, r3, #26
 800329e:	f003 031f 	and.w	r3, r3, #31
 80032a2:	e017      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x2e4>
 80032a4:	47ff0000 	.word	0x47ff0000
 80032a8:	58026000 	.word	0x58026000
 80032ac:	5c001000 	.word	0x5c001000
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032b8:	fa93 f3a3 	rbit	r3, r3
 80032bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80032be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032c0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80032c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80032c8:	2320      	movs	r3, #32
 80032ca:	e003      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80032cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032ce:	fab3 f383 	clz	r3, r3
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d106      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2200      	movs	r2, #0
 80032de:	2100      	movs	r1, #0
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff fb33 	bl	800294c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2101      	movs	r1, #1
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff fa97 	bl	8002820 <LL_ADC_GetOffsetChannel>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d10a      	bne.n	8003312 <HAL_ADC_ConfigChannel+0x322>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2101      	movs	r1, #1
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff fa8c 	bl	8002820 <LL_ADC_GetOffsetChannel>
 8003308:	4603      	mov	r3, r0
 800330a:	0e9b      	lsrs	r3, r3, #26
 800330c:	f003 021f 	and.w	r2, r3, #31
 8003310:	e017      	b.n	8003342 <HAL_ADC_ConfigChannel+0x352>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2101      	movs	r1, #1
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff fa81 	bl	8002820 <LL_ADC_GetOffsetChannel>
 800331e:	4603      	mov	r3, r0
 8003320:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003324:	fa93 f3a3 	rbit	r3, r3
 8003328:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800332a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800332c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800332e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8003334:	2320      	movs	r3, #32
 8003336:	e003      	b.n	8003340 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003338:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800333a:	fab3 f383 	clz	r3, r3
 800333e:	b2db      	uxtb	r3, r3
 8003340:	461a      	mov	r2, r3
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800334a:	2b00      	cmp	r3, #0
 800334c:	d105      	bne.n	800335a <HAL_ADC_ConfigChannel+0x36a>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	0e9b      	lsrs	r3, r3, #26
 8003354:	f003 031f 	and.w	r3, r3, #31
 8003358:	e011      	b.n	800337e <HAL_ADC_ConfigChannel+0x38e>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003362:	fa93 f3a3 	rbit	r3, r3
 8003366:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800336a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800336c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003372:	2320      	movs	r3, #32
 8003374:	e003      	b.n	800337e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003378:	fab3 f383 	clz	r3, r3
 800337c:	b2db      	uxtb	r3, r3
 800337e:	429a      	cmp	r2, r3
 8003380:	d106      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2200      	movs	r2, #0
 8003388:	2101      	movs	r1, #1
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff fade 	bl	800294c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2102      	movs	r1, #2
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fa42 	bl	8002820 <LL_ADC_GetOffsetChannel>
 800339c:	4603      	mov	r3, r0
 800339e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10a      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x3cc>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2102      	movs	r1, #2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff fa37 	bl	8002820 <LL_ADC_GetOffsetChannel>
 80033b2:	4603      	mov	r3, r0
 80033b4:	0e9b      	lsrs	r3, r3, #26
 80033b6:	f003 021f 	and.w	r2, r3, #31
 80033ba:	e017      	b.n	80033ec <HAL_ADC_ConfigChannel+0x3fc>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2102      	movs	r1, #2
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff fa2c 	bl	8002820 <LL_ADC_GetOffsetChannel>
 80033c8:	4603      	mov	r3, r0
 80033ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ce:	fa93 f3a3 	rbit	r3, r3
 80033d2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80033d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80033de:	2320      	movs	r3, #32
 80033e0:	e003      	b.n	80033ea <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80033e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033e4:	fab3 f383 	clz	r3, r3
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	461a      	mov	r2, r3
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d105      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x414>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	0e9b      	lsrs	r3, r3, #26
 80033fe:	f003 031f 	and.w	r3, r3, #31
 8003402:	e011      	b.n	8003428 <HAL_ADC_ConfigChannel+0x438>
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800340c:	fa93 f3a3 	rbit	r3, r3
 8003410:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003414:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800341c:	2320      	movs	r3, #32
 800341e:	e003      	b.n	8003428 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	429a      	cmp	r2, r3
 800342a:	d106      	bne.n	800343a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2200      	movs	r2, #0
 8003432:	2102      	movs	r1, #2
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fa89 	bl	800294c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2103      	movs	r1, #3
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff f9ed 	bl	8002820 <LL_ADC_GetOffsetChannel>
 8003446:	4603      	mov	r3, r0
 8003448:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10a      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x476>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2103      	movs	r1, #3
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff f9e2 	bl	8002820 <LL_ADC_GetOffsetChannel>
 800345c:	4603      	mov	r3, r0
 800345e:	0e9b      	lsrs	r3, r3, #26
 8003460:	f003 021f 	and.w	r2, r3, #31
 8003464:	e017      	b.n	8003496 <HAL_ADC_ConfigChannel+0x4a6>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2103      	movs	r1, #3
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff f9d7 	bl	8002820 <LL_ADC_GetOffsetChannel>
 8003472:	4603      	mov	r3, r0
 8003474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	fa93 f3a3 	rbit	r3, r3
 800347c:	61fb      	str	r3, [r7, #28]
  return result;
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003488:	2320      	movs	r3, #32
 800348a:	e003      	b.n	8003494 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	fab3 f383 	clz	r3, r3
 8003492:	b2db      	uxtb	r3, r3
 8003494:	461a      	mov	r2, r3
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d105      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x4be>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	0e9b      	lsrs	r3, r3, #26
 80034a8:	f003 031f 	and.w	r3, r3, #31
 80034ac:	e011      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x4e2>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	fa93 f3a3 	rbit	r3, r3
 80034ba:	613b      	str	r3, [r7, #16]
  return result;
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80034c6:	2320      	movs	r3, #32
 80034c8:	e003      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	fab3 f383 	clz	r3, r3
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d14f      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2200      	movs	r2, #0
 80034dc:	2103      	movs	r1, #3
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fa34 	bl	800294c <LL_ADC_SetOffsetState>
 80034e4:	e047      	b.n	8003576 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	069b      	lsls	r3, r3, #26
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d107      	bne.n	800350a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003508:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003510:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	069b      	lsls	r3, r3, #26
 800351a:	429a      	cmp	r2, r3
 800351c:	d107      	bne.n	800352e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800352c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003534:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	069b      	lsls	r3, r3, #26
 800353e:	429a      	cmp	r2, r3
 8003540:	d107      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003550:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003558:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	069b      	lsls	r3, r3, #26
 8003562:	429a      	cmp	r2, r3
 8003564:	d107      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003574:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff faf6 	bl	8002b6c <LL_ADC_IsEnabled>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	f040 81ea 	bne.w	800395c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	6819      	ldr	r1, [r3, #0]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	461a      	mov	r2, r3
 8003596:	f7ff fa5b 	bl	8002a50 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	4a7a      	ldr	r2, [pc, #488]	@ (8003788 <HAL_ADC_ConfigChannel+0x798>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	f040 80e0 	bne.w	8003766 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4977      	ldr	r1, [pc, #476]	@ (800378c <HAL_ADC_ConfigChannel+0x79c>)
 80035b0:	428b      	cmp	r3, r1
 80035b2:	d147      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x654>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4975      	ldr	r1, [pc, #468]	@ (8003790 <HAL_ADC_ConfigChannel+0x7a0>)
 80035ba:	428b      	cmp	r3, r1
 80035bc:	d040      	beq.n	8003640 <HAL_ADC_ConfigChannel+0x650>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4974      	ldr	r1, [pc, #464]	@ (8003794 <HAL_ADC_ConfigChannel+0x7a4>)
 80035c4:	428b      	cmp	r3, r1
 80035c6:	d039      	beq.n	800363c <HAL_ADC_ConfigChannel+0x64c>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4972      	ldr	r1, [pc, #456]	@ (8003798 <HAL_ADC_ConfigChannel+0x7a8>)
 80035ce:	428b      	cmp	r3, r1
 80035d0:	d032      	beq.n	8003638 <HAL_ADC_ConfigChannel+0x648>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4971      	ldr	r1, [pc, #452]	@ (800379c <HAL_ADC_ConfigChannel+0x7ac>)
 80035d8:	428b      	cmp	r3, r1
 80035da:	d02b      	beq.n	8003634 <HAL_ADC_ConfigChannel+0x644>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	496f      	ldr	r1, [pc, #444]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7b0>)
 80035e2:	428b      	cmp	r3, r1
 80035e4:	d024      	beq.n	8003630 <HAL_ADC_ConfigChannel+0x640>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	496e      	ldr	r1, [pc, #440]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7b4>)
 80035ec:	428b      	cmp	r3, r1
 80035ee:	d01d      	beq.n	800362c <HAL_ADC_ConfigChannel+0x63c>
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	496c      	ldr	r1, [pc, #432]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7b8>)
 80035f6:	428b      	cmp	r3, r1
 80035f8:	d016      	beq.n	8003628 <HAL_ADC_ConfigChannel+0x638>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	496b      	ldr	r1, [pc, #428]	@ (80037ac <HAL_ADC_ConfigChannel+0x7bc>)
 8003600:	428b      	cmp	r3, r1
 8003602:	d00f      	beq.n	8003624 <HAL_ADC_ConfigChannel+0x634>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4969      	ldr	r1, [pc, #420]	@ (80037b0 <HAL_ADC_ConfigChannel+0x7c0>)
 800360a:	428b      	cmp	r3, r1
 800360c:	d008      	beq.n	8003620 <HAL_ADC_ConfigChannel+0x630>
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4968      	ldr	r1, [pc, #416]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7c4>)
 8003614:	428b      	cmp	r3, r1
 8003616:	d101      	bne.n	800361c <HAL_ADC_ConfigChannel+0x62c>
 8003618:	4b67      	ldr	r3, [pc, #412]	@ (80037b8 <HAL_ADC_ConfigChannel+0x7c8>)
 800361a:	e0a0      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 800361c:	2300      	movs	r3, #0
 800361e:	e09e      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003620:	4b66      	ldr	r3, [pc, #408]	@ (80037bc <HAL_ADC_ConfigChannel+0x7cc>)
 8003622:	e09c      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003624:	4b66      	ldr	r3, [pc, #408]	@ (80037c0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003626:	e09a      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003628:	4b60      	ldr	r3, [pc, #384]	@ (80037ac <HAL_ADC_ConfigChannel+0x7bc>)
 800362a:	e098      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 800362c:	4b5e      	ldr	r3, [pc, #376]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7b8>)
 800362e:	e096      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003630:	4b64      	ldr	r3, [pc, #400]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7d4>)
 8003632:	e094      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003634:	4b64      	ldr	r3, [pc, #400]	@ (80037c8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003636:	e092      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003638:	4b64      	ldr	r3, [pc, #400]	@ (80037cc <HAL_ADC_ConfigChannel+0x7dc>)
 800363a:	e090      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 800363c:	4b64      	ldr	r3, [pc, #400]	@ (80037d0 <HAL_ADC_ConfigChannel+0x7e0>)
 800363e:	e08e      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003640:	2301      	movs	r3, #1
 8003642:	e08c      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4962      	ldr	r1, [pc, #392]	@ (80037d4 <HAL_ADC_ConfigChannel+0x7e4>)
 800364a:	428b      	cmp	r3, r1
 800364c:	d140      	bne.n	80036d0 <HAL_ADC_ConfigChannel+0x6e0>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	494f      	ldr	r1, [pc, #316]	@ (8003790 <HAL_ADC_ConfigChannel+0x7a0>)
 8003654:	428b      	cmp	r3, r1
 8003656:	d039      	beq.n	80036cc <HAL_ADC_ConfigChannel+0x6dc>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	494d      	ldr	r1, [pc, #308]	@ (8003794 <HAL_ADC_ConfigChannel+0x7a4>)
 800365e:	428b      	cmp	r3, r1
 8003660:	d032      	beq.n	80036c8 <HAL_ADC_ConfigChannel+0x6d8>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	494c      	ldr	r1, [pc, #304]	@ (8003798 <HAL_ADC_ConfigChannel+0x7a8>)
 8003668:	428b      	cmp	r3, r1
 800366a:	d02b      	beq.n	80036c4 <HAL_ADC_ConfigChannel+0x6d4>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	494a      	ldr	r1, [pc, #296]	@ (800379c <HAL_ADC_ConfigChannel+0x7ac>)
 8003672:	428b      	cmp	r3, r1
 8003674:	d024      	beq.n	80036c0 <HAL_ADC_ConfigChannel+0x6d0>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4949      	ldr	r1, [pc, #292]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7b0>)
 800367c:	428b      	cmp	r3, r1
 800367e:	d01d      	beq.n	80036bc <HAL_ADC_ConfigChannel+0x6cc>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4947      	ldr	r1, [pc, #284]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7b4>)
 8003686:	428b      	cmp	r3, r1
 8003688:	d016      	beq.n	80036b8 <HAL_ADC_ConfigChannel+0x6c8>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4946      	ldr	r1, [pc, #280]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7b8>)
 8003690:	428b      	cmp	r3, r1
 8003692:	d00f      	beq.n	80036b4 <HAL_ADC_ConfigChannel+0x6c4>
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4944      	ldr	r1, [pc, #272]	@ (80037ac <HAL_ADC_ConfigChannel+0x7bc>)
 800369a:	428b      	cmp	r3, r1
 800369c:	d008      	beq.n	80036b0 <HAL_ADC_ConfigChannel+0x6c0>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4944      	ldr	r1, [pc, #272]	@ (80037b4 <HAL_ADC_ConfigChannel+0x7c4>)
 80036a4:	428b      	cmp	r3, r1
 80036a6:	d101      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x6bc>
 80036a8:	4b43      	ldr	r3, [pc, #268]	@ (80037b8 <HAL_ADC_ConfigChannel+0x7c8>)
 80036aa:	e058      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036ac:	2300      	movs	r3, #0
 80036ae:	e056      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036b0:	4b43      	ldr	r3, [pc, #268]	@ (80037c0 <HAL_ADC_ConfigChannel+0x7d0>)
 80036b2:	e054      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036b4:	4b3d      	ldr	r3, [pc, #244]	@ (80037ac <HAL_ADC_ConfigChannel+0x7bc>)
 80036b6:	e052      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036b8:	4b3b      	ldr	r3, [pc, #236]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7b8>)
 80036ba:	e050      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036bc:	4b41      	ldr	r3, [pc, #260]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7d4>)
 80036be:	e04e      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036c0:	4b41      	ldr	r3, [pc, #260]	@ (80037c8 <HAL_ADC_ConfigChannel+0x7d8>)
 80036c2:	e04c      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036c4:	4b41      	ldr	r3, [pc, #260]	@ (80037cc <HAL_ADC_ConfigChannel+0x7dc>)
 80036c6:	e04a      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036c8:	4b41      	ldr	r3, [pc, #260]	@ (80037d0 <HAL_ADC_ConfigChannel+0x7e0>)
 80036ca:	e048      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036cc:	2301      	movs	r3, #1
 80036ce:	e046      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4940      	ldr	r1, [pc, #256]	@ (80037d8 <HAL_ADC_ConfigChannel+0x7e8>)
 80036d6:	428b      	cmp	r3, r1
 80036d8:	d140      	bne.n	800375c <HAL_ADC_ConfigChannel+0x76c>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	492c      	ldr	r1, [pc, #176]	@ (8003790 <HAL_ADC_ConfigChannel+0x7a0>)
 80036e0:	428b      	cmp	r3, r1
 80036e2:	d039      	beq.n	8003758 <HAL_ADC_ConfigChannel+0x768>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	492a      	ldr	r1, [pc, #168]	@ (8003794 <HAL_ADC_ConfigChannel+0x7a4>)
 80036ea:	428b      	cmp	r3, r1
 80036ec:	d032      	beq.n	8003754 <HAL_ADC_ConfigChannel+0x764>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4929      	ldr	r1, [pc, #164]	@ (8003798 <HAL_ADC_ConfigChannel+0x7a8>)
 80036f4:	428b      	cmp	r3, r1
 80036f6:	d02b      	beq.n	8003750 <HAL_ADC_ConfigChannel+0x760>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4927      	ldr	r1, [pc, #156]	@ (800379c <HAL_ADC_ConfigChannel+0x7ac>)
 80036fe:	428b      	cmp	r3, r1
 8003700:	d024      	beq.n	800374c <HAL_ADC_ConfigChannel+0x75c>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4926      	ldr	r1, [pc, #152]	@ (80037a0 <HAL_ADC_ConfigChannel+0x7b0>)
 8003708:	428b      	cmp	r3, r1
 800370a:	d01d      	beq.n	8003748 <HAL_ADC_ConfigChannel+0x758>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4924      	ldr	r1, [pc, #144]	@ (80037a4 <HAL_ADC_ConfigChannel+0x7b4>)
 8003712:	428b      	cmp	r3, r1
 8003714:	d016      	beq.n	8003744 <HAL_ADC_ConfigChannel+0x754>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4923      	ldr	r1, [pc, #140]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7b8>)
 800371c:	428b      	cmp	r3, r1
 800371e:	d00f      	beq.n	8003740 <HAL_ADC_ConfigChannel+0x750>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4926      	ldr	r1, [pc, #152]	@ (80037c0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003726:	428b      	cmp	r3, r1
 8003728:	d008      	beq.n	800373c <HAL_ADC_ConfigChannel+0x74c>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	492b      	ldr	r1, [pc, #172]	@ (80037dc <HAL_ADC_ConfigChannel+0x7ec>)
 8003730:	428b      	cmp	r3, r1
 8003732:	d101      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x748>
 8003734:	4b2a      	ldr	r3, [pc, #168]	@ (80037e0 <HAL_ADC_ConfigChannel+0x7f0>)
 8003736:	e012      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003738:	2300      	movs	r3, #0
 800373a:	e010      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 800373c:	4b27      	ldr	r3, [pc, #156]	@ (80037dc <HAL_ADC_ConfigChannel+0x7ec>)
 800373e:	e00e      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003740:	4b1a      	ldr	r3, [pc, #104]	@ (80037ac <HAL_ADC_ConfigChannel+0x7bc>)
 8003742:	e00c      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003744:	4b18      	ldr	r3, [pc, #96]	@ (80037a8 <HAL_ADC_ConfigChannel+0x7b8>)
 8003746:	e00a      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003748:	4b1e      	ldr	r3, [pc, #120]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7d4>)
 800374a:	e008      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 800374c:	4b1e      	ldr	r3, [pc, #120]	@ (80037c8 <HAL_ADC_ConfigChannel+0x7d8>)
 800374e:	e006      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003750:	4b1e      	ldr	r3, [pc, #120]	@ (80037cc <HAL_ADC_ConfigChannel+0x7dc>)
 8003752:	e004      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003754:	4b1e      	ldr	r3, [pc, #120]	@ (80037d0 <HAL_ADC_ConfigChannel+0x7e0>)
 8003756:	e002      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 8003758:	2301      	movs	r3, #1
 800375a:	e000      	b.n	800375e <HAL_ADC_ConfigChannel+0x76e>
 800375c:	2300      	movs	r3, #0
 800375e:	4619      	mov	r1, r3
 8003760:	4610      	mov	r0, r2
 8003762:	f7fe fff1 	bl	8002748 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	f280 80f6 	bge.w	800395c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a05      	ldr	r2, [pc, #20]	@ (800378c <HAL_ADC_ConfigChannel+0x79c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d004      	beq.n	8003784 <HAL_ADC_ConfigChannel+0x794>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a15      	ldr	r2, [pc, #84]	@ (80037d4 <HAL_ADC_ConfigChannel+0x7e4>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d131      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x7f8>
 8003784:	4b17      	ldr	r3, [pc, #92]	@ (80037e4 <HAL_ADC_ConfigChannel+0x7f4>)
 8003786:	e030      	b.n	80037ea <HAL_ADC_ConfigChannel+0x7fa>
 8003788:	47ff0000 	.word	0x47ff0000
 800378c:	40022000 	.word	0x40022000
 8003790:	04300002 	.word	0x04300002
 8003794:	08600004 	.word	0x08600004
 8003798:	0c900008 	.word	0x0c900008
 800379c:	10c00010 	.word	0x10c00010
 80037a0:	14f00020 	.word	0x14f00020
 80037a4:	2a000400 	.word	0x2a000400
 80037a8:	2e300800 	.word	0x2e300800
 80037ac:	32601000 	.word	0x32601000
 80037b0:	43210000 	.word	0x43210000
 80037b4:	4b840000 	.word	0x4b840000
 80037b8:	4fb80000 	.word	0x4fb80000
 80037bc:	47520000 	.word	0x47520000
 80037c0:	36902000 	.word	0x36902000
 80037c4:	25b00200 	.word	0x25b00200
 80037c8:	21800100 	.word	0x21800100
 80037cc:	1d500080 	.word	0x1d500080
 80037d0:	19200040 	.word	0x19200040
 80037d4:	40022100 	.word	0x40022100
 80037d8:	58026000 	.word	0x58026000
 80037dc:	3ac04000 	.word	0x3ac04000
 80037e0:	3ef08000 	.word	0x3ef08000
 80037e4:	40022300 	.word	0x40022300
 80037e8:	4b61      	ldr	r3, [pc, #388]	@ (8003970 <HAL_ADC_ConfigChannel+0x980>)
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fe ff9e 	bl	800272c <LL_ADC_GetCommonPathInternalCh>
 80037f0:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a5f      	ldr	r2, [pc, #380]	@ (8003974 <HAL_ADC_ConfigChannel+0x984>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d004      	beq.n	8003806 <HAL_ADC_ConfigChannel+0x816>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a5d      	ldr	r2, [pc, #372]	@ (8003978 <HAL_ADC_ConfigChannel+0x988>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d10e      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x834>
 8003806:	485b      	ldr	r0, [pc, #364]	@ (8003974 <HAL_ADC_ConfigChannel+0x984>)
 8003808:	f7ff f9b0 	bl	8002b6c <LL_ADC_IsEnabled>
 800380c:	4604      	mov	r4, r0
 800380e:	485a      	ldr	r0, [pc, #360]	@ (8003978 <HAL_ADC_ConfigChannel+0x988>)
 8003810:	f7ff f9ac 	bl	8002b6c <LL_ADC_IsEnabled>
 8003814:	4603      	mov	r3, r0
 8003816:	4323      	orrs	r3, r4
 8003818:	2b00      	cmp	r3, #0
 800381a:	bf0c      	ite	eq
 800381c:	2301      	moveq	r3, #1
 800381e:	2300      	movne	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e008      	b.n	8003836 <HAL_ADC_ConfigChannel+0x846>
 8003824:	4855      	ldr	r0, [pc, #340]	@ (800397c <HAL_ADC_ConfigChannel+0x98c>)
 8003826:	f7ff f9a1 	bl	8002b6c <LL_ADC_IsEnabled>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	bf0c      	ite	eq
 8003830:	2301      	moveq	r3, #1
 8003832:	2300      	movne	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d07d      	beq.n	8003936 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a50      	ldr	r2, [pc, #320]	@ (8003980 <HAL_ADC_ConfigChannel+0x990>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d130      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x8b6>
 8003844:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003846:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d12b      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a4a      	ldr	r2, [pc, #296]	@ (800397c <HAL_ADC_ConfigChannel+0x98c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	f040 8081 	bne.w	800395c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a45      	ldr	r2, [pc, #276]	@ (8003974 <HAL_ADC_ConfigChannel+0x984>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d004      	beq.n	800386e <HAL_ADC_ConfigChannel+0x87e>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a43      	ldr	r2, [pc, #268]	@ (8003978 <HAL_ADC_ConfigChannel+0x988>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d101      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x882>
 800386e:	4a45      	ldr	r2, [pc, #276]	@ (8003984 <HAL_ADC_ConfigChannel+0x994>)
 8003870:	e000      	b.n	8003874 <HAL_ADC_ConfigChannel+0x884>
 8003872:	4a3f      	ldr	r2, [pc, #252]	@ (8003970 <HAL_ADC_ConfigChannel+0x980>)
 8003874:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003876:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800387a:	4619      	mov	r1, r3
 800387c:	4610      	mov	r0, r2
 800387e:	f7fe ff42 	bl	8002706 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003882:	4b41      	ldr	r3, [pc, #260]	@ (8003988 <HAL_ADC_ConfigChannel+0x998>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	099b      	lsrs	r3, r3, #6
 8003888:	4a40      	ldr	r2, [pc, #256]	@ (800398c <HAL_ADC_ConfigChannel+0x99c>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	099b      	lsrs	r3, r3, #6
 8003890:	3301      	adds	r3, #1
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003896:	e002      	b.n	800389e <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	3b01      	subs	r3, #1
 800389c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1f9      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038a4:	e05a      	b.n	800395c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a39      	ldr	r2, [pc, #228]	@ (8003990 <HAL_ADC_ConfigChannel+0x9a0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d11e      	bne.n	80038ee <HAL_ADC_ConfigChannel+0x8fe>
 80038b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d119      	bne.n	80038ee <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2f      	ldr	r2, [pc, #188]	@ (800397c <HAL_ADC_ConfigChannel+0x98c>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d14b      	bne.n	800395c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a2a      	ldr	r2, [pc, #168]	@ (8003974 <HAL_ADC_ConfigChannel+0x984>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d004      	beq.n	80038d8 <HAL_ADC_ConfigChannel+0x8e8>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a29      	ldr	r2, [pc, #164]	@ (8003978 <HAL_ADC_ConfigChannel+0x988>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d101      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x8ec>
 80038d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003984 <HAL_ADC_ConfigChannel+0x994>)
 80038da:	e000      	b.n	80038de <HAL_ADC_ConfigChannel+0x8ee>
 80038dc:	4a24      	ldr	r2, [pc, #144]	@ (8003970 <HAL_ADC_ConfigChannel+0x980>)
 80038de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038e4:	4619      	mov	r1, r3
 80038e6:	4610      	mov	r0, r2
 80038e8:	f7fe ff0d 	bl	8002706 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038ec:	e036      	b.n	800395c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a28      	ldr	r2, [pc, #160]	@ (8003994 <HAL_ADC_ConfigChannel+0x9a4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d131      	bne.n	800395c <HAL_ADC_ConfigChannel+0x96c>
 80038f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d12c      	bne.n	800395c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a1d      	ldr	r2, [pc, #116]	@ (800397c <HAL_ADC_ConfigChannel+0x98c>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d127      	bne.n	800395c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a18      	ldr	r2, [pc, #96]	@ (8003974 <HAL_ADC_ConfigChannel+0x984>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d004      	beq.n	8003920 <HAL_ADC_ConfigChannel+0x930>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a17      	ldr	r2, [pc, #92]	@ (8003978 <HAL_ADC_ConfigChannel+0x988>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d101      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x934>
 8003920:	4a18      	ldr	r2, [pc, #96]	@ (8003984 <HAL_ADC_ConfigChannel+0x994>)
 8003922:	e000      	b.n	8003926 <HAL_ADC_ConfigChannel+0x936>
 8003924:	4a12      	ldr	r2, [pc, #72]	@ (8003970 <HAL_ADC_ConfigChannel+0x980>)
 8003926:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003928:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800392c:	4619      	mov	r1, r3
 800392e:	4610      	mov	r0, r2
 8003930:	f7fe fee9 	bl	8002706 <LL_ADC_SetCommonPathInternalCh>
 8003934:	e012      	b.n	800395c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800393a:	f043 0220 	orr.w	r2, r3, #32
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003948:	e008      	b.n	800395c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	f043 0220 	orr.w	r2, r3, #32
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003964:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003968:	4618      	mov	r0, r3
 800396a:	3794      	adds	r7, #148	@ 0x94
 800396c:	46bd      	mov	sp, r7
 800396e:	bd90      	pop	{r4, r7, pc}
 8003970:	58026300 	.word	0x58026300
 8003974:	40022000 	.word	0x40022000
 8003978:	40022100 	.word	0x40022100
 800397c:	58026000 	.word	0x58026000
 8003980:	c7520000 	.word	0xc7520000
 8003984:	40022300 	.word	0x40022300
 8003988:	24000000 	.word	0x24000000
 800398c:	053e2d63 	.word	0x053e2d63
 8003990:	c3210000 	.word	0xc3210000
 8003994:	cb840000 	.word	0xcb840000

08003998 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a6c      	ldr	r2, [pc, #432]	@ (8003b58 <ADC_ConfigureBoostMode+0x1c0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d004      	beq.n	80039b4 <ADC_ConfigureBoostMode+0x1c>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a6b      	ldr	r2, [pc, #428]	@ (8003b5c <ADC_ConfigureBoostMode+0x1c4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d109      	bne.n	80039c8 <ADC_ConfigureBoostMode+0x30>
 80039b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003b60 <ADC_ConfigureBoostMode+0x1c8>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	bf14      	ite	ne
 80039c0:	2301      	movne	r3, #1
 80039c2:	2300      	moveq	r3, #0
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	e008      	b.n	80039da <ADC_ConfigureBoostMode+0x42>
 80039c8:	4b66      	ldr	r3, [pc, #408]	@ (8003b64 <ADC_ConfigureBoostMode+0x1cc>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bf14      	ite	ne
 80039d4:	2301      	movne	r3, #1
 80039d6:	2300      	moveq	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d01c      	beq.n	8003a18 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80039de:	f004 f993 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 80039e2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039ec:	d010      	beq.n	8003a10 <ADC_ConfigureBoostMode+0x78>
 80039ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039f2:	d873      	bhi.n	8003adc <ADC_ConfigureBoostMode+0x144>
 80039f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039f8:	d002      	beq.n	8003a00 <ADC_ConfigureBoostMode+0x68>
 80039fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039fe:	d16d      	bne.n	8003adc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	0c1b      	lsrs	r3, r3, #16
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a0c:	60fb      	str	r3, [r7, #12]
        break;
 8003a0e:	e068      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	60fb      	str	r3, [r7, #12]
        break;
 8003a16:	e064      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003a18:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003a1c:	f04f 0100 	mov.w	r1, #0
 8003a20:	f005 fb6e 	bl	8009100 <HAL_RCCEx_GetPeriphCLKFreq>
 8003a24:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003a2e:	d051      	beq.n	8003ad4 <ADC_ConfigureBoostMode+0x13c>
 8003a30:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003a34:	d854      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a36:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003a3a:	d047      	beq.n	8003acc <ADC_ConfigureBoostMode+0x134>
 8003a3c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003a40:	d84e      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a42:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003a46:	d03d      	beq.n	8003ac4 <ADC_ConfigureBoostMode+0x12c>
 8003a48:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003a4c:	d848      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a52:	d033      	beq.n	8003abc <ADC_ConfigureBoostMode+0x124>
 8003a54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a58:	d842      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a5a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003a5e:	d029      	beq.n	8003ab4 <ADC_ConfigureBoostMode+0x11c>
 8003a60:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003a64:	d83c      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a66:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003a6a:	d01a      	beq.n	8003aa2 <ADC_ConfigureBoostMode+0x10a>
 8003a6c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003a70:	d836      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a72:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003a76:	d014      	beq.n	8003aa2 <ADC_ConfigureBoostMode+0x10a>
 8003a78:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003a7c:	d830      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a82:	d00e      	beq.n	8003aa2 <ADC_ConfigureBoostMode+0x10a>
 8003a84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a88:	d82a      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a8a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a8e:	d008      	beq.n	8003aa2 <ADC_ConfigureBoostMode+0x10a>
 8003a90:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a94:	d824      	bhi.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
 8003a96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a9a:	d002      	beq.n	8003aa2 <ADC_ConfigureBoostMode+0x10a>
 8003a9c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003aa0:	d11e      	bne.n	8003ae0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	0c9b      	lsrs	r3, r3, #18
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	60fb      	str	r3, [r7, #12]
        break;
 8003ab2:	e016      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	091b      	lsrs	r3, r3, #4
 8003ab8:	60fb      	str	r3, [r7, #12]
        break;
 8003aba:	e012      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	095b      	lsrs	r3, r3, #5
 8003ac0:	60fb      	str	r3, [r7, #12]
        break;
 8003ac2:	e00e      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	099b      	lsrs	r3, r3, #6
 8003ac8:	60fb      	str	r3, [r7, #12]
        break;
 8003aca:	e00a      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	09db      	lsrs	r3, r3, #7
 8003ad0:	60fb      	str	r3, [r7, #12]
        break;
 8003ad2:	e006      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	0a1b      	lsrs	r3, r3, #8
 8003ad8:	60fb      	str	r3, [r7, #12]
        break;
 8003ada:	e002      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003adc:	bf00      	nop
 8003ade:	e000      	b.n	8003ae2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003ae0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	085b      	lsrs	r3, r3, #1
 8003ae6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4a1f      	ldr	r2, [pc, #124]	@ (8003b68 <ADC_ConfigureBoostMode+0x1d0>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d808      	bhi.n	8003b02 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003afe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003b00:	e025      	b.n	8003b4e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	4a19      	ldr	r2, [pc, #100]	@ (8003b6c <ADC_ConfigureBoostMode+0x1d4>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d80a      	bhi.n	8003b20 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b1c:	609a      	str	r2, [r3, #8]
}
 8003b1e:	e016      	b.n	8003b4e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4a13      	ldr	r2, [pc, #76]	@ (8003b70 <ADC_ConfigureBoostMode+0x1d8>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d80a      	bhi.n	8003b3e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3a:	609a      	str	r2, [r3, #8]
}
 8003b3c:	e007      	b.n	8003b4e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003b4c:	609a      	str	r2, [r3, #8]
}
 8003b4e:	bf00      	nop
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40022000 	.word	0x40022000
 8003b5c:	40022100 	.word	0x40022100
 8003b60:	40022300 	.word	0x40022300
 8003b64:	58026300 	.word	0x58026300
 8003b68:	005f5e10 	.word	0x005f5e10
 8003b6c:	00bebc20 	.word	0x00bebc20
 8003b70:	017d7840 	.word	0x017d7840

08003b74 <LL_ADC_IsEnabled>:
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d101      	bne.n	8003b8c <LL_ADC_IsEnabled+0x18>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e000      	b.n	8003b8e <LL_ADC_IsEnabled+0x1a>
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <LL_ADC_REG_IsConversionOngoing>:
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	d101      	bne.n	8003bb2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003bc0:	b590      	push	{r4, r7, lr}
 8003bc2:	b0a3      	sub	sp, #140	@ 0x8c
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e0c1      	b.n	8003d62 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003be6:	2300      	movs	r3, #0
 8003be8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003bea:	2300      	movs	r3, #0
 8003bec:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a5e      	ldr	r2, [pc, #376]	@ (8003d6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d102      	bne.n	8003bfe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003bf8:	4b5d      	ldr	r3, [pc, #372]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003bfa:	60fb      	str	r3, [r7, #12]
 8003bfc:	e001      	b.n	8003c02 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10b      	bne.n	8003c20 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c0c:	f043 0220 	orr.w	r2, r3, #32
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0a0      	b.n	8003d62 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff ffb9 	bl	8003b9a <LL_ADC_REG_IsConversionOngoing>
 8003c28:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff ffb2 	bl	8003b9a <LL_ADC_REG_IsConversionOngoing>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f040 8081 	bne.w	8003d40 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003c3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d17c      	bne.n	8003d40 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a48      	ldr	r2, [pc, #288]	@ (8003d6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d004      	beq.n	8003c5a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a46      	ldr	r2, [pc, #280]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d101      	bne.n	8003c5e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003c5a:	4b46      	ldr	r3, [pc, #280]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003c5c:	e000      	b.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003c5e:	4b46      	ldr	r3, [pc, #280]	@ (8003d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003c60:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d039      	beq.n	8003cde <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003c6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	431a      	orrs	r2, r3
 8003c78:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c7a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a3a      	ldr	r2, [pc, #232]	@ (8003d6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d004      	beq.n	8003c90 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a39      	ldr	r2, [pc, #228]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d10e      	bne.n	8003cae <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003c90:	4836      	ldr	r0, [pc, #216]	@ (8003d6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c92:	f7ff ff6f 	bl	8003b74 <LL_ADC_IsEnabled>
 8003c96:	4604      	mov	r4, r0
 8003c98:	4835      	ldr	r0, [pc, #212]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c9a:	f7ff ff6b 	bl	8003b74 <LL_ADC_IsEnabled>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	4323      	orrs	r3, r4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bf0c      	ite	eq
 8003ca6:	2301      	moveq	r3, #1
 8003ca8:	2300      	movne	r3, #0
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	e008      	b.n	8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003cae:	4833      	ldr	r0, [pc, #204]	@ (8003d7c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003cb0:	f7ff ff60 	bl	8003b74 <LL_ADC_IsEnabled>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	bf0c      	ite	eq
 8003cba:	2301      	moveq	r3, #1
 8003cbc:	2300      	movne	r3, #0
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d047      	beq.n	8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003cc4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	4b2d      	ldr	r3, [pc, #180]	@ (8003d80 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003cca:	4013      	ands	r3, r2
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	6811      	ldr	r1, [r2, #0]
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	6892      	ldr	r2, [r2, #8]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cda:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003cdc:	e03a      	b.n	8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003cde:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ce6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ce8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a1f      	ldr	r2, [pc, #124]	@ (8003d6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d004      	beq.n	8003cfe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d10e      	bne.n	8003d1c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8003cfe:	481b      	ldr	r0, [pc, #108]	@ (8003d6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003d00:	f7ff ff38 	bl	8003b74 <LL_ADC_IsEnabled>
 8003d04:	4604      	mov	r4, r0
 8003d06:	481a      	ldr	r0, [pc, #104]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003d08:	f7ff ff34 	bl	8003b74 <LL_ADC_IsEnabled>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	4323      	orrs	r3, r4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf0c      	ite	eq
 8003d14:	2301      	moveq	r3, #1
 8003d16:	2300      	movne	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	e008      	b.n	8003d2e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003d1c:	4817      	ldr	r0, [pc, #92]	@ (8003d7c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003d1e:	f7ff ff29 	bl	8003b74 <LL_ADC_IsEnabled>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d010      	beq.n	8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003d32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	4b12      	ldr	r3, [pc, #72]	@ (8003d80 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003d3c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d3e:	e009      	b.n	8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d44:	f043 0220 	orr.w	r2, r3, #32
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003d52:	e000      	b.n	8003d56 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d54:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003d5e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	378c      	adds	r7, #140	@ 0x8c
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd90      	pop	{r4, r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40022000 	.word	0x40022000
 8003d70:	40022100 	.word	0x40022100
 8003d74:	40022300 	.word	0x40022300
 8003d78:	58026300 	.word	0x58026300
 8003d7c:	58026000 	.word	0x58026000
 8003d80:	fffff0e0 	.word	0xfffff0e0

08003d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d94:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <__NVIC_SetPriorityGrouping+0x40>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003da0:	4013      	ands	r3, r2
 8003da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003dac:	4b06      	ldr	r3, [pc, #24]	@ (8003dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003db2:	4a04      	ldr	r2, [pc, #16]	@ (8003dc4 <__NVIC_SetPriorityGrouping+0x40>)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	60d3      	str	r3, [r2, #12]
}
 8003db8:	bf00      	nop
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	e000ed00 	.word	0xe000ed00
 8003dc8:	05fa0000 	.word	0x05fa0000

08003dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dd0:	4b04      	ldr	r3, [pc, #16]	@ (8003de4 <__NVIC_GetPriorityGrouping+0x18>)
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	0a1b      	lsrs	r3, r3, #8
 8003dd6:	f003 0307 	and.w	r3, r3, #7
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	db0b      	blt.n	8003e12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	f003 021f 	and.w	r2, r3, #31
 8003e00:	4907      	ldr	r1, [pc, #28]	@ (8003e20 <__NVIC_EnableIRQ+0x38>)
 8003e02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e06:	095b      	lsrs	r3, r3, #5
 8003e08:	2001      	movs	r0, #1
 8003e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	e000e100 	.word	0xe000e100

08003e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	6039      	str	r1, [r7, #0]
 8003e2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	db0a      	blt.n	8003e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	490c      	ldr	r1, [pc, #48]	@ (8003e70 <__NVIC_SetPriority+0x4c>)
 8003e3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e42:	0112      	lsls	r2, r2, #4
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	440b      	add	r3, r1
 8003e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e4c:	e00a      	b.n	8003e64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	4908      	ldr	r1, [pc, #32]	@ (8003e74 <__NVIC_SetPriority+0x50>)
 8003e54:	88fb      	ldrh	r3, [r7, #6]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	3b04      	subs	r3, #4
 8003e5c:	0112      	lsls	r2, r2, #4
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	440b      	add	r3, r1
 8003e62:	761a      	strb	r2, [r3, #24]
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	e000e100 	.word	0xe000e100
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b089      	sub	sp, #36	@ 0x24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f1c3 0307 	rsb	r3, r3, #7
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	bf28      	it	cs
 8003e96:	2304      	movcs	r3, #4
 8003e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	2b06      	cmp	r3, #6
 8003ea0:	d902      	bls.n	8003ea8 <NVIC_EncodePriority+0x30>
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3b03      	subs	r3, #3
 8003ea6:	e000      	b.n	8003eaa <NVIC_EncodePriority+0x32>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eac:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	43da      	mvns	r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	401a      	ands	r2, r3
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eca:	43d9      	mvns	r1, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed0:	4313      	orrs	r3, r2
         );
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3724      	adds	r7, #36	@ 0x24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
	...

08003ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ef0:	d301      	bcc.n	8003ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e00f      	b.n	8003f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8003f20 <SysTick_Config+0x40>)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003efe:	210f      	movs	r1, #15
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295
 8003f04:	f7ff ff8e 	bl	8003e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f08:	4b05      	ldr	r3, [pc, #20]	@ (8003f20 <SysTick_Config+0x40>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f0e:	4b04      	ldr	r3, [pc, #16]	@ (8003f20 <SysTick_Config+0x40>)
 8003f10:	2207      	movs	r2, #7
 8003f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	e000e010 	.word	0xe000e010

08003f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff29 	bl	8003d84 <__NVIC_SetPriorityGrouping>
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b086      	sub	sp, #24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	4603      	mov	r3, r0
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f48:	f7ff ff40 	bl	8003dcc <__NVIC_GetPriorityGrouping>
 8003f4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	68b9      	ldr	r1, [r7, #8]
 8003f52:	6978      	ldr	r0, [r7, #20]
 8003f54:	f7ff ff90 	bl	8003e78 <NVIC_EncodePriority>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f5e:	4611      	mov	r1, r2
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff ff5f 	bl	8003e24 <__NVIC_SetPriority>
}
 8003f66:	bf00      	nop
 8003f68:	3718      	adds	r7, #24
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b082      	sub	sp, #8
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	4603      	mov	r3, r0
 8003f76:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff ff33 	bl	8003de8 <__NVIC_EnableIRQ>
}
 8003f82:	bf00      	nop
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b082      	sub	sp, #8
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7ff ffa4 	bl	8003ee0 <SysTick_Config>
 8003f98:	4603      	mov	r3, r0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
	...

08003fa4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003fa8:	f3bf 8f5f 	dmb	sy
}
 8003fac:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003fae:	4b07      	ldr	r3, [pc, #28]	@ (8003fcc <HAL_MPU_Disable+0x28>)
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb2:	4a06      	ldr	r2, [pc, #24]	@ (8003fcc <HAL_MPU_Disable+0x28>)
 8003fb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003fba:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <HAL_MPU_Disable+0x2c>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	605a      	str	r2, [r3, #4]
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	e000ed00 	.word	0xe000ed00
 8003fd0:	e000ed90 	.word	0xe000ed90

08003fd4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800400c <HAL_MPU_Enable+0x38>)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f043 0301 	orr.w	r3, r3, #1
 8003fe4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8004010 <HAL_MPU_Enable+0x3c>)
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fea:	4a09      	ldr	r2, [pc, #36]	@ (8004010 <HAL_MPU_Enable+0x3c>)
 8003fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ff0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003ff2:	f3bf 8f4f 	dsb	sy
}
 8003ff6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ff8:	f3bf 8f6f 	isb	sy
}
 8003ffc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003ffe:	bf00      	nop
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	e000ed90 	.word	0xe000ed90
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	785a      	ldrb	r2, [r3, #1]
 8004020:	4b1b      	ldr	r3, [pc, #108]	@ (8004090 <HAL_MPU_ConfigRegion+0x7c>)
 8004022:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004024:	4b1a      	ldr	r3, [pc, #104]	@ (8004090 <HAL_MPU_ConfigRegion+0x7c>)
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	4a19      	ldr	r2, [pc, #100]	@ (8004090 <HAL_MPU_ConfigRegion+0x7c>)
 800402a:	f023 0301 	bic.w	r3, r3, #1
 800402e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004030:	4a17      	ldr	r2, [pc, #92]	@ (8004090 <HAL_MPU_ConfigRegion+0x7c>)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	7b1b      	ldrb	r3, [r3, #12]
 800403c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	7adb      	ldrb	r3, [r3, #11]
 8004042:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004044:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	7a9b      	ldrb	r3, [r3, #10]
 800404a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800404c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	7b5b      	ldrb	r3, [r3, #13]
 8004052:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004054:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	7b9b      	ldrb	r3, [r3, #14]
 800405a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800405c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	7bdb      	ldrb	r3, [r3, #15]
 8004062:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004064:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	7a5b      	ldrb	r3, [r3, #9]
 800406a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800406c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	7a1b      	ldrb	r3, [r3, #8]
 8004072:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004074:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	7812      	ldrb	r2, [r2, #0]
 800407a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800407c:	4a04      	ldr	r2, [pc, #16]	@ (8004090 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800407e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004080:	6113      	str	r3, [r2, #16]
}
 8004082:	bf00      	nop
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	e000ed90 	.word	0xe000ed90

08004094 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b098      	sub	sp, #96	@ 0x60
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800409c:	4a84      	ldr	r2, [pc, #528]	@ (80042b0 <HAL_FDCAN_Init+0x21c>)
 800409e:	f107 030c 	add.w	r3, r7, #12
 80040a2:	4611      	mov	r1, r2
 80040a4:	224c      	movs	r2, #76	@ 0x4c
 80040a6:	4618      	mov	r0, r3
 80040a8:	f00c fd52 	bl	8010b50 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e1c6      	b.n	8004444 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a7e      	ldr	r2, [pc, #504]	@ (80042b4 <HAL_FDCAN_Init+0x220>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d106      	bne.n	80040ce <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80040c8:	461a      	mov	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d106      	bne.n	80040e8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fd fbe6 	bl	80018b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	699a      	ldr	r2, [r3, #24]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 0210 	bic.w	r2, r2, #16
 80040f6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040f8:	f7fe fac2 	bl	8002680 <HAL_GetTick>
 80040fc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80040fe:	e014      	b.n	800412a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004100:	f7fe fabe 	bl	8002680 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b0a      	cmp	r3, #10
 800410c:	d90d      	bls.n	800412a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004114:	f043 0201 	orr.w	r2, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2203      	movs	r2, #3
 8004122:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e18c      	b.n	8004444 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	f003 0308 	and.w	r3, r3, #8
 8004134:	2b08      	cmp	r3, #8
 8004136:	d0e3      	beq.n	8004100 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699a      	ldr	r2, [r3, #24]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0201 	orr.w	r2, r2, #1
 8004146:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004148:	f7fe fa9a 	bl	8002680 <HAL_GetTick>
 800414c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800414e:	e014      	b.n	800417a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004150:	f7fe fa96 	bl	8002680 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b0a      	cmp	r3, #10
 800415c:	d90d      	bls.n	800417a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004164:	f043 0201 	orr.w	r2, r3, #1
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2203      	movs	r2, #3
 8004172:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e164      	b.n	8004444 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0e3      	beq.n	8004150 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0202 	orr.w	r2, r2, #2
 8004196:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	7c1b      	ldrb	r3, [r3, #16]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d108      	bne.n	80041b2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699a      	ldr	r2, [r3, #24]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041ae:	619a      	str	r2, [r3, #24]
 80041b0:	e007      	b.n	80041c2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699a      	ldr	r2, [r3, #24]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041c0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	7c5b      	ldrb	r3, [r3, #17]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d108      	bne.n	80041dc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	699a      	ldr	r2, [r3, #24]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041d8:	619a      	str	r2, [r3, #24]
 80041da:	e007      	b.n	80041ec <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041ea:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	7c9b      	ldrb	r3, [r3, #18]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d108      	bne.n	8004206 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004202:	619a      	str	r2, [r3, #24]
 8004204:	e007      	b.n	8004216 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699a      	ldr	r2, [r3, #24]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004214:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800423a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691a      	ldr	r2, [r3, #16]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f022 0210 	bic.w	r2, r2, #16
 800424a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d108      	bne.n	8004266 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 0204 	orr.w	r2, r2, #4
 8004262:	619a      	str	r2, [r3, #24]
 8004264:	e030      	b.n	80042c8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d02c      	beq.n	80042c8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	2b02      	cmp	r3, #2
 8004274:	d020      	beq.n	80042b8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	699a      	ldr	r2, [r3, #24]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004284:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	691a      	ldr	r2, [r3, #16]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 0210 	orr.w	r2, r2, #16
 8004294:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b03      	cmp	r3, #3
 800429c:	d114      	bne.n	80042c8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699a      	ldr	r2, [r3, #24]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0220 	orr.w	r2, r2, #32
 80042ac:	619a      	str	r2, [r3, #24]
 80042ae:	e00b      	b.n	80042c8 <HAL_FDCAN_Init+0x234>
 80042b0:	0801143c 	.word	0x0801143c
 80042b4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0220 	orr.w	r2, r2, #32
 80042c6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	3b01      	subs	r3, #1
 80042ce:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	3b01      	subs	r3, #1
 80042d6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042d8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80042e0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	3b01      	subs	r3, #1
 80042ea:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80042f0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042f2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042fc:	d115      	bne.n	800432a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004302:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004308:	3b01      	subs	r3, #1
 800430a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800430c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004312:	3b01      	subs	r3, #1
 8004314:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004316:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431e:	3b01      	subs	r3, #1
 8004320:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004326:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004328:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004350:	4413      	add	r3, r2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d011      	beq.n	800437a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800435e:	f023 0107 	bic.w	r1, r3, #7
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	3360      	adds	r3, #96	@ 0x60
 800436a:	443b      	add	r3, r7
 800436c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437e:	2b00      	cmp	r3, #0
 8004380:	d011      	beq.n	80043a6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800438a:	f023 0107 	bic.w	r1, r3, #7
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	3360      	adds	r3, #96	@ 0x60
 8004396:	443b      	add	r3, r7
 8004398:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d012      	beq.n	80043d4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80043b6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	3360      	adds	r3, #96	@ 0x60
 80043c2:	443b      	add	r3, r7
 80043c4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80043c8:	011a      	lsls	r2, r3, #4
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d012      	beq.n	8004402 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80043e4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	3360      	adds	r3, #96	@ 0x60
 80043f0:	443b      	add	r3, r7
 80043f2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80043f6:	021a      	lsls	r2, r3, #8
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a11      	ldr	r2, [pc, #68]	@ (800444c <HAL_FDCAN_Init+0x3b8>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d107      	bne.n	800441c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f022 0203 	bic.w	r2, r2, #3
 800441a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 f80b 	bl	8004450 <FDCAN_CalcultateRamBlockAddresses>
 800443a:	4603      	mov	r3, r0
 800443c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004440:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004444:	4618      	mov	r0, r3
 8004446:	3760      	adds	r7, #96	@ 0x60
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	4000a000 	.word	0x4000a000

08004450 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800445c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004466:	4ba7      	ldr	r3, [pc, #668]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004468:	4013      	ands	r3, r2
 800446a:	68ba      	ldr	r2, [r7, #8]
 800446c:	0091      	lsls	r1, r2, #2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6812      	ldr	r2, [r2, #0]
 8004472:	430b      	orrs	r3, r1
 8004474:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004480:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004488:	041a      	lsls	r2, r3, #16
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	4413      	add	r3, r2
 800449c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80044a6:	4b97      	ldr	r3, [pc, #604]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	68ba      	ldr	r2, [r7, #8]
 80044ac:	0091      	lsls	r1, r2, #2
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6812      	ldr	r2, [r2, #0]
 80044b2:	430b      	orrs	r3, r1
 80044b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c8:	041a      	lsls	r2, r3, #16
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	4413      	add	r3, r2
 80044de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80044e8:	4b86      	ldr	r3, [pc, #536]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	0091      	lsls	r1, r2, #2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	430b      	orrs	r3, r1
 80044f6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004502:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	041a      	lsls	r2, r3, #16
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800451e:	fb02 f303 	mul.w	r3, r2, r3
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	4413      	add	r3, r2
 8004526:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004530:	4b74      	ldr	r3, [pc, #464]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004532:	4013      	ands	r3, r2
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	0091      	lsls	r1, r2, #2
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	430b      	orrs	r3, r1
 800453e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800454a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004552:	041a      	lsls	r2, r3, #16
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004566:	fb02 f303 	mul.w	r3, r2, r3
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	4413      	add	r3, r2
 800456e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004578:	4b62      	ldr	r3, [pc, #392]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800457a:	4013      	ands	r3, r2
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	0091      	lsls	r1, r2, #2
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	430b      	orrs	r3, r1
 8004586:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004592:	fb02 f303 	mul.w	r3, r2, r3
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	4413      	add	r3, r2
 800459a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80045a4:	4b57      	ldr	r3, [pc, #348]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	0091      	lsls	r1, r2, #2
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6812      	ldr	r2, [r2, #0]
 80045b0:	430b      	orrs	r3, r1
 80045b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045be:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	041a      	lsls	r2, r3, #16
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d6:	005b      	lsls	r3, r3, #1
 80045d8:	68ba      	ldr	r2, [r7, #8]
 80045da:	4413      	add	r3, r2
 80045dc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80045e6:	4b47      	ldr	r3, [pc, #284]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80045e8:	4013      	ands	r3, r2
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	0091      	lsls	r1, r2, #2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	430b      	orrs	r3, r1
 80045f4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004600:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004608:	041a      	lsls	r2, r3, #16
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800461c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004624:	061a      	lsls	r2, r3, #24
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004634:	4b34      	ldr	r3, [pc, #208]	@ (8004708 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004636:	4413      	add	r3, r2
 8004638:	009a      	lsls	r2, r3, #2
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	441a      	add	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	441a      	add	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004666:	6879      	ldr	r1, [r7, #4]
 8004668:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800466a:	fb01 f303 	mul.w	r3, r1, r3
 800466e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004670:	441a      	add	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800467e:	6879      	ldr	r1, [r7, #4]
 8004680:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004682:	fb01 f303 	mul.w	r3, r1, r3
 8004686:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004688:	441a      	add	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004696:	6879      	ldr	r1, [r7, #4]
 8004698:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800469a:	fb01 f303 	mul.w	r3, r1, r3
 800469e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80046a0:	441a      	add	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	441a      	add	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c6:	6879      	ldr	r1, [r7, #4]
 80046c8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80046ca:	fb01 f303 	mul.w	r3, r1, r3
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	441a      	add	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80046e6:	fb01 f303 	mul.w	r3, r1, r3
 80046ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80046ec:	441a      	add	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fa:	4a04      	ldr	r2, [pc, #16]	@ (800470c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d915      	bls.n	800472c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004700:	e006      	b.n	8004710 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004702:	bf00      	nop
 8004704:	ffff0003 	.word	0xffff0003
 8004708:	10002b00 	.word	0x10002b00
 800470c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004716:	f043 0220 	orr.w	r2, r3, #32
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2203      	movs	r2, #3
 8004724:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e010      	b.n	800474e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	e005      	b.n	8004740 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	3304      	adds	r3, #4
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	429a      	cmp	r2, r3
 800474a:	d3f3      	bcc.n	8004734 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop

0800475c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800475c:	b480      	push	{r7}
 800475e:	b089      	sub	sp, #36	@ 0x24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800476a:	4b86      	ldr	r3, [pc, #536]	@ (8004984 <HAL_GPIO_Init+0x228>)
 800476c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800476e:	e18c      	b.n	8004a8a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	2101      	movs	r1, #1
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	fa01 f303 	lsl.w	r3, r1, r3
 800477c:	4013      	ands	r3, r2
 800477e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 817e 	beq.w	8004a84 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 0303 	and.w	r3, r3, #3
 8004790:	2b01      	cmp	r3, #1
 8004792:	d005      	beq.n	80047a0 <HAL_GPIO_Init+0x44>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d130      	bne.n	8004802 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	2203      	movs	r2, #3
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	43db      	mvns	r3, r3
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4013      	ands	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047d6:	2201      	movs	r2, #1
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43db      	mvns	r3, r3
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	4013      	ands	r3, r2
 80047e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	091b      	lsrs	r3, r3, #4
 80047ec:	f003 0201 	and.w	r2, r3, #1
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 0303 	and.w	r3, r3, #3
 800480a:	2b03      	cmp	r3, #3
 800480c:	d017      	beq.n	800483e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	2203      	movs	r2, #3
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4013      	ands	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	689a      	ldr	r2, [r3, #8]
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	4313      	orrs	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f003 0303 	and.w	r3, r3, #3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d123      	bne.n	8004892 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	08da      	lsrs	r2, r3, #3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	3208      	adds	r2, #8
 8004852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004856:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	220f      	movs	r2, #15
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	69ba      	ldr	r2, [r7, #24]
 800486a:	4013      	ands	r3, r2
 800486c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	691a      	ldr	r2, [r3, #16]
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	69ba      	ldr	r2, [r7, #24]
 8004880:	4313      	orrs	r3, r2
 8004882:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	08da      	lsrs	r2, r3, #3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3208      	adds	r2, #8
 800488c:	69b9      	ldr	r1, [r7, #24]
 800488e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	2203      	movs	r2, #3
 800489e:	fa02 f303 	lsl.w	r3, r2, r3
 80048a2:	43db      	mvns	r3, r3
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	4013      	ands	r3, r2
 80048a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 0203 	and.w	r2, r3, #3
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	4313      	orrs	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f000 80d8 	beq.w	8004a84 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d4:	4b2c      	ldr	r3, [pc, #176]	@ (8004988 <HAL_GPIO_Init+0x22c>)
 80048d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048da:	4a2b      	ldr	r2, [pc, #172]	@ (8004988 <HAL_GPIO_Init+0x22c>)
 80048dc:	f043 0302 	orr.w	r3, r3, #2
 80048e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80048e4:	4b28      	ldr	r3, [pc, #160]	@ (8004988 <HAL_GPIO_Init+0x22c>)
 80048e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048f2:	4a26      	ldr	r2, [pc, #152]	@ (800498c <HAL_GPIO_Init+0x230>)
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	089b      	lsrs	r3, r3, #2
 80048f8:	3302      	adds	r3, #2
 80048fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	220f      	movs	r2, #15
 800490a:	fa02 f303 	lsl.w	r3, r2, r3
 800490e:	43db      	mvns	r3, r3
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	4013      	ands	r3, r2
 8004914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a1d      	ldr	r2, [pc, #116]	@ (8004990 <HAL_GPIO_Init+0x234>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d04a      	beq.n	80049b4 <HAL_GPIO_Init+0x258>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a1c      	ldr	r2, [pc, #112]	@ (8004994 <HAL_GPIO_Init+0x238>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d02b      	beq.n	800497e <HAL_GPIO_Init+0x222>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a1b      	ldr	r2, [pc, #108]	@ (8004998 <HAL_GPIO_Init+0x23c>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d025      	beq.n	800497a <HAL_GPIO_Init+0x21e>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a1a      	ldr	r2, [pc, #104]	@ (800499c <HAL_GPIO_Init+0x240>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d01f      	beq.n	8004976 <HAL_GPIO_Init+0x21a>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a19      	ldr	r2, [pc, #100]	@ (80049a0 <HAL_GPIO_Init+0x244>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d019      	beq.n	8004972 <HAL_GPIO_Init+0x216>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a18      	ldr	r2, [pc, #96]	@ (80049a4 <HAL_GPIO_Init+0x248>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d013      	beq.n	800496e <HAL_GPIO_Init+0x212>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a17      	ldr	r2, [pc, #92]	@ (80049a8 <HAL_GPIO_Init+0x24c>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d00d      	beq.n	800496a <HAL_GPIO_Init+0x20e>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a16      	ldr	r2, [pc, #88]	@ (80049ac <HAL_GPIO_Init+0x250>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d007      	beq.n	8004966 <HAL_GPIO_Init+0x20a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a15      	ldr	r2, [pc, #84]	@ (80049b0 <HAL_GPIO_Init+0x254>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d101      	bne.n	8004962 <HAL_GPIO_Init+0x206>
 800495e:	2309      	movs	r3, #9
 8004960:	e029      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 8004962:	230a      	movs	r3, #10
 8004964:	e027      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 8004966:	2307      	movs	r3, #7
 8004968:	e025      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 800496a:	2306      	movs	r3, #6
 800496c:	e023      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 800496e:	2305      	movs	r3, #5
 8004970:	e021      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 8004972:	2304      	movs	r3, #4
 8004974:	e01f      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 8004976:	2303      	movs	r3, #3
 8004978:	e01d      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 800497a:	2302      	movs	r3, #2
 800497c:	e01b      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 800497e:	2301      	movs	r3, #1
 8004980:	e019      	b.n	80049b6 <HAL_GPIO_Init+0x25a>
 8004982:	bf00      	nop
 8004984:	58000080 	.word	0x58000080
 8004988:	58024400 	.word	0x58024400
 800498c:	58000400 	.word	0x58000400
 8004990:	58020000 	.word	0x58020000
 8004994:	58020400 	.word	0x58020400
 8004998:	58020800 	.word	0x58020800
 800499c:	58020c00 	.word	0x58020c00
 80049a0:	58021000 	.word	0x58021000
 80049a4:	58021400 	.word	0x58021400
 80049a8:	58021800 	.word	0x58021800
 80049ac:	58021c00 	.word	0x58021c00
 80049b0:	58022400 	.word	0x58022400
 80049b4:	2300      	movs	r3, #0
 80049b6:	69fa      	ldr	r2, [r7, #28]
 80049b8:	f002 0203 	and.w	r2, r2, #3
 80049bc:	0092      	lsls	r2, r2, #2
 80049be:	4093      	lsls	r3, r2
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049c6:	4938      	ldr	r1, [pc, #224]	@ (8004aa8 <HAL_GPIO_Init+0x34c>)
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	089b      	lsrs	r3, r3, #2
 80049cc:	3302      	adds	r3, #2
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	43db      	mvns	r3, r3
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	4013      	ands	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80049fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004a28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	43db      	mvns	r3, r3
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	43db      	mvns	r3, r3
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4013      	ands	r3, r2
 8004a68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	3301      	adds	r3, #1
 8004a88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	fa22 f303 	lsr.w	r3, r2, r3
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f47f ae6b 	bne.w	8004770 <HAL_GPIO_Init+0x14>
  }
}
 8004a9a:	bf00      	nop
 8004a9c:	bf00      	nop
 8004a9e:	3724      	adds	r7, #36	@ 0x24
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	58000400 	.word	0x58000400

08004aac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	887b      	ldrh	r3, [r7, #2]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d002      	beq.n	8004aca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	73fb      	strb	r3, [r7, #15]
 8004ac8:	e001      	b.n	8004ace <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004aca:	2300      	movs	r3, #0
 8004acc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3714      	adds	r7, #20
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	807b      	strh	r3, [r7, #2]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004aec:	787b      	ldrb	r3, [r7, #1]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004af2:	887a      	ldrh	r2, [r7, #2]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004af8:	e003      	b.n	8004b02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004afa:	887b      	ldrh	r3, [r7, #2]
 8004afc:	041a      	lsls	r2, r3, #16
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	619a      	str	r2, [r3, #24]
}
 8004b02:	bf00      	nop
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b085      	sub	sp, #20
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
 8004b16:	460b      	mov	r3, r1
 8004b18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b20:	887a      	ldrh	r2, [r7, #2]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	4013      	ands	r3, r2
 8004b26:	041a      	lsls	r2, r3, #16
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	43d9      	mvns	r1, r3
 8004b2c:	887b      	ldrh	r3, [r7, #2]
 8004b2e:	400b      	ands	r3, r1
 8004b30:	431a      	orrs	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	619a      	str	r2, [r3, #24]
}
 8004b36:	bf00      	nop
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
	...

08004b44 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af02      	add	r7, sp, #8
 8004b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004b50:	f7fd fd96 	bl	8002680 <HAL_GetTick>
 8004b54:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d102      	bne.n	8004b62 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	73fb      	strb	r3, [r7, #15]
 8004b60:	e0a5      	b.n	8004cae <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 809e 	bne.w	8004cae <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fc ff08 	bl	8001988 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004b78:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f89d 	bl	8004cbc <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb8 <HAL_OSPI_Init+0x174>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	68d1      	ldr	r1, [r2, #12]
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	6912      	ldr	r2, [r2, #16]
 8004b94:	3a01      	subs	r2, #1
 8004b96:	0412      	lsls	r2, r2, #16
 8004b98:	4311      	orrs	r1, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6952      	ldr	r2, [r2, #20]
 8004b9e:	3a01      	subs	r2, #1
 8004ba0:	0212      	lsls	r2, r2, #8
 8004ba2:	4311      	orrs	r1, r2
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ba8:	4311      	orrs	r1, r2
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	69d2      	ldr	r2, [r2, #28]
 8004bae:	4311      	orrs	r1, r2
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	430b      	orrs	r3, r1
 8004bb6:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1a      	ldr	r2, [r3, #32]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004be8:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	021a      	lsls	r2, r3, #8
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	430a      	orrs	r2, r1
 8004c02:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	2120      	movs	r1, #32
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 fd4f 	bl	80056b4 <OSPI_WaitFlagStateUntilTimeout>
 8004c16:	4603      	mov	r3, r0
 8004c18:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d146      	bne.n	8004cae <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2e:	1e5a      	subs	r2, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004c56:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c62:	431a      	orrs	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f042 0201 	orr.w	r2, r2, #1
 8004c7c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d107      	bne.n	8004c96 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0202 	orr.w	r2, r2, #2
 8004c94:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c9e:	d103      	bne.n	8004ca8 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ca6:	e002      	b.n	8004cae <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8004cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	f8e0f8f4 	.word	0xf8e0f8f4

08004cbc <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
	...

08004cdc <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b094      	sub	sp, #80	@ 0x50
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a9d      	ldr	r2, [pc, #628]	@ (8004f70 <HAL_OSPIM_Config+0x294>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d105      	bne.n	8004d0a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 8004d02:	2301      	movs	r3, #1
 8004d04:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004d08:	e004      	b.n	8004d14 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004d14:	2300      	movs	r3, #0
 8004d16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004d1a:	e01d      	b.n	8004d58 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004d1c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d20:	3301      	adds	r3, #1
 8004d22:	b2d8      	uxtb	r0, r3
 8004d24:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8004d28:	f107 0114 	add.w	r1, r7, #20
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	4413      	add	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	440b      	add	r3, r1
 8004d36:	4619      	mov	r1, r3
 8004d38:	f000 fcf4 	bl	8005724 <OSPIM_GetConfig>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d005      	beq.n	8004d4e <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2208      	movs	r2, #8
 8004d4c:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004d4e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d52:	3301      	adds	r3, #1
 8004d54:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004d58:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d9dd      	bls.n	8004d1c <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8004d60:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f040 8499 	bne.w	800569c <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004d6a:	4b81      	ldr	r3, [pc, #516]	@ (8004f70 <HAL_OSPIM_Config+0x294>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00b      	beq.n	8004d8e <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004d76:	4b7e      	ldr	r3, [pc, #504]	@ (8004f70 <HAL_OSPIM_Config+0x294>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a7d      	ldr	r2, [pc, #500]	@ (8004f70 <HAL_OSPIM_Config+0x294>)
 8004d7c:	f023 0301 	bic.w	r3, r3, #1
 8004d80:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004d82:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004d86:	f043 0301 	orr.w	r3, r3, #1
 8004d8a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004d8e:	4b79      	ldr	r3, [pc, #484]	@ (8004f74 <HAL_OSPIM_Config+0x298>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00b      	beq.n	8004db2 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004d9a:	4b76      	ldr	r3, [pc, #472]	@ (8004f74 <HAL_OSPIM_Config+0x298>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a75      	ldr	r2, [pc, #468]	@ (8004f74 <HAL_OSPIM_Config+0x298>)
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004da6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004daa:	f043 0302 	orr.w	r3, r3, #2
 8004dae:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004db2:	4971      	ldr	r1, [pc, #452]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004db4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004db6:	4613      	mov	r3, r2
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4413      	add	r3, r2
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	3350      	adds	r3, #80	@ 0x50
 8004dc0:	443b      	add	r3, r7
 8004dc2:	3b34      	subs	r3, #52	@ 0x34
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	6859      	ldr	r1, [r3, #4]
 8004dce:	486a      	ldr	r0, [pc, #424]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004dd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	4413      	add	r3, r2
 8004dd8:	00db      	lsls	r3, r3, #3
 8004dda:	3350      	adds	r3, #80	@ 0x50
 8004ddc:	443b      	add	r3, r7
 8004dde:	3b34      	subs	r3, #52	@ 0x34
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3b01      	subs	r3, #1
 8004de4:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4403      	add	r3, r0
 8004dec:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004dee:	4b62      	ldr	r3, [pc, #392]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 80c0 	beq.w	8004f7c <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004dfc:	4b5e      	ldr	r3, [pc, #376]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a5d      	ldr	r2, [pc, #372]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004e02:	f023 0301 	bic.w	r3, r3, #1
 8004e06:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8004e08:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	f040 8162 	bne.w	80050d6 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8004e12:	4959      	ldr	r1, [pc, #356]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004e14:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e18:	4613      	mov	r3, r2
 8004e1a:	005b      	lsls	r3, r3, #1
 8004e1c:	4413      	add	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	3350      	adds	r3, #80	@ 0x50
 8004e22:	443b      	add	r3, r7
 8004e24:	3b3c      	subs	r3, #60	@ 0x3c
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	440b      	add	r3, r1
 8004e2e:	6859      	ldr	r1, [r3, #4]
 8004e30:	4851      	ldr	r0, [pc, #324]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004e32:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e36:	4613      	mov	r3, r2
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	4413      	add	r3, r2
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	3350      	adds	r3, #80	@ 0x50
 8004e40:	443b      	add	r3, r7
 8004e42:	3b3c      	subs	r3, #60	@ 0x3c
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3b01      	subs	r3, #1
 8004e48:	f041 0202 	orr.w	r2, r1, #2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4403      	add	r3, r0
 8004e50:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004e52:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e56:	4613      	mov	r3, r2
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	4413      	add	r3, r2
 8004e5c:	00db      	lsls	r3, r3, #3
 8004e5e:	3350      	adds	r3, #80	@ 0x50
 8004e60:	443b      	add	r3, r7
 8004e62:	3b38      	subs	r3, #56	@ 0x38
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d01f      	beq.n	8004eaa <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8004e6a:	4943      	ldr	r1, [pc, #268]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004e6c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e70:	4613      	mov	r3, r2
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	4413      	add	r3, r2
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	3350      	adds	r3, #80	@ 0x50
 8004e7a:	443b      	add	r3, r7
 8004e7c:	3b38      	subs	r3, #56	@ 0x38
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	3b01      	subs	r3, #1
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	6859      	ldr	r1, [r3, #4]
 8004e88:	483b      	ldr	r0, [pc, #236]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004e8a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e8e:	4613      	mov	r3, r2
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	4413      	add	r3, r2
 8004e94:	00db      	lsls	r3, r3, #3
 8004e96:	3350      	adds	r3, #80	@ 0x50
 8004e98:	443b      	add	r3, r7
 8004e9a:	3b38      	subs	r3, #56	@ 0x38
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	f041 0220 	orr.w	r2, r1, #32
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4403      	add	r3, r0
 8004ea8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004eaa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004eae:	4613      	mov	r3, r2
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	4413      	add	r3, r2
 8004eb4:	00db      	lsls	r3, r3, #3
 8004eb6:	3350      	adds	r3, #80	@ 0x50
 8004eb8:	443b      	add	r3, r7
 8004eba:	3b30      	subs	r3, #48	@ 0x30
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d023      	beq.n	8004f0a <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004ec2:	492d      	ldr	r1, [pc, #180]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004ec4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ec8:	4613      	mov	r3, r2
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	4413      	add	r3, r2
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	3350      	adds	r3, #80	@ 0x50
 8004ed2:	443b      	add	r3, r7
 8004ed4:	3b30      	subs	r3, #48	@ 0x30
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	440b      	add	r3, r1
 8004ee2:	6859      	ldr	r1, [r3, #4]
 8004ee4:	4824      	ldr	r0, [pc, #144]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004ee6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004eea:	4613      	mov	r3, r2
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	4413      	add	r3, r2
 8004ef0:	00db      	lsls	r3, r3, #3
 8004ef2:	3350      	adds	r3, #80	@ 0x50
 8004ef4:	443b      	add	r3, r7
 8004ef6:	3b30      	subs	r3, #48	@ 0x30
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4403      	add	r3, r0
 8004f08:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004f0a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f0e:	4613      	mov	r3, r2
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	4413      	add	r3, r2
 8004f14:	00db      	lsls	r3, r3, #3
 8004f16:	3350      	adds	r3, #80	@ 0x50
 8004f18:	443b      	add	r3, r7
 8004f1a:	3b2c      	subs	r3, #44	@ 0x2c
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 80d9 	beq.w	80050d6 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004f24:	4914      	ldr	r1, [pc, #80]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004f26:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	00db      	lsls	r3, r3, #3
 8004f32:	3350      	adds	r3, #80	@ 0x50
 8004f34:	443b      	add	r3, r7
 8004f36:	3b2c      	subs	r3, #44	@ 0x2c
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	440b      	add	r3, r1
 8004f44:	6859      	ldr	r1, [r3, #4]
 8004f46:	480c      	ldr	r0, [pc, #48]	@ (8004f78 <HAL_OSPIM_Config+0x29c>)
 8004f48:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	4413      	add	r3, r2
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	3350      	adds	r3, #80	@ 0x50
 8004f56:	443b      	add	r3, r7
 8004f58:	3b2c      	subs	r3, #44	@ 0x2c
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4403      	add	r3, r0
 8004f6a:	605a      	str	r2, [r3, #4]
 8004f6c:	e0b3      	b.n	80050d6 <HAL_OSPIM_Config+0x3fa>
 8004f6e:	bf00      	nop
 8004f70:	52005000 	.word	0x52005000
 8004f74:	5200a000 	.word	0x5200a000
 8004f78:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8004f7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f7e:	4613      	mov	r3, r2
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	4413      	add	r3, r2
 8004f84:	00db      	lsls	r3, r3, #3
 8004f86:	3350      	adds	r3, #80	@ 0x50
 8004f88:	443b      	add	r3, r7
 8004f8a:	3b3c      	subs	r3, #60	@ 0x3c
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	f000 80a1 	beq.w	80050d6 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004f94:	4995      	ldr	r1, [pc, #596]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 8004f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f98:	4613      	mov	r3, r2
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	4413      	add	r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	3350      	adds	r3, #80	@ 0x50
 8004fa2:	443b      	add	r3, r7
 8004fa4:	3b3c      	subs	r3, #60	@ 0x3c
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	440b      	add	r3, r1
 8004fae:	6859      	ldr	r1, [r3, #4]
 8004fb0:	488e      	ldr	r0, [pc, #568]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 8004fb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	4413      	add	r3, r2
 8004fba:	00db      	lsls	r3, r3, #3
 8004fbc:	3350      	adds	r3, #80	@ 0x50
 8004fbe:	443b      	add	r3, r7
 8004fc0:	3b3c      	subs	r3, #60	@ 0x3c
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	f021 0201 	bic.w	r2, r1, #1
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4403      	add	r3, r0
 8004fce:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004fd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	4413      	add	r3, r2
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	3350      	adds	r3, #80	@ 0x50
 8004fdc:	443b      	add	r3, r7
 8004fde:	3b38      	subs	r3, #56	@ 0x38
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d01d      	beq.n	8005022 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004fe6:	4981      	ldr	r1, [pc, #516]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 8004fe8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fea:	4613      	mov	r3, r2
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	4413      	add	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	3350      	adds	r3, #80	@ 0x50
 8004ff4:	443b      	add	r3, r7
 8004ff6:	3b38      	subs	r3, #56	@ 0x38
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	6859      	ldr	r1, [r3, #4]
 8005002:	487a      	ldr	r0, [pc, #488]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 8005004:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005006:	4613      	mov	r3, r2
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	4413      	add	r3, r2
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	3350      	adds	r3, #80	@ 0x50
 8005010:	443b      	add	r3, r7
 8005012:	3b38      	subs	r3, #56	@ 0x38
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	3b01      	subs	r3, #1
 8005018:	f021 0210 	bic.w	r2, r1, #16
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4403      	add	r3, r0
 8005020:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005024:	4613      	mov	r3, r2
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	4413      	add	r3, r2
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	3350      	adds	r3, #80	@ 0x50
 800502e:	443b      	add	r3, r7
 8005030:	3b30      	subs	r3, #48	@ 0x30
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d021      	beq.n	800507c <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8005038:	496c      	ldr	r1, [pc, #432]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 800503a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800503c:	4613      	mov	r3, r2
 800503e:	005b      	lsls	r3, r3, #1
 8005040:	4413      	add	r3, r2
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	3350      	adds	r3, #80	@ 0x50
 8005046:	443b      	add	r3, r7
 8005048:	3b30      	subs	r3, #48	@ 0x30
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3b01      	subs	r3, #1
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	440b      	add	r3, r1
 8005056:	6859      	ldr	r1, [r3, #4]
 8005058:	4864      	ldr	r0, [pc, #400]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 800505a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800505c:	4613      	mov	r3, r2
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	4413      	add	r3, r2
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	3350      	adds	r3, #80	@ 0x50
 8005066:	443b      	add	r3, r7
 8005068:	3b30      	subs	r3, #48	@ 0x30
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3b01      	subs	r3, #1
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4403      	add	r3, r0
 800507a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800507c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800507e:	4613      	mov	r3, r2
 8005080:	005b      	lsls	r3, r3, #1
 8005082:	4413      	add	r3, r2
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	3350      	adds	r3, #80	@ 0x50
 8005088:	443b      	add	r3, r7
 800508a:	3b2c      	subs	r3, #44	@ 0x2c
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d021      	beq.n	80050d6 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8005092:	4956      	ldr	r1, [pc, #344]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 8005094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005096:	4613      	mov	r3, r2
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	4413      	add	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	3350      	adds	r3, #80	@ 0x50
 80050a0:	443b      	add	r3, r7
 80050a2:	3b2c      	subs	r3, #44	@ 0x2c
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	3b01      	subs	r3, #1
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	440b      	add	r3, r1
 80050b0:	6859      	ldr	r1, [r3, #4]
 80050b2:	484e      	ldr	r0, [pc, #312]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 80050b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050b6:	4613      	mov	r3, r2
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	4413      	add	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	3350      	adds	r3, #80	@ 0x50
 80050c0:	443b      	add	r3, r7
 80050c2:	3b2c      	subs	r3, #44	@ 0x2c
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	3b01      	subs	r3, #1
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4403      	add	r3, r0
 80050d4:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	6819      	ldr	r1, [r3, #0]
 80050da:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050de:	4613      	mov	r3, r2
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	4413      	add	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	3350      	adds	r3, #80	@ 0x50
 80050e8:	443b      	add	r3, r7
 80050ea:	3b3c      	subs	r3, #60	@ 0x3c
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4299      	cmp	r1, r3
 80050f0:	d03c      	beq.n	800516c <HAL_OSPIM_Config+0x490>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	6899      	ldr	r1, [r3, #8]
 80050f6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050fa:	4613      	mov	r3, r2
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	4413      	add	r3, r2
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	3350      	adds	r3, #80	@ 0x50
 8005104:	443b      	add	r3, r7
 8005106:	3b34      	subs	r3, #52	@ 0x34
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4299      	cmp	r1, r3
 800510c:	d02e      	beq.n	800516c <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	6859      	ldr	r1, [r3, #4]
 8005112:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005116:	4613      	mov	r3, r2
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	4413      	add	r3, r2
 800511c:	00db      	lsls	r3, r3, #3
 800511e:	3350      	adds	r3, #80	@ 0x50
 8005120:	443b      	add	r3, r7
 8005122:	3b38      	subs	r3, #56	@ 0x38
 8005124:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8005126:	4299      	cmp	r1, r3
 8005128:	d103      	bne.n	8005132 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d11c      	bne.n	800516c <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	68d9      	ldr	r1, [r3, #12]
 8005136:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800513a:	4613      	mov	r3, r2
 800513c:	005b      	lsls	r3, r3, #1
 800513e:	4413      	add	r3, r2
 8005140:	00db      	lsls	r3, r3, #3
 8005142:	3350      	adds	r3, #80	@ 0x50
 8005144:	443b      	add	r3, r7
 8005146:	3b30      	subs	r3, #48	@ 0x30
 8005148:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800514a:	4299      	cmp	r1, r3
 800514c:	d00e      	beq.n	800516c <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	6919      	ldr	r1, [r3, #16]
 8005152:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005156:	4613      	mov	r3, r2
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	4413      	add	r3, r2
 800515c:	00db      	lsls	r3, r3, #3
 800515e:	3350      	adds	r3, #80	@ 0x50
 8005160:	443b      	add	r3, r7
 8005162:	3b2c      	subs	r3, #44	@ 0x2c
 8005164:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005166:	4299      	cmp	r1, r3
 8005168:	f040 810e 	bne.w	8005388 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	6819      	ldr	r1, [r3, #0]
 8005170:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005174:	4613      	mov	r3, r2
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	4413      	add	r3, r2
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	3350      	adds	r3, #80	@ 0x50
 800517e:	443b      	add	r3, r7
 8005180:	3b3c      	subs	r3, #60	@ 0x3c
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4299      	cmp	r1, r3
 8005186:	d133      	bne.n	80051f0 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	6859      	ldr	r1, [r3, #4]
 800518c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005190:	4613      	mov	r3, r2
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	4413      	add	r3, r2
 8005196:	00db      	lsls	r3, r3, #3
 8005198:	3350      	adds	r3, #80	@ 0x50
 800519a:	443b      	add	r3, r7
 800519c:	3b38      	subs	r3, #56	@ 0x38
 800519e:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80051a0:	4299      	cmp	r1, r3
 80051a2:	d125      	bne.n	80051f0 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	68d9      	ldr	r1, [r3, #12]
 80051a8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80051ac:	4613      	mov	r3, r2
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	4413      	add	r3, r2
 80051b2:	00db      	lsls	r3, r3, #3
 80051b4:	3350      	adds	r3, #80	@ 0x50
 80051b6:	443b      	add	r3, r7
 80051b8:	3b30      	subs	r3, #48	@ 0x30
 80051ba:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80051bc:	4299      	cmp	r1, r3
 80051be:	d117      	bne.n	80051f0 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	6919      	ldr	r1, [r3, #16]
 80051c4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80051c8:	4613      	mov	r3, r2
 80051ca:	005b      	lsls	r3, r3, #1
 80051cc:	4413      	add	r3, r2
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	3350      	adds	r3, #80	@ 0x50
 80051d2:	443b      	add	r3, r7
 80051d4:	3b2c      	subs	r3, #44	@ 0x2c
 80051d6:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80051d8:	4299      	cmp	r1, r3
 80051da:	d109      	bne.n	80051f0 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 80051dc:	4b03      	ldr	r3, [pc, #12]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a02      	ldr	r2, [pc, #8]	@ (80051ec <HAL_OSPIM_Config+0x510>)
 80051e2:	f043 0301 	orr.w	r3, r3, #1
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	e0ce      	b.n	8005388 <HAL_OSPIM_Config+0x6ac>
 80051ea:	bf00      	nop
 80051ec:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80051f0:	49bb      	ldr	r1, [pc, #748]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80051f2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80051f6:	4613      	mov	r3, r2
 80051f8:	005b      	lsls	r3, r3, #1
 80051fa:	4413      	add	r3, r2
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	3350      	adds	r3, #80	@ 0x50
 8005200:	443b      	add	r3, r7
 8005202:	3b3c      	subs	r3, #60	@ 0x3c
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3b01      	subs	r3, #1
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	440b      	add	r3, r1
 800520c:	6859      	ldr	r1, [r3, #4]
 800520e:	48b4      	ldr	r0, [pc, #720]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005210:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005214:	4613      	mov	r3, r2
 8005216:	005b      	lsls	r3, r3, #1
 8005218:	4413      	add	r3, r2
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	3350      	adds	r3, #80	@ 0x50
 800521e:	443b      	add	r3, r7
 8005220:	3b3c      	subs	r3, #60	@ 0x3c
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3b01      	subs	r3, #1
 8005226:	f021 0201 	bic.w	r2, r1, #1
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4403      	add	r3, r0
 800522e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8005230:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005234:	4613      	mov	r3, r2
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	4413      	add	r3, r2
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	3350      	adds	r3, #80	@ 0x50
 800523e:	443b      	add	r3, r7
 8005240:	3b38      	subs	r3, #56	@ 0x38
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01f      	beq.n	8005288 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005248:	49a5      	ldr	r1, [pc, #660]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 800524a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800524e:	4613      	mov	r3, r2
 8005250:	005b      	lsls	r3, r3, #1
 8005252:	4413      	add	r3, r2
 8005254:	00db      	lsls	r3, r3, #3
 8005256:	3350      	adds	r3, #80	@ 0x50
 8005258:	443b      	add	r3, r7
 800525a:	3b38      	subs	r3, #56	@ 0x38
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3b01      	subs	r3, #1
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	6859      	ldr	r1, [r3, #4]
 8005266:	489e      	ldr	r0, [pc, #632]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005268:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800526c:	4613      	mov	r3, r2
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	4413      	add	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	3350      	adds	r3, #80	@ 0x50
 8005276:	443b      	add	r3, r7
 8005278:	3b38      	subs	r3, #56	@ 0x38
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	3b01      	subs	r3, #1
 800527e:	f021 0210 	bic.w	r2, r1, #16
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4403      	add	r3, r0
 8005286:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005288:	4995      	ldr	r1, [pc, #596]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 800528a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800528e:	4613      	mov	r3, r2
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	4413      	add	r3, r2
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	3350      	adds	r3, #80	@ 0x50
 8005298:	443b      	add	r3, r7
 800529a:	3b34      	subs	r3, #52	@ 0x34
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	3b01      	subs	r3, #1
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	440b      	add	r3, r1
 80052a4:	6859      	ldr	r1, [r3, #4]
 80052a6:	488e      	ldr	r0, [pc, #568]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80052a8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052ac:	4613      	mov	r3, r2
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	4413      	add	r3, r2
 80052b2:	00db      	lsls	r3, r3, #3
 80052b4:	3350      	adds	r3, #80	@ 0x50
 80052b6:	443b      	add	r3, r7
 80052b8:	3b34      	subs	r3, #52	@ 0x34
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3b01      	subs	r3, #1
 80052be:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4403      	add	r3, r0
 80052c6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80052c8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052cc:	4613      	mov	r3, r2
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	4413      	add	r3, r2
 80052d2:	00db      	lsls	r3, r3, #3
 80052d4:	3350      	adds	r3, #80	@ 0x50
 80052d6:	443b      	add	r3, r7
 80052d8:	3b30      	subs	r3, #48	@ 0x30
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d023      	beq.n	8005328 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052e0:	497f      	ldr	r1, [pc, #508]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80052e2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052e6:	4613      	mov	r3, r2
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	4413      	add	r3, r2
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	3350      	adds	r3, #80	@ 0x50
 80052f0:	443b      	add	r3, r7
 80052f2:	3b30      	subs	r3, #48	@ 0x30
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	440b      	add	r3, r1
 8005300:	6859      	ldr	r1, [r3, #4]
 8005302:	4877      	ldr	r0, [pc, #476]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005304:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005308:	4613      	mov	r3, r2
 800530a:	005b      	lsls	r3, r3, #1
 800530c:	4413      	add	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	3350      	adds	r3, #80	@ 0x50
 8005312:	443b      	add	r3, r7
 8005314:	3b30      	subs	r3, #48	@ 0x30
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3b01      	subs	r3, #1
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4403      	add	r3, r0
 8005326:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005328:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800532c:	4613      	mov	r3, r2
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	4413      	add	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	3350      	adds	r3, #80	@ 0x50
 8005336:	443b      	add	r3, r7
 8005338:	3b2c      	subs	r3, #44	@ 0x2c
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d023      	beq.n	8005388 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005340:	4967      	ldr	r1, [pc, #412]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005342:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005346:	4613      	mov	r3, r2
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	4413      	add	r3, r2
 800534c:	00db      	lsls	r3, r3, #3
 800534e:	3350      	adds	r3, #80	@ 0x50
 8005350:	443b      	add	r3, r7
 8005352:	3b2c      	subs	r3, #44	@ 0x2c
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	3b01      	subs	r3, #1
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	440b      	add	r3, r1
 8005360:	6859      	ldr	r1, [r3, #4]
 8005362:	485f      	ldr	r0, [pc, #380]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005364:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005368:	4613      	mov	r3, r2
 800536a:	005b      	lsls	r3, r3, #1
 800536c:	4413      	add	r3, r2
 800536e:	00db      	lsls	r3, r3, #3
 8005370:	3350      	adds	r3, #80	@ 0x50
 8005372:	443b      	add	r3, r7
 8005374:	3b2c      	subs	r3, #44	@ 0x2c
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3b01      	subs	r3, #1
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4403      	add	r3, r0
 8005386:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8005388:	4a55      	ldr	r2, [pc, #340]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	3b01      	subs	r3, #1
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800539a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800539c:	025b      	lsls	r3, r3, #9
 800539e:	431a      	orrs	r2, r3
 80053a0:	494f      	ldr	r1, [pc, #316]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	440b      	add	r3, r1
 80053b0:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	1e5a      	subs	r2, r3, #1
 80053b8:	4b49      	ldr	r3, [pc, #292]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	0c1b      	lsrs	r3, r3, #16
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d90a      	bls.n	80053da <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 80053c4:	4b46      	ldr	r3, [pc, #280]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	695b      	ldr	r3, [r3, #20]
 80053d0:	3b01      	subs	r3, #1
 80053d2:	041b      	lsls	r3, r3, #16
 80053d4:	4942      	ldr	r1, [pc, #264]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 80053da:	4b41      	ldr	r3, [pc, #260]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 809a 	beq.w	800551c <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 80053e8:	4a3d      	ldr	r2, [pc, #244]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3b01      	subs	r3, #1
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4413      	add	r3, r2
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f023 0203 	bic.w	r2, r3, #3
 80053fa:	4939      	ldr	r1, [pc, #228]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3b01      	subs	r3, #1
 8005402:	f042 0201 	orr.w	r2, r2, #1
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d011      	beq.n	8005438 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8005414:	4a32      	ldr	r2, [pc, #200]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	3b01      	subs	r3, #1
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4413      	add	r3, r2
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005426:	492e      	ldr	r1, [pc, #184]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	3b01      	subs	r3, #1
 800542e:	f042 0210 	orr.w	r2, r2, #16
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d016      	beq.n	8005472 <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005444:	4a26      	ldr	r2, [pc, #152]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	3b01      	subs	r3, #1
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800545a:	4921      	ldr	r1, [pc, #132]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	3b01      	subs	r3, #1
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	440b      	add	r3, r1
 800546e:	605a      	str	r2, [r3, #4]
 8005470:	e019      	b.n	80054a6 <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d015      	beq.n	80054a6 <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800547a:	4a19      	ldr	r2, [pc, #100]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	3b01      	subs	r3, #1
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005490:	4913      	ldr	r1, [pc, #76]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	3b01      	subs	r3, #1
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	440b      	add	r3, r1
 80054a4:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d018      	beq.n	80054e4 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80054b2:	4a0b      	ldr	r2, [pc, #44]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80054c8:	4905      	ldr	r1, [pc, #20]	@ (80054e0 <HAL_OSPIM_Config+0x804>)
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	f003 0301 	and.w	r3, r3, #1
 80054d4:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	440b      	add	r3, r1
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	e0c5      	b.n	800566c <HAL_OSPIM_Config+0x990>
 80054e0:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 80bf 	beq.w	800566c <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80054ee:	4a6e      	ldr	r2, [pc, #440]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4413      	add	r3, r2
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005504:	4968      	ldr	r1, [pc, #416]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	3b01      	subs	r3, #1
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	440b      	add	r3, r1
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	e0a7      	b.n	800566c <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800551c:	4a62      	ldr	r2, [pc, #392]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3b01      	subs	r3, #1
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f023 0203 	bic.w	r2, r3, #3
 800552e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	431a      	orrs	r2, r3
 8005534:	495c      	ldr	r1, [pc, #368]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3b01      	subs	r3, #1
 800553c:	f042 0201 	orr.w	r2, r2, #1
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	440b      	add	r3, r1
 8005544:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d014      	beq.n	8005578 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800554e:	4a56      	ldr	r2, [pc, #344]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	3b01      	subs	r3, #1
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005562:	015b      	lsls	r3, r3, #5
 8005564:	431a      	orrs	r2, r3
 8005566:	4950      	ldr	r1, [pc, #320]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	3b01      	subs	r3, #1
 800556e:	f042 0210 	orr.w	r2, r2, #16
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	440b      	add	r3, r1
 8005576:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d019      	beq.n	80055b8 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005584:	4a48      	ldr	r2, [pc, #288]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	3b01      	subs	r3, #1
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	4413      	add	r3, r2
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800559a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800559c:	049b      	lsls	r3, r3, #18
 800559e:	431a      	orrs	r2, r3
 80055a0:	4941      	ldr	r1, [pc, #260]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	3b01      	subs	r3, #1
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	440b      	add	r3, r1
 80055b4:	605a      	str	r2, [r3, #4]
 80055b6:	e01c      	b.n	80055f2 <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d018      	beq.n	80055f2 <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80055c0:	4a39      	ldr	r2, [pc, #228]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	4413      	add	r3, r2
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80055d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055d8:	069b      	lsls	r3, r3, #26
 80055da:	431a      	orrs	r2, r3
 80055dc:	4932      	ldr	r1, [pc, #200]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	3b01      	subs	r3, #1
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	440b      	add	r3, r1
 80055f0:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d019      	beq.n	8005632 <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80055fe:	4a2a      	ldr	r2, [pc, #168]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	3b01      	subs	r3, #1
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005614:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005616:	049b      	lsls	r3, r3, #18
 8005618:	431a      	orrs	r2, r3
 800561a:	4923      	ldr	r1, [pc, #140]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	3b01      	subs	r3, #1
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	605a      	str	r2, [r3, #4]
 8005630:	e01c      	b.n	800566c <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d018      	beq.n	800566c <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800563a:	4a1b      	ldr	r2, [pc, #108]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	3b01      	subs	r3, #1
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4413      	add	r3, r2
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005652:	069b      	lsls	r3, r3, #26
 8005654:	431a      	orrs	r2, r3
 8005656:	4914      	ldr	r1, [pc, #80]	@ (80056a8 <HAL_OSPIM_Config+0x9cc>)
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	3b01      	subs	r3, #1
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	440b      	add	r3, r1
 800566a:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800566c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005678:	4b0c      	ldr	r3, [pc, #48]	@ (80056ac <HAL_OSPIM_Config+0x9d0>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a0b      	ldr	r2, [pc, #44]	@ (80056ac <HAL_OSPIM_Config+0x9d0>)
 800567e:	f043 0301 	orr.w	r3, r3, #1
 8005682:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8005684:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005688:	f003 0302 	and.w	r3, r3, #2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005690:	4b07      	ldr	r3, [pc, #28]	@ (80056b0 <HAL_OSPIM_Config+0x9d4>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a06      	ldr	r2, [pc, #24]	@ (80056b0 <HAL_OSPIM_Config+0x9d4>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800569c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3750      	adds	r7, #80	@ 0x50
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	5200b400 	.word	0x5200b400
 80056ac:	52005000 	.word	0x52005000
 80056b0:	5200a000 	.word	0x5200a000

080056b4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	603b      	str	r3, [r7, #0]
 80056c0:	4613      	mov	r3, r2
 80056c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80056c4:	e01a      	b.n	80056fc <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056cc:	d016      	beq.n	80056fc <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ce:	f7fc ffd7 	bl	8002680 <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d302      	bcc.n	80056e4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10b      	bne.n	80056fc <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056ea:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f0:	f043 0201 	orr.w	r2, r3, #1
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e00e      	b.n	800571a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6a1a      	ldr	r2, [r3, #32]
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	4013      	ands	r3, r2
 8005706:	2b00      	cmp	r3, #0
 8005708:	bf14      	ite	ne
 800570a:	2301      	movne	r3, #1
 800570c:	2300      	moveq	r3, #0
 800570e:	b2db      	uxtb	r3, r3
 8005710:	461a      	mov	r2, r3
 8005712:	79fb      	ldrb	r3, [r7, #7]
 8005714:	429a      	cmp	r2, r3
 8005716:	d1d6      	bne.n	80056c6 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8005724:	b480      	push	{r7}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	4603      	mov	r3, r0
 800572c:	6039      	str	r1, [r7, #0]
 800572e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005730:	2300      	movs	r3, #0
 8005732:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8005734:	2300      	movs	r3, #0
 8005736:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8005738:	79fb      	ldrb	r3, [r7, #7]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d005      	beq.n	800574a <OSPIM_GetConfig+0x26>
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	2b02      	cmp	r3, #2
 8005742:	d802      	bhi.n	800574a <OSPIM_GetConfig+0x26>
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d102      	bne.n	8005750 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	75fb      	strb	r3, [r7, #23]
 800574e:	e098      	b.n	8005882 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	2200      	movs	r2, #0
 8005754:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2200      	movs	r2, #0
 800575a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	2200      	movs	r2, #0
 8005760:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2200      	movs	r2, #0
 8005766:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	2200      	movs	r2, #0
 800576c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800576e:	79fb      	ldrb	r3, [r7, #7]
 8005770:	2b02      	cmp	r3, #2
 8005772:	d10b      	bne.n	800578c <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8005774:	4b46      	ldr	r3, [pc, #280]	@ (8005890 <OSPIM_GetConfig+0x16c>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d102      	bne.n	8005786 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8005780:	4b44      	ldr	r3, [pc, #272]	@ (8005894 <OSPIM_GetConfig+0x170>)
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	e002      	b.n	800578c <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8005786:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800578a:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800578c:	2300      	movs	r3, #0
 800578e:	60fb      	str	r3, [r7, #12]
 8005790:	e074      	b.n	800587c <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8005792:	4a3f      	ldr	r2, [pc, #252]	@ (8005890 <OSPIM_GetConfig+0x16c>)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	4413      	add	r3, r2
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00a      	beq.n	80057be <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	4053      	eors	r3, r2
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d103      	bne.n	80057be <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f003 0310 	and.w	r3, r3, #16
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00a      	beq.n	80057de <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	4053      	eors	r3, r2
 80057ce:	f003 0320 	and.w	r3, r3, #32
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d103      	bne.n	80057de <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	1c5a      	adds	r2, r3, #1
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00a      	beq.n	80057fe <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	4053      	eors	r3, r2
 80057ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d103      	bne.n	80057fe <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d018      	beq.n	800583a <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	4053      	eors	r3, r2
 800580e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d111      	bne.n	800583a <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d106      	bne.n	800582e <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	3301      	adds	r3, #1
 8005824:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	60da      	str	r2, [r3, #12]
 800582c:	e005      	b.n	800583a <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	3301      	adds	r3, #1
 8005832:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d018      	beq.n	8005876 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4053      	eors	r3, r2
 800584a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d111      	bne.n	8005876 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d106      	bne.n	800586a <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3301      	adds	r3, #1
 8005860:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	611a      	str	r2, [r3, #16]
 8005868:	e005      	b.n	8005876 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	3301      	adds	r3, #1
 800586e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	3301      	adds	r3, #1
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d987      	bls.n	8005792 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8005882:	7dfb      	ldrb	r3, [r7, #23]
}
 8005884:	4618      	mov	r0, r3
 8005886:	371c      	adds	r7, #28
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	5200b400 	.word	0x5200b400
 8005894:	04040222 	.word	0x04040222

08005898 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af02      	add	r7, sp, #8
 800589e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e0fe      	b.n	8005aa8 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d106      	bne.n	80058c4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f00a fd56 	bl	8010370 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2203      	movs	r2, #3
 80058c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4618      	mov	r0, r3
 80058d2:	f007 f8b4 	bl	800ca3e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6818      	ldr	r0, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	7c1a      	ldrb	r2, [r3, #16]
 80058de:	f88d 2000 	strb.w	r2, [sp]
 80058e2:	3304      	adds	r3, #4
 80058e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058e6:	f006 ff85 	bl	800c7f4 <USB_CoreInit>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d005      	beq.n	80058fc <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e0d5      	b.n	8005aa8 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2100      	movs	r1, #0
 8005902:	4618      	mov	r0, r3
 8005904:	f007 f8ac 	bl	800ca60 <USB_SetCurrentMode>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d005      	beq.n	800591a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2202      	movs	r2, #2
 8005912:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e0c6      	b.n	8005aa8 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800591a:	2300      	movs	r3, #0
 800591c:	73fb      	strb	r3, [r7, #15]
 800591e:	e04a      	b.n	80059b6 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005920:	7bfa      	ldrb	r2, [r7, #15]
 8005922:	6879      	ldr	r1, [r7, #4]
 8005924:	4613      	mov	r3, r2
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	4413      	add	r3, r2
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	3315      	adds	r3, #21
 8005930:	2201      	movs	r2, #1
 8005932:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005934:	7bfa      	ldrb	r2, [r7, #15]
 8005936:	6879      	ldr	r1, [r7, #4]
 8005938:	4613      	mov	r3, r2
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	4413      	add	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	440b      	add	r3, r1
 8005942:	3314      	adds	r3, #20
 8005944:	7bfa      	ldrb	r2, [r7, #15]
 8005946:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005948:	7bfa      	ldrb	r2, [r7, #15]
 800594a:	7bfb      	ldrb	r3, [r7, #15]
 800594c:	b298      	uxth	r0, r3
 800594e:	6879      	ldr	r1, [r7, #4]
 8005950:	4613      	mov	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4413      	add	r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	440b      	add	r3, r1
 800595a:	332e      	adds	r3, #46	@ 0x2e
 800595c:	4602      	mov	r2, r0
 800595e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005960:	7bfa      	ldrb	r2, [r7, #15]
 8005962:	6879      	ldr	r1, [r7, #4]
 8005964:	4613      	mov	r3, r2
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	4413      	add	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	440b      	add	r3, r1
 800596e:	3318      	adds	r3, #24
 8005970:	2200      	movs	r2, #0
 8005972:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005974:	7bfa      	ldrb	r2, [r7, #15]
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	4613      	mov	r3, r2
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	4413      	add	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	440b      	add	r3, r1
 8005982:	331c      	adds	r3, #28
 8005984:	2200      	movs	r2, #0
 8005986:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005988:	7bfa      	ldrb	r2, [r7, #15]
 800598a:	6879      	ldr	r1, [r7, #4]
 800598c:	4613      	mov	r3, r2
 800598e:	00db      	lsls	r3, r3, #3
 8005990:	4413      	add	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	440b      	add	r3, r1
 8005996:	3320      	adds	r3, #32
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800599c:	7bfa      	ldrb	r2, [r7, #15]
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	4613      	mov	r3, r2
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	4413      	add	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	440b      	add	r3, r1
 80059aa:	3324      	adds	r3, #36	@ 0x24
 80059ac:	2200      	movs	r2, #0
 80059ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
 80059b2:	3301      	adds	r3, #1
 80059b4:	73fb      	strb	r3, [r7, #15]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	791b      	ldrb	r3, [r3, #4]
 80059ba:	7bfa      	ldrb	r2, [r7, #15]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d3af      	bcc.n	8005920 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059c0:	2300      	movs	r3, #0
 80059c2:	73fb      	strb	r3, [r7, #15]
 80059c4:	e044      	b.n	8005a50 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059c6:	7bfa      	ldrb	r2, [r7, #15]
 80059c8:	6879      	ldr	r1, [r7, #4]
 80059ca:	4613      	mov	r3, r2
 80059cc:	00db      	lsls	r3, r3, #3
 80059ce:	4413      	add	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	440b      	add	r3, r1
 80059d4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80059d8:	2200      	movs	r2, #0
 80059da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80059dc:	7bfa      	ldrb	r2, [r7, #15]
 80059de:	6879      	ldr	r1, [r7, #4]
 80059e0:	4613      	mov	r3, r2
 80059e2:	00db      	lsls	r3, r3, #3
 80059e4:	4413      	add	r3, r2
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	440b      	add	r3, r1
 80059ea:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80059ee:	7bfa      	ldrb	r2, [r7, #15]
 80059f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059f2:	7bfa      	ldrb	r2, [r7, #15]
 80059f4:	6879      	ldr	r1, [r7, #4]
 80059f6:	4613      	mov	r3, r2
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	4413      	add	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	440b      	add	r3, r1
 8005a00:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005a04:	2200      	movs	r2, #0
 8005a06:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a08:	7bfa      	ldrb	r2, [r7, #15]
 8005a0a:	6879      	ldr	r1, [r7, #4]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	4413      	add	r3, r2
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	440b      	add	r3, r1
 8005a16:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a1e:	7bfa      	ldrb	r2, [r7, #15]
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	4613      	mov	r3, r2
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	4413      	add	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	440b      	add	r3, r1
 8005a2c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a34:	7bfa      	ldrb	r2, [r7, #15]
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	00db      	lsls	r3, r3, #3
 8005a3c:	4413      	add	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a46:	2200      	movs	r2, #0
 8005a48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	73fb      	strb	r3, [r7, #15]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	791b      	ldrb	r3, [r3, #4]
 8005a54:	7bfa      	ldrb	r2, [r7, #15]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d3b5      	bcc.n	80059c6 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6818      	ldr	r0, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	7c1a      	ldrb	r2, [r3, #16]
 8005a62:	f88d 2000 	strb.w	r2, [sp]
 8005a66:	3304      	adds	r3, #4
 8005a68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a6a:	f007 f845 	bl	800caf8 <USB_DevInit>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d005      	beq.n	8005a80 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e013      	b.n	8005aa8 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	7b1b      	ldrb	r3, [r3, #12]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d102      	bne.n	8005a9c <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f001 f96e 	bl	8006d78 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f008 f888 	bl	800dbb6 <USB_DevDisconnect>

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_PCD_Start+0x1c>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e022      	b.n	8005b12 <HAL_PCD_Start+0x62>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d009      	beq.n	8005af4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d105      	bne.n	8005af4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f006 ff8f 	bl	800ca1c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f008 f836 	bl	800db74 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005b1a:	b590      	push	{r4, r7, lr}
 8005b1c:	b08d      	sub	sp, #52	@ 0x34
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b28:	6a3b      	ldr	r3, [r7, #32]
 8005b2a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4618      	mov	r0, r3
 8005b32:	f008 f8f4 	bl	800dd1e <USB_GetMode>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f040 84b9 	bne.w	80064b0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f008 f858 	bl	800dbf8 <USB_ReadInterrupts>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f000 84af 	beq.w	80064ae <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	0a1b      	lsrs	r3, r3, #8
 8005b5a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f008 f845 	bl	800dbf8 <USB_ReadInterrupts>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d107      	bne.n	8005b88 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	695a      	ldr	r2, [r3, #20]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f002 0202 	and.w	r2, r2, #2
 8005b86:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f008 f833 	bl	800dbf8 <USB_ReadInterrupts>
 8005b92:	4603      	mov	r3, r0
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b10      	cmp	r3, #16
 8005b9a:	d161      	bne.n	8005c60 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	699a      	ldr	r2, [r3, #24]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f022 0210 	bic.w	r2, r2, #16
 8005baa:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	f003 020f 	and.w	r2, r3, #15
 8005bb8:	4613      	mov	r3, r2
 8005bba:	00db      	lsls	r3, r3, #3
 8005bbc:	4413      	add	r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	3304      	adds	r3, #4
 8005bca:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005bd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bd6:	d124      	bne.n	8005c22 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005bde:	4013      	ands	r3, r2
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d035      	beq.n	8005c50 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	091b      	lsrs	r3, r3, #4
 8005bec:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005bee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6a38      	ldr	r0, [r7, #32]
 8005bf8:	f007 fe6a 	bl	800d8d0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	68da      	ldr	r2, [r3, #12]
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	091b      	lsrs	r3, r3, #4
 8005c04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c08:	441a      	add	r2, r3
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	695a      	ldr	r2, [r3, #20]
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	091b      	lsrs	r3, r3, #4
 8005c16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c1a:	441a      	add	r2, r3
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	615a      	str	r2, [r3, #20]
 8005c20:	e016      	b.n	8005c50 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005c28:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c2c:	d110      	bne.n	8005c50 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c34:	2208      	movs	r2, #8
 8005c36:	4619      	mov	r1, r3
 8005c38:	6a38      	ldr	r0, [r7, #32]
 8005c3a:	f007 fe49 	bl	800d8d0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	695a      	ldr	r2, [r3, #20]
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	091b      	lsrs	r3, r3, #4
 8005c46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c4a:	441a      	add	r2, r3
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	699a      	ldr	r2, [r3, #24]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0210 	orr.w	r2, r2, #16
 8005c5e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f007 ffc7 	bl	800dbf8 <USB_ReadInterrupts>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c74:	f040 80a7 	bne.w	8005dc6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4618      	mov	r0, r3
 8005c82:	f007 ffcc 	bl	800dc1e <USB_ReadDevAllOutEpInterrupt>
 8005c86:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005c88:	e099      	b.n	8005dbe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 808e 	beq.w	8005db2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9c:	b2d2      	uxtb	r2, r2
 8005c9e:	4611      	mov	r1, r2
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f007 fff0 	bl	800dc86 <USB_ReadDevOutEPInterrupt>
 8005ca6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00c      	beq.n	8005ccc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005cc4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 fed0 	bl	8006a6c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f003 0308 	and.w	r3, r3, #8
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00c      	beq.n	8005cf0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	015a      	lsls	r2, r3, #5
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	4413      	add	r3, r2
 8005cde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	2308      	movs	r3, #8
 8005ce6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005ce8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 ffa6 	bl	8006c3c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f003 0310 	and.w	r3, r3, #16
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d008      	beq.n	8005d0c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d06:	461a      	mov	r2, r3
 8005d08:	2310      	movs	r3, #16
 8005d0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d030      	beq.n	8005d78 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d1e:	2b80      	cmp	r3, #128	@ 0x80
 8005d20:	d109      	bne.n	8005d36 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	69fa      	ldr	r2, [r7, #28]
 8005d2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d34:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d38:	4613      	mov	r3, r2
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	4413      	add	r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	4413      	add	r3, r2
 8005d48:	3304      	adds	r3, #4
 8005d4a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	78db      	ldrb	r3, [r3, #3]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d108      	bne.n	8005d66 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	2200      	movs	r2, #0
 8005d58:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	4619      	mov	r1, r3
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f00a fc70 	bl	8010646 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d68:	015a      	lsls	r2, r3, #5
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d72:	461a      	mov	r2, r3
 8005d74:	2302      	movs	r3, #2
 8005d76:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	f003 0320 	and.w	r3, r3, #32
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d008      	beq.n	8005d94 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d84:	015a      	lsls	r2, r3, #5
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	4413      	add	r3, r2
 8005d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d8e:	461a      	mov	r2, r3
 8005d90:	2320      	movs	r3, #32
 8005d92:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d009      	beq.n	8005db2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da0:	015a      	lsls	r2, r3, #5
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	4413      	add	r3, r2
 8005da6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005daa:	461a      	mov	r2, r3
 8005dac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005db0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	3301      	adds	r3, #1
 8005db6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dba:	085b      	lsrs	r3, r3, #1
 8005dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	f47f af62 	bne.w	8005c8a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f007 ff14 	bl	800dbf8 <USB_ReadInterrupts>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dd6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005dda:	f040 80db 	bne.w	8005f94 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f007 ff35 	bl	800dc52 <USB_ReadDevAllInEpInterrupt>
 8005de8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005dee:	e0cd      	b.n	8005f8c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 80c2 	beq.w	8005f80 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	4611      	mov	r1, r2
 8005e06:	4618      	mov	r0, r3
 8005e08:	f007 ff5b 	bl	800dcc2 <USB_ReadDevInEPInterrupt>
 8005e0c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d057      	beq.n	8005ec8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1a:	f003 030f 	and.w	r3, r3, #15
 8005e1e:	2201      	movs	r2, #1
 8005e20:	fa02 f303 	lsl.w	r3, r2, r3
 8005e24:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	43db      	mvns	r3, r3
 8005e32:	69f9      	ldr	r1, [r7, #28]
 8005e34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e38:	4013      	ands	r3, r2
 8005e3a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3e:	015a      	lsls	r2, r3, #5
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e48:	461a      	mov	r2, r3
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	799b      	ldrb	r3, [r3, #6]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d132      	bne.n	8005ebc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	00db      	lsls	r3, r3, #3
 8005e5e:	4413      	add	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	440b      	add	r3, r1
 8005e64:	3320      	adds	r3, #32
 8005e66:	6819      	ldr	r1, [r3, #0]
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	4413      	add	r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	4403      	add	r3, r0
 8005e76:	331c      	adds	r3, #28
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4419      	add	r1, r3
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e80:	4613      	mov	r3, r2
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4403      	add	r3, r0
 8005e8a:	3320      	adds	r3, #32
 8005e8c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d113      	bne.n	8005ebc <HAL_PCD_IRQHandler+0x3a2>
 8005e94:	6879      	ldr	r1, [r7, #4]
 8005e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e98:	4613      	mov	r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	3324      	adds	r3, #36	@ 0x24
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d108      	bne.n	8005ebc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6818      	ldr	r0, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	f007 ff64 	bl	800dd84 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f00a fb47 	bl	8010556 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f003 0308 	and.w	r3, r3, #8
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d008      	beq.n	8005ee4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ede:	461a      	mov	r2, r3
 8005ee0:	2308      	movs	r3, #8
 8005ee2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	f003 0310 	and.w	r3, r3, #16
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d008      	beq.n	8005f00 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef0:	015a      	lsls	r2, r3, #5
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005efa:	461a      	mov	r2, r3
 8005efc:	2310      	movs	r3, #16
 8005efe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0c:	015a      	lsls	r2, r3, #5
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f16:	461a      	mov	r2, r3
 8005f18:	2340      	movs	r3, #64	@ 0x40
 8005f1a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d023      	beq.n	8005f6e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005f26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f28:	6a38      	ldr	r0, [r7, #32]
 8005f2a:	f006 ff43 	bl	800cdb4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f30:	4613      	mov	r3, r2
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	4413      	add	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	3310      	adds	r3, #16
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	4413      	add	r3, r2
 8005f3e:	3304      	adds	r3, #4
 8005f40:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	78db      	ldrb	r3, [r3, #3]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d108      	bne.n	8005f5c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	4619      	mov	r1, r3
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f00a fb87 	bl	801066a <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5e:	015a      	lsls	r2, r3, #5
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	4413      	add	r3, r2
 8005f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f68:	461a      	mov	r2, r3
 8005f6a:	2302      	movs	r3, #2
 8005f6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d003      	beq.n	8005f80 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fcea 	bl	8006954 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f82:	3301      	adds	r3, #1
 8005f84:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f88:	085b      	lsrs	r3, r3, #1
 8005f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	f47f af2e 	bne.w	8005df0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f007 fe2d 	bl	800dbf8 <USB_ReadInterrupts>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fa8:	d122      	bne.n	8005ff0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	69fa      	ldr	r2, [r7, #28]
 8005fb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fb8:	f023 0301 	bic.w	r3, r3, #1
 8005fbc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d108      	bne.n	8005fda <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fef4 	bl	8006dc0 <HAL_PCDEx_LPM_Callback>
 8005fd8:	e002      	b.n	8005fe0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f00a fb25 	bl	801062a <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	695a      	ldr	r2, [r3, #20]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005fee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f007 fdff 	bl	800dbf8 <USB_ReadInterrupts>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006000:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006004:	d112      	bne.n	800602c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b01      	cmp	r3, #1
 8006014:	d102      	bne.n	800601c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f00a faed 	bl	80105f6 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800602a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	f007 fde1 	bl	800dbf8 <USB_ReadInterrupts>
 8006036:	4603      	mov	r3, r0
 8006038:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800603c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006040:	d121      	bne.n	8006086 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006050:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006058:	2b00      	cmp	r3, #0
 800605a:	d111      	bne.n	8006080 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800606a:	089b      	lsrs	r3, r3, #2
 800606c:	f003 020f 	and.w	r2, r3, #15
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006076:	2101      	movs	r1, #1
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 fea1 	bl	8006dc0 <HAL_PCDEx_LPM_Callback>
 800607e:	e002      	b.n	8006086 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f00a fab8 	bl	80105f6 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f007 fdb4 	bl	800dbf8 <USB_ReadInterrupts>
 8006090:	4603      	mov	r3, r0
 8006092:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609a:	f040 80b7 	bne.w	800620c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060ac:	f023 0301 	bic.w	r3, r3, #1
 80060b0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2110      	movs	r1, #16
 80060b8:	4618      	mov	r0, r3
 80060ba:	f006 fe7b 	bl	800cdb4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060be:	2300      	movs	r3, #0
 80060c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060c2:	e046      	b.n	8006152 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80060c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c6:	015a      	lsls	r2, r3, #5
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	4413      	add	r3, r2
 80060cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d0:	461a      	mov	r2, r3
 80060d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060d6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060e8:	0151      	lsls	r1, r2, #5
 80060ea:	69fa      	ldr	r2, [r7, #28]
 80060ec:	440a      	add	r2, r1
 80060ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80060f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060fa:	015a      	lsls	r2, r3, #5
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	4413      	add	r3, r2
 8006100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006104:	461a      	mov	r2, r3
 8006106:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800610a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800610c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	4413      	add	r3, r2
 8006114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800611c:	0151      	lsls	r1, r2, #5
 800611e:	69fa      	ldr	r2, [r7, #28]
 8006120:	440a      	add	r2, r1
 8006122:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006126:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800612a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800612c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612e:	015a      	lsls	r2, r3, #5
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	4413      	add	r3, r2
 8006134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800613c:	0151      	lsls	r1, r2, #5
 800613e:	69fa      	ldr	r2, [r7, #28]
 8006140:	440a      	add	r2, r1
 8006142:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006146:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800614a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800614c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614e:	3301      	adds	r3, #1
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	791b      	ldrb	r3, [r3, #4]
 8006156:	461a      	mov	r2, r3
 8006158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615a:	4293      	cmp	r3, r2
 800615c:	d3b2      	bcc.n	80060c4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	69fa      	ldr	r2, [r7, #28]
 8006168:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800616c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006170:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	7bdb      	ldrb	r3, [r3, #15]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d016      	beq.n	80061a8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006184:	69fa      	ldr	r2, [r7, #28]
 8006186:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800618a:	f043 030b 	orr.w	r3, r3, #11
 800618e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061a0:	f043 030b 	orr.w	r3, r3, #11
 80061a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80061a6:	e015      	b.n	80061d4 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ae:	695a      	ldr	r2, [r3, #20]
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061b6:	4619      	mov	r1, r3
 80061b8:	f242 032b 	movw	r3, #8235	@ 0x202b
 80061bc:	4313      	orrs	r3, r2
 80061be:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	69fa      	ldr	r2, [r7, #28]
 80061ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061ce:	f043 030b 	orr.w	r3, r3, #11
 80061d2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	69fa      	ldr	r2, [r7, #28]
 80061de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061e2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80061e6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6818      	ldr	r0, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061f6:	461a      	mov	r2, r3
 80061f8:	f007 fdc4 	bl	800dd84 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	695a      	ldr	r2, [r3, #20]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800620a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4618      	mov	r0, r3
 8006212:	f007 fcf1 	bl	800dbf8 <USB_ReadInterrupts>
 8006216:	4603      	mov	r3, r0
 8006218:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800621c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006220:	d123      	bne.n	800626a <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4618      	mov	r0, r3
 8006228:	f007 fd88 	bl	800dd3c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4618      	mov	r0, r3
 8006232:	f006 fe38 	bl	800cea6 <USB_GetDevSpeed>
 8006236:	4603      	mov	r3, r0
 8006238:	461a      	mov	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681c      	ldr	r4, [r3, #0]
 8006242:	f001 fd61 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 8006246:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800624c:	461a      	mov	r2, r3
 800624e:	4620      	mov	r0, r4
 8006250:	f006 fb42 	bl	800c8d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f00a f9a6 	bl	80105a6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	695a      	ldr	r2, [r3, #20]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006268:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4618      	mov	r0, r3
 8006270:	f007 fcc2 	bl	800dbf8 <USB_ReadInterrupts>
 8006274:	4603      	mov	r3, r0
 8006276:	f003 0308 	and.w	r3, r3, #8
 800627a:	2b08      	cmp	r3, #8
 800627c:	d10a      	bne.n	8006294 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f00a f983 	bl	801058a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f002 0208 	and.w	r2, r2, #8
 8006292:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4618      	mov	r0, r3
 800629a:	f007 fcad 	bl	800dbf8 <USB_ReadInterrupts>
 800629e:	4603      	mov	r3, r0
 80062a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a4:	2b80      	cmp	r3, #128	@ 0x80
 80062a6:	d123      	bne.n	80062f0 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062b4:	2301      	movs	r3, #1
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062b8:	e014      	b.n	80062e4 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80062ba:	6879      	ldr	r1, [r7, #4]
 80062bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062be:	4613      	mov	r3, r2
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	4413      	add	r3, r2
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	440b      	add	r3, r1
 80062c8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d105      	bne.n	80062de <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80062d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	4619      	mov	r1, r3
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 fb0a 	bl	80068f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	3301      	adds	r3, #1
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	791b      	ldrb	r3, [r3, #4]
 80062e8:	461a      	mov	r2, r3
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d3e4      	bcc.n	80062ba <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4618      	mov	r0, r3
 80062f6:	f007 fc7f 	bl	800dbf8 <USB_ReadInterrupts>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006300:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006304:	d13c      	bne.n	8006380 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006306:	2301      	movs	r3, #1
 8006308:	627b      	str	r3, [r7, #36]	@ 0x24
 800630a:	e02b      	b.n	8006364 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800630c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630e:	015a      	lsls	r2, r3, #5
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	4413      	add	r3, r2
 8006314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006320:	4613      	mov	r3, r2
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	4413      	add	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	440b      	add	r3, r1
 800632a:	3318      	adds	r3, #24
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d115      	bne.n	800635e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006332:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006334:	2b00      	cmp	r3, #0
 8006336:	da12      	bge.n	800635e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633c:	4613      	mov	r3, r2
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	3317      	adds	r3, #23
 8006348:	2201      	movs	r2, #1
 800634a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800634c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634e:	b2db      	uxtb	r3, r3
 8006350:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006354:	b2db      	uxtb	r3, r3
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 faca 	bl	80068f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800635e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006360:	3301      	adds	r3, #1
 8006362:	627b      	str	r3, [r7, #36]	@ 0x24
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	791b      	ldrb	r3, [r3, #4]
 8006368:	461a      	mov	r2, r3
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	4293      	cmp	r3, r2
 800636e:	d3cd      	bcc.n	800630c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695a      	ldr	r2, [r3, #20]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800637e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	f007 fc37 	bl	800dbf8 <USB_ReadInterrupts>
 800638a:	4603      	mov	r3, r0
 800638c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006390:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006394:	d156      	bne.n	8006444 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006396:	2301      	movs	r3, #1
 8006398:	627b      	str	r3, [r7, #36]	@ 0x24
 800639a:	e045      	b.n	8006428 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80063ac:	6879      	ldr	r1, [r7, #4]
 80063ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063b0:	4613      	mov	r3, r2
 80063b2:	00db      	lsls	r3, r3, #3
 80063b4:	4413      	add	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	440b      	add	r3, r1
 80063ba:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d12e      	bne.n	8006422 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80063c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	da2b      	bge.n	8006422 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	0c1a      	lsrs	r2, r3, #16
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80063d4:	4053      	eors	r3, r2
 80063d6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d121      	bne.n	8006422 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063e2:	4613      	mov	r3, r2
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	4413      	add	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	440b      	add	r3, r1
 80063ec:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80063f0:	2201      	movs	r2, #1
 80063f2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006400:	6a3b      	ldr	r3, [r7, #32]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	69fa      	ldr	r2, [r7, #28]
 8006416:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800641a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800641e:	6053      	str	r3, [r2, #4]
            break;
 8006420:	e008      	b.n	8006434 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	3301      	adds	r3, #1
 8006426:	627b      	str	r3, [r7, #36]	@ 0x24
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	791b      	ldrb	r3, [r3, #4]
 800642c:	461a      	mov	r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	4293      	cmp	r3, r2
 8006432:	d3b3      	bcc.n	800639c <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695a      	ldr	r2, [r3, #20]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006442:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f007 fbd5 	bl	800dbf8 <USB_ReadInterrupts>
 800644e:	4603      	mov	r3, r0
 8006450:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006458:	d10a      	bne.n	8006470 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f00a f917 	bl	801068e <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	695a      	ldr	r2, [r3, #20]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800646e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4618      	mov	r0, r3
 8006476:	f007 fbbf 	bl	800dbf8 <USB_ReadInterrupts>
 800647a:	4603      	mov	r3, r0
 800647c:	f003 0304 	and.w	r3, r3, #4
 8006480:	2b04      	cmp	r3, #4
 8006482:	d115      	bne.n	80064b0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d002      	beq.n	800649c <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f00a f907 	bl	80106aa <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6859      	ldr	r1, [r3, #4]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	69ba      	ldr	r2, [r7, #24]
 80064a8:	430a      	orrs	r2, r1
 80064aa:	605a      	str	r2, [r3, #4]
 80064ac:	e000      	b.n	80064b0 <HAL_PCD_IRQHandler+0x996>
      return;
 80064ae:	bf00      	nop
    }
  }
}
 80064b0:	3734      	adds	r7, #52	@ 0x34
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd90      	pop	{r4, r7, pc}

080064b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b082      	sub	sp, #8
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	460b      	mov	r3, r1
 80064c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <HAL_PCD_SetAddress+0x1a>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e012      	b.n	80064f6 <HAL_PCD_SetAddress+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	78fa      	ldrb	r2, [r7, #3]
 80064dc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	78fa      	ldrb	r2, [r7, #3]
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f007 fb1e 	bl	800db28 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b084      	sub	sp, #16
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
 8006506:	4608      	mov	r0, r1
 8006508:	4611      	mov	r1, r2
 800650a:	461a      	mov	r2, r3
 800650c:	4603      	mov	r3, r0
 800650e:	70fb      	strb	r3, [r7, #3]
 8006510:	460b      	mov	r3, r1
 8006512:	803b      	strh	r3, [r7, #0]
 8006514:	4613      	mov	r3, r2
 8006516:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800651c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006520:	2b00      	cmp	r3, #0
 8006522:	da0f      	bge.n	8006544 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	f003 020f 	and.w	r2, r3, #15
 800652a:	4613      	mov	r3, r2
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	4413      	add	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	3310      	adds	r3, #16
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	4413      	add	r3, r2
 8006538:	3304      	adds	r3, #4
 800653a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	705a      	strb	r2, [r3, #1]
 8006542:	e00f      	b.n	8006564 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	f003 020f 	and.w	r2, r3, #15
 800654a:	4613      	mov	r3, r2
 800654c:	00db      	lsls	r3, r3, #3
 800654e:	4413      	add	r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	4413      	add	r3, r2
 800655a:	3304      	adds	r3, #4
 800655c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	b2da      	uxtb	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006570:	883b      	ldrh	r3, [r7, #0]
 8006572:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	78ba      	ldrb	r2, [r7, #2]
 800657e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	785b      	ldrb	r3, [r3, #1]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d004      	beq.n	8006592 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	461a      	mov	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006592:	78bb      	ldrb	r3, [r7, #2]
 8006594:	2b02      	cmp	r3, #2
 8006596:	d102      	bne.n	800659e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d101      	bne.n	80065ac <HAL_PCD_EP_Open+0xae>
 80065a8:	2302      	movs	r3, #2
 80065aa:	e00e      	b.n	80065ca <HAL_PCD_EP_Open+0xcc>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68f9      	ldr	r1, [r7, #12]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f006 fc98 	bl	800cef0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80065c8:	7afb      	ldrb	r3, [r7, #11]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b084      	sub	sp, #16
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
 80065da:	460b      	mov	r3, r1
 80065dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80065de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	da0f      	bge.n	8006606 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065e6:	78fb      	ldrb	r3, [r7, #3]
 80065e8:	f003 020f 	and.w	r2, r3, #15
 80065ec:	4613      	mov	r3, r2
 80065ee:	00db      	lsls	r3, r3, #3
 80065f0:	4413      	add	r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	3310      	adds	r3, #16
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	4413      	add	r3, r2
 80065fa:	3304      	adds	r3, #4
 80065fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2201      	movs	r2, #1
 8006602:	705a      	strb	r2, [r3, #1]
 8006604:	e00f      	b.n	8006626 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006606:	78fb      	ldrb	r3, [r7, #3]
 8006608:	f003 020f 	and.w	r2, r3, #15
 800660c:	4613      	mov	r3, r2
 800660e:	00db      	lsls	r3, r3, #3
 8006610:	4413      	add	r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	4413      	add	r3, r2
 800661c:	3304      	adds	r3, #4
 800661e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006626:	78fb      	ldrb	r3, [r7, #3]
 8006628:	f003 030f 	and.w	r3, r3, #15
 800662c:	b2da      	uxtb	r2, r3
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006638:	2b01      	cmp	r3, #1
 800663a:	d101      	bne.n	8006640 <HAL_PCD_EP_Close+0x6e>
 800663c:	2302      	movs	r3, #2
 800663e:	e00e      	b.n	800665e <HAL_PCD_EP_Close+0x8c>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68f9      	ldr	r1, [r7, #12]
 800664e:	4618      	mov	r0, r3
 8006650:	f006 fcd6 	bl	800d000 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b086      	sub	sp, #24
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	607a      	str	r2, [r7, #4]
 8006670:	603b      	str	r3, [r7, #0]
 8006672:	460b      	mov	r3, r1
 8006674:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006676:	7afb      	ldrb	r3, [r7, #11]
 8006678:	f003 020f 	and.w	r2, r3, #15
 800667c:	4613      	mov	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	4413      	add	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	4413      	add	r3, r2
 800668c:	3304      	adds	r3, #4
 800668e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	2200      	movs	r2, #0
 80066a0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	2200      	movs	r2, #0
 80066a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066a8:	7afb      	ldrb	r3, [r7, #11]
 80066aa:	f003 030f 	and.w	r3, r3, #15
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	799b      	ldrb	r3, [r3, #6]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d102      	bne.n	80066c2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6818      	ldr	r0, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	799b      	ldrb	r3, [r3, #6]
 80066ca:	461a      	mov	r2, r3
 80066cc:	6979      	ldr	r1, [r7, #20]
 80066ce:	f006 fd73 	bl	800d1b8 <USB_EPStartXfer>

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3718      	adds	r7, #24
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	460b      	mov	r3, r1
 80066e6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80066e8:	78fb      	ldrb	r3, [r7, #3]
 80066ea:	f003 020f 	and.w	r2, r3, #15
 80066ee:	6879      	ldr	r1, [r7, #4]
 80066f0:	4613      	mov	r3, r2
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	4413      	add	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	440b      	add	r3, r1
 80066fa:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80066fe:	681b      	ldr	r3, [r3, #0]
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	607a      	str	r2, [r7, #4]
 8006716:	603b      	str	r3, [r7, #0]
 8006718:	460b      	mov	r3, r1
 800671a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800671c:	7afb      	ldrb	r3, [r7, #11]
 800671e:	f003 020f 	and.w	r2, r3, #15
 8006722:	4613      	mov	r3, r2
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	4413      	add	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	3310      	adds	r3, #16
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	4413      	add	r3, r2
 8006730:	3304      	adds	r3, #4
 8006732:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	2200      	movs	r2, #0
 8006744:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	2201      	movs	r2, #1
 800674a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800674c:	7afb      	ldrb	r3, [r7, #11]
 800674e:	f003 030f 	and.w	r3, r3, #15
 8006752:	b2da      	uxtb	r2, r3
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	799b      	ldrb	r3, [r3, #6]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d102      	bne.n	8006766 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	799b      	ldrb	r3, [r3, #6]
 800676e:	461a      	mov	r2, r3
 8006770:	6979      	ldr	r1, [r7, #20]
 8006772:	f006 fd21 	bl	800d1b8 <USB_EPStartXfer>

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	7912      	ldrb	r2, [r2, #4]
 8006796:	4293      	cmp	r3, r2
 8006798:	d901      	bls.n	800679e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e04f      	b.n	800683e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800679e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	da0f      	bge.n	80067c6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	f003 020f 	and.w	r2, r3, #15
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	3310      	adds	r3, #16
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	4413      	add	r3, r2
 80067ba:	3304      	adds	r3, #4
 80067bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	705a      	strb	r2, [r3, #1]
 80067c4:	e00d      	b.n	80067e2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80067c6:	78fa      	ldrb	r2, [r7, #3]
 80067c8:	4613      	mov	r3, r2
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	4413      	add	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	4413      	add	r3, r2
 80067d8:	3304      	adds	r3, #4
 80067da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2201      	movs	r2, #1
 80067e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067e8:	78fb      	ldrb	r3, [r7, #3]
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d101      	bne.n	8006802 <HAL_PCD_EP_SetStall+0x82>
 80067fe:	2302      	movs	r3, #2
 8006800:	e01d      	b.n	800683e <HAL_PCD_EP_SetStall+0xbe>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2201      	movs	r2, #1
 8006806:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68f9      	ldr	r1, [r7, #12]
 8006810:	4618      	mov	r0, r3
 8006812:	f007 f8b5 	bl	800d980 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006816:	78fb      	ldrb	r3, [r7, #3]
 8006818:	f003 030f 	and.w	r3, r3, #15
 800681c:	2b00      	cmp	r3, #0
 800681e:	d109      	bne.n	8006834 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	7999      	ldrb	r1, [r3, #6]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800682e:	461a      	mov	r2, r3
 8006830:	f007 faa8 	bl	800dd84 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
 800684e:	460b      	mov	r3, r1
 8006850:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006852:	78fb      	ldrb	r3, [r7, #3]
 8006854:	f003 030f 	and.w	r3, r3, #15
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	7912      	ldrb	r2, [r2, #4]
 800685c:	4293      	cmp	r3, r2
 800685e:	d901      	bls.n	8006864 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e042      	b.n	80068ea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006864:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006868:	2b00      	cmp	r3, #0
 800686a:	da0f      	bge.n	800688c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800686c:	78fb      	ldrb	r3, [r7, #3]
 800686e:	f003 020f 	and.w	r2, r3, #15
 8006872:	4613      	mov	r3, r2
 8006874:	00db      	lsls	r3, r3, #3
 8006876:	4413      	add	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	3310      	adds	r3, #16
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	4413      	add	r3, r2
 8006880:	3304      	adds	r3, #4
 8006882:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2201      	movs	r2, #1
 8006888:	705a      	strb	r2, [r3, #1]
 800688a:	e00f      	b.n	80068ac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800688c:	78fb      	ldrb	r3, [r7, #3]
 800688e:	f003 020f 	and.w	r2, r3, #15
 8006892:	4613      	mov	r3, r2
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	4413      	add	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	4413      	add	r3, r2
 80068a2:	3304      	adds	r3, #4
 80068a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068b2:	78fb      	ldrb	r3, [r7, #3]
 80068b4:	f003 030f 	and.w	r3, r3, #15
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_PCD_EP_ClrStall+0x86>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e00e      	b.n	80068ea <HAL_PCD_EP_ClrStall+0xa4>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68f9      	ldr	r1, [r7, #12]
 80068da:	4618      	mov	r0, r3
 80068dc:	f007 f8be 	bl	800da5c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
 80068fa:	460b      	mov	r3, r1
 80068fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80068fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006902:	2b00      	cmp	r3, #0
 8006904:	da0c      	bge.n	8006920 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	f003 020f 	and.w	r2, r3, #15
 800690c:	4613      	mov	r3, r2
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	4413      	add	r3, r2
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	3310      	adds	r3, #16
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	4413      	add	r3, r2
 800691a:	3304      	adds	r3, #4
 800691c:	60fb      	str	r3, [r7, #12]
 800691e:	e00c      	b.n	800693a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006920:	78fb      	ldrb	r3, [r7, #3]
 8006922:	f003 020f 	and.w	r2, r3, #15
 8006926:	4613      	mov	r3, r2
 8006928:	00db      	lsls	r3, r3, #3
 800692a:	4413      	add	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	4413      	add	r3, r2
 8006936:	3304      	adds	r3, #4
 8006938:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68f9      	ldr	r1, [r7, #12]
 8006940:	4618      	mov	r0, r3
 8006942:	f006 fedd 	bl	800d700 <USB_EPStopXfer>
 8006946:	4603      	mov	r3, r0
 8006948:	72fb      	strb	r3, [r7, #11]

  return ret;
 800694a:	7afb      	ldrb	r3, [r7, #11]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b08a      	sub	sp, #40	@ 0x28
 8006958:	af02      	add	r7, sp, #8
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	4613      	mov	r3, r2
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	4413      	add	r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	3310      	adds	r3, #16
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	4413      	add	r3, r2
 8006978:	3304      	adds	r3, #4
 800697a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	695a      	ldr	r2, [r3, #20]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	429a      	cmp	r2, r3
 8006986:	d901      	bls.n	800698c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e06b      	b.n	8006a64 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	695b      	ldr	r3, [r3, #20]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	69fa      	ldr	r2, [r7, #28]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d902      	bls.n	80069a8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	3303      	adds	r3, #3
 80069ac:	089b      	lsrs	r3, r3, #2
 80069ae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80069b0:	e02a      	b.n	8006a08 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	691a      	ldr	r2, [r3, #16]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d902      	bls.n	80069ce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	3303      	adds	r3, #3
 80069d2:	089b      	lsrs	r3, r3, #2
 80069d4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	68d9      	ldr	r1, [r3, #12]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	b2da      	uxtb	r2, r3
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	4603      	mov	r3, r0
 80069ea:	6978      	ldr	r0, [r7, #20]
 80069ec:	f006 ff32 	bl	800d854 <USB_WritePacket>

    ep->xfer_buff  += len;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	441a      	add	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	695a      	ldr	r2, [r3, #20]
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	441a      	add	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	015a      	lsls	r2, r3, #5
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	4413      	add	r3, r2
 8006a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a18:	69ba      	ldr	r2, [r7, #24]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d809      	bhi.n	8006a32 <PCD_WriteEmptyTxFifo+0xde>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	695a      	ldr	r2, [r3, #20]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d203      	bcs.n	8006a32 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1bf      	bne.n	80069b2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	691a      	ldr	r2, [r3, #16]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d811      	bhi.n	8006a62 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	f003 030f 	and.w	r3, r3, #15
 8006a44:	2201      	movs	r2, #1
 8006a46:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	43db      	mvns	r3, r3
 8006a58:	6939      	ldr	r1, [r7, #16]
 8006a5a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a5e:	4013      	ands	r3, r2
 8006a60:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3720      	adds	r7, #32
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	333c      	adds	r3, #60	@ 0x3c
 8006a84:	3304      	adds	r3, #4
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	4413      	add	r3, r2
 8006a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	799b      	ldrb	r3, [r3, #6]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d17b      	bne.n	8006b9a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f003 0308 	and.w	r3, r3, #8
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d015      	beq.n	8006ad8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	4a61      	ldr	r2, [pc, #388]	@ (8006c34 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	f240 80b9 	bls.w	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 80b3 	beq.w	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	015a      	lsls	r2, r3, #5
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	4413      	add	r3, r2
 8006aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ace:	461a      	mov	r2, r3
 8006ad0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ad4:	6093      	str	r3, [r2, #8]
 8006ad6:	e0a7      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	f003 0320 	and.w	r3, r3, #32
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d009      	beq.n	8006af6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aee:	461a      	mov	r2, r3
 8006af0:	2320      	movs	r3, #32
 8006af2:	6093      	str	r3, [r2, #8]
 8006af4:	e098      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f040 8093 	bne.w	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	4a4b      	ldr	r2, [pc, #300]	@ (8006c34 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d90f      	bls.n	8006b2a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00a      	beq.n	8006b2a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	015a      	lsls	r2, r3, #5
 8006b18:	69bb      	ldr	r3, [r7, #24]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b20:	461a      	mov	r2, r3
 8006b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b26:	6093      	str	r3, [r2, #8]
 8006b28:	e07e      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	00db      	lsls	r3, r3, #3
 8006b30:	4413      	add	r3, r2
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6a1a      	ldr	r2, [r3, #32]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	0159      	lsls	r1, r3, #5
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	440b      	add	r3, r1
 8006b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b56:	1ad2      	subs	r2, r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d114      	bne.n	8006b8c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d109      	bne.n	8006b7e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b74:	461a      	mov	r2, r3
 8006b76:	2101      	movs	r1, #1
 8006b78:	f007 f904 	bl	800dd84 <USB_EP0_OutStart>
 8006b7c:	e006      	b.n	8006b8c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	68da      	ldr	r2, [r3, #12]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	441a      	add	r2, r3
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	4619      	mov	r1, r3
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f009 fcc4 	bl	8010520 <HAL_PCD_DataOutStageCallback>
 8006b98:	e046      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	4a26      	ldr	r2, [pc, #152]	@ (8006c38 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d124      	bne.n	8006bec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d00a      	beq.n	8006bc2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	015a      	lsls	r2, r3, #5
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	4413      	add	r3, r2
 8006bb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb8:	461a      	mov	r2, r3
 8006bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bbe:	6093      	str	r3, [r2, #8]
 8006bc0:	e032      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f003 0320 	and.w	r3, r3, #32
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d008      	beq.n	8006bde <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bd8:	461a      	mov	r2, r3
 8006bda:	2320      	movs	r3, #32
 8006bdc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f009 fc9b 	bl	8010520 <HAL_PCD_DataOutStageCallback>
 8006bea:	e01d      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d114      	bne.n	8006c1c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006bf2:	6879      	ldr	r1, [r7, #4]
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	440b      	add	r3, r1
 8006c00:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d108      	bne.n	8006c1c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c14:	461a      	mov	r2, r3
 8006c16:	2100      	movs	r1, #0
 8006c18:	f007 f8b4 	bl	800dd84 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	4619      	mov	r1, r3
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f009 fc7c 	bl	8010520 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3720      	adds	r7, #32
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	4f54300a 	.word	0x4f54300a
 8006c38:	4f54310a 	.word	0x4f54310a

08006c3c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	333c      	adds	r3, #60	@ 0x3c
 8006c54:	3304      	adds	r3, #4
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	4a15      	ldr	r2, [pc, #84]	@ (8006cc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d90e      	bls.n	8006c90 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d009      	beq.n	8006c90 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	015a      	lsls	r2, r3, #5
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	4413      	add	r3, r2
 8006c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c88:	461a      	mov	r2, r3
 8006c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c8e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f009 fc33 	bl	80104fc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d90c      	bls.n	8006cb8 <PCD_EP_OutSetupPacket_int+0x7c>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	799b      	ldrb	r3, [r3, #6]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d108      	bne.n	8006cb8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6818      	ldr	r0, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	2101      	movs	r1, #1
 8006cb4:	f007 f866 	bl	800dd84 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	4f54300a 	.word	0x4f54300a

08006cc8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	70fb      	strb	r3, [r7, #3]
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cde:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006ce0:	78fb      	ldrb	r3, [r7, #3]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d107      	bne.n	8006cf6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006ce6:	883b      	ldrh	r3, [r7, #0]
 8006ce8:	0419      	lsls	r1, r3, #16
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68ba      	ldr	r2, [r7, #8]
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cf4:	e028      	b.n	8006d48 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfc:	0c1b      	lsrs	r3, r3, #16
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	4413      	add	r3, r2
 8006d02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006d04:	2300      	movs	r3, #0
 8006d06:	73fb      	strb	r3, [r7, #15]
 8006d08:	e00d      	b.n	8006d26 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	7bfb      	ldrb	r3, [r7, #15]
 8006d10:	3340      	adds	r3, #64	@ 0x40
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	0c1b      	lsrs	r3, r3, #16
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	3301      	adds	r3, #1
 8006d24:	73fb      	strb	r3, [r7, #15]
 8006d26:	7bfa      	ldrb	r2, [r7, #15]
 8006d28:	78fb      	ldrb	r3, [r7, #3]
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d3ec      	bcc.n	8006d0a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006d30:	883b      	ldrh	r3, [r7, #0]
 8006d32:	0418      	lsls	r0, r3, #16
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6819      	ldr	r1, [r3, #0]
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	4302      	orrs	r2, r0
 8006d40:	3340      	adds	r3, #64	@ 0x40
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	440b      	add	r3, r1
 8006d46:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	460b      	mov	r3, r1
 8006d60:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	887a      	ldrh	r2, [r7, #2]
 8006d68:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006da6:	4b05      	ldr	r3, [pc, #20]	@ (8006dbc <HAL_PCDEx_ActivateLPM+0x44>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr
 8006dbc:	10000003 	.word	0x10000003

08006dc0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <HAL_PSSI_Init>:
  * @param  hpssi Pointer to a PSSI_HandleTypeDef structure that contains
  *                the configuration information for the specified PSSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PSSI_Init(PSSI_HandleTypeDef *hpssi)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  /* Check the PSSI handle allocation */
  if (hpssi == NULL)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <HAL_PSSI_Init+0x12>
  {
    return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e034      	b.n	8006e54 <HAL_PSSI_Init+0x7c>
  assert_param(IS_PSSI_BUSWIDTH(hpssi->Init.BusWidth));
  assert_param(IS_PSSI_CLOCK_POLARITY(hpssi->Init.ClockPolarity));
  assert_param(IS_PSSI_DE_POLARITY(hpssi->Init.DataEnablePolarity));
  assert_param(IS_PSSI_RDY_POLARITY(hpssi->Init.ReadyPolarity));

  if (hpssi->State == HAL_PSSI_STATE_RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d106      	bne.n	8006e04 <HAL_PSSI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpssi->Lock = HAL_UNLOCKED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hpssi->MspInitCallback(hpssi);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_PSSI_MspInit(hpssi);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7fa fea0 	bl	8001b44 <HAL_PSSI_MspInit>
#endif /*USE_HAL_PSSI_REGISTER_CALLBACKS*/
  }

  hpssi->State = HAL_PSSI_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Disable the selected PSSI peripheral */
  HAL_PSSI_DISABLE(hpssi);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- PSSIx CR Configuration ----------------------*/
  /* Configure PSSIx: Control Signal and Bus Width*/

  MODIFY_REG(hpssi->Instance->CR, PSSI_CR_DERDYCFG | PSSI_CR_EDM | PSSI_CR_DEPOL | PSSI_CR_RDYPOL,
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	4b0e      	ldr	r3, [pc, #56]	@ (8006e5c <HAL_PSSI_Init+0x84>)
 8006e24:	4013      	ands	r3, r2
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	68d1      	ldr	r1, [r2, #12]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6952      	ldr	r2, [r2, #20]
 8006e2e:	4311      	orrs	r1, r2
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	6992      	ldr	r2, [r2, #24]
 8006e34:	4311      	orrs	r1, r2
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6892      	ldr	r2, [r2, #8]
 8006e3a:	4311      	orrs	r1, r2
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	6812      	ldr	r2, [r2, #0]
 8006e40:	430b      	orrs	r3, r1
 8006e42:	6013      	str	r3, [r2, #0]
             hpssi->Init.ControlSignal | hpssi->Init.DataEnablePolarity |
             hpssi->Init.ReadyPolarity | hpssi->Init.BusWidth);

  hpssi->ErrorCode = HAL_PSSI_ERROR_NONE;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	635a      	str	r2, [r3, #52]	@ 0x34
  hpssi->State = HAL_PSSI_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	ffe3f2bf 	.word	0xffe3f2bf

08006e60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006e68:	4b19      	ldr	r3, [pc, #100]	@ (8006ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f003 0304 	and.w	r3, r3, #4
 8006e70:	2b04      	cmp	r3, #4
 8006e72:	d00a      	beq.n	8006e8a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006e74:	4b16      	ldr	r3, [pc, #88]	@ (8006ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	f003 0307 	and.w	r3, r3, #7
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d001      	beq.n	8006e86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e01f      	b.n	8006ec6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	e01d      	b.n	8006ec6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006e8a:	4b11      	ldr	r3, [pc, #68]	@ (8006ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f023 0207 	bic.w	r2, r3, #7
 8006e92:	490f      	ldr	r1, [pc, #60]	@ (8006ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006e9a:	f7fb fbf1 	bl	8002680 <HAL_GetTick>
 8006e9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006ea0:	e009      	b.n	8006eb6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006ea2:	f7fb fbed 	bl	8002680 <HAL_GetTick>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006eb0:	d901      	bls.n	8006eb6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e007      	b.n	8006ec6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006eb6:	4b06      	ldr	r3, [pc, #24]	@ (8006ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ebe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ec2:	d1ee      	bne.n	8006ea2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	58024800 	.word	0x58024800

08006ed4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006ed8:	4b05      	ldr	r3, [pc, #20]	@ (8006ef0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	4a04      	ldr	r2, [pc, #16]	@ (8006ef0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ee2:	60d3      	str	r3, [r2, #12]
}
 8006ee4:	bf00      	nop
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	58024800 	.word	0x58024800

08006ef4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08c      	sub	sp, #48	@ 0x30
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e3c8      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f000 8087 	beq.w	8007022 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f14:	4b88      	ldr	r3, [pc, #544]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006f1e:	4b86      	ldr	r3, [pc, #536]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f22:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f26:	2b10      	cmp	r3, #16
 8006f28:	d007      	beq.n	8006f3a <HAL_RCC_OscConfig+0x46>
 8006f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f2c:	2b18      	cmp	r3, #24
 8006f2e:	d110      	bne.n	8006f52 <HAL_RCC_OscConfig+0x5e>
 8006f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f32:	f003 0303 	and.w	r3, r3, #3
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d10b      	bne.n	8006f52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f3a:	4b7f      	ldr	r3, [pc, #508]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d06c      	beq.n	8007020 <HAL_RCC_OscConfig+0x12c>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d168      	bne.n	8007020 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e3a2      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f5a:	d106      	bne.n	8006f6a <HAL_RCC_OscConfig+0x76>
 8006f5c:	4b76      	ldr	r3, [pc, #472]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a75      	ldr	r2, [pc, #468]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f66:	6013      	str	r3, [r2, #0]
 8006f68:	e02e      	b.n	8006fc8 <HAL_RCC_OscConfig+0xd4>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10c      	bne.n	8006f8c <HAL_RCC_OscConfig+0x98>
 8006f72:	4b71      	ldr	r3, [pc, #452]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a70      	ldr	r2, [pc, #448]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f7c:	6013      	str	r3, [r2, #0]
 8006f7e:	4b6e      	ldr	r3, [pc, #440]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a6d      	ldr	r2, [pc, #436]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f88:	6013      	str	r3, [r2, #0]
 8006f8a:	e01d      	b.n	8006fc8 <HAL_RCC_OscConfig+0xd4>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f94:	d10c      	bne.n	8006fb0 <HAL_RCC_OscConfig+0xbc>
 8006f96:	4b68      	ldr	r3, [pc, #416]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a67      	ldr	r2, [pc, #412]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006f9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fa0:	6013      	str	r3, [r2, #0]
 8006fa2:	4b65      	ldr	r3, [pc, #404]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a64      	ldr	r2, [pc, #400]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fac:	6013      	str	r3, [r2, #0]
 8006fae:	e00b      	b.n	8006fc8 <HAL_RCC_OscConfig+0xd4>
 8006fb0:	4b61      	ldr	r3, [pc, #388]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a60      	ldr	r2, [pc, #384]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fba:	6013      	str	r3, [r2, #0]
 8006fbc:	4b5e      	ldr	r3, [pc, #376]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a5d      	ldr	r2, [pc, #372]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d013      	beq.n	8006ff8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd0:	f7fb fb56 	bl	8002680 <HAL_GetTick>
 8006fd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fd6:	e008      	b.n	8006fea <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fd8:	f7fb fb52 	bl	8002680 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b64      	cmp	r3, #100	@ 0x64
 8006fe4:	d901      	bls.n	8006fea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e356      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fea:	4b53      	ldr	r3, [pc, #332]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0f0      	beq.n	8006fd8 <HAL_RCC_OscConfig+0xe4>
 8006ff6:	e014      	b.n	8007022 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff8:	f7fb fb42 	bl	8002680 <HAL_GetTick>
 8006ffc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006ffe:	e008      	b.n	8007012 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007000:	f7fb fb3e 	bl	8002680 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	2b64      	cmp	r3, #100	@ 0x64
 800700c:	d901      	bls.n	8007012 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e342      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007012:	4b49      	ldr	r3, [pc, #292]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1f0      	bne.n	8007000 <HAL_RCC_OscConfig+0x10c>
 800701e:	e000      	b.n	8007022 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 808c 	beq.w	8007148 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007030:	4b41      	ldr	r3, [pc, #260]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007038:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800703a:	4b3f      	ldr	r3, [pc, #252]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 800703c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800703e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007040:	6a3b      	ldr	r3, [r7, #32]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d007      	beq.n	8007056 <HAL_RCC_OscConfig+0x162>
 8007046:	6a3b      	ldr	r3, [r7, #32]
 8007048:	2b18      	cmp	r3, #24
 800704a:	d137      	bne.n	80070bc <HAL_RCC_OscConfig+0x1c8>
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	f003 0303 	and.w	r3, r3, #3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d132      	bne.n	80070bc <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007056:	4b38      	ldr	r3, [pc, #224]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 0304 	and.w	r3, r3, #4
 800705e:	2b00      	cmp	r3, #0
 8007060:	d005      	beq.n	800706e <HAL_RCC_OscConfig+0x17a>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e314      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800706e:	4b32      	ldr	r3, [pc, #200]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f023 0219 	bic.w	r2, r3, #25
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	492f      	ldr	r1, [pc, #188]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 800707c:	4313      	orrs	r3, r2
 800707e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007080:	f7fb fafe 	bl	8002680 <HAL_GetTick>
 8007084:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007086:	e008      	b.n	800709a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007088:	f7fb fafa 	bl	8002680 <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	2b02      	cmp	r3, #2
 8007094:	d901      	bls.n	800709a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e2fe      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800709a:	4b27      	ldr	r3, [pc, #156]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0304 	and.w	r3, r3, #4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d0f0      	beq.n	8007088 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070a6:	4b24      	ldr	r3, [pc, #144]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	061b      	lsls	r3, r3, #24
 80070b4:	4920      	ldr	r1, [pc, #128]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070ba:	e045      	b.n	8007148 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d026      	beq.n	8007112 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80070c4:	4b1c      	ldr	r3, [pc, #112]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f023 0219 	bic.w	r2, r3, #25
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	4919      	ldr	r1, [pc, #100]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070d6:	f7fb fad3 	bl	8002680 <HAL_GetTick>
 80070da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070dc:	e008      	b.n	80070f0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070de:	f7fb facf 	bl	8002680 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d901      	bls.n	80070f0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80070ec:	2303      	movs	r3, #3
 80070ee:	e2d3      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070f0:	4b11      	ldr	r3, [pc, #68]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d0f0      	beq.n	80070de <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	691b      	ldr	r3, [r3, #16]
 8007108:	061b      	lsls	r3, r3, #24
 800710a:	490b      	ldr	r1, [pc, #44]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 800710c:	4313      	orrs	r3, r2
 800710e:	604b      	str	r3, [r1, #4]
 8007110:	e01a      	b.n	8007148 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007112:	4b09      	ldr	r3, [pc, #36]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a08      	ldr	r2, [pc, #32]	@ (8007138 <HAL_RCC_OscConfig+0x244>)
 8007118:	f023 0301 	bic.w	r3, r3, #1
 800711c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800711e:	f7fb faaf 	bl	8002680 <HAL_GetTick>
 8007122:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007124:	e00a      	b.n	800713c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007126:	f7fb faab 	bl	8002680 <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	2b02      	cmp	r3, #2
 8007132:	d903      	bls.n	800713c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e2af      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
 8007138:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800713c:	4b96      	ldr	r3, [pc, #600]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0304 	and.w	r3, r3, #4
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1ee      	bne.n	8007126 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0310 	and.w	r3, r3, #16
 8007150:	2b00      	cmp	r3, #0
 8007152:	d06a      	beq.n	800722a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007154:	4b90      	ldr	r3, [pc, #576]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800715c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800715e:	4b8e      	ldr	r3, [pc, #568]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	2b08      	cmp	r3, #8
 8007168:	d007      	beq.n	800717a <HAL_RCC_OscConfig+0x286>
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	2b18      	cmp	r3, #24
 800716e:	d11b      	bne.n	80071a8 <HAL_RCC_OscConfig+0x2b4>
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	f003 0303 	and.w	r3, r3, #3
 8007176:	2b01      	cmp	r3, #1
 8007178:	d116      	bne.n	80071a8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800717a:	4b87      	ldr	r3, [pc, #540]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007182:	2b00      	cmp	r3, #0
 8007184:	d005      	beq.n	8007192 <HAL_RCC_OscConfig+0x29e>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	2b80      	cmp	r3, #128	@ 0x80
 800718c:	d001      	beq.n	8007192 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e282      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007192:	4b81      	ldr	r3, [pc, #516]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a1b      	ldr	r3, [r3, #32]
 800719e:	061b      	lsls	r3, r3, #24
 80071a0:	497d      	ldr	r1, [pc, #500]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80071a6:	e040      	b.n	800722a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	69db      	ldr	r3, [r3, #28]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d023      	beq.n	80071f8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80071b0:	4b79      	ldr	r3, [pc, #484]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a78      	ldr	r2, [pc, #480]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071bc:	f7fb fa60 	bl	8002680 <HAL_GetTick>
 80071c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80071c2:	e008      	b.n	80071d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80071c4:	f7fb fa5c 	bl	8002680 <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d901      	bls.n	80071d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e260      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80071d6:	4b70      	ldr	r3, [pc, #448]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d0f0      	beq.n	80071c4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80071e2:	4b6d      	ldr	r3, [pc, #436]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a1b      	ldr	r3, [r3, #32]
 80071ee:	061b      	lsls	r3, r3, #24
 80071f0:	4969      	ldr	r1, [pc, #420]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	60cb      	str	r3, [r1, #12]
 80071f6:	e018      	b.n	800722a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80071f8:	4b67      	ldr	r3, [pc, #412]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a66      	ldr	r2, [pc, #408]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80071fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007204:	f7fb fa3c 	bl	8002680 <HAL_GetTick>
 8007208:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800720a:	e008      	b.n	800721e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800720c:	f7fb fa38 	bl	8002680 <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	2b02      	cmp	r3, #2
 8007218:	d901      	bls.n	800721e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e23c      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800721e:	4b5e      	ldr	r3, [pc, #376]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1f0      	bne.n	800720c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0308 	and.w	r3, r3, #8
 8007232:	2b00      	cmp	r3, #0
 8007234:	d036      	beq.n	80072a4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d019      	beq.n	8007272 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800723e:	4b56      	ldr	r3, [pc, #344]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007240:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007242:	4a55      	ldr	r2, [pc, #340]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007244:	f043 0301 	orr.w	r3, r3, #1
 8007248:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800724a:	f7fb fa19 	bl	8002680 <HAL_GetTick>
 800724e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007250:	e008      	b.n	8007264 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007252:	f7fb fa15 	bl	8002680 <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	2b02      	cmp	r3, #2
 800725e:	d901      	bls.n	8007264 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007260:	2303      	movs	r3, #3
 8007262:	e219      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007264:	4b4c      	ldr	r3, [pc, #304]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007266:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007268:	f003 0302 	and.w	r3, r3, #2
 800726c:	2b00      	cmp	r3, #0
 800726e:	d0f0      	beq.n	8007252 <HAL_RCC_OscConfig+0x35e>
 8007270:	e018      	b.n	80072a4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007272:	4b49      	ldr	r3, [pc, #292]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007276:	4a48      	ldr	r2, [pc, #288]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800727e:	f7fb f9ff 	bl	8002680 <HAL_GetTick>
 8007282:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007284:	e008      	b.n	8007298 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007286:	f7fb f9fb 	bl	8002680 <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	2b02      	cmp	r3, #2
 8007292:	d901      	bls.n	8007298 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007294:	2303      	movs	r3, #3
 8007296:	e1ff      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007298:	4b3f      	ldr	r3, [pc, #252]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800729a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800729c:	f003 0302 	and.w	r3, r3, #2
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1f0      	bne.n	8007286 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 0320 	and.w	r3, r3, #32
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d036      	beq.n	800731e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	699b      	ldr	r3, [r3, #24]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d019      	beq.n	80072ec <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80072b8:	4b37      	ldr	r3, [pc, #220]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a36      	ldr	r2, [pc, #216]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80072be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80072c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80072c4:	f7fb f9dc 	bl	8002680 <HAL_GetTick>
 80072c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80072cc:	f7fb f9d8 	bl	8002680 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e1dc      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80072de:	4b2e      	ldr	r3, [pc, #184]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d0f0      	beq.n	80072cc <HAL_RCC_OscConfig+0x3d8>
 80072ea:	e018      	b.n	800731e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80072ec:	4b2a      	ldr	r3, [pc, #168]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a29      	ldr	r2, [pc, #164]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 80072f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80072f8:	f7fb f9c2 	bl	8002680 <HAL_GetTick>
 80072fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80072fe:	e008      	b.n	8007312 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007300:	f7fb f9be 	bl	8002680 <HAL_GetTick>
 8007304:	4602      	mov	r2, r0
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	2b02      	cmp	r3, #2
 800730c:	d901      	bls.n	8007312 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e1c2      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007312:	4b21      	ldr	r3, [pc, #132]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1f0      	bne.n	8007300 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0304 	and.w	r3, r3, #4
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 8086 	beq.w	8007438 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800732c:	4b1b      	ldr	r3, [pc, #108]	@ (800739c <HAL_RCC_OscConfig+0x4a8>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a1a      	ldr	r2, [pc, #104]	@ (800739c <HAL_RCC_OscConfig+0x4a8>)
 8007332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007336:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007338:	f7fb f9a2 	bl	8002680 <HAL_GetTick>
 800733c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800733e:	e008      	b.n	8007352 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007340:	f7fb f99e 	bl	8002680 <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b64      	cmp	r3, #100	@ 0x64
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e1a2      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007352:	4b12      	ldr	r3, [pc, #72]	@ (800739c <HAL_RCC_OscConfig+0x4a8>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800735a:	2b00      	cmp	r3, #0
 800735c:	d0f0      	beq.n	8007340 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d106      	bne.n	8007374 <HAL_RCC_OscConfig+0x480>
 8007366:	4b0c      	ldr	r3, [pc, #48]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800736a:	4a0b      	ldr	r2, [pc, #44]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800736c:	f043 0301 	orr.w	r3, r3, #1
 8007370:	6713      	str	r3, [r2, #112]	@ 0x70
 8007372:	e032      	b.n	80073da <HAL_RCC_OscConfig+0x4e6>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d111      	bne.n	80073a0 <HAL_RCC_OscConfig+0x4ac>
 800737c:	4b06      	ldr	r3, [pc, #24]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800737e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007380:	4a05      	ldr	r2, [pc, #20]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 8007382:	f023 0301 	bic.w	r3, r3, #1
 8007386:	6713      	str	r3, [r2, #112]	@ 0x70
 8007388:	4b03      	ldr	r3, [pc, #12]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800738a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800738c:	4a02      	ldr	r2, [pc, #8]	@ (8007398 <HAL_RCC_OscConfig+0x4a4>)
 800738e:	f023 0304 	bic.w	r3, r3, #4
 8007392:	6713      	str	r3, [r2, #112]	@ 0x70
 8007394:	e021      	b.n	80073da <HAL_RCC_OscConfig+0x4e6>
 8007396:	bf00      	nop
 8007398:	58024400 	.word	0x58024400
 800739c:	58024800 	.word	0x58024800
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	2b05      	cmp	r3, #5
 80073a6:	d10c      	bne.n	80073c2 <HAL_RCC_OscConfig+0x4ce>
 80073a8:	4b83      	ldr	r3, [pc, #524]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073ac:	4a82      	ldr	r2, [pc, #520]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073ae:	f043 0304 	orr.w	r3, r3, #4
 80073b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80073b4:	4b80      	ldr	r3, [pc, #512]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073b8:	4a7f      	ldr	r2, [pc, #508]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073ba:	f043 0301 	orr.w	r3, r3, #1
 80073be:	6713      	str	r3, [r2, #112]	@ 0x70
 80073c0:	e00b      	b.n	80073da <HAL_RCC_OscConfig+0x4e6>
 80073c2:	4b7d      	ldr	r3, [pc, #500]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073c6:	4a7c      	ldr	r2, [pc, #496]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073c8:	f023 0301 	bic.w	r3, r3, #1
 80073cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80073ce:	4b7a      	ldr	r3, [pc, #488]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073d2:	4a79      	ldr	r2, [pc, #484]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80073d4:	f023 0304 	bic.w	r3, r3, #4
 80073d8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d015      	beq.n	800740e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073e2:	f7fb f94d 	bl	8002680 <HAL_GetTick>
 80073e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80073e8:	e00a      	b.n	8007400 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073ea:	f7fb f949 	bl	8002680 <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d901      	bls.n	8007400 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80073fc:	2303      	movs	r3, #3
 80073fe:	e14b      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007400:	4b6d      	ldr	r3, [pc, #436]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007404:	f003 0302 	and.w	r3, r3, #2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d0ee      	beq.n	80073ea <HAL_RCC_OscConfig+0x4f6>
 800740c:	e014      	b.n	8007438 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800740e:	f7fb f937 	bl	8002680 <HAL_GetTick>
 8007412:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007414:	e00a      	b.n	800742c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007416:	f7fb f933 	bl	8002680 <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007424:	4293      	cmp	r3, r2
 8007426:	d901      	bls.n	800742c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e135      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800742c:	4b62      	ldr	r3, [pc, #392]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800742e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007430:	f003 0302 	and.w	r3, r3, #2
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1ee      	bne.n	8007416 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 812a 	beq.w	8007696 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007442:	4b5d      	ldr	r3, [pc, #372]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800744a:	2b18      	cmp	r3, #24
 800744c:	f000 80ba 	beq.w	80075c4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007454:	2b02      	cmp	r3, #2
 8007456:	f040 8095 	bne.w	8007584 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800745a:	4b57      	ldr	r3, [pc, #348]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a56      	ldr	r2, [pc, #344]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007460:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007466:	f7fb f90b 	bl	8002680 <HAL_GetTick>
 800746a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800746c:	e008      	b.n	8007480 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800746e:	f7fb f907 	bl	8002680 <HAL_GetTick>
 8007472:	4602      	mov	r2, r0
 8007474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007476:	1ad3      	subs	r3, r2, r3
 8007478:	2b02      	cmp	r3, #2
 800747a:	d901      	bls.n	8007480 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800747c:	2303      	movs	r3, #3
 800747e:	e10b      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007480:	4b4d      	ldr	r3, [pc, #308]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1f0      	bne.n	800746e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800748c:	4b4a      	ldr	r3, [pc, #296]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800748e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007490:	4b4a      	ldr	r3, [pc, #296]	@ (80075bc <HAL_RCC_OscConfig+0x6c8>)
 8007492:	4013      	ands	r3, r2
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800749c:	0112      	lsls	r2, r2, #4
 800749e:	430a      	orrs	r2, r1
 80074a0:	4945      	ldr	r1, [pc, #276]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	628b      	str	r3, [r1, #40]	@ 0x28
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074aa:	3b01      	subs	r3, #1
 80074ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074b4:	3b01      	subs	r3, #1
 80074b6:	025b      	lsls	r3, r3, #9
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	431a      	orrs	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c0:	3b01      	subs	r3, #1
 80074c2:	041b      	lsls	r3, r3, #16
 80074c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80074c8:	431a      	orrs	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ce:	3b01      	subs	r3, #1
 80074d0:	061b      	lsls	r3, r3, #24
 80074d2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80074d6:	4938      	ldr	r1, [pc, #224]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80074dc:	4b36      	ldr	r3, [pc, #216]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e0:	4a35      	ldr	r2, [pc, #212]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074e2:	f023 0301 	bic.w	r3, r3, #1
 80074e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80074e8:	4b33      	ldr	r3, [pc, #204]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074ec:	4b34      	ldr	r3, [pc, #208]	@ (80075c0 <HAL_RCC_OscConfig+0x6cc>)
 80074ee:	4013      	ands	r3, r2
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80074f4:	00d2      	lsls	r2, r2, #3
 80074f6:	4930      	ldr	r1, [pc, #192]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074f8:	4313      	orrs	r3, r2
 80074fa:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80074fc:	4b2e      	ldr	r3, [pc, #184]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	f023 020c 	bic.w	r2, r3, #12
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007508:	492b      	ldr	r1, [pc, #172]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800750a:	4313      	orrs	r3, r2
 800750c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800750e:	4b2a      	ldr	r3, [pc, #168]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007512:	f023 0202 	bic.w	r2, r3, #2
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800751a:	4927      	ldr	r1, [pc, #156]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800751c:	4313      	orrs	r3, r2
 800751e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007520:	4b25      	ldr	r3, [pc, #148]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007524:	4a24      	ldr	r2, [pc, #144]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007526:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800752a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800752c:	4b22      	ldr	r3, [pc, #136]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800752e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007530:	4a21      	ldr	r2, [pc, #132]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007532:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007536:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007538:	4b1f      	ldr	r3, [pc, #124]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800753a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753c:	4a1e      	ldr	r2, [pc, #120]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800753e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007542:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007544:	4b1c      	ldr	r3, [pc, #112]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007548:	4a1b      	ldr	r2, [pc, #108]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007550:	4b19      	ldr	r3, [pc, #100]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a18      	ldr	r2, [pc, #96]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007556:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800755a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800755c:	f7fb f890 	bl	8002680 <HAL_GetTick>
 8007560:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007562:	e008      	b.n	8007576 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007564:	f7fb f88c 	bl	8002680 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	2b02      	cmp	r3, #2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e090      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007576:	4b10      	ldr	r3, [pc, #64]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0f0      	beq.n	8007564 <HAL_RCC_OscConfig+0x670>
 8007582:	e088      	b.n	8007696 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007584:	4b0c      	ldr	r3, [pc, #48]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a0b      	ldr	r2, [pc, #44]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 800758a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800758e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007590:	f7fb f876 	bl	8002680 <HAL_GetTick>
 8007594:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007598:	f7fb f872 	bl	8002680 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e076      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80075aa:	4b03      	ldr	r3, [pc, #12]	@ (80075b8 <HAL_RCC_OscConfig+0x6c4>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1f0      	bne.n	8007598 <HAL_RCC_OscConfig+0x6a4>
 80075b6:	e06e      	b.n	8007696 <HAL_RCC_OscConfig+0x7a2>
 80075b8:	58024400 	.word	0x58024400
 80075bc:	fffffc0c 	.word	0xfffffc0c
 80075c0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80075c4:	4b36      	ldr	r3, [pc, #216]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 80075c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80075ca:	4b35      	ldr	r3, [pc, #212]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 80075cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ce:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d031      	beq.n	800763c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	f003 0203 	and.w	r2, r3, #3
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d12a      	bne.n	800763c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	091b      	lsrs	r3, r3, #4
 80075ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d122      	bne.n	800763c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007600:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007602:	429a      	cmp	r2, r3
 8007604:	d11a      	bne.n	800763c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	0a5b      	lsrs	r3, r3, #9
 800760a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007612:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007614:	429a      	cmp	r2, r3
 8007616:	d111      	bne.n	800763c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	0c1b      	lsrs	r3, r3, #16
 800761c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007624:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007626:	429a      	cmp	r2, r3
 8007628:	d108      	bne.n	800763c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	0e1b      	lsrs	r3, r3, #24
 800762e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007636:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007638:	429a      	cmp	r2, r3
 800763a:	d001      	beq.n	8007640 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e02b      	b.n	8007698 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007640:	4b17      	ldr	r3, [pc, #92]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 8007642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007644:	08db      	lsrs	r3, r3, #3
 8007646:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800764a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007650:	693a      	ldr	r2, [r7, #16]
 8007652:	429a      	cmp	r2, r3
 8007654:	d01f      	beq.n	8007696 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007656:	4b12      	ldr	r3, [pc, #72]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 8007658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800765a:	4a11      	ldr	r2, [pc, #68]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 800765c:	f023 0301 	bic.w	r3, r3, #1
 8007660:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007662:	f7fb f80d 	bl	8002680 <HAL_GetTick>
 8007666:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007668:	bf00      	nop
 800766a:	f7fb f809 	bl	8002680 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007672:	4293      	cmp	r3, r2
 8007674:	d0f9      	beq.n	800766a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007676:	4b0a      	ldr	r3, [pc, #40]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 8007678:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800767a:	4b0a      	ldr	r3, [pc, #40]	@ (80076a4 <HAL_RCC_OscConfig+0x7b0>)
 800767c:	4013      	ands	r3, r2
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007682:	00d2      	lsls	r2, r2, #3
 8007684:	4906      	ldr	r1, [pc, #24]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 8007686:	4313      	orrs	r3, r2
 8007688:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800768a:	4b05      	ldr	r3, [pc, #20]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 800768c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800768e:	4a04      	ldr	r2, [pc, #16]	@ (80076a0 <HAL_RCC_OscConfig+0x7ac>)
 8007690:	f043 0301 	orr.w	r3, r3, #1
 8007694:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3730      	adds	r7, #48	@ 0x30
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	58024400 	.word	0x58024400
 80076a4:	ffff0007 	.word	0xffff0007

080076a8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b086      	sub	sp, #24
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d101      	bne.n	80076bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e19c      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80076bc:	4b8a      	ldr	r3, [pc, #552]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 030f 	and.w	r3, r3, #15
 80076c4:	683a      	ldr	r2, [r7, #0]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d910      	bls.n	80076ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ca:	4b87      	ldr	r3, [pc, #540]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f023 020f 	bic.w	r2, r3, #15
 80076d2:	4985      	ldr	r1, [pc, #532]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076da:	4b83      	ldr	r3, [pc, #524]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 030f 	and.w	r3, r3, #15
 80076e2:	683a      	ldr	r2, [r7, #0]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d001      	beq.n	80076ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e184      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d010      	beq.n	800771a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	691a      	ldr	r2, [r3, #16]
 80076fc:	4b7b      	ldr	r3, [pc, #492]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007704:	429a      	cmp	r2, r3
 8007706:	d908      	bls.n	800771a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007708:	4b78      	ldr	r3, [pc, #480]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800770a:	699b      	ldr	r3, [r3, #24]
 800770c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	4975      	ldr	r1, [pc, #468]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007716:	4313      	orrs	r3, r2
 8007718:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f003 0308 	and.w	r3, r3, #8
 8007722:	2b00      	cmp	r3, #0
 8007724:	d010      	beq.n	8007748 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	695a      	ldr	r2, [r3, #20]
 800772a:	4b70      	ldr	r3, [pc, #448]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800772c:	69db      	ldr	r3, [r3, #28]
 800772e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007732:	429a      	cmp	r2, r3
 8007734:	d908      	bls.n	8007748 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007736:	4b6d      	ldr	r3, [pc, #436]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	496a      	ldr	r1, [pc, #424]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007744:	4313      	orrs	r3, r2
 8007746:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 0310 	and.w	r3, r3, #16
 8007750:	2b00      	cmp	r3, #0
 8007752:	d010      	beq.n	8007776 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	699a      	ldr	r2, [r3, #24]
 8007758:	4b64      	ldr	r3, [pc, #400]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800775a:	69db      	ldr	r3, [r3, #28]
 800775c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007760:	429a      	cmp	r2, r3
 8007762:	d908      	bls.n	8007776 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007764:	4b61      	ldr	r3, [pc, #388]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007766:	69db      	ldr	r3, [r3, #28]
 8007768:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	495e      	ldr	r1, [pc, #376]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007772:	4313      	orrs	r3, r2
 8007774:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 0320 	and.w	r3, r3, #32
 800777e:	2b00      	cmp	r3, #0
 8007780:	d010      	beq.n	80077a4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69da      	ldr	r2, [r3, #28]
 8007786:	4b59      	ldr	r3, [pc, #356]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800778e:	429a      	cmp	r2, r3
 8007790:	d908      	bls.n	80077a4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007792:	4b56      	ldr	r3, [pc, #344]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	69db      	ldr	r3, [r3, #28]
 800779e:	4953      	ldr	r1, [pc, #332]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077a0:	4313      	orrs	r3, r2
 80077a2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 0302 	and.w	r3, r3, #2
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d010      	beq.n	80077d2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68da      	ldr	r2, [r3, #12]
 80077b4:	4b4d      	ldr	r3, [pc, #308]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077b6:	699b      	ldr	r3, [r3, #24]
 80077b8:	f003 030f 	and.w	r3, r3, #15
 80077bc:	429a      	cmp	r2, r3
 80077be:	d908      	bls.n	80077d2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077c0:	4b4a      	ldr	r3, [pc, #296]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077c2:	699b      	ldr	r3, [r3, #24]
 80077c4:	f023 020f 	bic.w	r2, r3, #15
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	4947      	ldr	r1, [pc, #284]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d055      	beq.n	800788a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80077de:	4b43      	ldr	r3, [pc, #268]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077e0:	699b      	ldr	r3, [r3, #24]
 80077e2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	4940      	ldr	r1, [pc, #256]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077ec:	4313      	orrs	r3, r2
 80077ee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d107      	bne.n	8007808 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80077f8:	4b3c      	ldr	r3, [pc, #240]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007800:	2b00      	cmp	r3, #0
 8007802:	d121      	bne.n	8007848 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e0f6      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	2b03      	cmp	r3, #3
 800780e:	d107      	bne.n	8007820 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007810:	4b36      	ldr	r3, [pc, #216]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d115      	bne.n	8007848 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0ea      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d107      	bne.n	8007838 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007828:	4b30      	ldr	r3, [pc, #192]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007830:	2b00      	cmp	r3, #0
 8007832:	d109      	bne.n	8007848 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e0de      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007838:	4b2c      	ldr	r3, [pc, #176]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b00      	cmp	r3, #0
 8007842:	d101      	bne.n	8007848 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	e0d6      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007848:	4b28      	ldr	r3, [pc, #160]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800784a:	691b      	ldr	r3, [r3, #16]
 800784c:	f023 0207 	bic.w	r2, r3, #7
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	4925      	ldr	r1, [pc, #148]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 8007856:	4313      	orrs	r3, r2
 8007858:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800785a:	f7fa ff11 	bl	8002680 <HAL_GetTick>
 800785e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007860:	e00a      	b.n	8007878 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007862:	f7fa ff0d 	bl	8002680 <HAL_GetTick>
 8007866:	4602      	mov	r2, r0
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007870:	4293      	cmp	r3, r2
 8007872:	d901      	bls.n	8007878 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e0be      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007878:	4b1c      	ldr	r3, [pc, #112]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	00db      	lsls	r3, r3, #3
 8007886:	429a      	cmp	r2, r3
 8007888:	d1eb      	bne.n	8007862 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d010      	beq.n	80078b8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68da      	ldr	r2, [r3, #12]
 800789a:	4b14      	ldr	r3, [pc, #80]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	f003 030f 	and.w	r3, r3, #15
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d208      	bcs.n	80078b8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078a6:	4b11      	ldr	r3, [pc, #68]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	f023 020f 	bic.w	r2, r3, #15
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	490e      	ldr	r1, [pc, #56]	@ (80078ec <HAL_RCC_ClockConfig+0x244>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078b8:	4b0b      	ldr	r3, [pc, #44]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 030f 	and.w	r3, r3, #15
 80078c0:	683a      	ldr	r2, [r7, #0]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d214      	bcs.n	80078f0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c6:	4b08      	ldr	r3, [pc, #32]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f023 020f 	bic.w	r2, r3, #15
 80078ce:	4906      	ldr	r1, [pc, #24]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078d6:	4b04      	ldr	r3, [pc, #16]	@ (80078e8 <HAL_RCC_ClockConfig+0x240>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 030f 	and.w	r3, r3, #15
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d005      	beq.n	80078f0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e086      	b.n	80079f6 <HAL_RCC_ClockConfig+0x34e>
 80078e8:	52002000 	.word	0x52002000
 80078ec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0304 	and.w	r3, r3, #4
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d010      	beq.n	800791e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	691a      	ldr	r2, [r3, #16]
 8007900:	4b3f      	ldr	r3, [pc, #252]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 8007902:	699b      	ldr	r3, [r3, #24]
 8007904:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007908:	429a      	cmp	r2, r3
 800790a:	d208      	bcs.n	800791e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800790c:	4b3c      	ldr	r3, [pc, #240]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	691b      	ldr	r3, [r3, #16]
 8007918:	4939      	ldr	r1, [pc, #228]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 800791a:	4313      	orrs	r3, r2
 800791c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d010      	beq.n	800794c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	695a      	ldr	r2, [r3, #20]
 800792e:	4b34      	ldr	r3, [pc, #208]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 8007930:	69db      	ldr	r3, [r3, #28]
 8007932:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007936:	429a      	cmp	r2, r3
 8007938:	d208      	bcs.n	800794c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800793a:	4b31      	ldr	r3, [pc, #196]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	492e      	ldr	r1, [pc, #184]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 8007948:	4313      	orrs	r3, r2
 800794a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0310 	and.w	r3, r3, #16
 8007954:	2b00      	cmp	r3, #0
 8007956:	d010      	beq.n	800797a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	699a      	ldr	r2, [r3, #24]
 800795c:	4b28      	ldr	r3, [pc, #160]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 800795e:	69db      	ldr	r3, [r3, #28]
 8007960:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007964:	429a      	cmp	r2, r3
 8007966:	d208      	bcs.n	800797a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007968:	4b25      	ldr	r3, [pc, #148]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 800796a:	69db      	ldr	r3, [r3, #28]
 800796c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	4922      	ldr	r1, [pc, #136]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 8007976:	4313      	orrs	r3, r2
 8007978:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f003 0320 	and.w	r3, r3, #32
 8007982:	2b00      	cmp	r3, #0
 8007984:	d010      	beq.n	80079a8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	69da      	ldr	r2, [r3, #28]
 800798a:	4b1d      	ldr	r3, [pc, #116]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 800798c:	6a1b      	ldr	r3, [r3, #32]
 800798e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007992:	429a      	cmp	r2, r3
 8007994:	d208      	bcs.n	80079a8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007996:	4b1a      	ldr	r3, [pc, #104]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	4917      	ldr	r1, [pc, #92]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80079a8:	f000 f834 	bl	8007a14 <HAL_RCC_GetSysClockFreq>
 80079ac:	4602      	mov	r2, r0
 80079ae:	4b14      	ldr	r3, [pc, #80]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 80079b0:	699b      	ldr	r3, [r3, #24]
 80079b2:	0a1b      	lsrs	r3, r3, #8
 80079b4:	f003 030f 	and.w	r3, r3, #15
 80079b8:	4912      	ldr	r1, [pc, #72]	@ (8007a04 <HAL_RCC_ClockConfig+0x35c>)
 80079ba:	5ccb      	ldrb	r3, [r1, r3]
 80079bc:	f003 031f 	and.w	r3, r3, #31
 80079c0:	fa22 f303 	lsr.w	r3, r2, r3
 80079c4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80079c6:	4b0e      	ldr	r3, [pc, #56]	@ (8007a00 <HAL_RCC_ClockConfig+0x358>)
 80079c8:	699b      	ldr	r3, [r3, #24]
 80079ca:	f003 030f 	and.w	r3, r3, #15
 80079ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007a04 <HAL_RCC_ClockConfig+0x35c>)
 80079d0:	5cd3      	ldrb	r3, [r2, r3]
 80079d2:	f003 031f 	and.w	r3, r3, #31
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	fa22 f303 	lsr.w	r3, r2, r3
 80079dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007a08 <HAL_RCC_ClockConfig+0x360>)
 80079de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80079e0:	4a0a      	ldr	r2, [pc, #40]	@ (8007a0c <HAL_RCC_ClockConfig+0x364>)
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80079e6:	4b0a      	ldr	r3, [pc, #40]	@ (8007a10 <HAL_RCC_ClockConfig+0x368>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7fa fdfe 	bl	80025ec <HAL_InitTick>
 80079f0:	4603      	mov	r3, r0
 80079f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80079f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3718      	adds	r7, #24
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop
 8007a00:	58024400 	.word	0x58024400
 8007a04:	080114d0 	.word	0x080114d0
 8007a08:	24000004 	.word	0x24000004
 8007a0c:	24000000 	.word	0x24000000
 8007a10:	24000008 	.word	0x24000008

08007a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b089      	sub	sp, #36	@ 0x24
 8007a18:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a1a:	4bb3      	ldr	r3, [pc, #716]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a22:	2b18      	cmp	r3, #24
 8007a24:	f200 8155 	bhi.w	8007cd2 <HAL_RCC_GetSysClockFreq+0x2be>
 8007a28:	a201      	add	r2, pc, #4	@ (adr r2, 8007a30 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a2e:	bf00      	nop
 8007a30:	08007a95 	.word	0x08007a95
 8007a34:	08007cd3 	.word	0x08007cd3
 8007a38:	08007cd3 	.word	0x08007cd3
 8007a3c:	08007cd3 	.word	0x08007cd3
 8007a40:	08007cd3 	.word	0x08007cd3
 8007a44:	08007cd3 	.word	0x08007cd3
 8007a48:	08007cd3 	.word	0x08007cd3
 8007a4c:	08007cd3 	.word	0x08007cd3
 8007a50:	08007abb 	.word	0x08007abb
 8007a54:	08007cd3 	.word	0x08007cd3
 8007a58:	08007cd3 	.word	0x08007cd3
 8007a5c:	08007cd3 	.word	0x08007cd3
 8007a60:	08007cd3 	.word	0x08007cd3
 8007a64:	08007cd3 	.word	0x08007cd3
 8007a68:	08007cd3 	.word	0x08007cd3
 8007a6c:	08007cd3 	.word	0x08007cd3
 8007a70:	08007ac1 	.word	0x08007ac1
 8007a74:	08007cd3 	.word	0x08007cd3
 8007a78:	08007cd3 	.word	0x08007cd3
 8007a7c:	08007cd3 	.word	0x08007cd3
 8007a80:	08007cd3 	.word	0x08007cd3
 8007a84:	08007cd3 	.word	0x08007cd3
 8007a88:	08007cd3 	.word	0x08007cd3
 8007a8c:	08007cd3 	.word	0x08007cd3
 8007a90:	08007ac7 	.word	0x08007ac7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a94:	4b94      	ldr	r3, [pc, #592]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0320 	and.w	r3, r3, #32
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d009      	beq.n	8007ab4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007aa0:	4b91      	ldr	r3, [pc, #580]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	08db      	lsrs	r3, r3, #3
 8007aa6:	f003 0303 	and.w	r3, r3, #3
 8007aaa:	4a90      	ldr	r2, [pc, #576]	@ (8007cec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007aac:	fa22 f303 	lsr.w	r3, r2, r3
 8007ab0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007ab2:	e111      	b.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007ab4:	4b8d      	ldr	r3, [pc, #564]	@ (8007cec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007ab6:	61bb      	str	r3, [r7, #24]
      break;
 8007ab8:	e10e      	b.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007aba:	4b8d      	ldr	r3, [pc, #564]	@ (8007cf0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007abc:	61bb      	str	r3, [r7, #24]
      break;
 8007abe:	e10b      	b.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007ac0:	4b8c      	ldr	r3, [pc, #560]	@ (8007cf4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007ac2:	61bb      	str	r3, [r7, #24]
      break;
 8007ac4:	e108      	b.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ac6:	4b88      	ldr	r3, [pc, #544]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aca:	f003 0303 	and.w	r3, r3, #3
 8007ace:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007ad0:	4b85      	ldr	r3, [pc, #532]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad4:	091b      	lsrs	r3, r3, #4
 8007ad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ada:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007adc:	4b82      	ldr	r3, [pc, #520]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007ae6:	4b80      	ldr	r3, [pc, #512]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aea:	08db      	lsrs	r3, r3, #3
 8007aec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	fb02 f303 	mul.w	r3, r2, r3
 8007af6:	ee07 3a90 	vmov	s15, r3
 8007afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f000 80e1 	beq.w	8007ccc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	f000 8083 	beq.w	8007c18 <HAL_RCC_GetSysClockFreq+0x204>
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	f200 80a1 	bhi.w	8007c5c <HAL_RCC_GetSysClockFreq+0x248>
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d003      	beq.n	8007b28 <HAL_RCC_GetSysClockFreq+0x114>
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d056      	beq.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007b26:	e099      	b.n	8007c5c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b28:	4b6f      	ldr	r3, [pc, #444]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0320 	and.w	r3, r3, #32
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d02d      	beq.n	8007b90 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b34:	4b6c      	ldr	r3, [pc, #432]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	08db      	lsrs	r3, r3, #3
 8007b3a:	f003 0303 	and.w	r3, r3, #3
 8007b3e:	4a6b      	ldr	r2, [pc, #428]	@ (8007cec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007b40:	fa22 f303 	lsr.w	r3, r2, r3
 8007b44:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	ee07 3a90 	vmov	s15, r3
 8007b4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	ee07 3a90 	vmov	s15, r3
 8007b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b5e:	4b62      	ldr	r3, [pc, #392]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b66:	ee07 3a90 	vmov	s15, r3
 8007b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b72:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007cf8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b8a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007b8e:	e087      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	ee07 3a90 	vmov	s15, r3
 8007b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b9a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007cfc <HAL_RCC_GetSysClockFreq+0x2e8>
 8007b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ba2:	4b51      	ldr	r3, [pc, #324]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007baa:	ee07 3a90 	vmov	s15, r3
 8007bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8007bb6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007cf8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007bd2:	e065      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	ee07 3a90 	vmov	s15, r3
 8007bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bde:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007d00 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007be6:	4b40      	ldr	r3, [pc, #256]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bee:	ee07 3a90 	vmov	s15, r3
 8007bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bf6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007bfa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007cf8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007c16:	e043      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	ee07 3a90 	vmov	s15, r3
 8007c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c22:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007d04 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c32:	ee07 3a90 	vmov	s15, r3
 8007c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c3e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007cf8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007c5a:	e021      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	ee07 3a90 	vmov	s15, r3
 8007c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c66:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007d00 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c76:	ee07 3a90 	vmov	s15, r3
 8007c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c82:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007cf8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007c9e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007ca0:	4b11      	ldr	r3, [pc, #68]	@ (8007ce8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca4:	0a5b      	lsrs	r3, r3, #9
 8007ca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007caa:	3301      	adds	r3, #1
 8007cac:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	ee07 3a90 	vmov	s15, r3
 8007cb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007cb8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cc4:	ee17 3a90 	vmov	r3, s15
 8007cc8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007cca:	e005      	b.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	61bb      	str	r3, [r7, #24]
      break;
 8007cd0:	e002      	b.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007cd2:	4b07      	ldr	r3, [pc, #28]	@ (8007cf0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007cd4:	61bb      	str	r3, [r7, #24]
      break;
 8007cd6:	bf00      	nop
  }

  return sysclockfreq;
 8007cd8:	69bb      	ldr	r3, [r7, #24]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3724      	adds	r7, #36	@ 0x24
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	58024400 	.word	0x58024400
 8007cec:	03d09000 	.word	0x03d09000
 8007cf0:	003d0900 	.word	0x003d0900
 8007cf4:	017d7840 	.word	0x017d7840
 8007cf8:	46000000 	.word	0x46000000
 8007cfc:	4c742400 	.word	0x4c742400
 8007d00:	4a742400 	.word	0x4a742400
 8007d04:	4bbebc20 	.word	0x4bbebc20

08007d08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007d0e:	f7ff fe81 	bl	8007a14 <HAL_RCC_GetSysClockFreq>
 8007d12:	4602      	mov	r2, r0
 8007d14:	4b10      	ldr	r3, [pc, #64]	@ (8007d58 <HAL_RCC_GetHCLKFreq+0x50>)
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	0a1b      	lsrs	r3, r3, #8
 8007d1a:	f003 030f 	and.w	r3, r3, #15
 8007d1e:	490f      	ldr	r1, [pc, #60]	@ (8007d5c <HAL_RCC_GetHCLKFreq+0x54>)
 8007d20:	5ccb      	ldrb	r3, [r1, r3]
 8007d22:	f003 031f 	and.w	r3, r3, #31
 8007d26:	fa22 f303 	lsr.w	r3, r2, r3
 8007d2a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d58 <HAL_RCC_GetHCLKFreq+0x50>)
 8007d2e:	699b      	ldr	r3, [r3, #24]
 8007d30:	f003 030f 	and.w	r3, r3, #15
 8007d34:	4a09      	ldr	r2, [pc, #36]	@ (8007d5c <HAL_RCC_GetHCLKFreq+0x54>)
 8007d36:	5cd3      	ldrb	r3, [r2, r3]
 8007d38:	f003 031f 	and.w	r3, r3, #31
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8007d42:	4a07      	ldr	r2, [pc, #28]	@ (8007d60 <HAL_RCC_GetHCLKFreq+0x58>)
 8007d44:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007d46:	4a07      	ldr	r2, [pc, #28]	@ (8007d64 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007d4c:	4b04      	ldr	r3, [pc, #16]	@ (8007d60 <HAL_RCC_GetHCLKFreq+0x58>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3708      	adds	r7, #8
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	58024400 	.word	0x58024400
 8007d5c:	080114d0 	.word	0x080114d0
 8007d60:	24000004 	.word	0x24000004
 8007d64:	24000000 	.word	0x24000000

08007d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007d6c:	f7ff ffcc 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 8007d70:	4602      	mov	r2, r0
 8007d72:	4b06      	ldr	r3, [pc, #24]	@ (8007d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	091b      	lsrs	r3, r3, #4
 8007d78:	f003 0307 	and.w	r3, r3, #7
 8007d7c:	4904      	ldr	r1, [pc, #16]	@ (8007d90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d7e:	5ccb      	ldrb	r3, [r1, r3]
 8007d80:	f003 031f 	and.w	r3, r3, #31
 8007d84:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	58024400 	.word	0x58024400
 8007d90:	080114d0 	.word	0x080114d0

08007d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007d98:	f7ff ffb6 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	4b06      	ldr	r3, [pc, #24]	@ (8007db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007da0:	69db      	ldr	r3, [r3, #28]
 8007da2:	0a1b      	lsrs	r3, r3, #8
 8007da4:	f003 0307 	and.w	r3, r3, #7
 8007da8:	4904      	ldr	r1, [pc, #16]	@ (8007dbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8007daa:	5ccb      	ldrb	r3, [r1, r3]
 8007dac:	f003 031f 	and.w	r3, r3, #31
 8007db0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	58024400 	.word	0x58024400
 8007dbc:	080114d0 	.word	0x080114d0

08007dc0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007dc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dc4:	b0c6      	sub	sp, #280	@ 0x118
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007dd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007de4:	2500      	movs	r5, #0
 8007de6:	ea54 0305 	orrs.w	r3, r4, r5
 8007dea:	d049      	beq.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007df2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007df6:	d02f      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007df8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dfc:	d828      	bhi.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007dfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e02:	d01a      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007e04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e08:	d822      	bhi.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d003      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007e0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e12:	d007      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007e14:	e01c      	b.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e16:	4bab      	ldr	r3, [pc, #684]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1a:	4aaa      	ldr	r2, [pc, #680]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e22:	e01a      	b.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e28:	3308      	adds	r3, #8
 8007e2a:	2102      	movs	r1, #2
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f002 fa49 	bl	800a2c4 <RCCEx_PLL2_Config>
 8007e32:	4603      	mov	r3, r0
 8007e34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e38:	e00f      	b.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e3e:	3328      	adds	r3, #40	@ 0x28
 8007e40:	2102      	movs	r1, #2
 8007e42:	4618      	mov	r0, r3
 8007e44:	f002 faf0 	bl	800a428 <RCCEx_PLL3_Config>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e4e:	e004      	b.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e56:	e000      	b.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007e58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d10a      	bne.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007e62:	4b98      	ldr	r3, [pc, #608]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e66:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e70:	4a94      	ldr	r2, [pc, #592]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e72:	430b      	orrs	r3, r1
 8007e74:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e76:	e003      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e88:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007e8c:	f04f 0900 	mov.w	r9, #0
 8007e90:	ea58 0309 	orrs.w	r3, r8, r9
 8007e94:	d047      	beq.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e9c:	2b04      	cmp	r3, #4
 8007e9e:	d82a      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea6:	bf00      	nop
 8007ea8:	08007ebd 	.word	0x08007ebd
 8007eac:	08007ecb 	.word	0x08007ecb
 8007eb0:	08007ee1 	.word	0x08007ee1
 8007eb4:	08007eff 	.word	0x08007eff
 8007eb8:	08007eff 	.word	0x08007eff
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ebc:	4b81      	ldr	r3, [pc, #516]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec0:	4a80      	ldr	r2, [pc, #512]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007ec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ec8:	e01a      	b.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007eca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ece:	3308      	adds	r3, #8
 8007ed0:	2100      	movs	r1, #0
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f002 f9f6 	bl	800a2c4 <RCCEx_PLL2_Config>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ede:	e00f      	b.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee4:	3328      	adds	r3, #40	@ 0x28
 8007ee6:	2100      	movs	r1, #0
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f002 fa9d 	bl	800a428 <RCCEx_PLL3_Config>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ef4:	e004      	b.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007efc:	e000      	b.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007efe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10a      	bne.n	8007f1e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007f08:	4b6e      	ldr	r3, [pc, #440]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f0c:	f023 0107 	bic.w	r1, r3, #7
 8007f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f16:	4a6b      	ldr	r2, [pc, #428]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f18:	430b      	orrs	r3, r1
 8007f1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8007f1c:	e003      	b.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f22:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007f32:	f04f 0b00 	mov.w	fp, #0
 8007f36:	ea5a 030b 	orrs.w	r3, sl, fp
 8007f3a:	d05b      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f44:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007f48:	d03b      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007f4a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007f4e:	d834      	bhi.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f54:	d037      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007f56:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f5a:	d82e      	bhi.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f5c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007f60:	d033      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007f62:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007f66:	d828      	bhi.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f6c:	d01a      	beq.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f72:	d822      	bhi.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d003      	beq.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007f78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f7c:	d007      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007f7e:	e01c      	b.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f80:	4b50      	ldr	r3, [pc, #320]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f84:	4a4f      	ldr	r2, [pc, #316]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007f8c:	e01e      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f92:	3308      	adds	r3, #8
 8007f94:	2100      	movs	r1, #0
 8007f96:	4618      	mov	r0, r3
 8007f98:	f002 f994 	bl	800a2c4 <RCCEx_PLL2_Config>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007fa2:	e013      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa8:	3328      	adds	r3, #40	@ 0x28
 8007faa:	2100      	movs	r1, #0
 8007fac:	4618      	mov	r0, r3
 8007fae:	f002 fa3b 	bl	800a428 <RCCEx_PLL3_Config>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007fb8:	e008      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007fc0:	e004      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007fc2:	bf00      	nop
 8007fc4:	e002      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007fc6:	bf00      	nop
 8007fc8:	e000      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10b      	bne.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007fdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007fe4:	4a37      	ldr	r2, [pc, #220]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007fe6:	430b      	orrs	r3, r1
 8007fe8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fea:	e003      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ff0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008000:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008004:	2300      	movs	r3, #0
 8008006:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800800a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800800e:	460b      	mov	r3, r1
 8008010:	4313      	orrs	r3, r2
 8008012:	d05d      	beq.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008018:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800801c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008020:	d03b      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8008022:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008026:	d834      	bhi.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008028:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800802c:	d037      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800802e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008032:	d82e      	bhi.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008034:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008038:	d033      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800803a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800803e:	d828      	bhi.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008040:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008044:	d01a      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008046:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800804a:	d822      	bhi.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800804c:	2b00      	cmp	r3, #0
 800804e:	d003      	beq.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008054:	d007      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008056:	e01c      	b.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008058:	4b1a      	ldr	r3, [pc, #104]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800805a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800805c:	4a19      	ldr	r2, [pc, #100]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800805e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008062:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008064:	e01e      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806a:	3308      	adds	r3, #8
 800806c:	2100      	movs	r1, #0
 800806e:	4618      	mov	r0, r3
 8008070:	f002 f928 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008074:	4603      	mov	r3, r0
 8008076:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800807a:	e013      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800807c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008080:	3328      	adds	r3, #40	@ 0x28
 8008082:	2100      	movs	r1, #0
 8008084:	4618      	mov	r0, r3
 8008086:	f002 f9cf 	bl	800a428 <RCCEx_PLL3_Config>
 800808a:	4603      	mov	r3, r0
 800808c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008090:	e008      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008098:	e004      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800809a:	bf00      	nop
 800809c:	e002      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800809e:	bf00      	nop
 80080a0:	e000      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80080a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10d      	bne.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80080ac:	4b05      	ldr	r3, [pc, #20]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80080ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80080b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80080bc:	4a01      	ldr	r2, [pc, #4]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80080be:	430b      	orrs	r3, r1
 80080c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80080c2:	e005      	b.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80080c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80080d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80080dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80080e0:	2300      	movs	r3, #0
 80080e2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80080e6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80080ea:	460b      	mov	r3, r1
 80080ec:	4313      	orrs	r3, r2
 80080ee:	d03a      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80080f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080f6:	2b30      	cmp	r3, #48	@ 0x30
 80080f8:	d01f      	beq.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80080fa:	2b30      	cmp	r3, #48	@ 0x30
 80080fc:	d819      	bhi.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80080fe:	2b20      	cmp	r3, #32
 8008100:	d00c      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008102:	2b20      	cmp	r3, #32
 8008104:	d815      	bhi.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008106:	2b00      	cmp	r3, #0
 8008108:	d019      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800810a:	2b10      	cmp	r3, #16
 800810c:	d111      	bne.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800810e:	4baa      	ldr	r3, [pc, #680]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008112:	4aa9      	ldr	r2, [pc, #676]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008114:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008118:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800811a:	e011      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800811c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008120:	3308      	adds	r3, #8
 8008122:	2102      	movs	r1, #2
 8008124:	4618      	mov	r0, r3
 8008126:	f002 f8cd 	bl	800a2c4 <RCCEx_PLL2_Config>
 800812a:	4603      	mov	r3, r0
 800812c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008130:	e006      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008138:	e002      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800813a:	bf00      	nop
 800813c:	e000      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800813e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008140:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10a      	bne.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008148:	4b9b      	ldr	r3, [pc, #620]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800814a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800814c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008156:	4a98      	ldr	r2, [pc, #608]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008158:	430b      	orrs	r3, r1
 800815a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800815c:	e003      	b.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800815e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008162:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800816a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008172:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008176:	2300      	movs	r3, #0
 8008178:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800817c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008180:	460b      	mov	r3, r1
 8008182:	4313      	orrs	r3, r2
 8008184:	d051      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800818a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800818c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008190:	d035      	beq.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8008192:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008196:	d82e      	bhi.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008198:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800819c:	d031      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800819e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80081a2:	d828      	bhi.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80081a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081a8:	d01a      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80081aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081ae:	d822      	bhi.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d003      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80081b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081b8:	d007      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80081ba:	e01c      	b.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081bc:	4b7e      	ldr	r3, [pc, #504]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80081be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c0:	4a7d      	ldr	r2, [pc, #500]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80081c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80081c8:	e01c      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ce:	3308      	adds	r3, #8
 80081d0:	2100      	movs	r1, #0
 80081d2:	4618      	mov	r0, r3
 80081d4:	f002 f876 	bl	800a2c4 <RCCEx_PLL2_Config>
 80081d8:	4603      	mov	r3, r0
 80081da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80081de:	e011      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80081e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081e4:	3328      	adds	r3, #40	@ 0x28
 80081e6:	2100      	movs	r1, #0
 80081e8:	4618      	mov	r0, r3
 80081ea:	f002 f91d 	bl	800a428 <RCCEx_PLL3_Config>
 80081ee:	4603      	mov	r3, r0
 80081f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80081f4:	e006      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081fc:	e002      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80081fe:	bf00      	nop
 8008200:	e000      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008202:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008204:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10a      	bne.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800820c:	4b6a      	ldr	r3, [pc, #424]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800820e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008210:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800821a:	4a67      	ldr	r2, [pc, #412]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800821c:	430b      	orrs	r3, r1
 800821e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008220:	e003      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008222:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008226:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800822a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800822e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008232:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008236:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800823a:	2300      	movs	r3, #0
 800823c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008240:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008244:	460b      	mov	r3, r1
 8008246:	4313      	orrs	r3, r2
 8008248:	d053      	beq.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800824a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800824e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008250:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008254:	d033      	beq.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8008256:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800825a:	d82c      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800825c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008260:	d02f      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008262:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008266:	d826      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008268:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800826c:	d02b      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800826e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008272:	d820      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008274:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008278:	d012      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800827a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800827e:	d81a      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008280:	2b00      	cmp	r3, #0
 8008282:	d022      	beq.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008288:	d115      	bne.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800828a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800828e:	3308      	adds	r3, #8
 8008290:	2101      	movs	r1, #1
 8008292:	4618      	mov	r0, r3
 8008294:	f002 f816 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008298:	4603      	mov	r3, r0
 800829a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800829e:	e015      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80082a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a4:	3328      	adds	r3, #40	@ 0x28
 80082a6:	2101      	movs	r1, #1
 80082a8:	4618      	mov	r0, r3
 80082aa:	f002 f8bd 	bl	800a428 <RCCEx_PLL3_Config>
 80082ae:	4603      	mov	r3, r0
 80082b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80082b4:	e00a      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80082bc:	e006      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80082be:	bf00      	nop
 80082c0:	e004      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80082c2:	bf00      	nop
 80082c4:	e002      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80082c6:	bf00      	nop
 80082c8:	e000      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80082ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10a      	bne.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80082d4:	4b38      	ldr	r3, [pc, #224]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80082d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80082dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082e2:	4a35      	ldr	r2, [pc, #212]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80082e4:	430b      	orrs	r3, r1
 80082e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80082e8:	e003      	b.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80082f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fa:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80082fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008302:	2300      	movs	r3, #0
 8008304:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008308:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800830c:	460b      	mov	r3, r1
 800830e:	4313      	orrs	r3, r2
 8008310:	d058      	beq.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008316:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800831a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800831e:	d033      	beq.n	8008388 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008320:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008324:	d82c      	bhi.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800832a:	d02f      	beq.n	800838c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800832c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008330:	d826      	bhi.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008332:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008336:	d02b      	beq.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008338:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800833c:	d820      	bhi.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800833e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008342:	d012      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008344:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008348:	d81a      	bhi.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800834a:	2b00      	cmp	r3, #0
 800834c:	d022      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800834e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008352:	d115      	bne.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008358:	3308      	adds	r3, #8
 800835a:	2101      	movs	r1, #1
 800835c:	4618      	mov	r0, r3
 800835e:	f001 ffb1 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008362:	4603      	mov	r3, r0
 8008364:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008368:	e015      	b.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800836a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800836e:	3328      	adds	r3, #40	@ 0x28
 8008370:	2101      	movs	r1, #1
 8008372:	4618      	mov	r0, r3
 8008374:	f002 f858 	bl	800a428 <RCCEx_PLL3_Config>
 8008378:	4603      	mov	r3, r0
 800837a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800837e:	e00a      	b.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008386:	e006      	b.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008388:	bf00      	nop
 800838a:	e004      	b.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800838c:	bf00      	nop
 800838e:	e002      	b.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008390:	bf00      	nop
 8008392:	e000      	b.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008394:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008396:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10e      	bne.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800839e:	4b06      	ldr	r3, [pc, #24]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80083a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083a2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80083a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80083ae:	4a02      	ldr	r2, [pc, #8]	@ (80083b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80083b0:	430b      	orrs	r3, r1
 80083b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80083b4:	e006      	b.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80083b6:	bf00      	nop
 80083b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80083c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80083d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083d4:	2300      	movs	r3, #0
 80083d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80083da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80083de:	460b      	mov	r3, r1
 80083e0:	4313      	orrs	r3, r2
 80083e2:	d037      	beq.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80083e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083ee:	d00e      	beq.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80083f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083f4:	d816      	bhi.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d018      	beq.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80083fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083fe:	d111      	bne.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008400:	4bc4      	ldr	r3, [pc, #784]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008404:	4ac3      	ldr	r2, [pc, #780]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800840a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800840c:	e00f      	b.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800840e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008412:	3308      	adds	r3, #8
 8008414:	2101      	movs	r1, #1
 8008416:	4618      	mov	r0, r3
 8008418:	f001 ff54 	bl	800a2c4 <RCCEx_PLL2_Config>
 800841c:	4603      	mov	r3, r0
 800841e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008422:	e004      	b.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008424:	2301      	movs	r3, #1
 8008426:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800842a:	e000      	b.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800842c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800842e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10a      	bne.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008436:	4bb7      	ldr	r3, [pc, #732]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800843a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800843e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008442:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008444:	4ab3      	ldr	r2, [pc, #716]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008446:	430b      	orrs	r3, r1
 8008448:	6513      	str	r3, [r2, #80]	@ 0x50
 800844a:	e003      	b.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800844c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008450:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008460:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008464:	2300      	movs	r3, #0
 8008466:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800846a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800846e:	460b      	mov	r3, r1
 8008470:	4313      	orrs	r3, r2
 8008472:	d039      	beq.n	80084e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800847a:	2b03      	cmp	r3, #3
 800847c:	d81c      	bhi.n	80084b8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800847e:	a201      	add	r2, pc, #4	@ (adr r2, 8008484 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008484:	080084c1 	.word	0x080084c1
 8008488:	08008495 	.word	0x08008495
 800848c:	080084a3 	.word	0x080084a3
 8008490:	080084c1 	.word	0x080084c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008494:	4b9f      	ldr	r3, [pc, #636]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008498:	4a9e      	ldr	r2, [pc, #632]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800849a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800849e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80084a0:	e00f      	b.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80084a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084a6:	3308      	adds	r3, #8
 80084a8:	2102      	movs	r1, #2
 80084aa:	4618      	mov	r0, r3
 80084ac:	f001 ff0a 	bl	800a2c4 <RCCEx_PLL2_Config>
 80084b0:	4603      	mov	r3, r0
 80084b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80084b6:	e004      	b.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80084be:	e000      	b.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80084c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d10a      	bne.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80084ca:	4b92      	ldr	r3, [pc, #584]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80084cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084ce:	f023 0103 	bic.w	r1, r3, #3
 80084d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084d8:	4a8e      	ldr	r2, [pc, #568]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80084da:	430b      	orrs	r3, r1
 80084dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80084de:	e003      	b.n	80084e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80084e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80084f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80084f8:	2300      	movs	r3, #0
 80084fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084fe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008502:	460b      	mov	r3, r1
 8008504:	4313      	orrs	r3, r2
 8008506:	f000 8099 	beq.w	800863c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800850a:	4b83      	ldr	r3, [pc, #524]	@ (8008718 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a82      	ldr	r2, [pc, #520]	@ (8008718 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008514:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008516:	f7fa f8b3 	bl	8002680 <HAL_GetTick>
 800851a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800851e:	e00b      	b.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008520:	f7fa f8ae 	bl	8002680 <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	2b64      	cmp	r3, #100	@ 0x64
 800852e:	d903      	bls.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008530:	2303      	movs	r3, #3
 8008532:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008536:	e005      	b.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008538:	4b77      	ldr	r3, [pc, #476]	@ (8008718 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008540:	2b00      	cmp	r3, #0
 8008542:	d0ed      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008544:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008548:	2b00      	cmp	r3, #0
 800854a:	d173      	bne.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800854c:	4b71      	ldr	r3, [pc, #452]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800854e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008554:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008558:	4053      	eors	r3, r2
 800855a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800855e:	2b00      	cmp	r3, #0
 8008560:	d015      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008562:	4b6c      	ldr	r3, [pc, #432]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800856a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800856e:	4b69      	ldr	r3, [pc, #420]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008572:	4a68      	ldr	r2, [pc, #416]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008578:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800857a:	4b66      	ldr	r3, [pc, #408]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800857c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800857e:	4a65      	ldr	r2, [pc, #404]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008580:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008584:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008586:	4a63      	ldr	r2, [pc, #396]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008588:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800858c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800858e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008592:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800859a:	d118      	bne.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800859c:	f7fa f870 	bl	8002680 <HAL_GetTick>
 80085a0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80085a4:	e00d      	b.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085a6:	f7fa f86b 	bl	8002680 <HAL_GetTick>
 80085aa:	4602      	mov	r2, r0
 80085ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80085b0:	1ad2      	subs	r2, r2, r3
 80085b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d903      	bls.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80085c0:	e005      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80085c2:	4b54      	ldr	r3, [pc, #336]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085c6:	f003 0302 	and.w	r3, r3, #2
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d0eb      	beq.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80085ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d129      	bne.n	800862a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80085de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085e6:	d10e      	bne.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80085e8:	4b4a      	ldr	r3, [pc, #296]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80085f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80085f8:	091a      	lsrs	r2, r3, #4
 80085fa:	4b48      	ldr	r3, [pc, #288]	@ (800871c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80085fc:	4013      	ands	r3, r2
 80085fe:	4a45      	ldr	r2, [pc, #276]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008600:	430b      	orrs	r3, r1
 8008602:	6113      	str	r3, [r2, #16]
 8008604:	e005      	b.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008606:	4b43      	ldr	r3, [pc, #268]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	4a42      	ldr	r2, [pc, #264]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800860c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008610:	6113      	str	r3, [r2, #16]
 8008612:	4b40      	ldr	r3, [pc, #256]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008614:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008616:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800861a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800861e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008622:	4a3c      	ldr	r2, [pc, #240]	@ (8008714 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008624:	430b      	orrs	r3, r1
 8008626:	6713      	str	r3, [r2, #112]	@ 0x70
 8008628:	e008      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800862a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800862e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8008632:	e003      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008634:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008638:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800863c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008644:	f002 0301 	and.w	r3, r2, #1
 8008648:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800864c:	2300      	movs	r3, #0
 800864e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008652:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008656:	460b      	mov	r3, r1
 8008658:	4313      	orrs	r3, r2
 800865a:	f000 808f 	beq.w	800877c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800865e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008662:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008664:	2b28      	cmp	r3, #40	@ 0x28
 8008666:	d871      	bhi.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008668:	a201      	add	r2, pc, #4	@ (adr r2, 8008670 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800866a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866e:	bf00      	nop
 8008670:	08008755 	.word	0x08008755
 8008674:	0800874d 	.word	0x0800874d
 8008678:	0800874d 	.word	0x0800874d
 800867c:	0800874d 	.word	0x0800874d
 8008680:	0800874d 	.word	0x0800874d
 8008684:	0800874d 	.word	0x0800874d
 8008688:	0800874d 	.word	0x0800874d
 800868c:	0800874d 	.word	0x0800874d
 8008690:	08008721 	.word	0x08008721
 8008694:	0800874d 	.word	0x0800874d
 8008698:	0800874d 	.word	0x0800874d
 800869c:	0800874d 	.word	0x0800874d
 80086a0:	0800874d 	.word	0x0800874d
 80086a4:	0800874d 	.word	0x0800874d
 80086a8:	0800874d 	.word	0x0800874d
 80086ac:	0800874d 	.word	0x0800874d
 80086b0:	08008737 	.word	0x08008737
 80086b4:	0800874d 	.word	0x0800874d
 80086b8:	0800874d 	.word	0x0800874d
 80086bc:	0800874d 	.word	0x0800874d
 80086c0:	0800874d 	.word	0x0800874d
 80086c4:	0800874d 	.word	0x0800874d
 80086c8:	0800874d 	.word	0x0800874d
 80086cc:	0800874d 	.word	0x0800874d
 80086d0:	08008755 	.word	0x08008755
 80086d4:	0800874d 	.word	0x0800874d
 80086d8:	0800874d 	.word	0x0800874d
 80086dc:	0800874d 	.word	0x0800874d
 80086e0:	0800874d 	.word	0x0800874d
 80086e4:	0800874d 	.word	0x0800874d
 80086e8:	0800874d 	.word	0x0800874d
 80086ec:	0800874d 	.word	0x0800874d
 80086f0:	08008755 	.word	0x08008755
 80086f4:	0800874d 	.word	0x0800874d
 80086f8:	0800874d 	.word	0x0800874d
 80086fc:	0800874d 	.word	0x0800874d
 8008700:	0800874d 	.word	0x0800874d
 8008704:	0800874d 	.word	0x0800874d
 8008708:	0800874d 	.word	0x0800874d
 800870c:	0800874d 	.word	0x0800874d
 8008710:	08008755 	.word	0x08008755
 8008714:	58024400 	.word	0x58024400
 8008718:	58024800 	.word	0x58024800
 800871c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008724:	3308      	adds	r3, #8
 8008726:	2101      	movs	r1, #1
 8008728:	4618      	mov	r0, r3
 800872a:	f001 fdcb 	bl	800a2c4 <RCCEx_PLL2_Config>
 800872e:	4603      	mov	r3, r0
 8008730:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008734:	e00f      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800873a:	3328      	adds	r3, #40	@ 0x28
 800873c:	2101      	movs	r1, #1
 800873e:	4618      	mov	r0, r3
 8008740:	f001 fe72 	bl	800a428 <RCCEx_PLL3_Config>
 8008744:	4603      	mov	r3, r0
 8008746:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800874a:	e004      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008752:	e000      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8008754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008756:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800875a:	2b00      	cmp	r3, #0
 800875c:	d10a      	bne.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800875e:	4bbf      	ldr	r3, [pc, #764]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008762:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800876a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800876c:	4abb      	ldr	r2, [pc, #748]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800876e:	430b      	orrs	r3, r1
 8008770:	6553      	str	r3, [r2, #84]	@ 0x54
 8008772:	e003      	b.n	800877c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008774:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008778:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800877c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008784:	f002 0302 	and.w	r3, r2, #2
 8008788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800878c:	2300      	movs	r3, #0
 800878e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008792:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008796:	460b      	mov	r3, r1
 8008798:	4313      	orrs	r3, r2
 800879a:	d041      	beq.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800879c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087a2:	2b05      	cmp	r3, #5
 80087a4:	d824      	bhi.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80087a6:	a201      	add	r2, pc, #4	@ (adr r2, 80087ac <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80087a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ac:	080087f9 	.word	0x080087f9
 80087b0:	080087c5 	.word	0x080087c5
 80087b4:	080087db 	.word	0x080087db
 80087b8:	080087f9 	.word	0x080087f9
 80087bc:	080087f9 	.word	0x080087f9
 80087c0:	080087f9 	.word	0x080087f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80087c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087c8:	3308      	adds	r3, #8
 80087ca:	2101      	movs	r1, #1
 80087cc:	4618      	mov	r0, r3
 80087ce:	f001 fd79 	bl	800a2c4 <RCCEx_PLL2_Config>
 80087d2:	4603      	mov	r3, r0
 80087d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80087d8:	e00f      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80087da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087de:	3328      	adds	r3, #40	@ 0x28
 80087e0:	2101      	movs	r1, #1
 80087e2:	4618      	mov	r0, r3
 80087e4:	f001 fe20 	bl	800a428 <RCCEx_PLL3_Config>
 80087e8:	4603      	mov	r3, r0
 80087ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80087ee:	e004      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80087f6:	e000      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80087f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d10a      	bne.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008802:	4b96      	ldr	r3, [pc, #600]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008806:	f023 0107 	bic.w	r1, r3, #7
 800880a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800880e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008810:	4a92      	ldr	r2, [pc, #584]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008812:	430b      	orrs	r3, r1
 8008814:	6553      	str	r3, [r2, #84]	@ 0x54
 8008816:	e003      	b.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008818:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800881c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008828:	f002 0304 	and.w	r3, r2, #4
 800882c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008830:	2300      	movs	r3, #0
 8008832:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008836:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800883a:	460b      	mov	r3, r1
 800883c:	4313      	orrs	r3, r2
 800883e:	d044      	beq.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008848:	2b05      	cmp	r3, #5
 800884a:	d825      	bhi.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800884c:	a201      	add	r2, pc, #4	@ (adr r2, 8008854 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800884e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008852:	bf00      	nop
 8008854:	080088a1 	.word	0x080088a1
 8008858:	0800886d 	.word	0x0800886d
 800885c:	08008883 	.word	0x08008883
 8008860:	080088a1 	.word	0x080088a1
 8008864:	080088a1 	.word	0x080088a1
 8008868:	080088a1 	.word	0x080088a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800886c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008870:	3308      	adds	r3, #8
 8008872:	2101      	movs	r1, #1
 8008874:	4618      	mov	r0, r3
 8008876:	f001 fd25 	bl	800a2c4 <RCCEx_PLL2_Config>
 800887a:	4603      	mov	r3, r0
 800887c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008880:	e00f      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008886:	3328      	adds	r3, #40	@ 0x28
 8008888:	2101      	movs	r1, #1
 800888a:	4618      	mov	r0, r3
 800888c:	f001 fdcc 	bl	800a428 <RCCEx_PLL3_Config>
 8008890:	4603      	mov	r3, r0
 8008892:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008896:	e004      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800889e:	e000      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80088a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d10b      	bne.n	80088c2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80088aa:	4b6c      	ldr	r3, [pc, #432]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80088ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ae:	f023 0107 	bic.w	r1, r3, #7
 80088b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ba:	4a68      	ldr	r2, [pc, #416]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80088bc:	430b      	orrs	r3, r1
 80088be:	6593      	str	r3, [r2, #88]	@ 0x58
 80088c0:	e003      	b.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80088ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d2:	f002 0320 	and.w	r3, r2, #32
 80088d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80088da:	2300      	movs	r3, #0
 80088dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80088e0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80088e4:	460b      	mov	r3, r1
 80088e6:	4313      	orrs	r3, r2
 80088e8:	d055      	beq.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80088ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80088f6:	d033      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80088f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80088fc:	d82c      	bhi.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80088fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008902:	d02f      	beq.n	8008964 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8008904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008908:	d826      	bhi.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800890a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800890e:	d02b      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8008910:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008914:	d820      	bhi.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008916:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800891a:	d012      	beq.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800891c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008920:	d81a      	bhi.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008922:	2b00      	cmp	r3, #0
 8008924:	d022      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8008926:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800892a:	d115      	bne.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800892c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008930:	3308      	adds	r3, #8
 8008932:	2100      	movs	r1, #0
 8008934:	4618      	mov	r0, r3
 8008936:	f001 fcc5 	bl	800a2c4 <RCCEx_PLL2_Config>
 800893a:	4603      	mov	r3, r0
 800893c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008940:	e015      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008946:	3328      	adds	r3, #40	@ 0x28
 8008948:	2102      	movs	r1, #2
 800894a:	4618      	mov	r0, r3
 800894c:	f001 fd6c 	bl	800a428 <RCCEx_PLL3_Config>
 8008950:	4603      	mov	r3, r0
 8008952:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008956:	e00a      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800895e:	e006      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008960:	bf00      	nop
 8008962:	e004      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008964:	bf00      	nop
 8008966:	e002      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008968:	bf00      	nop
 800896a:	e000      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800896c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800896e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10b      	bne.n	800898e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008976:	4b39      	ldr	r3, [pc, #228]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800897a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800897e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008982:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008986:	4a35      	ldr	r2, [pc, #212]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008988:	430b      	orrs	r3, r1
 800898a:	6553      	str	r3, [r2, #84]	@ 0x54
 800898c:	e003      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800898e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008992:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008996:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80089a2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80089a6:	2300      	movs	r3, #0
 80089a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80089ac:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80089b0:	460b      	mov	r3, r1
 80089b2:	4313      	orrs	r3, r2
 80089b4:	d058      	beq.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80089b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80089c2:	d033      	beq.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80089c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80089c8:	d82c      	bhi.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089ce:	d02f      	beq.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80089d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089d4:	d826      	bhi.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089da:	d02b      	beq.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80089dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80089e0:	d820      	bhi.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089e6:	d012      	beq.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80089e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089ec:	d81a      	bhi.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d022      	beq.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80089f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089f6:	d115      	bne.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089fc:	3308      	adds	r3, #8
 80089fe:	2100      	movs	r1, #0
 8008a00:	4618      	mov	r0, r3
 8008a02:	f001 fc5f 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008a06:	4603      	mov	r3, r0
 8008a08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008a0c:	e015      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a12:	3328      	adds	r3, #40	@ 0x28
 8008a14:	2102      	movs	r1, #2
 8008a16:	4618      	mov	r0, r3
 8008a18:	f001 fd06 	bl	800a428 <RCCEx_PLL3_Config>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008a22:	e00a      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a24:	2301      	movs	r3, #1
 8008a26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a2a:	e006      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a2c:	bf00      	nop
 8008a2e:	e004      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a30:	bf00      	nop
 8008a32:	e002      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a34:	bf00      	nop
 8008a36:	e000      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008a38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d10e      	bne.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008a42:	4b06      	ldr	r3, [pc, #24]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a46:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a52:	4a02      	ldr	r2, [pc, #8]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008a54:	430b      	orrs	r3, r1
 8008a56:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a58:	e006      	b.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8008a5a:	bf00      	nop
 8008a5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008a68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a70:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008a74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a78:	2300      	movs	r3, #0
 8008a7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a7e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008a82:	460b      	mov	r3, r1
 8008a84:	4313      	orrs	r3, r2
 8008a86:	d055      	beq.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008a90:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008a94:	d033      	beq.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8008a96:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008a9a:	d82c      	bhi.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aa0:	d02f      	beq.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008aa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aa6:	d826      	bhi.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008aa8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008aac:	d02b      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8008aae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008ab2:	d820      	bhi.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008ab4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008ab8:	d012      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8008aba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008abe:	d81a      	bhi.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d022      	beq.n	8008b0a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008ac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ac8:	d115      	bne.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ace:	3308      	adds	r3, #8
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f001 fbf6 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008ade:	e015      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ae4:	3328      	adds	r3, #40	@ 0x28
 8008ae6:	2102      	movs	r1, #2
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f001 fc9d 	bl	800a428 <RCCEx_PLL3_Config>
 8008aee:	4603      	mov	r3, r0
 8008af0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008af4:	e00a      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008afc:	e006      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008afe:	bf00      	nop
 8008b00:	e004      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008b02:	bf00      	nop
 8008b04:	e002      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008b06:	bf00      	nop
 8008b08:	e000      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008b0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10b      	bne.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008b14:	4ba0      	ldr	r3, [pc, #640]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b18:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008b24:	4a9c      	ldr	r2, [pc, #624]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b26:	430b      	orrs	r3, r1
 8008b28:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b2a:	e003      	b.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3c:	f002 0308 	and.w	r3, r2, #8
 8008b40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b44:	2300      	movs	r3, #0
 8008b46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008b4a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008b4e:	460b      	mov	r3, r1
 8008b50:	4313      	orrs	r3, r2
 8008b52:	d01e      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b60:	d10c      	bne.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008b62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b66:	3328      	adds	r3, #40	@ 0x28
 8008b68:	2102      	movs	r1, #2
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f001 fc5c 	bl	800a428 <RCCEx_PLL3_Config>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d002      	beq.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008b7c:	4b86      	ldr	r3, [pc, #536]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b80:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b8c:	4a82      	ldr	r2, [pc, #520]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b8e:	430b      	orrs	r3, r1
 8008b90:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9a:	f002 0310 	and.w	r3, r2, #16
 8008b9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ba8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008bac:	460b      	mov	r3, r1
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	d01e      	beq.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008bba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bbe:	d10c      	bne.n	8008bda <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bc4:	3328      	adds	r3, #40	@ 0x28
 8008bc6:	2102      	movs	r1, #2
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f001 fc2d 	bl	800a428 <RCCEx_PLL3_Config>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008bda:	4b6f      	ldr	r3, [pc, #444]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bde:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008bea:	4a6b      	ldr	r2, [pc, #428]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008bec:	430b      	orrs	r3, r1
 8008bee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008bfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008bfe:	2300      	movs	r3, #0
 8008c00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008c02:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008c06:	460b      	mov	r3, r1
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	d03e      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008c14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c18:	d022      	beq.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8008c1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c1e:	d81b      	bhi.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d003      	beq.n	8008c2c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8008c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c28:	d00b      	beq.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8008c2a:	e015      	b.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c30:	3308      	adds	r3, #8
 8008c32:	2100      	movs	r1, #0
 8008c34:	4618      	mov	r0, r3
 8008c36:	f001 fb45 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008c40:	e00f      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c46:	3328      	adds	r3, #40	@ 0x28
 8008c48:	2102      	movs	r1, #2
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f001 fbec 	bl	800a428 <RCCEx_PLL3_Config>
 8008c50:	4603      	mov	r3, r0
 8008c52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008c56:	e004      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c5e:	e000      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008c60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d10b      	bne.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c6e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008c7a:	4a47      	ldr	r2, [pc, #284]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c7c:	430b      	orrs	r3, r1
 8008c7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c80:	e003      	b.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008c8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c92:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008c96:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c98:	2300      	movs	r3, #0
 8008c9a:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c9c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	d03b      	beq.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008cb2:	d01f      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008cb4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008cb8:	d818      	bhi.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cbe:	d003      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008cc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008cc4:	d007      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8008cc6:	e011      	b.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008cc8:	4b33      	ldr	r3, [pc, #204]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ccc:	4a32      	ldr	r2, [pc, #200]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008cce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008cd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008cd4:	e00f      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cda:	3328      	adds	r3, #40	@ 0x28
 8008cdc:	2101      	movs	r1, #1
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f001 fba2 	bl	800a428 <RCCEx_PLL3_Config>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8008cea:	e004      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008cf2:	e000      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8008cf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d10b      	bne.n	8008d16 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008cfe:	4b26      	ldr	r3, [pc, #152]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d02:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008d06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d0e:	4a22      	ldr	r2, [pc, #136]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d10:	430b      	orrs	r3, r1
 8008d12:	6553      	str	r3, [r2, #84]	@ 0x54
 8008d14:	e003      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d1a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d26:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008d2a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008d30:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008d34:	460b      	mov	r3, r1
 8008d36:	4313      	orrs	r3, r2
 8008d38:	d034      	beq.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d003      	beq.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d48:	d007      	beq.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008d4a:	e011      	b.n	8008d70 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d4c:	4b12      	ldr	r3, [pc, #72]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d50:	4a11      	ldr	r2, [pc, #68]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008d58:	e00e      	b.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d5e:	3308      	adds	r3, #8
 8008d60:	2102      	movs	r1, #2
 8008d62:	4618      	mov	r0, r3
 8008d64:	f001 faae 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008d6e:	e003      	b.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008d70:	2301      	movs	r3, #1
 8008d72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008d76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d10d      	bne.n	8008d9c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008d80:	4b05      	ldr	r3, [pc, #20]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d84:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d8e:	4a02      	ldr	r2, [pc, #8]	@ (8008d98 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d90:	430b      	orrs	r3, r1
 8008d92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008d94:	e006      	b.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008d96:	bf00      	nop
 8008d98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008da0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dac:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008db0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008db2:	2300      	movs	r3, #0
 8008db4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008db6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008dba:	460b      	mov	r3, r1
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	d00c      	beq.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dc4:	3328      	adds	r3, #40	@ 0x28
 8008dc6:	2102      	movs	r1, #2
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f001 fb2d 	bl	800a428 <RCCEx_PLL3_Config>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d002      	beq.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008de6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008de8:	2300      	movs	r3, #0
 8008dea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dec:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008df0:	460b      	mov	r3, r1
 8008df2:	4313      	orrs	r3, r2
 8008df4:	d036      	beq.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008dfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e00:	d018      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e06:	d811      	bhi.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008e08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e0c:	d014      	beq.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e12:	d80b      	bhi.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d011      	beq.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008e18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e1c:	d106      	bne.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e1e:	4bb7      	ldr	r3, [pc, #732]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e22:	4ab6      	ldr	r2, [pc, #728]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008e2a:	e008      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e32:	e004      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008e34:	bf00      	nop
 8008e36:	e002      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008e38:	bf00      	nop
 8008e3a:	e000      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d10a      	bne.n	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008e46:	4bad      	ldr	r3, [pc, #692]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e54:	4aa9      	ldr	r2, [pc, #676]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e56:	430b      	orrs	r3, r1
 8008e58:	6553      	str	r3, [r2, #84]	@ 0x54
 8008e5a:	e003      	b.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008e70:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e72:	2300      	movs	r3, #0
 8008e74:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e76:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008e7a:	460b      	mov	r3, r1
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	d009      	beq.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008e80:	4b9e      	ldr	r3, [pc, #632]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e84:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e8e:	4a9b      	ldr	r2, [pc, #620]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008e90:	430b      	orrs	r3, r1
 8008e92:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ea6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4313      	orrs	r3, r2
 8008eae:	d009      	beq.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008eb0:	4b92      	ldr	r3, [pc, #584]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eb4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ebc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ebe:	4a8f      	ldr	r2, [pc, #572]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ec0:	430b      	orrs	r3, r1
 8008ec2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008ec4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ecc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008ed0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ed6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008eda:	460b      	mov	r3, r1
 8008edc:	4313      	orrs	r3, r2
 8008ede:	d00e      	beq.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008ee0:	4b86      	ldr	r3, [pc, #536]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	4a85      	ldr	r2, [pc, #532]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ee6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008eea:	6113      	str	r3, [r2, #16]
 8008eec:	4b83      	ldr	r3, [pc, #524]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008eee:	6919      	ldr	r1, [r3, #16]
 8008ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ef4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008ef8:	4a80      	ldr	r2, [pc, #512]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008efa:	430b      	orrs	r3, r1
 8008efc:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f06:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f10:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008f14:	460b      	mov	r3, r1
 8008f16:	4313      	orrs	r3, r2
 8008f18:	d009      	beq.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008f1a:	4b78      	ldr	r3, [pc, #480]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f1e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f28:	4a74      	ldr	r2, [pc, #464]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f2a:	430b      	orrs	r3, r1
 8008f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008f2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f36:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008f3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f40:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008f44:	460b      	mov	r3, r1
 8008f46:	4313      	orrs	r3, r2
 8008f48:	d00a      	beq.n	8008f60 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008f4a:	4b6c      	ldr	r3, [pc, #432]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f4e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f5a:	4a68      	ldr	r2, [pc, #416]	@ (80090fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f5c:	430b      	orrs	r3, r1
 8008f5e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008f60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f68:	2100      	movs	r1, #0
 8008f6a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008f6c:	f003 0301 	and.w	r3, r3, #1
 8008f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f72:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008f76:	460b      	mov	r3, r1
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	d011      	beq.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f80:	3308      	adds	r3, #8
 8008f82:	2100      	movs	r1, #0
 8008f84:	4618      	mov	r0, r3
 8008f86:	f001 f99d 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008f90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d003      	beq.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008fa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa8:	2100      	movs	r1, #0
 8008faa:	6239      	str	r1, [r7, #32]
 8008fac:	f003 0302 	and.w	r3, r3, #2
 8008fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fb2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	d011      	beq.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fc0:	3308      	adds	r3, #8
 8008fc2:	2101      	movs	r1, #1
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f001 f97d 	bl	800a2c4 <RCCEx_PLL2_Config>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008fd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d003      	beq.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fdc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe8:	2100      	movs	r1, #0
 8008fea:	61b9      	str	r1, [r7, #24]
 8008fec:	f003 0304 	and.w	r3, r3, #4
 8008ff0:	61fb      	str	r3, [r7, #28]
 8008ff2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	d011      	beq.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009000:	3308      	adds	r3, #8
 8009002:	2102      	movs	r1, #2
 8009004:	4618      	mov	r0, r3
 8009006:	f001 f95d 	bl	800a2c4 <RCCEx_PLL2_Config>
 800900a:	4603      	mov	r3, r0
 800900c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009010:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009014:	2b00      	cmp	r3, #0
 8009016:	d003      	beq.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009018:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800901c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009028:	2100      	movs	r1, #0
 800902a:	6139      	str	r1, [r7, #16]
 800902c:	f003 0308 	and.w	r3, r3, #8
 8009030:	617b      	str	r3, [r7, #20]
 8009032:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009036:	460b      	mov	r3, r1
 8009038:	4313      	orrs	r3, r2
 800903a:	d011      	beq.n	8009060 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800903c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009040:	3328      	adds	r3, #40	@ 0x28
 8009042:	2100      	movs	r1, #0
 8009044:	4618      	mov	r0, r3
 8009046:	f001 f9ef 	bl	800a428 <RCCEx_PLL3_Config>
 800904a:	4603      	mov	r3, r0
 800904c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8009050:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009054:	2b00      	cmp	r3, #0
 8009056:	d003      	beq.n	8009060 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009058:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800905c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009068:	2100      	movs	r1, #0
 800906a:	60b9      	str	r1, [r7, #8]
 800906c:	f003 0310 	and.w	r3, r3, #16
 8009070:	60fb      	str	r3, [r7, #12]
 8009072:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009076:	460b      	mov	r3, r1
 8009078:	4313      	orrs	r3, r2
 800907a:	d011      	beq.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800907c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009080:	3328      	adds	r3, #40	@ 0x28
 8009082:	2101      	movs	r1, #1
 8009084:	4618      	mov	r0, r3
 8009086:	f001 f9cf 	bl	800a428 <RCCEx_PLL3_Config>
 800908a:	4603      	mov	r3, r0
 800908c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009090:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009094:	2b00      	cmp	r3, #0
 8009096:	d003      	beq.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009098:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800909c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80090a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a8:	2100      	movs	r1, #0
 80090aa:	6039      	str	r1, [r7, #0]
 80090ac:	f003 0320 	and.w	r3, r3, #32
 80090b0:	607b      	str	r3, [r7, #4]
 80090b2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80090b6:	460b      	mov	r3, r1
 80090b8:	4313      	orrs	r3, r2
 80090ba:	d011      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80090bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090c0:	3328      	adds	r3, #40	@ 0x28
 80090c2:	2102      	movs	r1, #2
 80090c4:	4618      	mov	r0, r3
 80090c6:	f001 f9af 	bl	800a428 <RCCEx_PLL3_Config>
 80090ca:	4603      	mov	r3, r0
 80090cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80090d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d003      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80090e0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d101      	bne.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80090e8:	2300      	movs	r3, #0
 80090ea:	e000      	b.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80090f4:	46bd      	mov	sp, r7
 80090f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090fa:	bf00      	nop
 80090fc:	58024400 	.word	0x58024400

08009100 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b090      	sub	sp, #64	@ 0x40
 8009104:	af00      	add	r7, sp, #0
 8009106:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800910a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800910e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8009112:	430b      	orrs	r3, r1
 8009114:	f040 8094 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009118:	4b9b      	ldr	r3, [pc, #620]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800911a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800911c:	f003 0307 	and.w	r3, r3, #7
 8009120:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	2b04      	cmp	r3, #4
 8009126:	f200 8087 	bhi.w	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800912a:	a201      	add	r2, pc, #4	@ (adr r2, 8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800912c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009130:	08009145 	.word	0x08009145
 8009134:	0800916d 	.word	0x0800916d
 8009138:	08009195 	.word	0x08009195
 800913c:	08009231 	.word	0x08009231
 8009140:	080091bd 	.word	0x080091bd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009144:	4b90      	ldr	r3, [pc, #576]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800914c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009150:	d108      	bne.n	8009164 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009152:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009156:	4618      	mov	r0, r3
 8009158:	f000 ff62 	bl	800a020 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800915c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800915e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009160:	f000 bc93 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009164:	2300      	movs	r3, #0
 8009166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009168:	f000 bc8f 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800916c:	4b86      	ldr	r3, [pc, #536]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009174:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009178:	d108      	bne.n	800918c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800917a:	f107 0318 	add.w	r3, r7, #24
 800917e:	4618      	mov	r0, r3
 8009180:	f000 fca6 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009188:	f000 bc7f 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800918c:	2300      	movs	r3, #0
 800918e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009190:	f000 bc7b 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009194:	4b7c      	ldr	r3, [pc, #496]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800919c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091a0:	d108      	bne.n	80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091a2:	f107 030c 	add.w	r3, r7, #12
 80091a6:	4618      	mov	r0, r3
 80091a8:	f000 fde6 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091b0:	f000 bc6b 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80091b4:	2300      	movs	r3, #0
 80091b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091b8:	f000 bc67 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091bc:	4b72      	ldr	r3, [pc, #456]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80091c4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091c6:	4b70      	ldr	r3, [pc, #448]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 0304 	and.w	r3, r3, #4
 80091ce:	2b04      	cmp	r3, #4
 80091d0:	d10c      	bne.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80091d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d109      	bne.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091d8:	4b6b      	ldr	r3, [pc, #428]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	08db      	lsrs	r3, r3, #3
 80091de:	f003 0303 	and.w	r3, r3, #3
 80091e2:	4a6a      	ldr	r2, [pc, #424]	@ (800938c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80091e4:	fa22 f303 	lsr.w	r3, r2, r3
 80091e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091ea:	e01f      	b.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80091ec:	4b66      	ldr	r3, [pc, #408]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091f8:	d106      	bne.n	8009208 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80091fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009200:	d102      	bne.n	8009208 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009202:	4b63      	ldr	r3, [pc, #396]	@ (8009390 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009204:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009206:	e011      	b.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009208:	4b5f      	ldr	r3, [pc, #380]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009210:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009214:	d106      	bne.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009218:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800921c:	d102      	bne.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800921e:	4b5d      	ldr	r3, [pc, #372]	@ (8009394 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009222:	e003      	b.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009224:	2300      	movs	r3, #0
 8009226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009228:	f000 bc2f 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800922c:	f000 bc2d 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009230:	4b59      	ldr	r3, [pc, #356]	@ (8009398 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009234:	f000 bc29 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009238:	2300      	movs	r3, #0
 800923a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800923c:	f000 bc25 	b.w	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009240:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009244:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009248:	430b      	orrs	r3, r1
 800924a:	f040 80a7 	bne.w	800939c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800924e:	4b4e      	ldr	r3, [pc, #312]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009252:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009256:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800925e:	d054      	beq.n	800930a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8009260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009262:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009266:	f200 808b 	bhi.w	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800926a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009270:	f000 8083 	beq.w	800937a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8009274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009276:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800927a:	f200 8081 	bhi.w	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800927e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009280:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009284:	d02f      	beq.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800928c:	d878      	bhi.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800928e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009290:	2b00      	cmp	r3, #0
 8009292:	d004      	beq.n	800929e <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8009294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009296:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800929a:	d012      	beq.n	80092c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800929c:	e070      	b.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800929e:	4b3a      	ldr	r3, [pc, #232]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092aa:	d107      	bne.n	80092bc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80092ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092b0:	4618      	mov	r0, r3
 80092b2:	f000 feb5 	bl	800a020 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80092b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092ba:	e3e6      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092bc:	2300      	movs	r3, #0
 80092be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092c0:	e3e3      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092c2:	4b31      	ldr	r3, [pc, #196]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ce:	d107      	bne.n	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092d0:	f107 0318 	add.w	r3, r7, #24
 80092d4:	4618      	mov	r0, r3
 80092d6:	f000 fbfb 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092de:	e3d4      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092e0:	2300      	movs	r3, #0
 80092e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092e4:	e3d1      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80092e6:	4b28      	ldr	r3, [pc, #160]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092f2:	d107      	bne.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092f4:	f107 030c 	add.w	r3, r7, #12
 80092f8:	4618      	mov	r0, r3
 80092fa:	f000 fd3d 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009302:	e3c2      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009304:	2300      	movs	r3, #0
 8009306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009308:	e3bf      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800930a:	4b1f      	ldr	r3, [pc, #124]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800930c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800930e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009312:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009314:	4b1c      	ldr	r3, [pc, #112]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 0304 	and.w	r3, r3, #4
 800931c:	2b04      	cmp	r3, #4
 800931e:	d10c      	bne.n	800933a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8009320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009322:	2b00      	cmp	r3, #0
 8009324:	d109      	bne.n	800933a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009326:	4b18      	ldr	r3, [pc, #96]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	08db      	lsrs	r3, r3, #3
 800932c:	f003 0303 	and.w	r3, r3, #3
 8009330:	4a16      	ldr	r2, [pc, #88]	@ (800938c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009332:	fa22 f303 	lsr.w	r3, r2, r3
 8009336:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009338:	e01e      	b.n	8009378 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800933a:	4b13      	ldr	r3, [pc, #76]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009346:	d106      	bne.n	8009356 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8009348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800934e:	d102      	bne.n	8009356 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009350:	4b0f      	ldr	r3, [pc, #60]	@ (8009390 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009354:	e010      	b.n	8009378 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009356:	4b0c      	ldr	r3, [pc, #48]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800935e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009362:	d106      	bne.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800936a:	d102      	bne.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800936c:	4b09      	ldr	r3, [pc, #36]	@ (8009394 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800936e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009370:	e002      	b.n	8009378 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009372:	2300      	movs	r3, #0
 8009374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009376:	e388      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009378:	e387      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800937a:	4b07      	ldr	r3, [pc, #28]	@ (8009398 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800937c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800937e:	e384      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009380:	2300      	movs	r3, #0
 8009382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009384:	e381      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009386:	bf00      	nop
 8009388:	58024400 	.word	0x58024400
 800938c:	03d09000 	.word	0x03d09000
 8009390:	003d0900 	.word	0x003d0900
 8009394:	017d7840 	.word	0x017d7840
 8009398:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800939c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093a0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80093a4:	430b      	orrs	r3, r1
 80093a6:	f040 809c 	bne.w	80094e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80093aa:	4b9e      	ldr	r3, [pc, #632]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80093ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ae:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80093b2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80093b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80093ba:	d054      	beq.n	8009466 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80093bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80093c2:	f200 808b 	bhi.w	80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80093c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80093cc:	f000 8083 	beq.w	80094d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80093d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80093d6:	f200 8081 	bhi.w	80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80093da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093e0:	d02f      	beq.n	8009442 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80093e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093e8:	d878      	bhi.n	80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80093ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d004      	beq.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80093f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80093f6:	d012      	beq.n	800941e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80093f8:	e070      	b.n	80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80093fa:	4b8a      	ldr	r3, [pc, #552]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009402:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009406:	d107      	bne.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800940c:	4618      	mov	r0, r3
 800940e:	f000 fe07 	bl	800a020 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009416:	e338      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009418:	2300      	movs	r3, #0
 800941a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800941c:	e335      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800941e:	4b81      	ldr	r3, [pc, #516]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009426:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800942a:	d107      	bne.n	800943c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800942c:	f107 0318 	add.w	r3, r7, #24
 8009430:	4618      	mov	r0, r3
 8009432:	f000 fb4d 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009436:	69bb      	ldr	r3, [r7, #24]
 8009438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800943a:	e326      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800943c:	2300      	movs	r3, #0
 800943e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009440:	e323      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009442:	4b78      	ldr	r3, [pc, #480]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800944a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800944e:	d107      	bne.n	8009460 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009450:	f107 030c 	add.w	r3, r7, #12
 8009454:	4618      	mov	r0, r3
 8009456:	f000 fc8f 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800945e:	e314      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009460:	2300      	movs	r3, #0
 8009462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009464:	e311      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009466:	4b6f      	ldr	r3, [pc, #444]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800946a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800946e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009470:	4b6c      	ldr	r3, [pc, #432]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f003 0304 	and.w	r3, r3, #4
 8009478:	2b04      	cmp	r3, #4
 800947a:	d10c      	bne.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800947c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800947e:	2b00      	cmp	r3, #0
 8009480:	d109      	bne.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009482:	4b68      	ldr	r3, [pc, #416]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	08db      	lsrs	r3, r3, #3
 8009488:	f003 0303 	and.w	r3, r3, #3
 800948c:	4a66      	ldr	r2, [pc, #408]	@ (8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800948e:	fa22 f303 	lsr.w	r3, r2, r3
 8009492:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009494:	e01e      	b.n	80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009496:	4b63      	ldr	r3, [pc, #396]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800949e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094a2:	d106      	bne.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80094a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094aa:	d102      	bne.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80094ac:	4b5f      	ldr	r3, [pc, #380]	@ (800962c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80094ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094b0:	e010      	b.n	80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094b2:	4b5c      	ldr	r3, [pc, #368]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094be:	d106      	bne.n	80094ce <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80094c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094c6:	d102      	bne.n	80094ce <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80094c8:	4b59      	ldr	r3, [pc, #356]	@ (8009630 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094cc:	e002      	b.n	80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80094ce:	2300      	movs	r3, #0
 80094d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80094d2:	e2da      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80094d4:	e2d9      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80094d6:	4b57      	ldr	r3, [pc, #348]	@ (8009634 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80094d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094da:	e2d6      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80094dc:	2300      	movs	r3, #0
 80094de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e0:	e2d3      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80094e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094e6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80094ea:	430b      	orrs	r3, r1
 80094ec:	f040 80a7 	bne.w	800963e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80094f0:	4b4c      	ldr	r3, [pc, #304]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80094f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094f4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80094f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80094fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009500:	d055      	beq.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8009502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009504:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009508:	f200 8096 	bhi.w	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800950c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009512:	f000 8084 	beq.w	800961e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8009516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009518:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800951c:	f200 808c 	bhi.w	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009522:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009526:	d030      	beq.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800952e:	f200 8083 	bhi.w	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009534:	2b00      	cmp	r3, #0
 8009536:	d004      	beq.n	8009542 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8009538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800953e:	d012      	beq.n	8009566 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009540:	e07a      	b.n	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009542:	4b38      	ldr	r3, [pc, #224]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800954a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800954e:	d107      	bne.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009550:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009554:	4618      	mov	r0, r3
 8009556:	f000 fd63 	bl	800a020 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800955a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800955e:	e294      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009560:	2300      	movs	r3, #0
 8009562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009564:	e291      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009566:	4b2f      	ldr	r3, [pc, #188]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800956e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009572:	d107      	bne.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009574:	f107 0318 	add.w	r3, r7, #24
 8009578:	4618      	mov	r0, r3
 800957a:	f000 faa9 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009582:	e282      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009584:	2300      	movs	r3, #0
 8009586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009588:	e27f      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800958a:	4b26      	ldr	r3, [pc, #152]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009596:	d107      	bne.n	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009598:	f107 030c 	add.w	r3, r7, #12
 800959c:	4618      	mov	r0, r3
 800959e:	f000 fbeb 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80095a6:	e270      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80095a8:	2300      	movs	r3, #0
 80095aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095ac:	e26d      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80095ae:	4b1d      	ldr	r3, [pc, #116]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80095b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095b8:	4b1a      	ldr	r3, [pc, #104]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 0304 	and.w	r3, r3, #4
 80095c0:	2b04      	cmp	r3, #4
 80095c2:	d10c      	bne.n	80095de <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80095c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d109      	bne.n	80095de <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80095ca:	4b16      	ldr	r3, [pc, #88]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	08db      	lsrs	r3, r3, #3
 80095d0:	f003 0303 	and.w	r3, r3, #3
 80095d4:	4a14      	ldr	r2, [pc, #80]	@ (8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80095d6:	fa22 f303 	lsr.w	r3, r2, r3
 80095da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095dc:	e01e      	b.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095de:	4b11      	ldr	r3, [pc, #68]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095ea:	d106      	bne.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80095ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095f2:	d102      	bne.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80095f4:	4b0d      	ldr	r3, [pc, #52]	@ (800962c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80095f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095f8:	e010      	b.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009602:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009606:	d106      	bne.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8009608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800960a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800960e:	d102      	bne.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009610:	4b07      	ldr	r3, [pc, #28]	@ (8009630 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009612:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009614:	e002      	b.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009616:	2300      	movs	r3, #0
 8009618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800961a:	e236      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800961c:	e235      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800961e:	4b05      	ldr	r3, [pc, #20]	@ (8009634 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009622:	e232      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009624:	58024400 	.word	0x58024400
 8009628:	03d09000 	.word	0x03d09000
 800962c:	003d0900 	.word	0x003d0900
 8009630:	017d7840 	.word	0x017d7840
 8009634:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8009638:	2300      	movs	r3, #0
 800963a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800963c:	e225      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800963e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009642:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009646:	430b      	orrs	r3, r1
 8009648:	f040 8085 	bne.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800964c:	4b9c      	ldr	r3, [pc, #624]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800964e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009650:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009654:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009658:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800965c:	d06b      	beq.n	8009736 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800965e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009664:	d874      	bhi.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009668:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800966c:	d056      	beq.n	800971c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800966e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009670:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009674:	d86c      	bhi.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009678:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800967c:	d03b      	beq.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800967e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009680:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009684:	d864      	bhi.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009688:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800968c:	d021      	beq.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800968e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009690:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009694:	d85c      	bhi.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009698:	2b00      	cmp	r3, #0
 800969a:	d004      	beq.n	80096a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096a2:	d004      	beq.n	80096ae <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80096a4:	e054      	b.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80096a6:	f7fe fb5f 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 80096aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80096ac:	e1ed      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096ae:	4b84      	ldr	r3, [pc, #528]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096ba:	d107      	bne.n	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096bc:	f107 0318 	add.w	r3, r7, #24
 80096c0:	4618      	mov	r0, r3
 80096c2:	f000 fa05 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096ca:	e1de      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096cc:	2300      	movs	r3, #0
 80096ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096d0:	e1db      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096d2:	4b7b      	ldr	r3, [pc, #492]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096de:	d107      	bne.n	80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096e0:	f107 030c 	add.w	r3, r7, #12
 80096e4:	4618      	mov	r0, r3
 80096e6:	f000 fb47 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096ee:	e1cc      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096f0:	2300      	movs	r3, #0
 80096f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096f4:	e1c9      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80096f6:	4b72      	ldr	r3, [pc, #456]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0304 	and.w	r3, r3, #4
 80096fe:	2b04      	cmp	r3, #4
 8009700:	d109      	bne.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009702:	4b6f      	ldr	r3, [pc, #444]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	08db      	lsrs	r3, r3, #3
 8009708:	f003 0303 	and.w	r3, r3, #3
 800970c:	4a6d      	ldr	r2, [pc, #436]	@ (80098c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800970e:	fa22 f303 	lsr.w	r3, r2, r3
 8009712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009714:	e1b9      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009716:	2300      	movs	r3, #0
 8009718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800971a:	e1b6      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800971c:	4b68      	ldr	r3, [pc, #416]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009728:	d102      	bne.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800972a:	4b67      	ldr	r3, [pc, #412]	@ (80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800972c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800972e:	e1ac      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009730:	2300      	movs	r3, #0
 8009732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009734:	e1a9      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009736:	4b62      	ldr	r3, [pc, #392]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800973e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009742:	d102      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8009744:	4b61      	ldr	r3, [pc, #388]	@ (80098cc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009748:	e19f      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800974a:	2300      	movs	r3, #0
 800974c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800974e:	e19c      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009750:	2300      	movs	r3, #0
 8009752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009754:	e199      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800975a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800975e:	430b      	orrs	r3, r1
 8009760:	d173      	bne.n	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009762:	4b57      	ldr	r3, [pc, #348]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009766:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800976a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800976c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800976e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009772:	d02f      	beq.n	80097d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8009774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009776:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800977a:	d863      	bhi.n	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800977c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977e:	2b00      	cmp	r3, #0
 8009780:	d004      	beq.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009788:	d012      	beq.n	80097b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800978a:	e05b      	b.n	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800978c:	4b4c      	ldr	r3, [pc, #304]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009794:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009798:	d107      	bne.n	80097aa <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800979a:	f107 0318 	add.w	r3, r7, #24
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 f996 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097a8:	e16f      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80097aa:	2300      	movs	r3, #0
 80097ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ae:	e16c      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80097b0:	4b43      	ldr	r3, [pc, #268]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097bc:	d107      	bne.n	80097ce <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097be:	f107 030c 	add.w	r3, r7, #12
 80097c2:	4618      	mov	r0, r3
 80097c4:	f000 fad8 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097cc:	e15d      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80097ce:	2300      	movs	r3, #0
 80097d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097d2:	e15a      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80097d4:	4b3a      	ldr	r3, [pc, #232]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80097dc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097de:	4b38      	ldr	r3, [pc, #224]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f003 0304 	and.w	r3, r3, #4
 80097e6:	2b04      	cmp	r3, #4
 80097e8:	d10c      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80097ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d109      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097f0:	4b33      	ldr	r3, [pc, #204]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	08db      	lsrs	r3, r3, #3
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	4a32      	ldr	r2, [pc, #200]	@ (80098c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80097fc:	fa22 f303 	lsr.w	r3, r2, r3
 8009800:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009802:	e01e      	b.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009804:	4b2e      	ldr	r3, [pc, #184]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800980c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009810:	d106      	bne.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8009812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009814:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009818:	d102      	bne.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800981a:	4b2b      	ldr	r3, [pc, #172]	@ (80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800981e:	e010      	b.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009820:	4b27      	ldr	r3, [pc, #156]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009828:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800982c:	d106      	bne.n	800983c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800982e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009830:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009834:	d102      	bne.n	800983c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009836:	4b25      	ldr	r3, [pc, #148]	@ (80098cc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009838:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800983a:	e002      	b.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800983c:	2300      	movs	r3, #0
 800983e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009840:	e123      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009842:	e122      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009844:	2300      	movs	r3, #0
 8009846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009848:	e11f      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800984a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800984e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009852:	430b      	orrs	r3, r1
 8009854:	d13c      	bne.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009856:	4b1a      	ldr	r3, [pc, #104]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800985a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800985e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009862:	2b00      	cmp	r3, #0
 8009864:	d004      	beq.n	8009870 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8009866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800986c:	d012      	beq.n	8009894 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800986e:	e023      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009870:	4b13      	ldr	r3, [pc, #76]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009878:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800987c:	d107      	bne.n	800988e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800987e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009882:	4618      	mov	r0, r3
 8009884:	f000 fbcc 	bl	800a020 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800988c:	e0fd      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800988e:	2300      	movs	r3, #0
 8009890:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009892:	e0fa      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009894:	4b0a      	ldr	r3, [pc, #40]	@ (80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800989c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098a0:	d107      	bne.n	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098a2:	f107 0318 	add.w	r3, r7, #24
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 f912 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80098ac:	6a3b      	ldr	r3, [r7, #32]
 80098ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098b0:	e0eb      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80098b2:	2300      	movs	r3, #0
 80098b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098b6:	e0e8      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098bc:	e0e5      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80098be:	bf00      	nop
 80098c0:	58024400 	.word	0x58024400
 80098c4:	03d09000 	.word	0x03d09000
 80098c8:	003d0900 	.word	0x003d0900
 80098cc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80098d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098d4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80098d8:	430b      	orrs	r3, r1
 80098da:	f040 8085 	bne.w	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80098de:	4b6d      	ldr	r3, [pc, #436]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80098e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098e2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80098e6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80098e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098ee:	d06b      	beq.n	80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80098f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098f6:	d874      	bhi.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80098f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098fe:	d056      	beq.n	80099ae <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8009900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009906:	d86c      	bhi.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8009908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800990e:	d03b      	beq.n	8009988 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8009910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009912:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009916:	d864      	bhi.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8009918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800991a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800991e:	d021      	beq.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8009920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009922:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009926:	d85c      	bhi.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8009928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992a:	2b00      	cmp	r3, #0
 800992c:	d004      	beq.n	8009938 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800992e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009930:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009934:	d004      	beq.n	8009940 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8009936:	e054      	b.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009938:	f000 f8b4 	bl	8009aa4 <HAL_RCCEx_GetD3PCLK1Freq>
 800993c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800993e:	e0a4      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009940:	4b54      	ldr	r3, [pc, #336]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009948:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800994c:	d107      	bne.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800994e:	f107 0318 	add.w	r3, r7, #24
 8009952:	4618      	mov	r0, r3
 8009954:	f000 f8bc 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800995c:	e095      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800995e:	2300      	movs	r3, #0
 8009960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009962:	e092      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009964:	4b4b      	ldr	r3, [pc, #300]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800996c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009970:	d107      	bne.n	8009982 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009972:	f107 030c 	add.w	r3, r7, #12
 8009976:	4618      	mov	r0, r3
 8009978:	f000 f9fe 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009980:	e083      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009982:	2300      	movs	r3, #0
 8009984:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009986:	e080      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009988:	4b42      	ldr	r3, [pc, #264]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f003 0304 	and.w	r3, r3, #4
 8009990:	2b04      	cmp	r3, #4
 8009992:	d109      	bne.n	80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009994:	4b3f      	ldr	r3, [pc, #252]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	08db      	lsrs	r3, r3, #3
 800999a:	f003 0303 	and.w	r3, r3, #3
 800999e:	4a3e      	ldr	r2, [pc, #248]	@ (8009a98 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80099a0:	fa22 f303 	lsr.w	r3, r2, r3
 80099a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099a6:	e070      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80099a8:	2300      	movs	r3, #0
 80099aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099ac:	e06d      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80099ae:	4b39      	ldr	r3, [pc, #228]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099ba:	d102      	bne.n	80099c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 80099bc:	4b37      	ldr	r3, [pc, #220]	@ (8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80099be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099c0:	e063      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099c6:	e060      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80099c8:	4b32      	ldr	r3, [pc, #200]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099d4:	d102      	bne.n	80099dc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80099d6:	4b32      	ldr	r3, [pc, #200]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80099d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099da:	e056      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80099dc:	2300      	movs	r3, #0
 80099de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099e0:	e053      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80099e2:	2300      	movs	r3, #0
 80099e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099e6:	e050      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80099e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099ec:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80099f0:	430b      	orrs	r3, r1
 80099f2:	d148      	bne.n	8009a86 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80099f4:	4b27      	ldr	r3, [pc, #156]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80099f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80099fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80099fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a04:	d02a      	beq.n	8009a5c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8009a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a0c:	d838      	bhi.n	8009a80 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8009a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d004      	beq.n	8009a1e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8009a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a1a:	d00d      	beq.n	8009a38 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8009a1c:	e030      	b.n	8009a80 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a2a:	d102      	bne.n	8009a32 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8009a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8009aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8009a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a30:	e02b      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a32:	2300      	movs	r3, #0
 8009a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a36:	e028      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009a38:	4b16      	ldr	r3, [pc, #88]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a44:	d107      	bne.n	8009a56 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f000 fae8 	bl	800a020 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a54:	e019      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a56:	2300      	movs	r3, #0
 8009a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a5a:	e016      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a68:	d107      	bne.n	8009a7a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a6a:	f107 0318 	add.w	r3, r7, #24
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 f82e 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a74:	69fb      	ldr	r3, [r7, #28]
 8009a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a78:	e007      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a7e:	e004      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009a80:	2300      	movs	r3, #0
 8009a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a84:	e001      	b.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8009a86:	2300      	movs	r3, #0
 8009a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3740      	adds	r7, #64	@ 0x40
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	58024400 	.word	0x58024400
 8009a98:	03d09000 	.word	0x03d09000
 8009a9c:	003d0900 	.word	0x003d0900
 8009aa0:	017d7840 	.word	0x017d7840

08009aa4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009aa8:	f7fe f92e 	bl	8007d08 <HAL_RCC_GetHCLKFreq>
 8009aac:	4602      	mov	r2, r0
 8009aae:	4b06      	ldr	r3, [pc, #24]	@ (8009ac8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009ab0:	6a1b      	ldr	r3, [r3, #32]
 8009ab2:	091b      	lsrs	r3, r3, #4
 8009ab4:	f003 0307 	and.w	r3, r3, #7
 8009ab8:	4904      	ldr	r1, [pc, #16]	@ (8009acc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009aba:	5ccb      	ldrb	r3, [r1, r3]
 8009abc:	f003 031f 	and.w	r3, r3, #31
 8009ac0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	58024400 	.word	0x58024400
 8009acc:	080114d0 	.word	0x080114d0

08009ad0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b089      	sub	sp, #36	@ 0x24
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ad8:	4ba1      	ldr	r3, [pc, #644]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009adc:	f003 0303 	and.w	r3, r3, #3
 8009ae0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009ae2:	4b9f      	ldr	r3, [pc, #636]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae6:	0b1b      	lsrs	r3, r3, #12
 8009ae8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009aec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009aee:	4b9c      	ldr	r3, [pc, #624]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af2:	091b      	lsrs	r3, r3, #4
 8009af4:	f003 0301 	and.w	r3, r3, #1
 8009af8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009afa:	4b99      	ldr	r3, [pc, #612]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009afe:	08db      	lsrs	r3, r3, #3
 8009b00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b04:	693a      	ldr	r2, [r7, #16]
 8009b06:	fb02 f303 	mul.w	r3, r2, r3
 8009b0a:	ee07 3a90 	vmov	s15, r3
 8009b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b12:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f000 8111 	beq.w	8009d40 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	f000 8083 	beq.w	8009c2c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009b26:	69bb      	ldr	r3, [r7, #24]
 8009b28:	2b02      	cmp	r3, #2
 8009b2a:	f200 80a1 	bhi.w	8009c70 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009b2e:	69bb      	ldr	r3, [r7, #24]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d003      	beq.n	8009b3c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d056      	beq.n	8009be8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009b3a:	e099      	b.n	8009c70 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b3c:	4b88      	ldr	r3, [pc, #544]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 0320 	and.w	r3, r3, #32
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d02d      	beq.n	8009ba4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b48:	4b85      	ldr	r3, [pc, #532]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	08db      	lsrs	r3, r3, #3
 8009b4e:	f003 0303 	and.w	r3, r3, #3
 8009b52:	4a84      	ldr	r2, [pc, #528]	@ (8009d64 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009b54:	fa22 f303 	lsr.w	r3, r2, r3
 8009b58:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	ee07 3a90 	vmov	s15, r3
 8009b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	ee07 3a90 	vmov	s15, r3
 8009b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b72:	4b7b      	ldr	r3, [pc, #492]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b7a:	ee07 3a90 	vmov	s15, r3
 8009b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b82:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b86:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009d68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b9e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009ba2:	e087      	b.n	8009cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	ee07 3a90 	vmov	s15, r3
 8009baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009d6c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009bb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bb6:	4b6a      	ldr	r3, [pc, #424]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bbe:	ee07 3a90 	vmov	s15, r3
 8009bc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009d68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009bce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009be2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009be6:	e065      	b.n	8009cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	ee07 3a90 	vmov	s15, r3
 8009bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bf2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bfa:	4b59      	ldr	r3, [pc, #356]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c02:	ee07 3a90 	vmov	s15, r3
 8009c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c0e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009d68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c2a:	e043      	b.n	8009cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	ee07 3a90 	vmov	s15, r3
 8009c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c36:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c3e:	4b48      	ldr	r3, [pc, #288]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c46:	ee07 3a90 	vmov	s15, r3
 8009c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c52:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009d68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c6e:	e021      	b.n	8009cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	ee07 3a90 	vmov	s15, r3
 8009c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c7a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009c7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c82:	4b37      	ldr	r3, [pc, #220]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c8a:	ee07 3a90 	vmov	s15, r3
 8009c8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c92:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c96:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009d68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ca2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009cb2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb8:	0a5b      	lsrs	r3, r3, #9
 8009cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cbe:	ee07 3a90 	vmov	s15, r3
 8009cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009cce:	edd7 6a07 	vldr	s13, [r7, #28]
 8009cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009cda:	ee17 2a90 	vmov	r2, s15
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce6:	0c1b      	lsrs	r3, r3, #16
 8009ce8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cec:	ee07 3a90 	vmov	s15, r3
 8009cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cf4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cf8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009cfc:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d08:	ee17 2a90 	vmov	r2, s15
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009d10:	4b13      	ldr	r3, [pc, #76]	@ (8009d60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d14:	0e1b      	lsrs	r3, r3, #24
 8009d16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d1a:	ee07 3a90 	vmov	s15, r3
 8009d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d36:	ee17 2a90 	vmov	r2, s15
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009d3e:	e008      	b.n	8009d52 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	609a      	str	r2, [r3, #8]
}
 8009d52:	bf00      	nop
 8009d54:	3724      	adds	r7, #36	@ 0x24
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr
 8009d5e:	bf00      	nop
 8009d60:	58024400 	.word	0x58024400
 8009d64:	03d09000 	.word	0x03d09000
 8009d68:	46000000 	.word	0x46000000
 8009d6c:	4c742400 	.word	0x4c742400
 8009d70:	4a742400 	.word	0x4a742400
 8009d74:	4bbebc20 	.word	0x4bbebc20

08009d78 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b089      	sub	sp, #36	@ 0x24
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009d80:	4ba1      	ldr	r3, [pc, #644]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d84:	f003 0303 	and.w	r3, r3, #3
 8009d88:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009d8a:	4b9f      	ldr	r3, [pc, #636]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8e:	0d1b      	lsrs	r3, r3, #20
 8009d90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d94:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009d96:	4b9c      	ldr	r3, [pc, #624]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d9a:	0a1b      	lsrs	r3, r3, #8
 8009d9c:	f003 0301 	and.w	r3, r3, #1
 8009da0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009da2:	4b99      	ldr	r3, [pc, #612]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009da6:	08db      	lsrs	r3, r3, #3
 8009da8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009dac:	693a      	ldr	r2, [r7, #16]
 8009dae:	fb02 f303 	mul.w	r3, r2, r3
 8009db2:	ee07 3a90 	vmov	s15, r3
 8009db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009dbe:	697b      	ldr	r3, [r7, #20]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f000 8111 	beq.w	8009fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	f000 8083 	beq.w	8009ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	2b02      	cmp	r3, #2
 8009dd2:	f200 80a1 	bhi.w	8009f18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009dd6:	69bb      	ldr	r3, [r7, #24]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d003      	beq.n	8009de4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009ddc:	69bb      	ldr	r3, [r7, #24]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d056      	beq.n	8009e90 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009de2:	e099      	b.n	8009f18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009de4:	4b88      	ldr	r3, [pc, #544]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f003 0320 	and.w	r3, r3, #32
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d02d      	beq.n	8009e4c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009df0:	4b85      	ldr	r3, [pc, #532]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	08db      	lsrs	r3, r3, #3
 8009df6:	f003 0303 	and.w	r3, r3, #3
 8009dfa:	4a84      	ldr	r2, [pc, #528]	@ (800a00c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009dfc:	fa22 f303 	lsr.w	r3, r2, r3
 8009e00:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	ee07 3a90 	vmov	s15, r3
 8009e08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	ee07 3a90 	vmov	s15, r3
 8009e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e1a:	4b7b      	ldr	r3, [pc, #492]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e22:	ee07 3a90 	vmov	s15, r3
 8009e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e2e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a010 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e46:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009e4a:	e087      	b.n	8009f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	ee07 3a90 	vmov	s15, r3
 8009e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e56:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a014 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e5e:	4b6a      	ldr	r3, [pc, #424]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e66:	ee07 3a90 	vmov	s15, r3
 8009e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e72:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a010 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e8e:	e065      	b.n	8009f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	ee07 3a90 	vmov	s15, r3
 8009e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e9a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a018 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ea2:	4b59      	ldr	r3, [pc, #356]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eaa:	ee07 3a90 	vmov	s15, r3
 8009eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009eb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eb6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a010 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ece:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ed2:	e043      	b.n	8009f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	ee07 3a90 	vmov	s15, r3
 8009eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ede:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a01c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ee6:	4b48      	ldr	r3, [pc, #288]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eee:	ee07 3a90 	vmov	s15, r3
 8009ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ef6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009efa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a010 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f16:	e021      	b.n	8009f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	ee07 3a90 	vmov	s15, r3
 8009f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f22:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a018 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f2a:	4b37      	ldr	r3, [pc, #220]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f32:	ee07 3a90 	vmov	s15, r3
 8009f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f3e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a010 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f5a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009f5c:	4b2a      	ldr	r3, [pc, #168]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f60:	0a5b      	lsrs	r3, r3, #9
 8009f62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f66:	ee07 3a90 	vmov	s15, r3
 8009f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f76:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f82:	ee17 2a90 	vmov	r2, s15
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009f8a:	4b1f      	ldr	r3, [pc, #124]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f8e:	0c1b      	lsrs	r3, r3, #16
 8009f90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f94:	ee07 3a90 	vmov	s15, r3
 8009f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fa0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fa4:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fb0:	ee17 2a90 	vmov	r2, s15
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009fb8:	4b13      	ldr	r3, [pc, #76]	@ (800a008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fbc:	0e1b      	lsrs	r3, r3, #24
 8009fbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fc2:	ee07 3a90 	vmov	s15, r3
 8009fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fde:	ee17 2a90 	vmov	r2, s15
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009fe6:	e008      	b.n	8009ffa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	609a      	str	r2, [r3, #8]
}
 8009ffa:	bf00      	nop
 8009ffc:	3724      	adds	r7, #36	@ 0x24
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	58024400 	.word	0x58024400
 800a00c:	03d09000 	.word	0x03d09000
 800a010:	46000000 	.word	0x46000000
 800a014:	4c742400 	.word	0x4c742400
 800a018:	4a742400 	.word	0x4a742400
 800a01c:	4bbebc20 	.word	0x4bbebc20

0800a020 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a020:	b480      	push	{r7}
 800a022:	b089      	sub	sp, #36	@ 0x24
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a028:	4ba0      	ldr	r3, [pc, #640]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a02a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a02c:	f003 0303 	and.w	r3, r3, #3
 800a030:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a032:	4b9e      	ldr	r3, [pc, #632]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a036:	091b      	lsrs	r3, r3, #4
 800a038:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a03c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a03e:	4b9b      	ldr	r3, [pc, #620]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a042:	f003 0301 	and.w	r3, r3, #1
 800a046:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a048:	4b98      	ldr	r3, [pc, #608]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a04a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a04c:	08db      	lsrs	r3, r3, #3
 800a04e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a052:	693a      	ldr	r2, [r7, #16]
 800a054:	fb02 f303 	mul.w	r3, r2, r3
 800a058:	ee07 3a90 	vmov	s15, r3
 800a05c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a060:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 8111 	beq.w	800a28e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a06c:	69bb      	ldr	r3, [r7, #24]
 800a06e:	2b02      	cmp	r3, #2
 800a070:	f000 8083 	beq.w	800a17a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a074:	69bb      	ldr	r3, [r7, #24]
 800a076:	2b02      	cmp	r3, #2
 800a078:	f200 80a1 	bhi.w	800a1be <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a07c:	69bb      	ldr	r3, [r7, #24]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d003      	beq.n	800a08a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	2b01      	cmp	r3, #1
 800a086:	d056      	beq.n	800a136 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a088:	e099      	b.n	800a1be <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a08a:	4b88      	ldr	r3, [pc, #544]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f003 0320 	and.w	r3, r3, #32
 800a092:	2b00      	cmp	r3, #0
 800a094:	d02d      	beq.n	800a0f2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a096:	4b85      	ldr	r3, [pc, #532]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	08db      	lsrs	r3, r3, #3
 800a09c:	f003 0303 	and.w	r3, r3, #3
 800a0a0:	4a83      	ldr	r2, [pc, #524]	@ (800a2b0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a0a2:	fa22 f303 	lsr.w	r3, r2, r3
 800a0a6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	ee07 3a90 	vmov	s15, r3
 800a0ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	ee07 3a90 	vmov	s15, r3
 800a0b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0c0:	4b7a      	ldr	r3, [pc, #488]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c8:	ee07 3a90 	vmov	s15, r3
 800a0cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0d0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0d4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a2b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a0d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0ec:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a0f0:	e087      	b.n	800a202 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	ee07 3a90 	vmov	s15, r3
 800a0f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0fc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a2b8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a100:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a104:	4b69      	ldr	r3, [pc, #420]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a10c:	ee07 3a90 	vmov	s15, r3
 800a110:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a114:	ed97 6a03 	vldr	s12, [r7, #12]
 800a118:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a2b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a11c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a120:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a124:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a128:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a12c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a130:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a134:	e065      	b.n	800a202 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	ee07 3a90 	vmov	s15, r3
 800a13c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a140:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a2bc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a144:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a148:	4b58      	ldr	r3, [pc, #352]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a14a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a14c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a150:	ee07 3a90 	vmov	s15, r3
 800a154:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a158:	ed97 6a03 	vldr	s12, [r7, #12]
 800a15c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a2b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a160:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a164:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a168:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a16c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a170:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a174:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a178:	e043      	b.n	800a202 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	ee07 3a90 	vmov	s15, r3
 800a180:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a184:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a2c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a188:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a18c:	4b47      	ldr	r3, [pc, #284]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a18e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a194:	ee07 3a90 	vmov	s15, r3
 800a198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a19c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1a0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a2b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a1a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1bc:	e021      	b.n	800a202 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	ee07 3a90 	vmov	s15, r3
 800a1c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1c8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a2b8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a1cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1d0:	4b36      	ldr	r3, [pc, #216]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1d8:	ee07 3a90 	vmov	s15, r3
 800a1dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1e0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1e4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a2b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a1e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1fc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a200:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a202:	4b2a      	ldr	r3, [pc, #168]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a206:	0a5b      	lsrs	r3, r3, #9
 800a208:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a20c:	ee07 3a90 	vmov	s15, r3
 800a210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a214:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a218:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a21c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a220:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a224:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a228:	ee17 2a90 	vmov	r2, s15
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a230:	4b1e      	ldr	r3, [pc, #120]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a234:	0c1b      	lsrs	r3, r3, #16
 800a236:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a23a:	ee07 3a90 	vmov	s15, r3
 800a23e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a242:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a246:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a24a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a24e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a252:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a256:	ee17 2a90 	vmov	r2, s15
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a25e:	4b13      	ldr	r3, [pc, #76]	@ (800a2ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a262:	0e1b      	lsrs	r3, r3, #24
 800a264:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a268:	ee07 3a90 	vmov	s15, r3
 800a26c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a270:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a274:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a278:	edd7 6a07 	vldr	s13, [r7, #28]
 800a27c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a280:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a284:	ee17 2a90 	vmov	r2, s15
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a28c:	e008      	b.n	800a2a0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	609a      	str	r2, [r3, #8]
}
 800a2a0:	bf00      	nop
 800a2a2:	3724      	adds	r7, #36	@ 0x24
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr
 800a2ac:	58024400 	.word	0x58024400
 800a2b0:	03d09000 	.word	0x03d09000
 800a2b4:	46000000 	.word	0x46000000
 800a2b8:	4c742400 	.word	0x4c742400
 800a2bc:	4a742400 	.word	0x4a742400
 800a2c0:	4bbebc20 	.word	0x4bbebc20

0800a2c4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a2d2:	4b53      	ldr	r3, [pc, #332]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a2d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2d6:	f003 0303 	and.w	r3, r3, #3
 800a2da:	2b03      	cmp	r3, #3
 800a2dc:	d101      	bne.n	800a2e2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	e099      	b.n	800a416 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a2e2:	4b4f      	ldr	r3, [pc, #316]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a4e      	ldr	r2, [pc, #312]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a2e8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a2ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2ee:	f7f8 f9c7 	bl	8002680 <HAL_GetTick>
 800a2f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a2f4:	e008      	b.n	800a308 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a2f6:	f7f8 f9c3 	bl	8002680 <HAL_GetTick>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	1ad3      	subs	r3, r2, r3
 800a300:	2b02      	cmp	r3, #2
 800a302:	d901      	bls.n	800a308 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a304:	2303      	movs	r3, #3
 800a306:	e086      	b.n	800a416 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a308:	4b45      	ldr	r3, [pc, #276]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1f0      	bne.n	800a2f6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a314:	4b42      	ldr	r3, [pc, #264]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a318:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	031b      	lsls	r3, r3, #12
 800a322:	493f      	ldr	r1, [pc, #252]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a324:	4313      	orrs	r3, r2
 800a326:	628b      	str	r3, [r1, #40]	@ 0x28
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	3b01      	subs	r3, #1
 800a32e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	3b01      	subs	r3, #1
 800a338:	025b      	lsls	r3, r3, #9
 800a33a:	b29b      	uxth	r3, r3
 800a33c:	431a      	orrs	r2, r3
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	3b01      	subs	r3, #1
 800a344:	041b      	lsls	r3, r3, #16
 800a346:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a34a:	431a      	orrs	r2, r3
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	3b01      	subs	r3, #1
 800a352:	061b      	lsls	r3, r3, #24
 800a354:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a358:	4931      	ldr	r1, [pc, #196]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a35a:	4313      	orrs	r3, r2
 800a35c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a35e:	4b30      	ldr	r3, [pc, #192]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a362:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	492d      	ldr	r1, [pc, #180]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a36c:	4313      	orrs	r3, r2
 800a36e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a370:	4b2b      	ldr	r3, [pc, #172]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a374:	f023 0220 	bic.w	r2, r3, #32
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	699b      	ldr	r3, [r3, #24]
 800a37c:	4928      	ldr	r1, [pc, #160]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a37e:	4313      	orrs	r3, r2
 800a380:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a382:	4b27      	ldr	r3, [pc, #156]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a386:	4a26      	ldr	r2, [pc, #152]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a388:	f023 0310 	bic.w	r3, r3, #16
 800a38c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a38e:	4b24      	ldr	r3, [pc, #144]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a390:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a392:	4b24      	ldr	r3, [pc, #144]	@ (800a424 <RCCEx_PLL2_Config+0x160>)
 800a394:	4013      	ands	r3, r2
 800a396:	687a      	ldr	r2, [r7, #4]
 800a398:	69d2      	ldr	r2, [r2, #28]
 800a39a:	00d2      	lsls	r2, r2, #3
 800a39c:	4920      	ldr	r1, [pc, #128]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a3a2:	4b1f      	ldr	r3, [pc, #124]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a6:	4a1e      	ldr	r2, [pc, #120]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3a8:	f043 0310 	orr.w	r3, r3, #16
 800a3ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d106      	bne.n	800a3c2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a3b4:	4b1a      	ldr	r3, [pc, #104]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b8:	4a19      	ldr	r2, [pc, #100]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3ba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a3be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a3c0:	e00f      	b.n	800a3e2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d106      	bne.n	800a3d6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a3c8:	4b15      	ldr	r3, [pc, #84]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3cc:	4a14      	ldr	r2, [pc, #80]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a3d4:	e005      	b.n	800a3e2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a3d6:	4b12      	ldr	r3, [pc, #72]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3da:	4a11      	ldr	r2, [pc, #68]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a3e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a3e2:	4b0f      	ldr	r3, [pc, #60]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a0e      	ldr	r2, [pc, #56]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a3e8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a3ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3ee:	f7f8 f947 	bl	8002680 <HAL_GetTick>
 800a3f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a3f4:	e008      	b.n	800a408 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a3f6:	f7f8 f943 	bl	8002680 <HAL_GetTick>
 800a3fa:	4602      	mov	r2, r0
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	1ad3      	subs	r3, r2, r3
 800a400:	2b02      	cmp	r3, #2
 800a402:	d901      	bls.n	800a408 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a404:	2303      	movs	r3, #3
 800a406:	e006      	b.n	800a416 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a408:	4b05      	ldr	r3, [pc, #20]	@ (800a420 <RCCEx_PLL2_Config+0x15c>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a410:	2b00      	cmp	r3, #0
 800a412:	d0f0      	beq.n	800a3f6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a414:	7bfb      	ldrb	r3, [r7, #15]
}
 800a416:	4618      	mov	r0, r3
 800a418:	3710      	adds	r7, #16
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	58024400 	.word	0x58024400
 800a424:	ffff0007 	.word	0xffff0007

0800a428 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b084      	sub	sp, #16
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a436:	4b53      	ldr	r3, [pc, #332]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a43a:	f003 0303 	and.w	r3, r3, #3
 800a43e:	2b03      	cmp	r3, #3
 800a440:	d101      	bne.n	800a446 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a442:	2301      	movs	r3, #1
 800a444:	e099      	b.n	800a57a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a446:	4b4f      	ldr	r3, [pc, #316]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a4e      	ldr	r2, [pc, #312]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a44c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a450:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a452:	f7f8 f915 	bl	8002680 <HAL_GetTick>
 800a456:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a458:	e008      	b.n	800a46c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a45a:	f7f8 f911 	bl	8002680 <HAL_GetTick>
 800a45e:	4602      	mov	r2, r0
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	1ad3      	subs	r3, r2, r3
 800a464:	2b02      	cmp	r3, #2
 800a466:	d901      	bls.n	800a46c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a468:	2303      	movs	r3, #3
 800a46a:	e086      	b.n	800a57a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a46c:	4b45      	ldr	r3, [pc, #276]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1f0      	bne.n	800a45a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a478:	4b42      	ldr	r3, [pc, #264]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a47c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	051b      	lsls	r3, r3, #20
 800a486:	493f      	ldr	r1, [pc, #252]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a488:	4313      	orrs	r3, r2
 800a48a:	628b      	str	r3, [r1, #40]	@ 0x28
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	3b01      	subs	r3, #1
 800a492:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	689b      	ldr	r3, [r3, #8]
 800a49a:	3b01      	subs	r3, #1
 800a49c:	025b      	lsls	r3, r3, #9
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	3b01      	subs	r3, #1
 800a4a8:	041b      	lsls	r3, r3, #16
 800a4aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a4ae:	431a      	orrs	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	691b      	ldr	r3, [r3, #16]
 800a4b4:	3b01      	subs	r3, #1
 800a4b6:	061b      	lsls	r3, r3, #24
 800a4b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a4bc:	4931      	ldr	r1, [pc, #196]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a4c2:	4b30      	ldr	r3, [pc, #192]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	492d      	ldr	r1, [pc, #180]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4d0:	4313      	orrs	r3, r2
 800a4d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a4d4:	4b2b      	ldr	r3, [pc, #172]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	4928      	ldr	r1, [pc, #160]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a4e6:	4b27      	ldr	r3, [pc, #156]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ea:	4a26      	ldr	r2, [pc, #152]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a4f2:	4b24      	ldr	r3, [pc, #144]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a4f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4f6:	4b24      	ldr	r3, [pc, #144]	@ (800a588 <RCCEx_PLL3_Config+0x160>)
 800a4f8:	4013      	ands	r3, r2
 800a4fa:	687a      	ldr	r2, [r7, #4]
 800a4fc:	69d2      	ldr	r2, [r2, #28]
 800a4fe:	00d2      	lsls	r2, r2, #3
 800a500:	4920      	ldr	r1, [pc, #128]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a502:	4313      	orrs	r3, r2
 800a504:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a506:	4b1f      	ldr	r3, [pc, #124]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a50a:	4a1e      	ldr	r2, [pc, #120]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a50c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a510:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d106      	bne.n	800a526 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a518:	4b1a      	ldr	r3, [pc, #104]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a51a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a51c:	4a19      	ldr	r2, [pc, #100]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a51e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a522:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a524:	e00f      	b.n	800a546 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d106      	bne.n	800a53a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a52c:	4b15      	ldr	r3, [pc, #84]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a52e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a530:	4a14      	ldr	r2, [pc, #80]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a532:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a536:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a538:	e005      	b.n	800a546 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a53a:	4b12      	ldr	r3, [pc, #72]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a53c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a53e:	4a11      	ldr	r2, [pc, #68]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a540:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a544:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a546:	4b0f      	ldr	r3, [pc, #60]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a0e      	ldr	r2, [pc, #56]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a54c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a552:	f7f8 f895 	bl	8002680 <HAL_GetTick>
 800a556:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a558:	e008      	b.n	800a56c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a55a:	f7f8 f891 	bl	8002680 <HAL_GetTick>
 800a55e:	4602      	mov	r2, r0
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	1ad3      	subs	r3, r2, r3
 800a564:	2b02      	cmp	r3, #2
 800a566:	d901      	bls.n	800a56c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a568:	2303      	movs	r3, #3
 800a56a:	e006      	b.n	800a57a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a56c:	4b05      	ldr	r3, [pc, #20]	@ (800a584 <RCCEx_PLL3_Config+0x15c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a574:	2b00      	cmp	r3, #0
 800a576:	d0f0      	beq.n	800a55a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a578:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	bf00      	nop
 800a584:	58024400 	.word	0x58024400
 800a588:	ffff0007 	.word	0xffff0007

0800a58c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b084      	sub	sp, #16
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d101      	bne.n	800a59e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a59a:	2301      	movs	r3, #1
 800a59c:	e10f      	b.n	800a7be <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a87      	ldr	r2, [pc, #540]	@ (800a7c8 <HAL_SPI_Init+0x23c>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d00f      	beq.n	800a5ce <HAL_SPI_Init+0x42>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a86      	ldr	r2, [pc, #536]	@ (800a7cc <HAL_SPI_Init+0x240>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d00a      	beq.n	800a5ce <HAL_SPI_Init+0x42>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a84      	ldr	r2, [pc, #528]	@ (800a7d0 <HAL_SPI_Init+0x244>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d005      	beq.n	800a5ce <HAL_SPI_Init+0x42>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	68db      	ldr	r3, [r3, #12]
 800a5c6:	2b0f      	cmp	r3, #15
 800a5c8:	d901      	bls.n	800a5ce <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	e0f7      	b.n	800a7be <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 f900 	bl	800a7d4 <SPI_GetPacketSize>
 800a5d4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a7b      	ldr	r2, [pc, #492]	@ (800a7c8 <HAL_SPI_Init+0x23c>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d00c      	beq.n	800a5fa <HAL_SPI_Init+0x6e>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a79      	ldr	r2, [pc, #484]	@ (800a7cc <HAL_SPI_Init+0x240>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d007      	beq.n	800a5fa <HAL_SPI_Init+0x6e>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	4a78      	ldr	r2, [pc, #480]	@ (800a7d0 <HAL_SPI_Init+0x244>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d002      	beq.n	800a5fa <HAL_SPI_Init+0x6e>
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2b08      	cmp	r3, #8
 800a5f8:	d811      	bhi.n	800a61e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a5fe:	4a72      	ldr	r2, [pc, #456]	@ (800a7c8 <HAL_SPI_Init+0x23c>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d009      	beq.n	800a618 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a70      	ldr	r2, [pc, #448]	@ (800a7cc <HAL_SPI_Init+0x240>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d004      	beq.n	800a618 <HAL_SPI_Init+0x8c>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a6f      	ldr	r2, [pc, #444]	@ (800a7d0 <HAL_SPI_Init+0x244>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d104      	bne.n	800a622 <HAL_SPI_Init+0x96>
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2b10      	cmp	r3, #16
 800a61c:	d901      	bls.n	800a622 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a61e:	2301      	movs	r3, #1
 800a620:	e0cd      	b.n	800a7be <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d106      	bne.n	800a63c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f7f7 fb34 	bl	8001ca4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2202      	movs	r2, #2
 800a640:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f022 0201 	bic.w	r2, r2, #1
 800a652:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a65e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	699b      	ldr	r3, [r3, #24]
 800a664:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a668:	d119      	bne.n	800a69e <HAL_SPI_Init+0x112>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a672:	d103      	bne.n	800a67c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d008      	beq.n	800a68e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a680:	2b00      	cmp	r3, #0
 800a682:	d10c      	bne.n	800a69e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a688:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a68c:	d107      	bne.n	800a69e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	681a      	ldr	r2, [r3, #0]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a69c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d00f      	beq.n	800a6ca <HAL_SPI_Init+0x13e>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	68db      	ldr	r3, [r3, #12]
 800a6ae:	2b06      	cmp	r3, #6
 800a6b0:	d90b      	bls.n	800a6ca <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	430a      	orrs	r2, r1
 800a6c6:	601a      	str	r2, [r3, #0]
 800a6c8:	e007      	b.n	800a6da <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a6d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	69da      	ldr	r2, [r3, #28]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e2:	431a      	orrs	r2, r3
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	431a      	orrs	r2, r3
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ec:	ea42 0103 	orr.w	r1, r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	68da      	ldr	r2, [r3, #12]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	430a      	orrs	r2, r1
 800a6fa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a704:	431a      	orrs	r2, r3
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a70a:	431a      	orrs	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	699b      	ldr	r3, [r3, #24]
 800a710:	431a      	orrs	r2, r3
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	431a      	orrs	r2, r3
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	431a      	orrs	r2, r3
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6a1b      	ldr	r3, [r3, #32]
 800a722:	431a      	orrs	r2, r3
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	431a      	orrs	r2, r3
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a72e:	431a      	orrs	r2, r3
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	431a      	orrs	r2, r3
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a73a:	ea42 0103 	orr.w	r1, r2, r3
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	430a      	orrs	r2, r1
 800a748:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d113      	bne.n	800a77a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a764:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	689b      	ldr	r3, [r3, #8]
 800a76c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a778:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f022 0201 	bic.w	r2, r2, #1
 800a788:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00a      	beq.n	800a7ac <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	68db      	ldr	r3, [r3, #12]
 800a79c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	430a      	orrs	r2, r1
 800a7aa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a7bc:	2300      	movs	r3, #0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3710      	adds	r7, #16
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	40013000 	.word	0x40013000
 800a7cc:	40003800 	.word	0x40003800
 800a7d0:	40003c00 	.word	0x40003c00

0800a7d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7e0:	095b      	lsrs	r3, r3, #5
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	3307      	adds	r3, #7
 800a7f2:	08db      	lsrs	r3, r3, #3
 800a7f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	fb02 f303 	mul.w	r3, r2, r3
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr

0800a80a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b082      	sub	sp, #8
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d101      	bne.n	800a81c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	e049      	b.n	800a8b0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a822:	b2db      	uxtb	r3, r3
 800a824:	2b00      	cmp	r3, #0
 800a826:	d106      	bne.n	800a836 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f7f7 fb8d 	bl	8001f50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2202      	movs	r2, #2
 800a83a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	3304      	adds	r3, #4
 800a846:	4619      	mov	r1, r3
 800a848:	4610      	mov	r0, r2
 800a84a:	f000 f949 	bl	800aae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2201      	movs	r2, #1
 800a852:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2201      	movs	r2, #1
 800a85a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2201      	movs	r2, #1
 800a862:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2201      	movs	r2, #1
 800a86a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2201      	movs	r2, #1
 800a872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2201      	movs	r2, #1
 800a87a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2201      	movs	r2, #1
 800a882:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2201      	movs	r2, #1
 800a88a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2201      	movs	r2, #1
 800a892:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2201      	movs	r2, #1
 800a89a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a8ae:	2300      	movs	r3, #0
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3708      	adds	r7, #8
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b086      	sub	sp, #24
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	60f8      	str	r0, [r7, #12]
 800a8c0:	60b9      	str	r1, [r7, #8]
 800a8c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d101      	bne.n	800a8d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a8d2:	2302      	movs	r3, #2
 800a8d4:	e0ff      	b.n	800aad6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2b14      	cmp	r3, #20
 800a8e2:	f200 80f0 	bhi.w	800aac6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a8e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a8ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ec:	0800a941 	.word	0x0800a941
 800a8f0:	0800aac7 	.word	0x0800aac7
 800a8f4:	0800aac7 	.word	0x0800aac7
 800a8f8:	0800aac7 	.word	0x0800aac7
 800a8fc:	0800a981 	.word	0x0800a981
 800a900:	0800aac7 	.word	0x0800aac7
 800a904:	0800aac7 	.word	0x0800aac7
 800a908:	0800aac7 	.word	0x0800aac7
 800a90c:	0800a9c3 	.word	0x0800a9c3
 800a910:	0800aac7 	.word	0x0800aac7
 800a914:	0800aac7 	.word	0x0800aac7
 800a918:	0800aac7 	.word	0x0800aac7
 800a91c:	0800aa03 	.word	0x0800aa03
 800a920:	0800aac7 	.word	0x0800aac7
 800a924:	0800aac7 	.word	0x0800aac7
 800a928:	0800aac7 	.word	0x0800aac7
 800a92c:	0800aa45 	.word	0x0800aa45
 800a930:	0800aac7 	.word	0x0800aac7
 800a934:	0800aac7 	.word	0x0800aac7
 800a938:	0800aac7 	.word	0x0800aac7
 800a93c:	0800aa85 	.word	0x0800aa85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68b9      	ldr	r1, [r7, #8]
 800a946:	4618      	mov	r0, r3
 800a948:	f000 f976 	bl	800ac38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	699a      	ldr	r2, [r3, #24]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f042 0208 	orr.w	r2, r2, #8
 800a95a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	699a      	ldr	r2, [r3, #24]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f022 0204 	bic.w	r2, r2, #4
 800a96a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	6999      	ldr	r1, [r3, #24]
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	691a      	ldr	r2, [r3, #16]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	430a      	orrs	r2, r1
 800a97c:	619a      	str	r2, [r3, #24]
      break;
 800a97e:	e0a5      	b.n	800aacc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	68b9      	ldr	r1, [r7, #8]
 800a986:	4618      	mov	r0, r3
 800a988:	f000 f9e6 	bl	800ad58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	699a      	ldr	r2, [r3, #24]
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a99a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	699a      	ldr	r2, [r3, #24]
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	6999      	ldr	r1, [r3, #24]
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	691b      	ldr	r3, [r3, #16]
 800a9b6:	021a      	lsls	r2, r3, #8
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	430a      	orrs	r2, r1
 800a9be:	619a      	str	r2, [r3, #24]
      break;
 800a9c0:	e084      	b.n	800aacc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	68b9      	ldr	r1, [r7, #8]
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f000 fa4f 	bl	800ae6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	69da      	ldr	r2, [r3, #28]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f042 0208 	orr.w	r2, r2, #8
 800a9dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	69da      	ldr	r2, [r3, #28]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f022 0204 	bic.w	r2, r2, #4
 800a9ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	69d9      	ldr	r1, [r3, #28]
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	691a      	ldr	r2, [r3, #16]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	430a      	orrs	r2, r1
 800a9fe:	61da      	str	r2, [r3, #28]
      break;
 800aa00:	e064      	b.n	800aacc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	68b9      	ldr	r1, [r7, #8]
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f000 fab7 	bl	800af7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	69da      	ldr	r2, [r3, #28]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	69da      	ldr	r2, [r3, #28]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	69d9      	ldr	r1, [r3, #28]
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	691b      	ldr	r3, [r3, #16]
 800aa38:	021a      	lsls	r2, r3, #8
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	61da      	str	r2, [r3, #28]
      break;
 800aa42:	e043      	b.n	800aacc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	68b9      	ldr	r1, [r7, #8]
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 fb00 	bl	800b050 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f042 0208 	orr.w	r2, r2, #8
 800aa5e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f022 0204 	bic.w	r2, r2, #4
 800aa6e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	691a      	ldr	r2, [r3, #16]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	430a      	orrs	r2, r1
 800aa80:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800aa82:	e023      	b.n	800aacc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	68b9      	ldr	r1, [r7, #8]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f000 fb44 	bl	800b118 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aaae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	691b      	ldr	r3, [r3, #16]
 800aaba:	021a      	lsls	r2, r3, #8
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	430a      	orrs	r2, r1
 800aac2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800aac4:	e002      	b.n	800aacc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aac6:	2301      	movs	r3, #1
 800aac8:	75fb      	strb	r3, [r7, #23]
      break;
 800aaca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2200      	movs	r2, #0
 800aad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aad4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3718      	adds	r7, #24
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop

0800aae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a47      	ldr	r2, [pc, #284]	@ (800ac10 <TIM_Base_SetConfig+0x130>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d013      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aafe:	d00f      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	4a44      	ldr	r2, [pc, #272]	@ (800ac14 <TIM_Base_SetConfig+0x134>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d00b      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a43      	ldr	r2, [pc, #268]	@ (800ac18 <TIM_Base_SetConfig+0x138>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d007      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4a42      	ldr	r2, [pc, #264]	@ (800ac1c <TIM_Base_SetConfig+0x13c>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d003      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	4a41      	ldr	r2, [pc, #260]	@ (800ac20 <TIM_Base_SetConfig+0x140>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d108      	bne.n	800ab32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a36      	ldr	r2, [pc, #216]	@ (800ac10 <TIM_Base_SetConfig+0x130>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d027      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab40:	d023      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a33      	ldr	r2, [pc, #204]	@ (800ac14 <TIM_Base_SetConfig+0x134>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d01f      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a32      	ldr	r2, [pc, #200]	@ (800ac18 <TIM_Base_SetConfig+0x138>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d01b      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a31      	ldr	r2, [pc, #196]	@ (800ac1c <TIM_Base_SetConfig+0x13c>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d017      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a30      	ldr	r2, [pc, #192]	@ (800ac20 <TIM_Base_SetConfig+0x140>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d013      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a2f      	ldr	r2, [pc, #188]	@ (800ac24 <TIM_Base_SetConfig+0x144>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d00f      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4a2e      	ldr	r2, [pc, #184]	@ (800ac28 <TIM_Base_SetConfig+0x148>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d00b      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a2d      	ldr	r2, [pc, #180]	@ (800ac2c <TIM_Base_SetConfig+0x14c>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d007      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	4a2c      	ldr	r2, [pc, #176]	@ (800ac30 <TIM_Base_SetConfig+0x150>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d003      	beq.n	800ab8a <TIM_Base_SetConfig+0xaa>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	4a2b      	ldr	r2, [pc, #172]	@ (800ac34 <TIM_Base_SetConfig+0x154>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d108      	bne.n	800ab9c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	68db      	ldr	r3, [r3, #12]
 800ab96:	68fa      	ldr	r2, [r7, #12]
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	695b      	ldr	r3, [r3, #20]
 800aba6:	4313      	orrs	r3, r2
 800aba8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	689a      	ldr	r2, [r3, #8]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4a14      	ldr	r2, [pc, #80]	@ (800ac10 <TIM_Base_SetConfig+0x130>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d00f      	beq.n	800abe2 <TIM_Base_SetConfig+0x102>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a16      	ldr	r2, [pc, #88]	@ (800ac20 <TIM_Base_SetConfig+0x140>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d00b      	beq.n	800abe2 <TIM_Base_SetConfig+0x102>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a15      	ldr	r2, [pc, #84]	@ (800ac24 <TIM_Base_SetConfig+0x144>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d007      	beq.n	800abe2 <TIM_Base_SetConfig+0x102>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a14      	ldr	r2, [pc, #80]	@ (800ac28 <TIM_Base_SetConfig+0x148>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d003      	beq.n	800abe2 <TIM_Base_SetConfig+0x102>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a13      	ldr	r2, [pc, #76]	@ (800ac2c <TIM_Base_SetConfig+0x14c>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d103      	bne.n	800abea <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	691a      	ldr	r2, [r3, #16]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f043 0204 	orr.w	r2, r3, #4
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2201      	movs	r2, #1
 800abfa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	68fa      	ldr	r2, [r7, #12]
 800ac00:	601a      	str	r2, [r3, #0]
}
 800ac02:	bf00      	nop
 800ac04:	3714      	adds	r7, #20
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	40010000 	.word	0x40010000
 800ac14:	40000400 	.word	0x40000400
 800ac18:	40000800 	.word	0x40000800
 800ac1c:	40000c00 	.word	0x40000c00
 800ac20:	40010400 	.word	0x40010400
 800ac24:	40014000 	.word	0x40014000
 800ac28:	40014400 	.word	0x40014400
 800ac2c:	40014800 	.word	0x40014800
 800ac30:	4000e000 	.word	0x4000e000
 800ac34:	4000e400 	.word	0x4000e400

0800ac38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
 800ac40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a1b      	ldr	r3, [r3, #32]
 800ac46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a1b      	ldr	r3, [r3, #32]
 800ac4c:	f023 0201 	bic.w	r2, r3, #1
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	699b      	ldr	r3, [r3, #24]
 800ac5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac60:	68fa      	ldr	r2, [r7, #12]
 800ac62:	4b37      	ldr	r3, [pc, #220]	@ (800ad40 <TIM_OC1_SetConfig+0x108>)
 800ac64:	4013      	ands	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f023 0303 	bic.w	r3, r3, #3
 800ac6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	68fa      	ldr	r2, [r7, #12]
 800ac76:	4313      	orrs	r3, r2
 800ac78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	f023 0302 	bic.w	r3, r3, #2
 800ac80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	697a      	ldr	r2, [r7, #20]
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a2d      	ldr	r2, [pc, #180]	@ (800ad44 <TIM_OC1_SetConfig+0x10c>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d00f      	beq.n	800acb4 <TIM_OC1_SetConfig+0x7c>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	4a2c      	ldr	r2, [pc, #176]	@ (800ad48 <TIM_OC1_SetConfig+0x110>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d00b      	beq.n	800acb4 <TIM_OC1_SetConfig+0x7c>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a2b      	ldr	r2, [pc, #172]	@ (800ad4c <TIM_OC1_SetConfig+0x114>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d007      	beq.n	800acb4 <TIM_OC1_SetConfig+0x7c>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a2a      	ldr	r2, [pc, #168]	@ (800ad50 <TIM_OC1_SetConfig+0x118>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d003      	beq.n	800acb4 <TIM_OC1_SetConfig+0x7c>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a29      	ldr	r2, [pc, #164]	@ (800ad54 <TIM_OC1_SetConfig+0x11c>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d10c      	bne.n	800acce <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	f023 0308 	bic.w	r3, r3, #8
 800acba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	697a      	ldr	r2, [r7, #20]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	f023 0304 	bic.w	r3, r3, #4
 800accc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad44 <TIM_OC1_SetConfig+0x10c>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d00f      	beq.n	800acf6 <TIM_OC1_SetConfig+0xbe>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a1b      	ldr	r2, [pc, #108]	@ (800ad48 <TIM_OC1_SetConfig+0x110>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d00b      	beq.n	800acf6 <TIM_OC1_SetConfig+0xbe>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a1a      	ldr	r2, [pc, #104]	@ (800ad4c <TIM_OC1_SetConfig+0x114>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d007      	beq.n	800acf6 <TIM_OC1_SetConfig+0xbe>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a19      	ldr	r2, [pc, #100]	@ (800ad50 <TIM_OC1_SetConfig+0x118>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d003      	beq.n	800acf6 <TIM_OC1_SetConfig+0xbe>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a18      	ldr	r2, [pc, #96]	@ (800ad54 <TIM_OC1_SetConfig+0x11c>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d111      	bne.n	800ad1a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800acfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	695b      	ldr	r3, [r3, #20]
 800ad0a:	693a      	ldr	r2, [r7, #16]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	699b      	ldr	r3, [r3, #24]
 800ad14:	693a      	ldr	r2, [r7, #16]
 800ad16:	4313      	orrs	r3, r2
 800ad18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	693a      	ldr	r2, [r7, #16]
 800ad1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	68fa      	ldr	r2, [r7, #12]
 800ad24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	685a      	ldr	r2, [r3, #4]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	697a      	ldr	r2, [r7, #20]
 800ad32:	621a      	str	r2, [r3, #32]
}
 800ad34:	bf00      	nop
 800ad36:	371c      	adds	r7, #28
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr
 800ad40:	fffeff8f 	.word	0xfffeff8f
 800ad44:	40010000 	.word	0x40010000
 800ad48:	40010400 	.word	0x40010400
 800ad4c:	40014000 	.word	0x40014000
 800ad50:	40014400 	.word	0x40014400
 800ad54:	40014800 	.word	0x40014800

0800ad58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b087      	sub	sp, #28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6a1b      	ldr	r3, [r3, #32]
 800ad6c:	f023 0210 	bic.w	r2, r3, #16
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	699b      	ldr	r3, [r3, #24]
 800ad7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	4b34      	ldr	r3, [pc, #208]	@ (800ae54 <TIM_OC2_SetConfig+0xfc>)
 800ad84:	4013      	ands	r3, r2
 800ad86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	021b      	lsls	r3, r3, #8
 800ad96:	68fa      	ldr	r2, [r7, #12]
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	f023 0320 	bic.w	r3, r3, #32
 800ada2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	689b      	ldr	r3, [r3, #8]
 800ada8:	011b      	lsls	r3, r3, #4
 800adaa:	697a      	ldr	r2, [r7, #20]
 800adac:	4313      	orrs	r3, r2
 800adae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a29      	ldr	r2, [pc, #164]	@ (800ae58 <TIM_OC2_SetConfig+0x100>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d003      	beq.n	800adc0 <TIM_OC2_SetConfig+0x68>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4a28      	ldr	r2, [pc, #160]	@ (800ae5c <TIM_OC2_SetConfig+0x104>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d10d      	bne.n	800addc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	68db      	ldr	r3, [r3, #12]
 800adcc:	011b      	lsls	r3, r3, #4
 800adce:	697a      	ldr	r2, [r7, #20]
 800add0:	4313      	orrs	r3, r2
 800add2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	4a1e      	ldr	r2, [pc, #120]	@ (800ae58 <TIM_OC2_SetConfig+0x100>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d00f      	beq.n	800ae04 <TIM_OC2_SetConfig+0xac>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	4a1d      	ldr	r2, [pc, #116]	@ (800ae5c <TIM_OC2_SetConfig+0x104>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d00b      	beq.n	800ae04 <TIM_OC2_SetConfig+0xac>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	4a1c      	ldr	r2, [pc, #112]	@ (800ae60 <TIM_OC2_SetConfig+0x108>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d007      	beq.n	800ae04 <TIM_OC2_SetConfig+0xac>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	4a1b      	ldr	r2, [pc, #108]	@ (800ae64 <TIM_OC2_SetConfig+0x10c>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d003      	beq.n	800ae04 <TIM_OC2_SetConfig+0xac>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a1a      	ldr	r2, [pc, #104]	@ (800ae68 <TIM_OC2_SetConfig+0x110>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d113      	bne.n	800ae2c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	009b      	lsls	r3, r3, #2
 800ae1a:	693a      	ldr	r2, [r7, #16]
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	699b      	ldr	r3, [r3, #24]
 800ae24:	009b      	lsls	r3, r3, #2
 800ae26:	693a      	ldr	r2, [r7, #16]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	693a      	ldr	r2, [r7, #16]
 800ae30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	68fa      	ldr	r2, [r7, #12]
 800ae36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	685a      	ldr	r2, [r3, #4]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	697a      	ldr	r2, [r7, #20]
 800ae44:	621a      	str	r2, [r3, #32]
}
 800ae46:	bf00      	nop
 800ae48:	371c      	adds	r7, #28
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr
 800ae52:	bf00      	nop
 800ae54:	feff8fff 	.word	0xfeff8fff
 800ae58:	40010000 	.word	0x40010000
 800ae5c:	40010400 	.word	0x40010400
 800ae60:	40014000 	.word	0x40014000
 800ae64:	40014400 	.word	0x40014400
 800ae68:	40014800 	.word	0x40014800

0800ae6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b087      	sub	sp, #28
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6a1b      	ldr	r3, [r3, #32]
 800ae7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6a1b      	ldr	r3, [r3, #32]
 800ae80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	69db      	ldr	r3, [r3, #28]
 800ae92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	4b33      	ldr	r3, [pc, #204]	@ (800af64 <TIM_OC3_SetConfig+0xf8>)
 800ae98:	4013      	ands	r3, r2
 800ae9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f023 0303 	bic.w	r3, r3, #3
 800aea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68fa      	ldr	r2, [r7, #12]
 800aeaa:	4313      	orrs	r3, r2
 800aeac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aeb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	021b      	lsls	r3, r3, #8
 800aebc:	697a      	ldr	r2, [r7, #20]
 800aebe:	4313      	orrs	r3, r2
 800aec0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	4a28      	ldr	r2, [pc, #160]	@ (800af68 <TIM_OC3_SetConfig+0xfc>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d003      	beq.n	800aed2 <TIM_OC3_SetConfig+0x66>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	4a27      	ldr	r2, [pc, #156]	@ (800af6c <TIM_OC3_SetConfig+0x100>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d10d      	bne.n	800aeee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aed8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	68db      	ldr	r3, [r3, #12]
 800aede:	021b      	lsls	r3, r3, #8
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aeec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a1d      	ldr	r2, [pc, #116]	@ (800af68 <TIM_OC3_SetConfig+0xfc>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d00f      	beq.n	800af16 <TIM_OC3_SetConfig+0xaa>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a1c      	ldr	r2, [pc, #112]	@ (800af6c <TIM_OC3_SetConfig+0x100>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d00b      	beq.n	800af16 <TIM_OC3_SetConfig+0xaa>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a1b      	ldr	r2, [pc, #108]	@ (800af70 <TIM_OC3_SetConfig+0x104>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d007      	beq.n	800af16 <TIM_OC3_SetConfig+0xaa>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	4a1a      	ldr	r2, [pc, #104]	@ (800af74 <TIM_OC3_SetConfig+0x108>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d003      	beq.n	800af16 <TIM_OC3_SetConfig+0xaa>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	4a19      	ldr	r2, [pc, #100]	@ (800af78 <TIM_OC3_SetConfig+0x10c>)
 800af12:	4293      	cmp	r3, r2
 800af14:	d113      	bne.n	800af3e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	011b      	lsls	r3, r3, #4
 800af2c:	693a      	ldr	r2, [r7, #16]
 800af2e:	4313      	orrs	r3, r2
 800af30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	699b      	ldr	r3, [r3, #24]
 800af36:	011b      	lsls	r3, r3, #4
 800af38:	693a      	ldr	r2, [r7, #16]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	693a      	ldr	r2, [r7, #16]
 800af42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68fa      	ldr	r2, [r7, #12]
 800af48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	685a      	ldr	r2, [r3, #4]
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	697a      	ldr	r2, [r7, #20]
 800af56:	621a      	str	r2, [r3, #32]
}
 800af58:	bf00      	nop
 800af5a:	371c      	adds	r7, #28
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr
 800af64:	fffeff8f 	.word	0xfffeff8f
 800af68:	40010000 	.word	0x40010000
 800af6c:	40010400 	.word	0x40010400
 800af70:	40014000 	.word	0x40014000
 800af74:	40014400 	.word	0x40014400
 800af78:	40014800 	.word	0x40014800

0800af7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b087      	sub	sp, #28
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6a1b      	ldr	r3, [r3, #32]
 800af8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6a1b      	ldr	r3, [r3, #32]
 800af90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	685b      	ldr	r3, [r3, #4]
 800af9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	69db      	ldr	r3, [r3, #28]
 800afa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800afa4:	68fa      	ldr	r2, [r7, #12]
 800afa6:	4b24      	ldr	r3, [pc, #144]	@ (800b038 <TIM_OC4_SetConfig+0xbc>)
 800afa8:	4013      	ands	r3, r2
 800afaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	021b      	lsls	r3, r3, #8
 800afba:	68fa      	ldr	r2, [r7, #12]
 800afbc:	4313      	orrs	r3, r2
 800afbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800afc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	031b      	lsls	r3, r3, #12
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	4313      	orrs	r3, r2
 800afd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	4a19      	ldr	r2, [pc, #100]	@ (800b03c <TIM_OC4_SetConfig+0xc0>)
 800afd8:	4293      	cmp	r3, r2
 800afda:	d00f      	beq.n	800affc <TIM_OC4_SetConfig+0x80>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	4a18      	ldr	r2, [pc, #96]	@ (800b040 <TIM_OC4_SetConfig+0xc4>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d00b      	beq.n	800affc <TIM_OC4_SetConfig+0x80>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	4a17      	ldr	r2, [pc, #92]	@ (800b044 <TIM_OC4_SetConfig+0xc8>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d007      	beq.n	800affc <TIM_OC4_SetConfig+0x80>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	4a16      	ldr	r2, [pc, #88]	@ (800b048 <TIM_OC4_SetConfig+0xcc>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d003      	beq.n	800affc <TIM_OC4_SetConfig+0x80>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	4a15      	ldr	r2, [pc, #84]	@ (800b04c <TIM_OC4_SetConfig+0xd0>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d109      	bne.n	800b010 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b002:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	695b      	ldr	r3, [r3, #20]
 800b008:	019b      	lsls	r3, r3, #6
 800b00a:	697a      	ldr	r2, [r7, #20]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	697a      	ldr	r2, [r7, #20]
 800b014:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	68fa      	ldr	r2, [r7, #12]
 800b01a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	685a      	ldr	r2, [r3, #4]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	693a      	ldr	r2, [r7, #16]
 800b028:	621a      	str	r2, [r3, #32]
}
 800b02a:	bf00      	nop
 800b02c:	371c      	adds	r7, #28
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	feff8fff 	.word	0xfeff8fff
 800b03c:	40010000 	.word	0x40010000
 800b040:	40010400 	.word	0x40010400
 800b044:	40014000 	.word	0x40014000
 800b048:	40014400 	.word	0x40014400
 800b04c:	40014800 	.word	0x40014800

0800b050 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b050:	b480      	push	{r7}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6a1b      	ldr	r3, [r3, #32]
 800b05e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6a1b      	ldr	r3, [r3, #32]
 800b064:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b078:	68fa      	ldr	r2, [r7, #12]
 800b07a:	4b21      	ldr	r3, [pc, #132]	@ (800b100 <TIM_OC5_SetConfig+0xb0>)
 800b07c:	4013      	ands	r3, r2
 800b07e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	68fa      	ldr	r2, [r7, #12]
 800b086:	4313      	orrs	r3, r2
 800b088:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b090:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	041b      	lsls	r3, r3, #16
 800b098:	693a      	ldr	r2, [r7, #16]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	4a18      	ldr	r2, [pc, #96]	@ (800b104 <TIM_OC5_SetConfig+0xb4>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d00f      	beq.n	800b0c6 <TIM_OC5_SetConfig+0x76>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	4a17      	ldr	r2, [pc, #92]	@ (800b108 <TIM_OC5_SetConfig+0xb8>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d00b      	beq.n	800b0c6 <TIM_OC5_SetConfig+0x76>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	4a16      	ldr	r2, [pc, #88]	@ (800b10c <TIM_OC5_SetConfig+0xbc>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d007      	beq.n	800b0c6 <TIM_OC5_SetConfig+0x76>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	4a15      	ldr	r2, [pc, #84]	@ (800b110 <TIM_OC5_SetConfig+0xc0>)
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d003      	beq.n	800b0c6 <TIM_OC5_SetConfig+0x76>
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4a14      	ldr	r2, [pc, #80]	@ (800b114 <TIM_OC5_SetConfig+0xc4>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d109      	bne.n	800b0da <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	695b      	ldr	r3, [r3, #20]
 800b0d2:	021b      	lsls	r3, r3, #8
 800b0d4:	697a      	ldr	r2, [r7, #20]
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	697a      	ldr	r2, [r7, #20]
 800b0de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	68fa      	ldr	r2, [r7, #12]
 800b0e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	685a      	ldr	r2, [r3, #4]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	693a      	ldr	r2, [r7, #16]
 800b0f2:	621a      	str	r2, [r3, #32]
}
 800b0f4:	bf00      	nop
 800b0f6:	371c      	adds	r7, #28
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	fffeff8f 	.word	0xfffeff8f
 800b104:	40010000 	.word	0x40010000
 800b108:	40010400 	.word	0x40010400
 800b10c:	40014000 	.word	0x40014000
 800b110:	40014400 	.word	0x40014400
 800b114:	40014800 	.word	0x40014800

0800b118 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b118:	b480      	push	{r7}
 800b11a:	b087      	sub	sp, #28
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6a1b      	ldr	r3, [r3, #32]
 800b126:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6a1b      	ldr	r3, [r3, #32]
 800b12c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	685b      	ldr	r3, [r3, #4]
 800b138:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b13e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	4b22      	ldr	r3, [pc, #136]	@ (800b1cc <TIM_OC6_SetConfig+0xb4>)
 800b144:	4013      	ands	r3, r2
 800b146:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	021b      	lsls	r3, r3, #8
 800b14e:	68fa      	ldr	r2, [r7, #12]
 800b150:	4313      	orrs	r3, r2
 800b152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b15a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	689b      	ldr	r3, [r3, #8]
 800b160:	051b      	lsls	r3, r3, #20
 800b162:	693a      	ldr	r2, [r7, #16]
 800b164:	4313      	orrs	r3, r2
 800b166:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	4a19      	ldr	r2, [pc, #100]	@ (800b1d0 <TIM_OC6_SetConfig+0xb8>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	d00f      	beq.n	800b190 <TIM_OC6_SetConfig+0x78>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4a18      	ldr	r2, [pc, #96]	@ (800b1d4 <TIM_OC6_SetConfig+0xbc>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d00b      	beq.n	800b190 <TIM_OC6_SetConfig+0x78>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	4a17      	ldr	r2, [pc, #92]	@ (800b1d8 <TIM_OC6_SetConfig+0xc0>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d007      	beq.n	800b190 <TIM_OC6_SetConfig+0x78>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	4a16      	ldr	r2, [pc, #88]	@ (800b1dc <TIM_OC6_SetConfig+0xc4>)
 800b184:	4293      	cmp	r3, r2
 800b186:	d003      	beq.n	800b190 <TIM_OC6_SetConfig+0x78>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	4a15      	ldr	r2, [pc, #84]	@ (800b1e0 <TIM_OC6_SetConfig+0xc8>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d109      	bne.n	800b1a4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b196:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	695b      	ldr	r3, [r3, #20]
 800b19c:	029b      	lsls	r3, r3, #10
 800b19e:	697a      	ldr	r2, [r7, #20]
 800b1a0:	4313      	orrs	r3, r2
 800b1a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	697a      	ldr	r2, [r7, #20]
 800b1a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	685a      	ldr	r2, [r3, #4]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	693a      	ldr	r2, [r7, #16]
 800b1bc:	621a      	str	r2, [r3, #32]
}
 800b1be:	bf00      	nop
 800b1c0:	371c      	adds	r7, #28
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop
 800b1cc:	feff8fff 	.word	0xfeff8fff
 800b1d0:	40010000 	.word	0x40010000
 800b1d4:	40010400 	.word	0x40010400
 800b1d8:	40014000 	.word	0x40014000
 800b1dc:	40014400 	.word	0x40014400
 800b1e0:	40014800 	.word	0x40014800

0800b1e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b085      	sub	sp, #20
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	d101      	bne.n	800b1fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b1f8:	2302      	movs	r3, #2
 800b1fa:	e077      	b.n	800b2ec <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2202      	movs	r2, #2
 800b208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a35      	ldr	r2, [pc, #212]	@ (800b2f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d004      	beq.n	800b230 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4a34      	ldr	r2, [pc, #208]	@ (800b2fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d108      	bne.n	800b242 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b236:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	68fa      	ldr	r2, [r7, #12]
 800b23e:	4313      	orrs	r3, r2
 800b240:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b248:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	68fa      	ldr	r2, [r7, #12]
 800b250:	4313      	orrs	r3, r2
 800b252:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	68fa      	ldr	r2, [r7, #12]
 800b25a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	4a25      	ldr	r2, [pc, #148]	@ (800b2f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b262:	4293      	cmp	r3, r2
 800b264:	d02c      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b26e:	d027      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a22      	ldr	r2, [pc, #136]	@ (800b300 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d022      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4a21      	ldr	r2, [pc, #132]	@ (800b304 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d01d      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a1f      	ldr	r2, [pc, #124]	@ (800b308 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d018      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4a1a      	ldr	r2, [pc, #104]	@ (800b2fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d013      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4a1b      	ldr	r2, [pc, #108]	@ (800b30c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d00e      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4a1a      	ldr	r2, [pc, #104]	@ (800b310 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d009      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a18      	ldr	r2, [pc, #96]	@ (800b314 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d004      	beq.n	800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	4a17      	ldr	r2, [pc, #92]	@ (800b318 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d10c      	bne.n	800b2da <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b2c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	689b      	ldr	r3, [r3, #8]
 800b2cc:	68ba      	ldr	r2, [r7, #8]
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	68ba      	ldr	r2, [r7, #8]
 800b2d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b2ea:	2300      	movs	r3, #0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3714      	adds	r7, #20
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f6:	4770      	bx	lr
 800b2f8:	40010000 	.word	0x40010000
 800b2fc:	40010400 	.word	0x40010400
 800b300:	40000400 	.word	0x40000400
 800b304:	40000800 	.word	0x40000800
 800b308:	40000c00 	.word	0x40000c00
 800b30c:	40001800 	.word	0x40001800
 800b310:	40014000 	.word	0x40014000
 800b314:	4000e000 	.word	0x4000e000
 800b318:	4000e400 	.word	0x4000e400

0800b31c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b085      	sub	sp, #20
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b326:	2300      	movs	r3, #0
 800b328:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b330:	2b01      	cmp	r3, #1
 800b332:	d101      	bne.n	800b338 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b334:	2302      	movs	r3, #2
 800b336:	e073      	b.n	800b420 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2201      	movs	r2, #1
 800b33c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	68db      	ldr	r3, [r3, #12]
 800b34a:	4313      	orrs	r3, r2
 800b34c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	4313      	orrs	r3, r2
 800b35a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	4313      	orrs	r3, r2
 800b368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	4313      	orrs	r3, r2
 800b376:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	4313      	orrs	r3, r2
 800b384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	695b      	ldr	r3, [r3, #20]
 800b390:	4313      	orrs	r3, r2
 800b392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	699b      	ldr	r3, [r3, #24]
 800b3ac:	041b      	lsls	r3, r3, #16
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	69db      	ldr	r3, [r3, #28]
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4a19      	ldr	r2, [pc, #100]	@ (800b42c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d004      	beq.n	800b3d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	4a18      	ldr	r2, [pc, #96]	@ (800b430 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d11c      	bne.n	800b40e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3de:	051b      	lsls	r3, r3, #20
 800b3e0:	4313      	orrs	r3, r2
 800b3e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	6a1b      	ldr	r3, [r3, #32]
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b40a:	4313      	orrs	r3, r2
 800b40c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	68fa      	ldr	r2, [r7, #12]
 800b414:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2200      	movs	r2, #0
 800b41a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b41e:	2300      	movs	r3, #0
}
 800b420:	4618      	mov	r0, r3
 800b422:	3714      	adds	r7, #20
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr
 800b42c:	40010000 	.word	0x40010000
 800b430:	40010400 	.word	0x40010400

0800b434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d101      	bne.n	800b446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b442:	2301      	movs	r3, #1
 800b444:	e042      	b.n	800b4cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d106      	bne.n	800b45e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2200      	movs	r2, #0
 800b454:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f7f6 fe15 	bl	8002088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2224      	movs	r2, #36	@ 0x24
 800b462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	681a      	ldr	r2, [r3, #0]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f022 0201 	bic.w	r2, r2, #1
 800b474:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d002      	beq.n	800b484 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 fe94 	bl	800c1ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f825 	bl	800b4d4 <UART_SetConfig>
 800b48a:	4603      	mov	r3, r0
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d101      	bne.n	800b494 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	e01b      	b.n	800b4cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	685a      	ldr	r2, [r3, #4]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b4a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	689a      	ldr	r2, [r3, #8]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b4b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f042 0201 	orr.w	r2, r2, #1
 800b4c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f000 ff13 	bl	800c2f0 <UART_CheckIdleState>
 800b4ca:	4603      	mov	r3, r0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3708      	adds	r7, #8
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b4d8:	b092      	sub	sp, #72	@ 0x48
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	689a      	ldr	r2, [r3, #8]
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	691b      	ldr	r3, [r3, #16]
 800b4ec:	431a      	orrs	r2, r3
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	695b      	ldr	r3, [r3, #20]
 800b4f2:	431a      	orrs	r2, r3
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	69db      	ldr	r3, [r3, #28]
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	4bbe      	ldr	r3, [pc, #760]	@ (800b7fc <UART_SetConfig+0x328>)
 800b504:	4013      	ands	r3, r2
 800b506:	697a      	ldr	r2, [r7, #20]
 800b508:	6812      	ldr	r2, [r2, #0]
 800b50a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b50c:	430b      	orrs	r3, r1
 800b50e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	68da      	ldr	r2, [r3, #12]
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	430a      	orrs	r2, r1
 800b524:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	699b      	ldr	r3, [r3, #24]
 800b52a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4ab3      	ldr	r2, [pc, #716]	@ (800b800 <UART_SetConfig+0x32c>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d004      	beq.n	800b540 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	6a1b      	ldr	r3, [r3, #32]
 800b53a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b53c:	4313      	orrs	r3, r2
 800b53e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	689a      	ldr	r2, [r3, #8]
 800b546:	4baf      	ldr	r3, [pc, #700]	@ (800b804 <UART_SetConfig+0x330>)
 800b548:	4013      	ands	r3, r2
 800b54a:	697a      	ldr	r2, [r7, #20]
 800b54c:	6812      	ldr	r2, [r2, #0]
 800b54e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b550:	430b      	orrs	r3, r1
 800b552:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b55a:	f023 010f 	bic.w	r1, r3, #15
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	430a      	orrs	r2, r1
 800b568:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4aa6      	ldr	r2, [pc, #664]	@ (800b808 <UART_SetConfig+0x334>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d177      	bne.n	800b664 <UART_SetConfig+0x190>
 800b574:	4ba5      	ldr	r3, [pc, #660]	@ (800b80c <UART_SetConfig+0x338>)
 800b576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b578:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b57c:	2b28      	cmp	r3, #40	@ 0x28
 800b57e:	d86d      	bhi.n	800b65c <UART_SetConfig+0x188>
 800b580:	a201      	add	r2, pc, #4	@ (adr r2, 800b588 <UART_SetConfig+0xb4>)
 800b582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b586:	bf00      	nop
 800b588:	0800b62d 	.word	0x0800b62d
 800b58c:	0800b65d 	.word	0x0800b65d
 800b590:	0800b65d 	.word	0x0800b65d
 800b594:	0800b65d 	.word	0x0800b65d
 800b598:	0800b65d 	.word	0x0800b65d
 800b59c:	0800b65d 	.word	0x0800b65d
 800b5a0:	0800b65d 	.word	0x0800b65d
 800b5a4:	0800b65d 	.word	0x0800b65d
 800b5a8:	0800b635 	.word	0x0800b635
 800b5ac:	0800b65d 	.word	0x0800b65d
 800b5b0:	0800b65d 	.word	0x0800b65d
 800b5b4:	0800b65d 	.word	0x0800b65d
 800b5b8:	0800b65d 	.word	0x0800b65d
 800b5bc:	0800b65d 	.word	0x0800b65d
 800b5c0:	0800b65d 	.word	0x0800b65d
 800b5c4:	0800b65d 	.word	0x0800b65d
 800b5c8:	0800b63d 	.word	0x0800b63d
 800b5cc:	0800b65d 	.word	0x0800b65d
 800b5d0:	0800b65d 	.word	0x0800b65d
 800b5d4:	0800b65d 	.word	0x0800b65d
 800b5d8:	0800b65d 	.word	0x0800b65d
 800b5dc:	0800b65d 	.word	0x0800b65d
 800b5e0:	0800b65d 	.word	0x0800b65d
 800b5e4:	0800b65d 	.word	0x0800b65d
 800b5e8:	0800b645 	.word	0x0800b645
 800b5ec:	0800b65d 	.word	0x0800b65d
 800b5f0:	0800b65d 	.word	0x0800b65d
 800b5f4:	0800b65d 	.word	0x0800b65d
 800b5f8:	0800b65d 	.word	0x0800b65d
 800b5fc:	0800b65d 	.word	0x0800b65d
 800b600:	0800b65d 	.word	0x0800b65d
 800b604:	0800b65d 	.word	0x0800b65d
 800b608:	0800b64d 	.word	0x0800b64d
 800b60c:	0800b65d 	.word	0x0800b65d
 800b610:	0800b65d 	.word	0x0800b65d
 800b614:	0800b65d 	.word	0x0800b65d
 800b618:	0800b65d 	.word	0x0800b65d
 800b61c:	0800b65d 	.word	0x0800b65d
 800b620:	0800b65d 	.word	0x0800b65d
 800b624:	0800b65d 	.word	0x0800b65d
 800b628:	0800b655 	.word	0x0800b655
 800b62c:	2301      	movs	r3, #1
 800b62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b632:	e326      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b634:	2304      	movs	r3, #4
 800b636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63a:	e322      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b63c:	2308      	movs	r3, #8
 800b63e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b642:	e31e      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b644:	2310      	movs	r3, #16
 800b646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b64a:	e31a      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b64c:	2320      	movs	r3, #32
 800b64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b652:	e316      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b654:	2340      	movs	r3, #64	@ 0x40
 800b656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65a:	e312      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b65c:	2380      	movs	r3, #128	@ 0x80
 800b65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b662:	e30e      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a69      	ldr	r2, [pc, #420]	@ (800b810 <UART_SetConfig+0x33c>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d130      	bne.n	800b6d0 <UART_SetConfig+0x1fc>
 800b66e:	4b67      	ldr	r3, [pc, #412]	@ (800b80c <UART_SetConfig+0x338>)
 800b670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b672:	f003 0307 	and.w	r3, r3, #7
 800b676:	2b05      	cmp	r3, #5
 800b678:	d826      	bhi.n	800b6c8 <UART_SetConfig+0x1f4>
 800b67a:	a201      	add	r2, pc, #4	@ (adr r2, 800b680 <UART_SetConfig+0x1ac>)
 800b67c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b680:	0800b699 	.word	0x0800b699
 800b684:	0800b6a1 	.word	0x0800b6a1
 800b688:	0800b6a9 	.word	0x0800b6a9
 800b68c:	0800b6b1 	.word	0x0800b6b1
 800b690:	0800b6b9 	.word	0x0800b6b9
 800b694:	0800b6c1 	.word	0x0800b6c1
 800b698:	2300      	movs	r3, #0
 800b69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b69e:	e2f0      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6a0:	2304      	movs	r3, #4
 800b6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6a6:	e2ec      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6a8:	2308      	movs	r3, #8
 800b6aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ae:	e2e8      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6b0:	2310      	movs	r3, #16
 800b6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6b6:	e2e4      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6b8:	2320      	movs	r3, #32
 800b6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6be:	e2e0      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6c0:	2340      	movs	r3, #64	@ 0x40
 800b6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c6:	e2dc      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6c8:	2380      	movs	r3, #128	@ 0x80
 800b6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ce:	e2d8      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a4f      	ldr	r2, [pc, #316]	@ (800b814 <UART_SetConfig+0x340>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d130      	bne.n	800b73c <UART_SetConfig+0x268>
 800b6da:	4b4c      	ldr	r3, [pc, #304]	@ (800b80c <UART_SetConfig+0x338>)
 800b6dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6de:	f003 0307 	and.w	r3, r3, #7
 800b6e2:	2b05      	cmp	r3, #5
 800b6e4:	d826      	bhi.n	800b734 <UART_SetConfig+0x260>
 800b6e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b6ec <UART_SetConfig+0x218>)
 800b6e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ec:	0800b705 	.word	0x0800b705
 800b6f0:	0800b70d 	.word	0x0800b70d
 800b6f4:	0800b715 	.word	0x0800b715
 800b6f8:	0800b71d 	.word	0x0800b71d
 800b6fc:	0800b725 	.word	0x0800b725
 800b700:	0800b72d 	.word	0x0800b72d
 800b704:	2300      	movs	r3, #0
 800b706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b70a:	e2ba      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b70c:	2304      	movs	r3, #4
 800b70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b712:	e2b6      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b714:	2308      	movs	r3, #8
 800b716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b71a:	e2b2      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b71c:	2310      	movs	r3, #16
 800b71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b722:	e2ae      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b724:	2320      	movs	r3, #32
 800b726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b72a:	e2aa      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b72c:	2340      	movs	r3, #64	@ 0x40
 800b72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b732:	e2a6      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b734:	2380      	movs	r3, #128	@ 0x80
 800b736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73a:	e2a2      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a35      	ldr	r2, [pc, #212]	@ (800b818 <UART_SetConfig+0x344>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d130      	bne.n	800b7a8 <UART_SetConfig+0x2d4>
 800b746:	4b31      	ldr	r3, [pc, #196]	@ (800b80c <UART_SetConfig+0x338>)
 800b748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b74a:	f003 0307 	and.w	r3, r3, #7
 800b74e:	2b05      	cmp	r3, #5
 800b750:	d826      	bhi.n	800b7a0 <UART_SetConfig+0x2cc>
 800b752:	a201      	add	r2, pc, #4	@ (adr r2, 800b758 <UART_SetConfig+0x284>)
 800b754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b758:	0800b771 	.word	0x0800b771
 800b75c:	0800b779 	.word	0x0800b779
 800b760:	0800b781 	.word	0x0800b781
 800b764:	0800b789 	.word	0x0800b789
 800b768:	0800b791 	.word	0x0800b791
 800b76c:	0800b799 	.word	0x0800b799
 800b770:	2300      	movs	r3, #0
 800b772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b776:	e284      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b778:	2304      	movs	r3, #4
 800b77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b77e:	e280      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b780:	2308      	movs	r3, #8
 800b782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b786:	e27c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b788:	2310      	movs	r3, #16
 800b78a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b78e:	e278      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b790:	2320      	movs	r3, #32
 800b792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b796:	e274      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b798:	2340      	movs	r3, #64	@ 0x40
 800b79a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b79e:	e270      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b7a0:	2380      	movs	r3, #128	@ 0x80
 800b7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a6:	e26c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	4a1b      	ldr	r2, [pc, #108]	@ (800b81c <UART_SetConfig+0x348>)
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d142      	bne.n	800b838 <UART_SetConfig+0x364>
 800b7b2:	4b16      	ldr	r3, [pc, #88]	@ (800b80c <UART_SetConfig+0x338>)
 800b7b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7b6:	f003 0307 	and.w	r3, r3, #7
 800b7ba:	2b05      	cmp	r3, #5
 800b7bc:	d838      	bhi.n	800b830 <UART_SetConfig+0x35c>
 800b7be:	a201      	add	r2, pc, #4	@ (adr r2, 800b7c4 <UART_SetConfig+0x2f0>)
 800b7c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c4:	0800b7dd 	.word	0x0800b7dd
 800b7c8:	0800b7e5 	.word	0x0800b7e5
 800b7cc:	0800b7ed 	.word	0x0800b7ed
 800b7d0:	0800b7f5 	.word	0x0800b7f5
 800b7d4:	0800b821 	.word	0x0800b821
 800b7d8:	0800b829 	.word	0x0800b829
 800b7dc:	2300      	movs	r3, #0
 800b7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7e2:	e24e      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b7e4:	2304      	movs	r3, #4
 800b7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ea:	e24a      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b7ec:	2308      	movs	r3, #8
 800b7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7f2:	e246      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b7f4:	2310      	movs	r3, #16
 800b7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7fa:	e242      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b7fc:	cfff69f3 	.word	0xcfff69f3
 800b800:	58000c00 	.word	0x58000c00
 800b804:	11fff4ff 	.word	0x11fff4ff
 800b808:	40011000 	.word	0x40011000
 800b80c:	58024400 	.word	0x58024400
 800b810:	40004400 	.word	0x40004400
 800b814:	40004800 	.word	0x40004800
 800b818:	40004c00 	.word	0x40004c00
 800b81c:	40005000 	.word	0x40005000
 800b820:	2320      	movs	r3, #32
 800b822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b826:	e22c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b828:	2340      	movs	r3, #64	@ 0x40
 800b82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b82e:	e228      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b830:	2380      	movs	r3, #128	@ 0x80
 800b832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b836:	e224      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4ab1      	ldr	r2, [pc, #708]	@ (800bb04 <UART_SetConfig+0x630>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d176      	bne.n	800b930 <UART_SetConfig+0x45c>
 800b842:	4bb1      	ldr	r3, [pc, #708]	@ (800bb08 <UART_SetConfig+0x634>)
 800b844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b846:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b84a:	2b28      	cmp	r3, #40	@ 0x28
 800b84c:	d86c      	bhi.n	800b928 <UART_SetConfig+0x454>
 800b84e:	a201      	add	r2, pc, #4	@ (adr r2, 800b854 <UART_SetConfig+0x380>)
 800b850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b854:	0800b8f9 	.word	0x0800b8f9
 800b858:	0800b929 	.word	0x0800b929
 800b85c:	0800b929 	.word	0x0800b929
 800b860:	0800b929 	.word	0x0800b929
 800b864:	0800b929 	.word	0x0800b929
 800b868:	0800b929 	.word	0x0800b929
 800b86c:	0800b929 	.word	0x0800b929
 800b870:	0800b929 	.word	0x0800b929
 800b874:	0800b901 	.word	0x0800b901
 800b878:	0800b929 	.word	0x0800b929
 800b87c:	0800b929 	.word	0x0800b929
 800b880:	0800b929 	.word	0x0800b929
 800b884:	0800b929 	.word	0x0800b929
 800b888:	0800b929 	.word	0x0800b929
 800b88c:	0800b929 	.word	0x0800b929
 800b890:	0800b929 	.word	0x0800b929
 800b894:	0800b909 	.word	0x0800b909
 800b898:	0800b929 	.word	0x0800b929
 800b89c:	0800b929 	.word	0x0800b929
 800b8a0:	0800b929 	.word	0x0800b929
 800b8a4:	0800b929 	.word	0x0800b929
 800b8a8:	0800b929 	.word	0x0800b929
 800b8ac:	0800b929 	.word	0x0800b929
 800b8b0:	0800b929 	.word	0x0800b929
 800b8b4:	0800b911 	.word	0x0800b911
 800b8b8:	0800b929 	.word	0x0800b929
 800b8bc:	0800b929 	.word	0x0800b929
 800b8c0:	0800b929 	.word	0x0800b929
 800b8c4:	0800b929 	.word	0x0800b929
 800b8c8:	0800b929 	.word	0x0800b929
 800b8cc:	0800b929 	.word	0x0800b929
 800b8d0:	0800b929 	.word	0x0800b929
 800b8d4:	0800b919 	.word	0x0800b919
 800b8d8:	0800b929 	.word	0x0800b929
 800b8dc:	0800b929 	.word	0x0800b929
 800b8e0:	0800b929 	.word	0x0800b929
 800b8e4:	0800b929 	.word	0x0800b929
 800b8e8:	0800b929 	.word	0x0800b929
 800b8ec:	0800b929 	.word	0x0800b929
 800b8f0:	0800b929 	.word	0x0800b929
 800b8f4:	0800b921 	.word	0x0800b921
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8fe:	e1c0      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b900:	2304      	movs	r3, #4
 800b902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b906:	e1bc      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b908:	2308      	movs	r3, #8
 800b90a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b90e:	e1b8      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b910:	2310      	movs	r3, #16
 800b912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b916:	e1b4      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b918:	2320      	movs	r3, #32
 800b91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91e:	e1b0      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b920:	2340      	movs	r3, #64	@ 0x40
 800b922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b926:	e1ac      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b928:	2380      	movs	r3, #128	@ 0x80
 800b92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92e:	e1a8      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a75      	ldr	r2, [pc, #468]	@ (800bb0c <UART_SetConfig+0x638>)
 800b936:	4293      	cmp	r3, r2
 800b938:	d130      	bne.n	800b99c <UART_SetConfig+0x4c8>
 800b93a:	4b73      	ldr	r3, [pc, #460]	@ (800bb08 <UART_SetConfig+0x634>)
 800b93c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b93e:	f003 0307 	and.w	r3, r3, #7
 800b942:	2b05      	cmp	r3, #5
 800b944:	d826      	bhi.n	800b994 <UART_SetConfig+0x4c0>
 800b946:	a201      	add	r2, pc, #4	@ (adr r2, 800b94c <UART_SetConfig+0x478>)
 800b948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94c:	0800b965 	.word	0x0800b965
 800b950:	0800b96d 	.word	0x0800b96d
 800b954:	0800b975 	.word	0x0800b975
 800b958:	0800b97d 	.word	0x0800b97d
 800b95c:	0800b985 	.word	0x0800b985
 800b960:	0800b98d 	.word	0x0800b98d
 800b964:	2300      	movs	r3, #0
 800b966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b96a:	e18a      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b96c:	2304      	movs	r3, #4
 800b96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b972:	e186      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b974:	2308      	movs	r3, #8
 800b976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b97a:	e182      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b97c:	2310      	movs	r3, #16
 800b97e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b982:	e17e      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b984:	2320      	movs	r3, #32
 800b986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b98a:	e17a      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b98c:	2340      	movs	r3, #64	@ 0x40
 800b98e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b992:	e176      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b994:	2380      	movs	r3, #128	@ 0x80
 800b996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99a:	e172      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a5b      	ldr	r2, [pc, #364]	@ (800bb10 <UART_SetConfig+0x63c>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d130      	bne.n	800ba08 <UART_SetConfig+0x534>
 800b9a6:	4b58      	ldr	r3, [pc, #352]	@ (800bb08 <UART_SetConfig+0x634>)
 800b9a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9aa:	f003 0307 	and.w	r3, r3, #7
 800b9ae:	2b05      	cmp	r3, #5
 800b9b0:	d826      	bhi.n	800ba00 <UART_SetConfig+0x52c>
 800b9b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b9b8 <UART_SetConfig+0x4e4>)
 800b9b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9b8:	0800b9d1 	.word	0x0800b9d1
 800b9bc:	0800b9d9 	.word	0x0800b9d9
 800b9c0:	0800b9e1 	.word	0x0800b9e1
 800b9c4:	0800b9e9 	.word	0x0800b9e9
 800b9c8:	0800b9f1 	.word	0x0800b9f1
 800b9cc:	0800b9f9 	.word	0x0800b9f9
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9d6:	e154      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b9d8:	2304      	movs	r3, #4
 800b9da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9de:	e150      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b9e0:	2308      	movs	r3, #8
 800b9e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9e6:	e14c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b9e8:	2310      	movs	r3, #16
 800b9ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ee:	e148      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b9f0:	2320      	movs	r3, #32
 800b9f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9f6:	e144      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800b9f8:	2340      	movs	r3, #64	@ 0x40
 800b9fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9fe:	e140      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800ba00:	2380      	movs	r3, #128	@ 0x80
 800ba02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba06:	e13c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a41      	ldr	r2, [pc, #260]	@ (800bb14 <UART_SetConfig+0x640>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	f040 8082 	bne.w	800bb18 <UART_SetConfig+0x644>
 800ba14:	4b3c      	ldr	r3, [pc, #240]	@ (800bb08 <UART_SetConfig+0x634>)
 800ba16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ba1c:	2b28      	cmp	r3, #40	@ 0x28
 800ba1e:	d86d      	bhi.n	800bafc <UART_SetConfig+0x628>
 800ba20:	a201      	add	r2, pc, #4	@ (adr r2, 800ba28 <UART_SetConfig+0x554>)
 800ba22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba26:	bf00      	nop
 800ba28:	0800bacd 	.word	0x0800bacd
 800ba2c:	0800bafd 	.word	0x0800bafd
 800ba30:	0800bafd 	.word	0x0800bafd
 800ba34:	0800bafd 	.word	0x0800bafd
 800ba38:	0800bafd 	.word	0x0800bafd
 800ba3c:	0800bafd 	.word	0x0800bafd
 800ba40:	0800bafd 	.word	0x0800bafd
 800ba44:	0800bafd 	.word	0x0800bafd
 800ba48:	0800bad5 	.word	0x0800bad5
 800ba4c:	0800bafd 	.word	0x0800bafd
 800ba50:	0800bafd 	.word	0x0800bafd
 800ba54:	0800bafd 	.word	0x0800bafd
 800ba58:	0800bafd 	.word	0x0800bafd
 800ba5c:	0800bafd 	.word	0x0800bafd
 800ba60:	0800bafd 	.word	0x0800bafd
 800ba64:	0800bafd 	.word	0x0800bafd
 800ba68:	0800badd 	.word	0x0800badd
 800ba6c:	0800bafd 	.word	0x0800bafd
 800ba70:	0800bafd 	.word	0x0800bafd
 800ba74:	0800bafd 	.word	0x0800bafd
 800ba78:	0800bafd 	.word	0x0800bafd
 800ba7c:	0800bafd 	.word	0x0800bafd
 800ba80:	0800bafd 	.word	0x0800bafd
 800ba84:	0800bafd 	.word	0x0800bafd
 800ba88:	0800bae5 	.word	0x0800bae5
 800ba8c:	0800bafd 	.word	0x0800bafd
 800ba90:	0800bafd 	.word	0x0800bafd
 800ba94:	0800bafd 	.word	0x0800bafd
 800ba98:	0800bafd 	.word	0x0800bafd
 800ba9c:	0800bafd 	.word	0x0800bafd
 800baa0:	0800bafd 	.word	0x0800bafd
 800baa4:	0800bafd 	.word	0x0800bafd
 800baa8:	0800baed 	.word	0x0800baed
 800baac:	0800bafd 	.word	0x0800bafd
 800bab0:	0800bafd 	.word	0x0800bafd
 800bab4:	0800bafd 	.word	0x0800bafd
 800bab8:	0800bafd 	.word	0x0800bafd
 800babc:	0800bafd 	.word	0x0800bafd
 800bac0:	0800bafd 	.word	0x0800bafd
 800bac4:	0800bafd 	.word	0x0800bafd
 800bac8:	0800baf5 	.word	0x0800baf5
 800bacc:	2301      	movs	r3, #1
 800bace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bad2:	e0d6      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bad4:	2304      	movs	r3, #4
 800bad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bada:	e0d2      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800badc:	2308      	movs	r3, #8
 800bade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bae2:	e0ce      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bae4:	2310      	movs	r3, #16
 800bae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baea:	e0ca      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800baec:	2320      	movs	r3, #32
 800baee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baf2:	e0c6      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800baf4:	2340      	movs	r3, #64	@ 0x40
 800baf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bafa:	e0c2      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bafc:	2380      	movs	r3, #128	@ 0x80
 800bafe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb02:	e0be      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bb04:	40011400 	.word	0x40011400
 800bb08:	58024400 	.word	0x58024400
 800bb0c:	40007800 	.word	0x40007800
 800bb10:	40007c00 	.word	0x40007c00
 800bb14:	40011800 	.word	0x40011800
 800bb18:	697b      	ldr	r3, [r7, #20]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4aad      	ldr	r2, [pc, #692]	@ (800bdd4 <UART_SetConfig+0x900>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	d176      	bne.n	800bc10 <UART_SetConfig+0x73c>
 800bb22:	4bad      	ldr	r3, [pc, #692]	@ (800bdd8 <UART_SetConfig+0x904>)
 800bb24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb2a:	2b28      	cmp	r3, #40	@ 0x28
 800bb2c:	d86c      	bhi.n	800bc08 <UART_SetConfig+0x734>
 800bb2e:	a201      	add	r2, pc, #4	@ (adr r2, 800bb34 <UART_SetConfig+0x660>)
 800bb30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb34:	0800bbd9 	.word	0x0800bbd9
 800bb38:	0800bc09 	.word	0x0800bc09
 800bb3c:	0800bc09 	.word	0x0800bc09
 800bb40:	0800bc09 	.word	0x0800bc09
 800bb44:	0800bc09 	.word	0x0800bc09
 800bb48:	0800bc09 	.word	0x0800bc09
 800bb4c:	0800bc09 	.word	0x0800bc09
 800bb50:	0800bc09 	.word	0x0800bc09
 800bb54:	0800bbe1 	.word	0x0800bbe1
 800bb58:	0800bc09 	.word	0x0800bc09
 800bb5c:	0800bc09 	.word	0x0800bc09
 800bb60:	0800bc09 	.word	0x0800bc09
 800bb64:	0800bc09 	.word	0x0800bc09
 800bb68:	0800bc09 	.word	0x0800bc09
 800bb6c:	0800bc09 	.word	0x0800bc09
 800bb70:	0800bc09 	.word	0x0800bc09
 800bb74:	0800bbe9 	.word	0x0800bbe9
 800bb78:	0800bc09 	.word	0x0800bc09
 800bb7c:	0800bc09 	.word	0x0800bc09
 800bb80:	0800bc09 	.word	0x0800bc09
 800bb84:	0800bc09 	.word	0x0800bc09
 800bb88:	0800bc09 	.word	0x0800bc09
 800bb8c:	0800bc09 	.word	0x0800bc09
 800bb90:	0800bc09 	.word	0x0800bc09
 800bb94:	0800bbf1 	.word	0x0800bbf1
 800bb98:	0800bc09 	.word	0x0800bc09
 800bb9c:	0800bc09 	.word	0x0800bc09
 800bba0:	0800bc09 	.word	0x0800bc09
 800bba4:	0800bc09 	.word	0x0800bc09
 800bba8:	0800bc09 	.word	0x0800bc09
 800bbac:	0800bc09 	.word	0x0800bc09
 800bbb0:	0800bc09 	.word	0x0800bc09
 800bbb4:	0800bbf9 	.word	0x0800bbf9
 800bbb8:	0800bc09 	.word	0x0800bc09
 800bbbc:	0800bc09 	.word	0x0800bc09
 800bbc0:	0800bc09 	.word	0x0800bc09
 800bbc4:	0800bc09 	.word	0x0800bc09
 800bbc8:	0800bc09 	.word	0x0800bc09
 800bbcc:	0800bc09 	.word	0x0800bc09
 800bbd0:	0800bc09 	.word	0x0800bc09
 800bbd4:	0800bc01 	.word	0x0800bc01
 800bbd8:	2301      	movs	r3, #1
 800bbda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbde:	e050      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bbe0:	2304      	movs	r3, #4
 800bbe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbe6:	e04c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bbe8:	2308      	movs	r3, #8
 800bbea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbee:	e048      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bbf0:	2310      	movs	r3, #16
 800bbf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbf6:	e044      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bbf8:	2320      	movs	r3, #32
 800bbfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbfe:	e040      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc00:	2340      	movs	r3, #64	@ 0x40
 800bc02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc06:	e03c      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc08:	2380      	movs	r3, #128	@ 0x80
 800bc0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc0e:	e038      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a71      	ldr	r2, [pc, #452]	@ (800bddc <UART_SetConfig+0x908>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d130      	bne.n	800bc7c <UART_SetConfig+0x7a8>
 800bc1a:	4b6f      	ldr	r3, [pc, #444]	@ (800bdd8 <UART_SetConfig+0x904>)
 800bc1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc1e:	f003 0307 	and.w	r3, r3, #7
 800bc22:	2b05      	cmp	r3, #5
 800bc24:	d826      	bhi.n	800bc74 <UART_SetConfig+0x7a0>
 800bc26:	a201      	add	r2, pc, #4	@ (adr r2, 800bc2c <UART_SetConfig+0x758>)
 800bc28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc2c:	0800bc45 	.word	0x0800bc45
 800bc30:	0800bc4d 	.word	0x0800bc4d
 800bc34:	0800bc55 	.word	0x0800bc55
 800bc38:	0800bc5d 	.word	0x0800bc5d
 800bc3c:	0800bc65 	.word	0x0800bc65
 800bc40:	0800bc6d 	.word	0x0800bc6d
 800bc44:	2302      	movs	r3, #2
 800bc46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc4a:	e01a      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc4c:	2304      	movs	r3, #4
 800bc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc52:	e016      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc54:	2308      	movs	r3, #8
 800bc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc5a:	e012      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc5c:	2310      	movs	r3, #16
 800bc5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc62:	e00e      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc64:	2320      	movs	r3, #32
 800bc66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc6a:	e00a      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc6c:	2340      	movs	r3, #64	@ 0x40
 800bc6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc72:	e006      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc74:	2380      	movs	r3, #128	@ 0x80
 800bc76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc7a:	e002      	b.n	800bc82 <UART_SetConfig+0x7ae>
 800bc7c:	2380      	movs	r3, #128	@ 0x80
 800bc7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	4a55      	ldr	r2, [pc, #340]	@ (800bddc <UART_SetConfig+0x908>)
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	f040 80f8 	bne.w	800be7e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc8e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc92:	2b20      	cmp	r3, #32
 800bc94:	dc46      	bgt.n	800bd24 <UART_SetConfig+0x850>
 800bc96:	2b02      	cmp	r3, #2
 800bc98:	db75      	blt.n	800bd86 <UART_SetConfig+0x8b2>
 800bc9a:	3b02      	subs	r3, #2
 800bc9c:	2b1e      	cmp	r3, #30
 800bc9e:	d872      	bhi.n	800bd86 <UART_SetConfig+0x8b2>
 800bca0:	a201      	add	r2, pc, #4	@ (adr r2, 800bca8 <UART_SetConfig+0x7d4>)
 800bca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca6:	bf00      	nop
 800bca8:	0800bd2b 	.word	0x0800bd2b
 800bcac:	0800bd87 	.word	0x0800bd87
 800bcb0:	0800bd33 	.word	0x0800bd33
 800bcb4:	0800bd87 	.word	0x0800bd87
 800bcb8:	0800bd87 	.word	0x0800bd87
 800bcbc:	0800bd87 	.word	0x0800bd87
 800bcc0:	0800bd43 	.word	0x0800bd43
 800bcc4:	0800bd87 	.word	0x0800bd87
 800bcc8:	0800bd87 	.word	0x0800bd87
 800bccc:	0800bd87 	.word	0x0800bd87
 800bcd0:	0800bd87 	.word	0x0800bd87
 800bcd4:	0800bd87 	.word	0x0800bd87
 800bcd8:	0800bd87 	.word	0x0800bd87
 800bcdc:	0800bd87 	.word	0x0800bd87
 800bce0:	0800bd53 	.word	0x0800bd53
 800bce4:	0800bd87 	.word	0x0800bd87
 800bce8:	0800bd87 	.word	0x0800bd87
 800bcec:	0800bd87 	.word	0x0800bd87
 800bcf0:	0800bd87 	.word	0x0800bd87
 800bcf4:	0800bd87 	.word	0x0800bd87
 800bcf8:	0800bd87 	.word	0x0800bd87
 800bcfc:	0800bd87 	.word	0x0800bd87
 800bd00:	0800bd87 	.word	0x0800bd87
 800bd04:	0800bd87 	.word	0x0800bd87
 800bd08:	0800bd87 	.word	0x0800bd87
 800bd0c:	0800bd87 	.word	0x0800bd87
 800bd10:	0800bd87 	.word	0x0800bd87
 800bd14:	0800bd87 	.word	0x0800bd87
 800bd18:	0800bd87 	.word	0x0800bd87
 800bd1c:	0800bd87 	.word	0x0800bd87
 800bd20:	0800bd79 	.word	0x0800bd79
 800bd24:	2b40      	cmp	r3, #64	@ 0x40
 800bd26:	d02a      	beq.n	800bd7e <UART_SetConfig+0x8aa>
 800bd28:	e02d      	b.n	800bd86 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bd2a:	f7fd febb 	bl	8009aa4 <HAL_RCCEx_GetD3PCLK1Freq>
 800bd2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd30:	e02f      	b.n	800bd92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd36:	4618      	mov	r0, r3
 800bd38:	f7fd feca 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd40:	e027      	b.n	800bd92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd42:	f107 0318 	add.w	r3, r7, #24
 800bd46:	4618      	mov	r0, r3
 800bd48:	f7fe f816 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd4c:	69fb      	ldr	r3, [r7, #28]
 800bd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd50:	e01f      	b.n	800bd92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd52:	4b21      	ldr	r3, [pc, #132]	@ (800bdd8 <UART_SetConfig+0x904>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f003 0320 	and.w	r3, r3, #32
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d009      	beq.n	800bd72 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd5e:	4b1e      	ldr	r3, [pc, #120]	@ (800bdd8 <UART_SetConfig+0x904>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	08db      	lsrs	r3, r3, #3
 800bd64:	f003 0303 	and.w	r3, r3, #3
 800bd68:	4a1d      	ldr	r2, [pc, #116]	@ (800bde0 <UART_SetConfig+0x90c>)
 800bd6a:	fa22 f303 	lsr.w	r3, r2, r3
 800bd6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd70:	e00f      	b.n	800bd92 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bd72:	4b1b      	ldr	r3, [pc, #108]	@ (800bde0 <UART_SetConfig+0x90c>)
 800bd74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd76:	e00c      	b.n	800bd92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd78:	4b1a      	ldr	r3, [pc, #104]	@ (800bde4 <UART_SetConfig+0x910>)
 800bd7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd7c:	e009      	b.n	800bd92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd84:	e005      	b.n	800bd92 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bd86:	2300      	movs	r3, #0
 800bd88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bd92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	f000 81ee 	beq.w	800c176 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd9e:	4a12      	ldr	r2, [pc, #72]	@ (800bde8 <UART_SetConfig+0x914>)
 800bda0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bda4:	461a      	mov	r2, r3
 800bda6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bda8:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdac:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	685a      	ldr	r2, [r3, #4]
 800bdb2:	4613      	mov	r3, r2
 800bdb4:	005b      	lsls	r3, r3, #1
 800bdb6:	4413      	add	r3, r2
 800bdb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d305      	bcc.n	800bdca <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	685b      	ldr	r3, [r3, #4]
 800bdc2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bdc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d910      	bls.n	800bdec <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800bdca:	2301      	movs	r3, #1
 800bdcc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bdd0:	e1d1      	b.n	800c176 <UART_SetConfig+0xca2>
 800bdd2:	bf00      	nop
 800bdd4:	40011c00 	.word	0x40011c00
 800bdd8:	58024400 	.word	0x58024400
 800bddc:	58000c00 	.word	0x58000c00
 800bde0:	03d09000 	.word	0x03d09000
 800bde4:	003d0900 	.word	0x003d0900
 800bde8:	080114e0 	.word	0x080114e0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bdec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdee:	2200      	movs	r2, #0
 800bdf0:	60bb      	str	r3, [r7, #8]
 800bdf2:	60fa      	str	r2, [r7, #12]
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdf8:	4ac0      	ldr	r2, [pc, #768]	@ (800c0fc <UART_SetConfig+0xc28>)
 800bdfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdfe:	b29b      	uxth	r3, r3
 800be00:	2200      	movs	r2, #0
 800be02:	603b      	str	r3, [r7, #0]
 800be04:	607a      	str	r2, [r7, #4]
 800be06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be0e:	f7f4 facf 	bl	80003b0 <__aeabi_uldivmod>
 800be12:	4602      	mov	r2, r0
 800be14:	460b      	mov	r3, r1
 800be16:	4610      	mov	r0, r2
 800be18:	4619      	mov	r1, r3
 800be1a:	f04f 0200 	mov.w	r2, #0
 800be1e:	f04f 0300 	mov.w	r3, #0
 800be22:	020b      	lsls	r3, r1, #8
 800be24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800be28:	0202      	lsls	r2, r0, #8
 800be2a:	6979      	ldr	r1, [r7, #20]
 800be2c:	6849      	ldr	r1, [r1, #4]
 800be2e:	0849      	lsrs	r1, r1, #1
 800be30:	2000      	movs	r0, #0
 800be32:	460c      	mov	r4, r1
 800be34:	4605      	mov	r5, r0
 800be36:	eb12 0804 	adds.w	r8, r2, r4
 800be3a:	eb43 0905 	adc.w	r9, r3, r5
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	469a      	mov	sl, r3
 800be46:	4693      	mov	fp, r2
 800be48:	4652      	mov	r2, sl
 800be4a:	465b      	mov	r3, fp
 800be4c:	4640      	mov	r0, r8
 800be4e:	4649      	mov	r1, r9
 800be50:	f7f4 faae 	bl	80003b0 <__aeabi_uldivmod>
 800be54:	4602      	mov	r2, r0
 800be56:	460b      	mov	r3, r1
 800be58:	4613      	mov	r3, r2
 800be5a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800be5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800be62:	d308      	bcc.n	800be76 <UART_SetConfig+0x9a2>
 800be64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be6a:	d204      	bcs.n	800be76 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be72:	60da      	str	r2, [r3, #12]
 800be74:	e17f      	b.n	800c176 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800be76:	2301      	movs	r3, #1
 800be78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800be7c:	e17b      	b.n	800c176 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	69db      	ldr	r3, [r3, #28]
 800be82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be86:	f040 80bd 	bne.w	800c004 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800be8a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800be8e:	2b20      	cmp	r3, #32
 800be90:	dc48      	bgt.n	800bf24 <UART_SetConfig+0xa50>
 800be92:	2b00      	cmp	r3, #0
 800be94:	db7b      	blt.n	800bf8e <UART_SetConfig+0xaba>
 800be96:	2b20      	cmp	r3, #32
 800be98:	d879      	bhi.n	800bf8e <UART_SetConfig+0xaba>
 800be9a:	a201      	add	r2, pc, #4	@ (adr r2, 800bea0 <UART_SetConfig+0x9cc>)
 800be9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bea0:	0800bf2b 	.word	0x0800bf2b
 800bea4:	0800bf33 	.word	0x0800bf33
 800bea8:	0800bf8f 	.word	0x0800bf8f
 800beac:	0800bf8f 	.word	0x0800bf8f
 800beb0:	0800bf3b 	.word	0x0800bf3b
 800beb4:	0800bf8f 	.word	0x0800bf8f
 800beb8:	0800bf8f 	.word	0x0800bf8f
 800bebc:	0800bf8f 	.word	0x0800bf8f
 800bec0:	0800bf4b 	.word	0x0800bf4b
 800bec4:	0800bf8f 	.word	0x0800bf8f
 800bec8:	0800bf8f 	.word	0x0800bf8f
 800becc:	0800bf8f 	.word	0x0800bf8f
 800bed0:	0800bf8f 	.word	0x0800bf8f
 800bed4:	0800bf8f 	.word	0x0800bf8f
 800bed8:	0800bf8f 	.word	0x0800bf8f
 800bedc:	0800bf8f 	.word	0x0800bf8f
 800bee0:	0800bf5b 	.word	0x0800bf5b
 800bee4:	0800bf8f 	.word	0x0800bf8f
 800bee8:	0800bf8f 	.word	0x0800bf8f
 800beec:	0800bf8f 	.word	0x0800bf8f
 800bef0:	0800bf8f 	.word	0x0800bf8f
 800bef4:	0800bf8f 	.word	0x0800bf8f
 800bef8:	0800bf8f 	.word	0x0800bf8f
 800befc:	0800bf8f 	.word	0x0800bf8f
 800bf00:	0800bf8f 	.word	0x0800bf8f
 800bf04:	0800bf8f 	.word	0x0800bf8f
 800bf08:	0800bf8f 	.word	0x0800bf8f
 800bf0c:	0800bf8f 	.word	0x0800bf8f
 800bf10:	0800bf8f 	.word	0x0800bf8f
 800bf14:	0800bf8f 	.word	0x0800bf8f
 800bf18:	0800bf8f 	.word	0x0800bf8f
 800bf1c:	0800bf8f 	.word	0x0800bf8f
 800bf20:	0800bf81 	.word	0x0800bf81
 800bf24:	2b40      	cmp	r3, #64	@ 0x40
 800bf26:	d02e      	beq.n	800bf86 <UART_SetConfig+0xab2>
 800bf28:	e031      	b.n	800bf8e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf2a:	f7fb ff1d 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 800bf2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf30:	e033      	b.n	800bf9a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf32:	f7fb ff2f 	bl	8007d94 <HAL_RCC_GetPCLK2Freq>
 800bf36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf38:	e02f      	b.n	800bf9a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f7fd fdc6 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf48:	e027      	b.n	800bf9a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf4a:	f107 0318 	add.w	r3, r7, #24
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f7fd ff12 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bf54:	69fb      	ldr	r3, [r7, #28]
 800bf56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf58:	e01f      	b.n	800bf9a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf5a:	4b69      	ldr	r3, [pc, #420]	@ (800c100 <UART_SetConfig+0xc2c>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f003 0320 	and.w	r3, r3, #32
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d009      	beq.n	800bf7a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bf66:	4b66      	ldr	r3, [pc, #408]	@ (800c100 <UART_SetConfig+0xc2c>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	08db      	lsrs	r3, r3, #3
 800bf6c:	f003 0303 	and.w	r3, r3, #3
 800bf70:	4a64      	ldr	r2, [pc, #400]	@ (800c104 <UART_SetConfig+0xc30>)
 800bf72:	fa22 f303 	lsr.w	r3, r2, r3
 800bf76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bf78:	e00f      	b.n	800bf9a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bf7a:	4b62      	ldr	r3, [pc, #392]	@ (800c104 <UART_SetConfig+0xc30>)
 800bf7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf7e:	e00c      	b.n	800bf9a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bf80:	4b61      	ldr	r3, [pc, #388]	@ (800c108 <UART_SetConfig+0xc34>)
 800bf82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf84:	e009      	b.n	800bf9a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf8c:	e005      	b.n	800bf9a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bf92:	2301      	movs	r3, #1
 800bf94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bf98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bf9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f000 80ea 	beq.w	800c176 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfa6:	4a55      	ldr	r2, [pc, #340]	@ (800c0fc <UART_SetConfig+0xc28>)
 800bfa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfac:	461a      	mov	r2, r3
 800bfae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800bfb4:	005a      	lsls	r2, r3, #1
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	085b      	lsrs	r3, r3, #1
 800bfbc:	441a      	add	r2, r3
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfc6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bfc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfca:	2b0f      	cmp	r3, #15
 800bfcc:	d916      	bls.n	800bffc <UART_SetConfig+0xb28>
 800bfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfd4:	d212      	bcs.n	800bffc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bfd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	f023 030f 	bic.w	r3, r3, #15
 800bfde:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bfe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe2:	085b      	lsrs	r3, r3, #1
 800bfe4:	b29b      	uxth	r3, r3
 800bfe6:	f003 0307 	and.w	r3, r3, #7
 800bfea:	b29a      	uxth	r2, r3
 800bfec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bfee:	4313      	orrs	r3, r2
 800bff0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bff8:	60da      	str	r2, [r3, #12]
 800bffa:	e0bc      	b.n	800c176 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bffc:	2301      	movs	r3, #1
 800bffe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c002:	e0b8      	b.n	800c176 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c004:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c008:	2b20      	cmp	r3, #32
 800c00a:	dc4b      	bgt.n	800c0a4 <UART_SetConfig+0xbd0>
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	f2c0 8087 	blt.w	800c120 <UART_SetConfig+0xc4c>
 800c012:	2b20      	cmp	r3, #32
 800c014:	f200 8084 	bhi.w	800c120 <UART_SetConfig+0xc4c>
 800c018:	a201      	add	r2, pc, #4	@ (adr r2, 800c020 <UART_SetConfig+0xb4c>)
 800c01a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c01e:	bf00      	nop
 800c020:	0800c0ab 	.word	0x0800c0ab
 800c024:	0800c0b3 	.word	0x0800c0b3
 800c028:	0800c121 	.word	0x0800c121
 800c02c:	0800c121 	.word	0x0800c121
 800c030:	0800c0bb 	.word	0x0800c0bb
 800c034:	0800c121 	.word	0x0800c121
 800c038:	0800c121 	.word	0x0800c121
 800c03c:	0800c121 	.word	0x0800c121
 800c040:	0800c0cb 	.word	0x0800c0cb
 800c044:	0800c121 	.word	0x0800c121
 800c048:	0800c121 	.word	0x0800c121
 800c04c:	0800c121 	.word	0x0800c121
 800c050:	0800c121 	.word	0x0800c121
 800c054:	0800c121 	.word	0x0800c121
 800c058:	0800c121 	.word	0x0800c121
 800c05c:	0800c121 	.word	0x0800c121
 800c060:	0800c0db 	.word	0x0800c0db
 800c064:	0800c121 	.word	0x0800c121
 800c068:	0800c121 	.word	0x0800c121
 800c06c:	0800c121 	.word	0x0800c121
 800c070:	0800c121 	.word	0x0800c121
 800c074:	0800c121 	.word	0x0800c121
 800c078:	0800c121 	.word	0x0800c121
 800c07c:	0800c121 	.word	0x0800c121
 800c080:	0800c121 	.word	0x0800c121
 800c084:	0800c121 	.word	0x0800c121
 800c088:	0800c121 	.word	0x0800c121
 800c08c:	0800c121 	.word	0x0800c121
 800c090:	0800c121 	.word	0x0800c121
 800c094:	0800c121 	.word	0x0800c121
 800c098:	0800c121 	.word	0x0800c121
 800c09c:	0800c121 	.word	0x0800c121
 800c0a0:	0800c113 	.word	0x0800c113
 800c0a4:	2b40      	cmp	r3, #64	@ 0x40
 800c0a6:	d037      	beq.n	800c118 <UART_SetConfig+0xc44>
 800c0a8:	e03a      	b.n	800c120 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0aa:	f7fb fe5d 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 800c0ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c0b0:	e03c      	b.n	800c12c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c0b2:	f7fb fe6f 	bl	8007d94 <HAL_RCC_GetPCLK2Freq>
 800c0b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c0b8:	e038      	b.n	800c12c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f7fd fd06 	bl	8009ad0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c0c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0c8:	e030      	b.n	800c12c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0ca:	f107 0318 	add.w	r3, r7, #24
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7fd fe52 	bl	8009d78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c0d4:	69fb      	ldr	r3, [r7, #28]
 800c0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0d8:	e028      	b.n	800c12c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c0da:	4b09      	ldr	r3, [pc, #36]	@ (800c100 <UART_SetConfig+0xc2c>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f003 0320 	and.w	r3, r3, #32
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d012      	beq.n	800c10c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c0e6:	4b06      	ldr	r3, [pc, #24]	@ (800c100 <UART_SetConfig+0xc2c>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	08db      	lsrs	r3, r3, #3
 800c0ec:	f003 0303 	and.w	r3, r3, #3
 800c0f0:	4a04      	ldr	r2, [pc, #16]	@ (800c104 <UART_SetConfig+0xc30>)
 800c0f2:	fa22 f303 	lsr.w	r3, r2, r3
 800c0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c0f8:	e018      	b.n	800c12c <UART_SetConfig+0xc58>
 800c0fa:	bf00      	nop
 800c0fc:	080114e0 	.word	0x080114e0
 800c100:	58024400 	.word	0x58024400
 800c104:	03d09000 	.word	0x03d09000
 800c108:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800c10c:	4b24      	ldr	r3, [pc, #144]	@ (800c1a0 <UART_SetConfig+0xccc>)
 800c10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c110:	e00c      	b.n	800c12c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c112:	4b24      	ldr	r3, [pc, #144]	@ (800c1a4 <UART_SetConfig+0xcd0>)
 800c114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c116:	e009      	b.n	800c12c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c118:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c11e:	e005      	b.n	800c12c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800c120:	2300      	movs	r3, #0
 800c122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c12a:	bf00      	nop
    }

    if (pclk != 0U)
 800c12c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d021      	beq.n	800c176 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c136:	4a1c      	ldr	r2, [pc, #112]	@ (800c1a8 <UART_SetConfig+0xcd4>)
 800c138:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c13c:	461a      	mov	r2, r3
 800c13e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c140:	fbb3 f2f2 	udiv	r2, r3, r2
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	685b      	ldr	r3, [r3, #4]
 800c148:	085b      	lsrs	r3, r3, #1
 800c14a:	441a      	add	r2, r3
 800c14c:	697b      	ldr	r3, [r7, #20]
 800c14e:	685b      	ldr	r3, [r3, #4]
 800c150:	fbb2 f3f3 	udiv	r3, r2, r3
 800c154:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c158:	2b0f      	cmp	r3, #15
 800c15a:	d909      	bls.n	800c170 <UART_SetConfig+0xc9c>
 800c15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c162:	d205      	bcs.n	800c170 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c166:	b29a      	uxth	r2, r3
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	60da      	str	r2, [r3, #12]
 800c16e:	e002      	b.n	800c176 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c170:	2301      	movs	r3, #1
 800c172:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	2201      	movs	r2, #1
 800c17a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	2201      	movs	r2, #1
 800c182:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	2200      	movs	r2, #0
 800c18a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c18c:	697b      	ldr	r3, [r7, #20]
 800c18e:	2200      	movs	r2, #0
 800c190:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c192:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c196:	4618      	mov	r0, r3
 800c198:	3748      	adds	r7, #72	@ 0x48
 800c19a:	46bd      	mov	sp, r7
 800c19c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c1a0:	03d09000 	.word	0x03d09000
 800c1a4:	003d0900 	.word	0x003d0900
 800c1a8:	080114e0 	.word	0x080114e0

0800c1ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b083      	sub	sp, #12
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b8:	f003 0308 	and.w	r3, r3, #8
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d00a      	beq.n	800c1d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	685b      	ldr	r3, [r3, #4]
 800c1c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	430a      	orrs	r2, r1
 800c1d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1da:	f003 0301 	and.w	r3, r3, #1
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d00a      	beq.n	800c1f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	430a      	orrs	r2, r1
 800c1f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1fc:	f003 0302 	and.w	r3, r3, #2
 800c200:	2b00      	cmp	r3, #0
 800c202:	d00a      	beq.n	800c21a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	430a      	orrs	r2, r1
 800c218:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c21e:	f003 0304 	and.w	r3, r3, #4
 800c222:	2b00      	cmp	r3, #0
 800c224:	d00a      	beq.n	800c23c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	430a      	orrs	r2, r1
 800c23a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c240:	f003 0310 	and.w	r3, r3, #16
 800c244:	2b00      	cmp	r3, #0
 800c246:	d00a      	beq.n	800c25e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	689b      	ldr	r3, [r3, #8]
 800c24e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	430a      	orrs	r2, r1
 800c25c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c262:	f003 0320 	and.w	r3, r3, #32
 800c266:	2b00      	cmp	r3, #0
 800c268:	d00a      	beq.n	800c280 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	689b      	ldr	r3, [r3, #8]
 800c270:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	430a      	orrs	r2, r1
 800c27e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d01a      	beq.n	800c2c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	685b      	ldr	r3, [r3, #4]
 800c292:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	430a      	orrs	r2, r1
 800c2a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c2aa:	d10a      	bne.n	800c2c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	685b      	ldr	r3, [r3, #4]
 800c2b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	430a      	orrs	r2, r1
 800c2c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d00a      	beq.n	800c2e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	430a      	orrs	r2, r1
 800c2e2:	605a      	str	r2, [r3, #4]
  }
}
 800c2e4:	bf00      	nop
 800c2e6:	370c      	adds	r7, #12
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr

0800c2f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b098      	sub	sp, #96	@ 0x60
 800c2f4:	af02      	add	r7, sp, #8
 800c2f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c300:	f7f6 f9be 	bl	8002680 <HAL_GetTick>
 800c304:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f003 0308 	and.w	r3, r3, #8
 800c310:	2b08      	cmp	r3, #8
 800c312:	d12f      	bne.n	800c374 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c314:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c318:	9300      	str	r3, [sp, #0]
 800c31a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c31c:	2200      	movs	r2, #0
 800c31e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c322:	6878      	ldr	r0, [r7, #4]
 800c324:	f000 f88e 	bl	800c444 <UART_WaitOnFlagUntilTimeout>
 800c328:	4603      	mov	r3, r0
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d022      	beq.n	800c374 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c336:	e853 3f00 	ldrex	r3, [r3]
 800c33a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c33c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c33e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c342:	653b      	str	r3, [r7, #80]	@ 0x50
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	461a      	mov	r2, r3
 800c34a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c34c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c34e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c350:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c352:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c354:	e841 2300 	strex	r3, r2, [r1]
 800c358:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c35a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d1e6      	bne.n	800c32e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2220      	movs	r2, #32
 800c364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2200      	movs	r2, #0
 800c36c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c370:	2303      	movs	r3, #3
 800c372:	e063      	b.n	800c43c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f003 0304 	and.w	r3, r3, #4
 800c37e:	2b04      	cmp	r3, #4
 800c380:	d149      	bne.n	800c416 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c382:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c386:	9300      	str	r3, [sp, #0]
 800c388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c38a:	2200      	movs	r2, #0
 800c38c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f000 f857 	bl	800c444 <UART_WaitOnFlagUntilTimeout>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d03c      	beq.n	800c416 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a4:	e853 3f00 	ldrex	r3, [r3]
 800c3a8:	623b      	str	r3, [r7, #32]
   return(result);
 800c3aa:	6a3b      	ldr	r3, [r7, #32]
 800c3ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c3b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800c3bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3c2:	e841 2300 	strex	r3, r2, [r1]
 800c3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d1e6      	bne.n	800c39c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	3308      	adds	r3, #8
 800c3d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	e853 3f00 	ldrex	r3, [r3]
 800c3dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	f023 0301 	bic.w	r3, r3, #1
 800c3e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	3308      	adds	r3, #8
 800c3ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3ee:	61fa      	str	r2, [r7, #28]
 800c3f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f2:	69b9      	ldr	r1, [r7, #24]
 800c3f4:	69fa      	ldr	r2, [r7, #28]
 800c3f6:	e841 2300 	strex	r3, r2, [r1]
 800c3fa:	617b      	str	r3, [r7, #20]
   return(result);
 800c3fc:	697b      	ldr	r3, [r7, #20]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d1e5      	bne.n	800c3ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	2220      	movs	r2, #32
 800c406:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2200      	movs	r2, #0
 800c40e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c412:	2303      	movs	r3, #3
 800c414:	e012      	b.n	800c43c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	2220      	movs	r2, #32
 800c41a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2220      	movs	r2, #32
 800c422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	2200      	movs	r2, #0
 800c42a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2200      	movs	r2, #0
 800c430:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c43a:	2300      	movs	r3, #0
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3758      	adds	r7, #88	@ 0x58
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b084      	sub	sp, #16
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	603b      	str	r3, [r7, #0]
 800c450:	4613      	mov	r3, r2
 800c452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c454:	e04f      	b.n	800c4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c456:	69bb      	ldr	r3, [r7, #24]
 800c458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c45c:	d04b      	beq.n	800c4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c45e:	f7f6 f90f 	bl	8002680 <HAL_GetTick>
 800c462:	4602      	mov	r2, r0
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	1ad3      	subs	r3, r2, r3
 800c468:	69ba      	ldr	r2, [r7, #24]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d302      	bcc.n	800c474 <UART_WaitOnFlagUntilTimeout+0x30>
 800c46e:	69bb      	ldr	r3, [r7, #24]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c474:	2303      	movs	r3, #3
 800c476:	e04e      	b.n	800c516 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f003 0304 	and.w	r3, r3, #4
 800c482:	2b00      	cmp	r3, #0
 800c484:	d037      	beq.n	800c4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	2b80      	cmp	r3, #128	@ 0x80
 800c48a:	d034      	beq.n	800c4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	2b40      	cmp	r3, #64	@ 0x40
 800c490:	d031      	beq.n	800c4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	69db      	ldr	r3, [r3, #28]
 800c498:	f003 0308 	and.w	r3, r3, #8
 800c49c:	2b08      	cmp	r3, #8
 800c49e:	d110      	bne.n	800c4c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	2208      	movs	r2, #8
 800c4a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c4a8:	68f8      	ldr	r0, [r7, #12]
 800c4aa:	f000 f839 	bl	800c520 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	2208      	movs	r2, #8
 800c4b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	e029      	b.n	800c516 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	69db      	ldr	r3, [r3, #28]
 800c4c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c4cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4d0:	d111      	bne.n	800c4f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c4da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c4dc:	68f8      	ldr	r0, [r7, #12]
 800c4de:	f000 f81f 	bl	800c520 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	2220      	movs	r2, #32
 800c4e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c4f2:	2303      	movs	r3, #3
 800c4f4:	e00f      	b.n	800c516 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	69da      	ldr	r2, [r3, #28]
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	4013      	ands	r3, r2
 800c500:	68ba      	ldr	r2, [r7, #8]
 800c502:	429a      	cmp	r2, r3
 800c504:	bf0c      	ite	eq
 800c506:	2301      	moveq	r3, #1
 800c508:	2300      	movne	r3, #0
 800c50a:	b2db      	uxtb	r3, r3
 800c50c:	461a      	mov	r2, r3
 800c50e:	79fb      	ldrb	r3, [r7, #7]
 800c510:	429a      	cmp	r2, r3
 800c512:	d0a0      	beq.n	800c456 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c514:	2300      	movs	r3, #0
}
 800c516:	4618      	mov	r0, r3
 800c518:	3710      	adds	r7, #16
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
	...

0800c520 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c520:	b480      	push	{r7}
 800c522:	b095      	sub	sp, #84	@ 0x54
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c52e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c530:	e853 3f00 	ldrex	r3, [r3]
 800c534:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c538:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c53c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	461a      	mov	r2, r3
 800c544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c546:	643b      	str	r3, [r7, #64]	@ 0x40
 800c548:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c54a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c54c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c54e:	e841 2300 	strex	r3, r2, [r1]
 800c552:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c556:	2b00      	cmp	r3, #0
 800c558:	d1e6      	bne.n	800c528 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	3308      	adds	r3, #8
 800c560:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c562:	6a3b      	ldr	r3, [r7, #32]
 800c564:	e853 3f00 	ldrex	r3, [r3]
 800c568:	61fb      	str	r3, [r7, #28]
   return(result);
 800c56a:	69fa      	ldr	r2, [r7, #28]
 800c56c:	4b1e      	ldr	r3, [pc, #120]	@ (800c5e8 <UART_EndRxTransfer+0xc8>)
 800c56e:	4013      	ands	r3, r2
 800c570:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	3308      	adds	r3, #8
 800c578:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c57a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c57c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c57e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c580:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c582:	e841 2300 	strex	r3, r2, [r1]
 800c586:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d1e5      	bne.n	800c55a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c592:	2b01      	cmp	r3, #1
 800c594:	d118      	bne.n	800c5c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	e853 3f00 	ldrex	r3, [r3]
 800c5a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	f023 0310 	bic.w	r3, r3, #16
 800c5aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	461a      	mov	r2, r3
 800c5b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5b4:	61bb      	str	r3, [r7, #24]
 800c5b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5b8:	6979      	ldr	r1, [r7, #20]
 800c5ba:	69ba      	ldr	r2, [r7, #24]
 800c5bc:	e841 2300 	strex	r3, r2, [r1]
 800c5c0:	613b      	str	r3, [r7, #16]
   return(result);
 800c5c2:	693b      	ldr	r3, [r7, #16]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d1e6      	bne.n	800c596 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2220      	movs	r2, #32
 800c5cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2200      	movs	r2, #0
 800c5da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c5dc:	bf00      	nop
 800c5de:	3754      	adds	r7, #84	@ 0x54
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e6:	4770      	bx	lr
 800c5e8:	effffffe 	.word	0xeffffffe

0800c5ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	b085      	sub	sp, #20
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d101      	bne.n	800c602 <HAL_UARTEx_DisableFifoMode+0x16>
 800c5fe:	2302      	movs	r3, #2
 800c600:	e027      	b.n	800c652 <HAL_UARTEx_DisableFifoMode+0x66>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2201      	movs	r2, #1
 800c606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2224      	movs	r2, #36	@ 0x24
 800c60e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	681a      	ldr	r2, [r3, #0]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f022 0201 	bic.w	r2, r2, #1
 800c628:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c630:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2200      	movs	r2, #0
 800c636:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	68fa      	ldr	r2, [r7, #12]
 800c63e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2220      	movs	r2, #32
 800c644:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2200      	movs	r2, #0
 800c64c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c650:	2300      	movs	r3, #0
}
 800c652:	4618      	mov	r0, r3
 800c654:	3714      	adds	r7, #20
 800c656:	46bd      	mov	sp, r7
 800c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65c:	4770      	bx	lr

0800c65e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c65e:	b580      	push	{r7, lr}
 800c660:	b084      	sub	sp, #16
 800c662:	af00      	add	r7, sp, #0
 800c664:	6078      	str	r0, [r7, #4]
 800c666:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c66e:	2b01      	cmp	r3, #1
 800c670:	d101      	bne.n	800c676 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c672:	2302      	movs	r3, #2
 800c674:	e02d      	b.n	800c6d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2201      	movs	r2, #1
 800c67a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2224      	movs	r2, #36	@ 0x24
 800c682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f022 0201 	bic.w	r2, r2, #1
 800c69c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	689b      	ldr	r3, [r3, #8]
 800c6a4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	683a      	ldr	r2, [r7, #0]
 800c6ae:	430a      	orrs	r2, r1
 800c6b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6b2:	6878      	ldr	r0, [r7, #4]
 800c6b4:	f000 f850 	bl	800c758 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2220      	movs	r2, #32
 800c6c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6d0:	2300      	movs	r3, #0
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b084      	sub	sp, #16
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
 800c6e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c6ea:	2b01      	cmp	r3, #1
 800c6ec:	d101      	bne.n	800c6f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c6ee:	2302      	movs	r3, #2
 800c6f0:	e02d      	b.n	800c74e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2224      	movs	r2, #36	@ 0x24
 800c6fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	681a      	ldr	r2, [r3, #0]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f022 0201 	bic.w	r2, r2, #1
 800c718:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	689b      	ldr	r3, [r3, #8]
 800c720:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	683a      	ldr	r2, [r7, #0]
 800c72a:	430a      	orrs	r2, r1
 800c72c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c72e:	6878      	ldr	r0, [r7, #4]
 800c730:	f000 f812 	bl	800c758 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	68fa      	ldr	r2, [r7, #12]
 800c73a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2220      	movs	r2, #32
 800c740:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2200      	movs	r2, #0
 800c748:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c74c:	2300      	movs	r3, #0
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3710      	adds	r7, #16
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
	...

0800c758 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c758:	b480      	push	{r7}
 800c75a:	b085      	sub	sp, #20
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c764:	2b00      	cmp	r3, #0
 800c766:	d108      	bne.n	800c77a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2201      	movs	r2, #1
 800c76c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2201      	movs	r2, #1
 800c774:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c778:	e031      	b.n	800c7de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c77a:	2310      	movs	r3, #16
 800c77c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c77e:	2310      	movs	r3, #16
 800c780:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	689b      	ldr	r3, [r3, #8]
 800c788:	0e5b      	lsrs	r3, r3, #25
 800c78a:	b2db      	uxtb	r3, r3
 800c78c:	f003 0307 	and.w	r3, r3, #7
 800c790:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	689b      	ldr	r3, [r3, #8]
 800c798:	0f5b      	lsrs	r3, r3, #29
 800c79a:	b2db      	uxtb	r3, r3
 800c79c:	f003 0307 	and.w	r3, r3, #7
 800c7a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7a2:	7bbb      	ldrb	r3, [r7, #14]
 800c7a4:	7b3a      	ldrb	r2, [r7, #12]
 800c7a6:	4911      	ldr	r1, [pc, #68]	@ (800c7ec <UARTEx_SetNbDataToProcess+0x94>)
 800c7a8:	5c8a      	ldrb	r2, [r1, r2]
 800c7aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c7ae:	7b3a      	ldrb	r2, [r7, #12]
 800c7b0:	490f      	ldr	r1, [pc, #60]	@ (800c7f0 <UARTEx_SetNbDataToProcess+0x98>)
 800c7b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7b8:	b29a      	uxth	r2, r3
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7c0:	7bfb      	ldrb	r3, [r7, #15]
 800c7c2:	7b7a      	ldrb	r2, [r7, #13]
 800c7c4:	4909      	ldr	r1, [pc, #36]	@ (800c7ec <UARTEx_SetNbDataToProcess+0x94>)
 800c7c6:	5c8a      	ldrb	r2, [r1, r2]
 800c7c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c7cc:	7b7a      	ldrb	r2, [r7, #13]
 800c7ce:	4908      	ldr	r1, [pc, #32]	@ (800c7f0 <UARTEx_SetNbDataToProcess+0x98>)
 800c7d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7d6:	b29a      	uxth	r2, r3
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c7de:	bf00      	nop
 800c7e0:	3714      	adds	r7, #20
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr
 800c7ea:	bf00      	nop
 800c7ec:	080114f8 	.word	0x080114f8
 800c7f0:	08011500 	.word	0x08011500

0800c7f4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c7f4:	b084      	sub	sp, #16
 800c7f6:	b580      	push	{r7, lr}
 800c7f8:	b084      	sub	sp, #16
 800c7fa:	af00      	add	r7, sp, #0
 800c7fc:	6078      	str	r0, [r7, #4]
 800c7fe:	f107 001c 	add.w	r0, r7, #28
 800c802:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c806:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c80a:	2b01      	cmp	r3, #1
 800c80c:	d121      	bne.n	800c852 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c812:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	68da      	ldr	r2, [r3, #12]
 800c81e:	4b2c      	ldr	r3, [pc, #176]	@ (800c8d0 <USB_CoreInit+0xdc>)
 800c820:	4013      	ands	r3, r2
 800c822:	687a      	ldr	r2, [r7, #4]
 800c824:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	68db      	ldr	r3, [r3, #12]
 800c82a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c832:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c836:	2b01      	cmp	r3, #1
 800c838:	d105      	bne.n	800c846 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	68db      	ldr	r3, [r3, #12]
 800c83e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f001 fafa 	bl	800de40 <USB_CoreReset>
 800c84c:	4603      	mov	r3, r0
 800c84e:	73fb      	strb	r3, [r7, #15]
 800c850:	e01b      	b.n	800c88a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	68db      	ldr	r3, [r3, #12]
 800c856:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f001 faee 	bl	800de40 <USB_CoreReset>
 800c864:	4603      	mov	r3, r0
 800c866:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c868:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d106      	bne.n	800c87e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c874:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	639a      	str	r2, [r3, #56]	@ 0x38
 800c87c:	e005      	b.n	800c88a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c882:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c88a:	7fbb      	ldrb	r3, [r7, #30]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d116      	bne.n	800c8be <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c894:	b29a      	uxth	r2, r3
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c89e:	4b0d      	ldr	r3, [pc, #52]	@ (800c8d4 <USB_CoreInit+0xe0>)
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	687a      	ldr	r2, [r7, #4]
 800c8a4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	689b      	ldr	r3, [r3, #8]
 800c8aa:	f043 0206 	orr.w	r2, r3, #6
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	f043 0220 	orr.w	r2, r3, #32
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c8be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3710      	adds	r7, #16
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c8ca:	b004      	add	sp, #16
 800c8cc:	4770      	bx	lr
 800c8ce:	bf00      	nop
 800c8d0:	ffbdffbf 	.word	0xffbdffbf
 800c8d4:	03ee0000 	.word	0x03ee0000

0800c8d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b087      	sub	sp, #28
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	60f8      	str	r0, [r7, #12]
 800c8e0:	60b9      	str	r1, [r7, #8]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c8e6:	79fb      	ldrb	r3, [r7, #7]
 800c8e8:	2b02      	cmp	r3, #2
 800c8ea:	d165      	bne.n	800c9b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	4a41      	ldr	r2, [pc, #260]	@ (800c9f4 <USB_SetTurnaroundTime+0x11c>)
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	d906      	bls.n	800c902 <USB_SetTurnaroundTime+0x2a>
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	4a40      	ldr	r2, [pc, #256]	@ (800c9f8 <USB_SetTurnaroundTime+0x120>)
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	d202      	bcs.n	800c902 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c8fc:	230f      	movs	r3, #15
 800c8fe:	617b      	str	r3, [r7, #20]
 800c900:	e062      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	4a3c      	ldr	r2, [pc, #240]	@ (800c9f8 <USB_SetTurnaroundTime+0x120>)
 800c906:	4293      	cmp	r3, r2
 800c908:	d306      	bcc.n	800c918 <USB_SetTurnaroundTime+0x40>
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	4a3b      	ldr	r2, [pc, #236]	@ (800c9fc <USB_SetTurnaroundTime+0x124>)
 800c90e:	4293      	cmp	r3, r2
 800c910:	d202      	bcs.n	800c918 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c912:	230e      	movs	r3, #14
 800c914:	617b      	str	r3, [r7, #20]
 800c916:	e057      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	4a38      	ldr	r2, [pc, #224]	@ (800c9fc <USB_SetTurnaroundTime+0x124>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d306      	bcc.n	800c92e <USB_SetTurnaroundTime+0x56>
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	4a37      	ldr	r2, [pc, #220]	@ (800ca00 <USB_SetTurnaroundTime+0x128>)
 800c924:	4293      	cmp	r3, r2
 800c926:	d202      	bcs.n	800c92e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c928:	230d      	movs	r3, #13
 800c92a:	617b      	str	r3, [r7, #20]
 800c92c:	e04c      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	4a33      	ldr	r2, [pc, #204]	@ (800ca00 <USB_SetTurnaroundTime+0x128>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d306      	bcc.n	800c944 <USB_SetTurnaroundTime+0x6c>
 800c936:	68bb      	ldr	r3, [r7, #8]
 800c938:	4a32      	ldr	r2, [pc, #200]	@ (800ca04 <USB_SetTurnaroundTime+0x12c>)
 800c93a:	4293      	cmp	r3, r2
 800c93c:	d802      	bhi.n	800c944 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c93e:	230c      	movs	r3, #12
 800c940:	617b      	str	r3, [r7, #20]
 800c942:	e041      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	4a2f      	ldr	r2, [pc, #188]	@ (800ca04 <USB_SetTurnaroundTime+0x12c>)
 800c948:	4293      	cmp	r3, r2
 800c94a:	d906      	bls.n	800c95a <USB_SetTurnaroundTime+0x82>
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	4a2e      	ldr	r2, [pc, #184]	@ (800ca08 <USB_SetTurnaroundTime+0x130>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d802      	bhi.n	800c95a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c954:	230b      	movs	r3, #11
 800c956:	617b      	str	r3, [r7, #20]
 800c958:	e036      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	4a2a      	ldr	r2, [pc, #168]	@ (800ca08 <USB_SetTurnaroundTime+0x130>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d906      	bls.n	800c970 <USB_SetTurnaroundTime+0x98>
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	4a29      	ldr	r2, [pc, #164]	@ (800ca0c <USB_SetTurnaroundTime+0x134>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d802      	bhi.n	800c970 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c96a:	230a      	movs	r3, #10
 800c96c:	617b      	str	r3, [r7, #20]
 800c96e:	e02b      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	4a26      	ldr	r2, [pc, #152]	@ (800ca0c <USB_SetTurnaroundTime+0x134>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d906      	bls.n	800c986 <USB_SetTurnaroundTime+0xae>
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	4a25      	ldr	r2, [pc, #148]	@ (800ca10 <USB_SetTurnaroundTime+0x138>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d202      	bcs.n	800c986 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c980:	2309      	movs	r3, #9
 800c982:	617b      	str	r3, [r7, #20]
 800c984:	e020      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	4a21      	ldr	r2, [pc, #132]	@ (800ca10 <USB_SetTurnaroundTime+0x138>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d306      	bcc.n	800c99c <USB_SetTurnaroundTime+0xc4>
 800c98e:	68bb      	ldr	r3, [r7, #8]
 800c990:	4a20      	ldr	r2, [pc, #128]	@ (800ca14 <USB_SetTurnaroundTime+0x13c>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d802      	bhi.n	800c99c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c996:	2308      	movs	r3, #8
 800c998:	617b      	str	r3, [r7, #20]
 800c99a:	e015      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	4a1d      	ldr	r2, [pc, #116]	@ (800ca14 <USB_SetTurnaroundTime+0x13c>)
 800c9a0:	4293      	cmp	r3, r2
 800c9a2:	d906      	bls.n	800c9b2 <USB_SetTurnaroundTime+0xda>
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	4a1c      	ldr	r2, [pc, #112]	@ (800ca18 <USB_SetTurnaroundTime+0x140>)
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d202      	bcs.n	800c9b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c9ac:	2307      	movs	r3, #7
 800c9ae:	617b      	str	r3, [r7, #20]
 800c9b0:	e00a      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c9b2:	2306      	movs	r3, #6
 800c9b4:	617b      	str	r3, [r7, #20]
 800c9b6:	e007      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c9b8:	79fb      	ldrb	r3, [r7, #7]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d102      	bne.n	800c9c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c9be:	2309      	movs	r3, #9
 800c9c0:	617b      	str	r3, [r7, #20]
 800c9c2:	e001      	b.n	800c9c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c9c4:	2309      	movs	r3, #9
 800c9c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	68db      	ldr	r3, [r3, #12]
 800c9cc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	68da      	ldr	r2, [r3, #12]
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	029b      	lsls	r3, r3, #10
 800c9dc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c9e0:	431a      	orrs	r2, r3
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c9e6:	2300      	movs	r3, #0
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	371c      	adds	r7, #28
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f2:	4770      	bx	lr
 800c9f4:	00d8acbf 	.word	0x00d8acbf
 800c9f8:	00e4e1c0 	.word	0x00e4e1c0
 800c9fc:	00f42400 	.word	0x00f42400
 800ca00:	01067380 	.word	0x01067380
 800ca04:	011a499f 	.word	0x011a499f
 800ca08:	01312cff 	.word	0x01312cff
 800ca0c:	014ca43f 	.word	0x014ca43f
 800ca10:	016e3600 	.word	0x016e3600
 800ca14:	01a6ab1f 	.word	0x01a6ab1f
 800ca18:	01e84800 	.word	0x01e84800

0800ca1c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	689b      	ldr	r3, [r3, #8]
 800ca28:	f043 0201 	orr.w	r2, r3, #1
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ca30:	2300      	movs	r3, #0
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	370c      	adds	r7, #12
 800ca36:	46bd      	mov	sp, r7
 800ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3c:	4770      	bx	lr

0800ca3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ca3e:	b480      	push	{r7}
 800ca40:	b083      	sub	sp, #12
 800ca42:	af00      	add	r7, sp, #0
 800ca44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	689b      	ldr	r3, [r3, #8]
 800ca4a:	f023 0201 	bic.w	r2, r3, #1
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ca52:	2300      	movs	r3, #0
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	370c      	adds	r7, #12
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5e:	4770      	bx	lr

0800ca60 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b084      	sub	sp, #16
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
 800ca68:	460b      	mov	r3, r1
 800ca6a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	68db      	ldr	r3, [r3, #12]
 800ca74:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ca7c:	78fb      	ldrb	r3, [r7, #3]
 800ca7e:	2b01      	cmp	r3, #1
 800ca80:	d115      	bne.n	800caae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	68db      	ldr	r3, [r3, #12]
 800ca86:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ca8e:	200a      	movs	r0, #10
 800ca90:	f7f5 fe02 	bl	8002698 <HAL_Delay>
      ms += 10U;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	330a      	adds	r3, #10
 800ca98:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f001 f93f 	bl	800dd1e <USB_GetMode>
 800caa0:	4603      	mov	r3, r0
 800caa2:	2b01      	cmp	r3, #1
 800caa4:	d01e      	beq.n	800cae4 <USB_SetCurrentMode+0x84>
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2bc7      	cmp	r3, #199	@ 0xc7
 800caaa:	d9f0      	bls.n	800ca8e <USB_SetCurrentMode+0x2e>
 800caac:	e01a      	b.n	800cae4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800caae:	78fb      	ldrb	r3, [r7, #3]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d115      	bne.n	800cae0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	68db      	ldr	r3, [r3, #12]
 800cab8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800cac0:	200a      	movs	r0, #10
 800cac2:	f7f5 fde9 	bl	8002698 <HAL_Delay>
      ms += 10U;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	330a      	adds	r3, #10
 800caca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f001 f926 	bl	800dd1e <USB_GetMode>
 800cad2:	4603      	mov	r3, r0
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d005      	beq.n	800cae4 <USB_SetCurrentMode+0x84>
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	2bc7      	cmp	r3, #199	@ 0xc7
 800cadc:	d9f0      	bls.n	800cac0 <USB_SetCurrentMode+0x60>
 800cade:	e001      	b.n	800cae4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cae0:	2301      	movs	r3, #1
 800cae2:	e005      	b.n	800caf0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2bc8      	cmp	r3, #200	@ 0xc8
 800cae8:	d101      	bne.n	800caee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800caea:	2301      	movs	r3, #1
 800caec:	e000      	b.n	800caf0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800caee:	2300      	movs	r3, #0
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3710      	adds	r7, #16
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}

0800caf8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800caf8:	b084      	sub	sp, #16
 800cafa:	b580      	push	{r7, lr}
 800cafc:	b086      	sub	sp, #24
 800cafe:	af00      	add	r7, sp, #0
 800cb00:	6078      	str	r0, [r7, #4]
 800cb02:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800cb06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800cb12:	2300      	movs	r3, #0
 800cb14:	613b      	str	r3, [r7, #16]
 800cb16:	e009      	b.n	800cb2c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800cb18:	687a      	ldr	r2, [r7, #4]
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	3340      	adds	r3, #64	@ 0x40
 800cb1e:	009b      	lsls	r3, r3, #2
 800cb20:	4413      	add	r3, r2
 800cb22:	2200      	movs	r2, #0
 800cb24:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	3301      	adds	r3, #1
 800cb2a:	613b      	str	r3, [r7, #16]
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	2b0e      	cmp	r3, #14
 800cb30:	d9f2      	bls.n	800cb18 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cb32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d11c      	bne.n	800cb74 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb40:	685b      	ldr	r3, [r3, #4]
 800cb42:	68fa      	ldr	r2, [r7, #12]
 800cb44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb48:	f043 0302 	orr.w	r3, r3, #2
 800cb4c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb52:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	601a      	str	r2, [r3, #0]
 800cb72:	e005      	b.n	800cb80 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb78:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cb86:	461a      	mov	r2, r3
 800cb88:	2300      	movs	r3, #0
 800cb8a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cb8c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d10d      	bne.n	800cbb0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cb94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d104      	bne.n	800cba6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f000 f968 	bl	800ce74 <USB_SetDevSpeed>
 800cba4:	e008      	b.n	800cbb8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cba6:	2101      	movs	r1, #1
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f000 f963 	bl	800ce74 <USB_SetDevSpeed>
 800cbae:	e003      	b.n	800cbb8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cbb0:	2103      	movs	r1, #3
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f000 f95e 	bl	800ce74 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cbb8:	2110      	movs	r1, #16
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f000 f8fa 	bl	800cdb4 <USB_FlushTxFifo>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d001      	beq.n	800cbca <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f000 f924 	bl	800ce18 <USB_FlushRxFifo>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d001      	beq.n	800cbda <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbe0:	461a      	mov	r2, r3
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbec:	461a      	mov	r2, r3
 800cbee:	2300      	movs	r3, #0
 800cbf0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cbfe:	2300      	movs	r3, #0
 800cc00:	613b      	str	r3, [r7, #16]
 800cc02:	e043      	b.n	800cc8c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	015a      	lsls	r2, r3, #5
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	4413      	add	r3, r2
 800cc0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc1a:	d118      	bne.n	800cc4e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d10a      	bne.n	800cc38 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	015a      	lsls	r2, r3, #5
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	4413      	add	r3, r2
 800cc2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc2e:	461a      	mov	r2, r3
 800cc30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cc34:	6013      	str	r3, [r2, #0]
 800cc36:	e013      	b.n	800cc60 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	015a      	lsls	r2, r3, #5
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	4413      	add	r3, r2
 800cc40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc44:	461a      	mov	r2, r3
 800cc46:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cc4a:	6013      	str	r3, [r2, #0]
 800cc4c:	e008      	b.n	800cc60 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	015a      	lsls	r2, r3, #5
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	4413      	add	r3, r2
 800cc56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc5a:	461a      	mov	r2, r3
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	015a      	lsls	r2, r3, #5
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	4413      	add	r3, r2
 800cc68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	2300      	movs	r3, #0
 800cc70:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cc72:	693b      	ldr	r3, [r7, #16]
 800cc74:	015a      	lsls	r2, r3, #5
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	4413      	add	r3, r2
 800cc7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc7e:	461a      	mov	r2, r3
 800cc80:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cc84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	3301      	adds	r3, #1
 800cc8a:	613b      	str	r3, [r7, #16]
 800cc8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cc90:	461a      	mov	r2, r3
 800cc92:	693b      	ldr	r3, [r7, #16]
 800cc94:	4293      	cmp	r3, r2
 800cc96:	d3b5      	bcc.n	800cc04 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc98:	2300      	movs	r3, #0
 800cc9a:	613b      	str	r3, [r7, #16]
 800cc9c:	e043      	b.n	800cd26 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc9e:	693b      	ldr	r3, [r7, #16]
 800cca0:	015a      	lsls	r2, r3, #5
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	4413      	add	r3, r2
 800cca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ccb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ccb4:	d118      	bne.n	800cce8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d10a      	bne.n	800ccd2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	015a      	lsls	r2, r3, #5
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccc8:	461a      	mov	r2, r3
 800ccca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ccce:	6013      	str	r3, [r2, #0]
 800ccd0:	e013      	b.n	800ccfa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	015a      	lsls	r2, r3, #5
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	4413      	add	r3, r2
 800ccda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccde:	461a      	mov	r2, r3
 800cce0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cce4:	6013      	str	r3, [r2, #0]
 800cce6:	e008      	b.n	800ccfa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	015a      	lsls	r2, r3, #5
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	4413      	add	r3, r2
 800ccf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	015a      	lsls	r2, r3, #5
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	4413      	add	r3, r2
 800cd02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd06:	461a      	mov	r2, r3
 800cd08:	2300      	movs	r3, #0
 800cd0a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	015a      	lsls	r2, r3, #5
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	4413      	add	r3, r2
 800cd14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd18:	461a      	mov	r2, r3
 800cd1a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cd1e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	3301      	adds	r3, #1
 800cd24:	613b      	str	r3, [r7, #16]
 800cd26:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cd2a:	461a      	mov	r2, r3
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d3b5      	bcc.n	800cc9e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	68fa      	ldr	r2, [r7, #12]
 800cd3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cd40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd44:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800cd52:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800cd54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d105      	bne.n	800cd68 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	699b      	ldr	r3, [r3, #24]
 800cd60:	f043 0210 	orr.w	r2, r3, #16
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	699a      	ldr	r2, [r3, #24]
 800cd6c:	4b0f      	ldr	r3, [pc, #60]	@ (800cdac <USB_DevInit+0x2b4>)
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	687a      	ldr	r2, [r7, #4]
 800cd72:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800cd74:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d005      	beq.n	800cd88 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	699b      	ldr	r3, [r3, #24]
 800cd80:	f043 0208 	orr.w	r2, r3, #8
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800cd88:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d105      	bne.n	800cd9c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	699a      	ldr	r2, [r3, #24]
 800cd94:	4b06      	ldr	r3, [pc, #24]	@ (800cdb0 <USB_DevInit+0x2b8>)
 800cd96:	4313      	orrs	r3, r2
 800cd98:	687a      	ldr	r2, [r7, #4]
 800cd9a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800cd9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3718      	adds	r7, #24
 800cda2:	46bd      	mov	sp, r7
 800cda4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cda8:	b004      	add	sp, #16
 800cdaa:	4770      	bx	lr
 800cdac:	803c3800 	.word	0x803c3800
 800cdb0:	40000004 	.word	0x40000004

0800cdb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cdb4:	b480      	push	{r7}
 800cdb6:	b085      	sub	sp, #20
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
 800cdbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	3301      	adds	r3, #1
 800cdc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cdce:	d901      	bls.n	800cdd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cdd0:	2303      	movs	r3, #3
 800cdd2:	e01b      	b.n	800ce0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	691b      	ldr	r3, [r3, #16]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	daf2      	bge.n	800cdc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cddc:	2300      	movs	r3, #0
 800cdde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	019b      	lsls	r3, r3, #6
 800cde4:	f043 0220 	orr.w	r2, r3, #32
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	3301      	adds	r3, #1
 800cdf0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cdf8:	d901      	bls.n	800cdfe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cdfa:	2303      	movs	r3, #3
 800cdfc:	e006      	b.n	800ce0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	691b      	ldr	r3, [r3, #16]
 800ce02:	f003 0320 	and.w	r3, r3, #32
 800ce06:	2b20      	cmp	r3, #32
 800ce08:	d0f0      	beq.n	800cdec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ce0a:	2300      	movs	r3, #0
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3714      	adds	r7, #20
 800ce10:	46bd      	mov	sp, r7
 800ce12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce16:	4770      	bx	lr

0800ce18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b085      	sub	sp, #20
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ce20:	2300      	movs	r3, #0
 800ce22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	3301      	adds	r3, #1
 800ce28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ce30:	d901      	bls.n	800ce36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ce32:	2303      	movs	r3, #3
 800ce34:	e018      	b.n	800ce68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	691b      	ldr	r3, [r3, #16]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	daf2      	bge.n	800ce24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2210      	movs	r2, #16
 800ce46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ce54:	d901      	bls.n	800ce5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ce56:	2303      	movs	r3, #3
 800ce58:	e006      	b.n	800ce68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	f003 0310 	and.w	r3, r3, #16
 800ce62:	2b10      	cmp	r3, #16
 800ce64:	d0f0      	beq.n	800ce48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ce66:	2300      	movs	r3, #0
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3714      	adds	r7, #20
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr

0800ce74 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ce74:	b480      	push	{r7}
 800ce76:	b085      	sub	sp, #20
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce8a:	681a      	ldr	r2, [r3, #0]
 800ce8c:	78fb      	ldrb	r3, [r7, #3]
 800ce8e:	68f9      	ldr	r1, [r7, #12]
 800ce90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce94:	4313      	orrs	r3, r2
 800ce96:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3714      	adds	r7, #20
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea4:	4770      	bx	lr

0800cea6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800cea6:	b480      	push	{r7}
 800cea8:	b087      	sub	sp, #28
 800ceaa:	af00      	add	r7, sp, #0
 800ceac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ceb8:	689b      	ldr	r3, [r3, #8]
 800ceba:	f003 0306 	and.w	r3, r3, #6
 800cebe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d102      	bne.n	800cecc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800cec6:	2300      	movs	r3, #0
 800cec8:	75fb      	strb	r3, [r7, #23]
 800ceca:	e00a      	b.n	800cee2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2b02      	cmp	r3, #2
 800ced0:	d002      	beq.n	800ced8 <USB_GetDevSpeed+0x32>
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	2b06      	cmp	r3, #6
 800ced6:	d102      	bne.n	800cede <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ced8:	2302      	movs	r3, #2
 800ceda:	75fb      	strb	r3, [r7, #23]
 800cedc:	e001      	b.n	800cee2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cede:	230f      	movs	r3, #15
 800cee0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cee2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	371c      	adds	r7, #28
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr

0800cef0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cef0:	b480      	push	{r7}
 800cef2:	b085      	sub	sp, #20
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
 800cef8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	781b      	ldrb	r3, [r3, #0]
 800cf02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	785b      	ldrb	r3, [r3, #1]
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d139      	bne.n	800cf80 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf12:	69da      	ldr	r2, [r3, #28]
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	f003 030f 	and.w	r3, r3, #15
 800cf1c:	2101      	movs	r1, #1
 800cf1e:	fa01 f303 	lsl.w	r3, r1, r3
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	68f9      	ldr	r1, [r7, #12]
 800cf26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cf2a:	4313      	orrs	r3, r2
 800cf2c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	015a      	lsls	r2, r3, #5
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	4413      	add	r3, r2
 800cf36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d153      	bne.n	800cfec <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	015a      	lsls	r2, r3, #5
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	4413      	add	r3, r2
 800cf4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf50:	681a      	ldr	r2, [r3, #0]
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	689b      	ldr	r3, [r3, #8]
 800cf56:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	791b      	ldrb	r3, [r3, #4]
 800cf5e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf60:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	059b      	lsls	r3, r3, #22
 800cf66:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf68:	431a      	orrs	r2, r3
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	0159      	lsls	r1, r3, #5
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	440b      	add	r3, r1
 800cf72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf76:	4619      	mov	r1, r3
 800cf78:	4b20      	ldr	r3, [pc, #128]	@ (800cffc <USB_ActivateEndpoint+0x10c>)
 800cf7a:	4313      	orrs	r3, r2
 800cf7c:	600b      	str	r3, [r1, #0]
 800cf7e:	e035      	b.n	800cfec <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf86:	69da      	ldr	r2, [r3, #28]
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	781b      	ldrb	r3, [r3, #0]
 800cf8c:	f003 030f 	and.w	r3, r3, #15
 800cf90:	2101      	movs	r1, #1
 800cf92:	fa01 f303 	lsl.w	r3, r1, r3
 800cf96:	041b      	lsls	r3, r3, #16
 800cf98:	68f9      	ldr	r1, [r7, #12]
 800cf9a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	015a      	lsls	r2, r3, #5
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d119      	bne.n	800cfec <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	015a      	lsls	r2, r3, #5
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	4413      	add	r3, r2
 800cfc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfc4:	681a      	ldr	r2, [r3, #0]
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	689b      	ldr	r3, [r3, #8]
 800cfca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	791b      	ldrb	r3, [r3, #4]
 800cfd2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cfd4:	430b      	orrs	r3, r1
 800cfd6:	431a      	orrs	r2, r3
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	0159      	lsls	r1, r3, #5
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	440b      	add	r3, r1
 800cfe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	4b05      	ldr	r3, [pc, #20]	@ (800cffc <USB_ActivateEndpoint+0x10c>)
 800cfe8:	4313      	orrs	r3, r2
 800cfea:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cfec:	2300      	movs	r3, #0
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	3714      	adds	r7, #20
 800cff2:	46bd      	mov	sp, r7
 800cff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff8:	4770      	bx	lr
 800cffa:	bf00      	nop
 800cffc:	10008000 	.word	0x10008000

0800d000 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d000:	b480      	push	{r7}
 800d002:	b085      	sub	sp, #20
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	785b      	ldrb	r3, [r3, #1]
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d161      	bne.n	800d0e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	015a      	lsls	r2, r3, #5
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	4413      	add	r3, r2
 800d024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d02e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d032:	d11f      	bne.n	800d074 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d034:	68bb      	ldr	r3, [r7, #8]
 800d036:	015a      	lsls	r2, r3, #5
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	4413      	add	r3, r2
 800d03c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	68ba      	ldr	r2, [r7, #8]
 800d044:	0151      	lsls	r1, r2, #5
 800d046:	68fa      	ldr	r2, [r7, #12]
 800d048:	440a      	add	r2, r1
 800d04a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d04e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d052:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d054:	68bb      	ldr	r3, [r7, #8]
 800d056:	015a      	lsls	r2, r3, #5
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	4413      	add	r3, r2
 800d05c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	68ba      	ldr	r2, [r7, #8]
 800d064:	0151      	lsls	r1, r2, #5
 800d066:	68fa      	ldr	r2, [r7, #12]
 800d068:	440a      	add	r2, r1
 800d06a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d06e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d072:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d07a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	f003 030f 	and.w	r3, r3, #15
 800d084:	2101      	movs	r1, #1
 800d086:	fa01 f303 	lsl.w	r3, r1, r3
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	43db      	mvns	r3, r3
 800d08e:	68f9      	ldr	r1, [r7, #12]
 800d090:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d094:	4013      	ands	r3, r2
 800d096:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d09e:	69da      	ldr	r2, [r3, #28]
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	781b      	ldrb	r3, [r3, #0]
 800d0a4:	f003 030f 	and.w	r3, r3, #15
 800d0a8:	2101      	movs	r1, #1
 800d0aa:	fa01 f303 	lsl.w	r3, r1, r3
 800d0ae:	b29b      	uxth	r3, r3
 800d0b0:	43db      	mvns	r3, r3
 800d0b2:	68f9      	ldr	r1, [r7, #12]
 800d0b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d0b8:	4013      	ands	r3, r2
 800d0ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	015a      	lsls	r2, r3, #5
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	4413      	add	r3, r2
 800d0c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	0159      	lsls	r1, r3, #5
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	440b      	add	r3, r1
 800d0d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	4b35      	ldr	r3, [pc, #212]	@ (800d1b0 <USB_DeactivateEndpoint+0x1b0>)
 800d0da:	4013      	ands	r3, r2
 800d0dc:	600b      	str	r3, [r1, #0]
 800d0de:	e060      	b.n	800d1a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	015a      	lsls	r2, r3, #5
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d0f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d0f6:	d11f      	bne.n	800d138 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	015a      	lsls	r2, r3, #5
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	4413      	add	r3, r2
 800d100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	68ba      	ldr	r2, [r7, #8]
 800d108:	0151      	lsls	r1, r2, #5
 800d10a:	68fa      	ldr	r2, [r7, #12]
 800d10c:	440a      	add	r2, r1
 800d10e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d112:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d116:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	015a      	lsls	r2, r3, #5
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	4413      	add	r3, r2
 800d120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	68ba      	ldr	r2, [r7, #8]
 800d128:	0151      	lsls	r1, r2, #5
 800d12a:	68fa      	ldr	r2, [r7, #12]
 800d12c:	440a      	add	r2, r1
 800d12e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d132:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d136:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d13e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	f003 030f 	and.w	r3, r3, #15
 800d148:	2101      	movs	r1, #1
 800d14a:	fa01 f303 	lsl.w	r3, r1, r3
 800d14e:	041b      	lsls	r3, r3, #16
 800d150:	43db      	mvns	r3, r3
 800d152:	68f9      	ldr	r1, [r7, #12]
 800d154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d158:	4013      	ands	r3, r2
 800d15a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d162:	69da      	ldr	r2, [r3, #28]
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	781b      	ldrb	r3, [r3, #0]
 800d168:	f003 030f 	and.w	r3, r3, #15
 800d16c:	2101      	movs	r1, #1
 800d16e:	fa01 f303 	lsl.w	r3, r1, r3
 800d172:	041b      	lsls	r3, r3, #16
 800d174:	43db      	mvns	r3, r3
 800d176:	68f9      	ldr	r1, [r7, #12]
 800d178:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d17c:	4013      	ands	r3, r2
 800d17e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	015a      	lsls	r2, r3, #5
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	4413      	add	r3, r2
 800d188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d18c:	681a      	ldr	r2, [r3, #0]
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	0159      	lsls	r1, r3, #5
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	440b      	add	r3, r1
 800d196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d19a:	4619      	mov	r1, r3
 800d19c:	4b05      	ldr	r3, [pc, #20]	@ (800d1b4 <USB_DeactivateEndpoint+0x1b4>)
 800d19e:	4013      	ands	r3, r2
 800d1a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d1a2:	2300      	movs	r3, #0
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3714      	adds	r7, #20
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr
 800d1b0:	ec337800 	.word	0xec337800
 800d1b4:	eff37800 	.word	0xeff37800

0800d1b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b08a      	sub	sp, #40	@ 0x28
 800d1bc:	af02      	add	r7, sp, #8
 800d1be:	60f8      	str	r0, [r7, #12]
 800d1c0:	60b9      	str	r1, [r7, #8]
 800d1c2:	4613      	mov	r3, r2
 800d1c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d1ca:	68bb      	ldr	r3, [r7, #8]
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	785b      	ldrb	r3, [r3, #1]
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	f040 8185 	bne.w	800d4e4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	691b      	ldr	r3, [r3, #16]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d132      	bne.n	800d248 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1e2:	69bb      	ldr	r3, [r7, #24]
 800d1e4:	015a      	lsls	r2, r3, #5
 800d1e6:	69fb      	ldr	r3, [r7, #28]
 800d1e8:	4413      	add	r3, r2
 800d1ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1ee:	691a      	ldr	r2, [r3, #16]
 800d1f0:	69bb      	ldr	r3, [r7, #24]
 800d1f2:	0159      	lsls	r1, r3, #5
 800d1f4:	69fb      	ldr	r3, [r7, #28]
 800d1f6:	440b      	add	r3, r1
 800d1f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1fc:	4619      	mov	r1, r3
 800d1fe:	4ba7      	ldr	r3, [pc, #668]	@ (800d49c <USB_EPStartXfer+0x2e4>)
 800d200:	4013      	ands	r3, r2
 800d202:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d204:	69bb      	ldr	r3, [r7, #24]
 800d206:	015a      	lsls	r2, r3, #5
 800d208:	69fb      	ldr	r3, [r7, #28]
 800d20a:	4413      	add	r3, r2
 800d20c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d210:	691b      	ldr	r3, [r3, #16]
 800d212:	69ba      	ldr	r2, [r7, #24]
 800d214:	0151      	lsls	r1, r2, #5
 800d216:	69fa      	ldr	r2, [r7, #28]
 800d218:	440a      	add	r2, r1
 800d21a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d21e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d222:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d224:	69bb      	ldr	r3, [r7, #24]
 800d226:	015a      	lsls	r2, r3, #5
 800d228:	69fb      	ldr	r3, [r7, #28]
 800d22a:	4413      	add	r3, r2
 800d22c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d230:	691a      	ldr	r2, [r3, #16]
 800d232:	69bb      	ldr	r3, [r7, #24]
 800d234:	0159      	lsls	r1, r3, #5
 800d236:	69fb      	ldr	r3, [r7, #28]
 800d238:	440b      	add	r3, r1
 800d23a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d23e:	4619      	mov	r1, r3
 800d240:	4b97      	ldr	r3, [pc, #604]	@ (800d4a0 <USB_EPStartXfer+0x2e8>)
 800d242:	4013      	ands	r3, r2
 800d244:	610b      	str	r3, [r1, #16]
 800d246:	e097      	b.n	800d378 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d248:	69bb      	ldr	r3, [r7, #24]
 800d24a:	015a      	lsls	r2, r3, #5
 800d24c:	69fb      	ldr	r3, [r7, #28]
 800d24e:	4413      	add	r3, r2
 800d250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d254:	691a      	ldr	r2, [r3, #16]
 800d256:	69bb      	ldr	r3, [r7, #24]
 800d258:	0159      	lsls	r1, r3, #5
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	440b      	add	r3, r1
 800d25e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d262:	4619      	mov	r1, r3
 800d264:	4b8e      	ldr	r3, [pc, #568]	@ (800d4a0 <USB_EPStartXfer+0x2e8>)
 800d266:	4013      	ands	r3, r2
 800d268:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d26a:	69bb      	ldr	r3, [r7, #24]
 800d26c:	015a      	lsls	r2, r3, #5
 800d26e:	69fb      	ldr	r3, [r7, #28]
 800d270:	4413      	add	r3, r2
 800d272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d276:	691a      	ldr	r2, [r3, #16]
 800d278:	69bb      	ldr	r3, [r7, #24]
 800d27a:	0159      	lsls	r1, r3, #5
 800d27c:	69fb      	ldr	r3, [r7, #28]
 800d27e:	440b      	add	r3, r1
 800d280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d284:	4619      	mov	r1, r3
 800d286:	4b85      	ldr	r3, [pc, #532]	@ (800d49c <USB_EPStartXfer+0x2e4>)
 800d288:	4013      	ands	r3, r2
 800d28a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800d28c:	69bb      	ldr	r3, [r7, #24]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d11a      	bne.n	800d2c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	691a      	ldr	r2, [r3, #16]
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	689b      	ldr	r3, [r3, #8]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d903      	bls.n	800d2a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	689a      	ldr	r2, [r3, #8]
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d2a6:	69bb      	ldr	r3, [r7, #24]
 800d2a8:	015a      	lsls	r2, r3, #5
 800d2aa:	69fb      	ldr	r3, [r7, #28]
 800d2ac:	4413      	add	r3, r2
 800d2ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2b2:	691b      	ldr	r3, [r3, #16]
 800d2b4:	69ba      	ldr	r2, [r7, #24]
 800d2b6:	0151      	lsls	r1, r2, #5
 800d2b8:	69fa      	ldr	r2, [r7, #28]
 800d2ba:	440a      	add	r2, r1
 800d2bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d2c4:	6113      	str	r3, [r2, #16]
 800d2c6:	e044      	b.n	800d352 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	691a      	ldr	r2, [r3, #16]
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	689b      	ldr	r3, [r3, #8]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	1e5a      	subs	r2, r3, #1
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	689b      	ldr	r3, [r3, #8]
 800d2d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800d2de:	69bb      	ldr	r3, [r7, #24]
 800d2e0:	015a      	lsls	r2, r3, #5
 800d2e2:	69fb      	ldr	r3, [r7, #28]
 800d2e4:	4413      	add	r3, r2
 800d2e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2ea:	691a      	ldr	r2, [r3, #16]
 800d2ec:	8afb      	ldrh	r3, [r7, #22]
 800d2ee:	04d9      	lsls	r1, r3, #19
 800d2f0:	4b6c      	ldr	r3, [pc, #432]	@ (800d4a4 <USB_EPStartXfer+0x2ec>)
 800d2f2:	400b      	ands	r3, r1
 800d2f4:	69b9      	ldr	r1, [r7, #24]
 800d2f6:	0148      	lsls	r0, r1, #5
 800d2f8:	69f9      	ldr	r1, [r7, #28]
 800d2fa:	4401      	add	r1, r0
 800d2fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d300:	4313      	orrs	r3, r2
 800d302:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	791b      	ldrb	r3, [r3, #4]
 800d308:	2b01      	cmp	r3, #1
 800d30a:	d122      	bne.n	800d352 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	015a      	lsls	r2, r3, #5
 800d310:	69fb      	ldr	r3, [r7, #28]
 800d312:	4413      	add	r3, r2
 800d314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d318:	691b      	ldr	r3, [r3, #16]
 800d31a:	69ba      	ldr	r2, [r7, #24]
 800d31c:	0151      	lsls	r1, r2, #5
 800d31e:	69fa      	ldr	r2, [r7, #28]
 800d320:	440a      	add	r2, r1
 800d322:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d326:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800d32a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800d32c:	69bb      	ldr	r3, [r7, #24]
 800d32e:	015a      	lsls	r2, r3, #5
 800d330:	69fb      	ldr	r3, [r7, #28]
 800d332:	4413      	add	r3, r2
 800d334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d338:	691a      	ldr	r2, [r3, #16]
 800d33a:	8afb      	ldrh	r3, [r7, #22]
 800d33c:	075b      	lsls	r3, r3, #29
 800d33e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800d342:	69b9      	ldr	r1, [r7, #24]
 800d344:	0148      	lsls	r0, r1, #5
 800d346:	69f9      	ldr	r1, [r7, #28]
 800d348:	4401      	add	r1, r0
 800d34a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d34e:	4313      	orrs	r3, r2
 800d350:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d352:	69bb      	ldr	r3, [r7, #24]
 800d354:	015a      	lsls	r2, r3, #5
 800d356:	69fb      	ldr	r3, [r7, #28]
 800d358:	4413      	add	r3, r2
 800d35a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d35e:	691a      	ldr	r2, [r3, #16]
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	691b      	ldr	r3, [r3, #16]
 800d364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d368:	69b9      	ldr	r1, [r7, #24]
 800d36a:	0148      	lsls	r0, r1, #5
 800d36c:	69f9      	ldr	r1, [r7, #28]
 800d36e:	4401      	add	r1, r0
 800d370:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d374:	4313      	orrs	r3, r2
 800d376:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d378:	79fb      	ldrb	r3, [r7, #7]
 800d37a:	2b01      	cmp	r3, #1
 800d37c:	d14b      	bne.n	800d416 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	69db      	ldr	r3, [r3, #28]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d009      	beq.n	800d39a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d386:	69bb      	ldr	r3, [r7, #24]
 800d388:	015a      	lsls	r2, r3, #5
 800d38a:	69fb      	ldr	r3, [r7, #28]
 800d38c:	4413      	add	r3, r2
 800d38e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d392:	461a      	mov	r2, r3
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	69db      	ldr	r3, [r3, #28]
 800d398:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	791b      	ldrb	r3, [r3, #4]
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d128      	bne.n	800d3f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d3a2:	69fb      	ldr	r3, [r7, #28]
 800d3a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3a8:	689b      	ldr	r3, [r3, #8]
 800d3aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d110      	bne.n	800d3d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d3b2:	69bb      	ldr	r3, [r7, #24]
 800d3b4:	015a      	lsls	r2, r3, #5
 800d3b6:	69fb      	ldr	r3, [r7, #28]
 800d3b8:	4413      	add	r3, r2
 800d3ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	69ba      	ldr	r2, [r7, #24]
 800d3c2:	0151      	lsls	r1, r2, #5
 800d3c4:	69fa      	ldr	r2, [r7, #28]
 800d3c6:	440a      	add	r2, r1
 800d3c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d3d0:	6013      	str	r3, [r2, #0]
 800d3d2:	e00f      	b.n	800d3f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d3d4:	69bb      	ldr	r3, [r7, #24]
 800d3d6:	015a      	lsls	r2, r3, #5
 800d3d8:	69fb      	ldr	r3, [r7, #28]
 800d3da:	4413      	add	r3, r2
 800d3dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	69ba      	ldr	r2, [r7, #24]
 800d3e4:	0151      	lsls	r1, r2, #5
 800d3e6:	69fa      	ldr	r2, [r7, #28]
 800d3e8:	440a      	add	r2, r1
 800d3ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d3f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3f4:	69bb      	ldr	r3, [r7, #24]
 800d3f6:	015a      	lsls	r2, r3, #5
 800d3f8:	69fb      	ldr	r3, [r7, #28]
 800d3fa:	4413      	add	r3, r2
 800d3fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	69ba      	ldr	r2, [r7, #24]
 800d404:	0151      	lsls	r1, r2, #5
 800d406:	69fa      	ldr	r2, [r7, #28]
 800d408:	440a      	add	r2, r1
 800d40a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d40e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d412:	6013      	str	r3, [r2, #0]
 800d414:	e169      	b.n	800d6ea <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d416:	69bb      	ldr	r3, [r7, #24]
 800d418:	015a      	lsls	r2, r3, #5
 800d41a:	69fb      	ldr	r3, [r7, #28]
 800d41c:	4413      	add	r3, r2
 800d41e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	69ba      	ldr	r2, [r7, #24]
 800d426:	0151      	lsls	r1, r2, #5
 800d428:	69fa      	ldr	r2, [r7, #28]
 800d42a:	440a      	add	r2, r1
 800d42c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d430:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d434:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	791b      	ldrb	r3, [r3, #4]
 800d43a:	2b01      	cmp	r3, #1
 800d43c:	d015      	beq.n	800d46a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	2b00      	cmp	r3, #0
 800d444:	f000 8151 	beq.w	800d6ea <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d448:	69fb      	ldr	r3, [r7, #28]
 800d44a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d44e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	781b      	ldrb	r3, [r3, #0]
 800d454:	f003 030f 	and.w	r3, r3, #15
 800d458:	2101      	movs	r1, #1
 800d45a:	fa01 f303 	lsl.w	r3, r1, r3
 800d45e:	69f9      	ldr	r1, [r7, #28]
 800d460:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d464:	4313      	orrs	r3, r2
 800d466:	634b      	str	r3, [r1, #52]	@ 0x34
 800d468:	e13f      	b.n	800d6ea <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d46a:	69fb      	ldr	r3, [r7, #28]
 800d46c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d470:	689b      	ldr	r3, [r3, #8]
 800d472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d476:	2b00      	cmp	r3, #0
 800d478:	d116      	bne.n	800d4a8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d47a:	69bb      	ldr	r3, [r7, #24]
 800d47c:	015a      	lsls	r2, r3, #5
 800d47e:	69fb      	ldr	r3, [r7, #28]
 800d480:	4413      	add	r3, r2
 800d482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	69ba      	ldr	r2, [r7, #24]
 800d48a:	0151      	lsls	r1, r2, #5
 800d48c:	69fa      	ldr	r2, [r7, #28]
 800d48e:	440a      	add	r2, r1
 800d490:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d494:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d498:	6013      	str	r3, [r2, #0]
 800d49a:	e015      	b.n	800d4c8 <USB_EPStartXfer+0x310>
 800d49c:	e007ffff 	.word	0xe007ffff
 800d4a0:	fff80000 	.word	0xfff80000
 800d4a4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	015a      	lsls	r2, r3, #5
 800d4ac:	69fb      	ldr	r3, [r7, #28]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	69ba      	ldr	r2, [r7, #24]
 800d4b8:	0151      	lsls	r1, r2, #5
 800d4ba:	69fa      	ldr	r2, [r7, #28]
 800d4bc:	440a      	add	r2, r1
 800d4be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d4c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d4c6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	68d9      	ldr	r1, [r3, #12]
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	781a      	ldrb	r2, [r3, #0]
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	691b      	ldr	r3, [r3, #16]
 800d4d4:	b298      	uxth	r0, r3
 800d4d6:	79fb      	ldrb	r3, [r7, #7]
 800d4d8:	9300      	str	r3, [sp, #0]
 800d4da:	4603      	mov	r3, r0
 800d4dc:	68f8      	ldr	r0, [r7, #12]
 800d4de:	f000 f9b9 	bl	800d854 <USB_WritePacket>
 800d4e2:	e102      	b.n	800d6ea <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d4e4:	69bb      	ldr	r3, [r7, #24]
 800d4e6:	015a      	lsls	r2, r3, #5
 800d4e8:	69fb      	ldr	r3, [r7, #28]
 800d4ea:	4413      	add	r3, r2
 800d4ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4f0:	691a      	ldr	r2, [r3, #16]
 800d4f2:	69bb      	ldr	r3, [r7, #24]
 800d4f4:	0159      	lsls	r1, r3, #5
 800d4f6:	69fb      	ldr	r3, [r7, #28]
 800d4f8:	440b      	add	r3, r1
 800d4fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4fe:	4619      	mov	r1, r3
 800d500:	4b7c      	ldr	r3, [pc, #496]	@ (800d6f4 <USB_EPStartXfer+0x53c>)
 800d502:	4013      	ands	r3, r2
 800d504:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d506:	69bb      	ldr	r3, [r7, #24]
 800d508:	015a      	lsls	r2, r3, #5
 800d50a:	69fb      	ldr	r3, [r7, #28]
 800d50c:	4413      	add	r3, r2
 800d50e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d512:	691a      	ldr	r2, [r3, #16]
 800d514:	69bb      	ldr	r3, [r7, #24]
 800d516:	0159      	lsls	r1, r3, #5
 800d518:	69fb      	ldr	r3, [r7, #28]
 800d51a:	440b      	add	r3, r1
 800d51c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d520:	4619      	mov	r1, r3
 800d522:	4b75      	ldr	r3, [pc, #468]	@ (800d6f8 <USB_EPStartXfer+0x540>)
 800d524:	4013      	ands	r3, r2
 800d526:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800d528:	69bb      	ldr	r3, [r7, #24]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d12f      	bne.n	800d58e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	691b      	ldr	r3, [r3, #16]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d003      	beq.n	800d53e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	689a      	ldr	r2, [r3, #8]
 800d53a:	68bb      	ldr	r3, [r7, #8]
 800d53c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	689a      	ldr	r2, [r3, #8]
 800d542:	68bb      	ldr	r3, [r7, #8]
 800d544:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d546:	69bb      	ldr	r3, [r7, #24]
 800d548:	015a      	lsls	r2, r3, #5
 800d54a:	69fb      	ldr	r3, [r7, #28]
 800d54c:	4413      	add	r3, r2
 800d54e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d552:	691a      	ldr	r2, [r3, #16]
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	6a1b      	ldr	r3, [r3, #32]
 800d558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d55c:	69b9      	ldr	r1, [r7, #24]
 800d55e:	0148      	lsls	r0, r1, #5
 800d560:	69f9      	ldr	r1, [r7, #28]
 800d562:	4401      	add	r1, r0
 800d564:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d568:	4313      	orrs	r3, r2
 800d56a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d56c:	69bb      	ldr	r3, [r7, #24]
 800d56e:	015a      	lsls	r2, r3, #5
 800d570:	69fb      	ldr	r3, [r7, #28]
 800d572:	4413      	add	r3, r2
 800d574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d578:	691b      	ldr	r3, [r3, #16]
 800d57a:	69ba      	ldr	r2, [r7, #24]
 800d57c:	0151      	lsls	r1, r2, #5
 800d57e:	69fa      	ldr	r2, [r7, #28]
 800d580:	440a      	add	r2, r1
 800d582:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d586:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d58a:	6113      	str	r3, [r2, #16]
 800d58c:	e05f      	b.n	800d64e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	691b      	ldr	r3, [r3, #16]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d123      	bne.n	800d5de <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d596:	69bb      	ldr	r3, [r7, #24]
 800d598:	015a      	lsls	r2, r3, #5
 800d59a:	69fb      	ldr	r3, [r7, #28]
 800d59c:	4413      	add	r3, r2
 800d59e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5a2:	691a      	ldr	r2, [r3, #16]
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	689b      	ldr	r3, [r3, #8]
 800d5a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d5ac:	69b9      	ldr	r1, [r7, #24]
 800d5ae:	0148      	lsls	r0, r1, #5
 800d5b0:	69f9      	ldr	r1, [r7, #28]
 800d5b2:	4401      	add	r1, r0
 800d5b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d5b8:	4313      	orrs	r3, r2
 800d5ba:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d5bc:	69bb      	ldr	r3, [r7, #24]
 800d5be:	015a      	lsls	r2, r3, #5
 800d5c0:	69fb      	ldr	r3, [r7, #28]
 800d5c2:	4413      	add	r3, r2
 800d5c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5c8:	691b      	ldr	r3, [r3, #16]
 800d5ca:	69ba      	ldr	r2, [r7, #24]
 800d5cc:	0151      	lsls	r1, r2, #5
 800d5ce:	69fa      	ldr	r2, [r7, #28]
 800d5d0:	440a      	add	r2, r1
 800d5d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d5d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d5da:	6113      	str	r3, [r2, #16]
 800d5dc:	e037      	b.n	800d64e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	691a      	ldr	r2, [r3, #16]
 800d5e2:	68bb      	ldr	r3, [r7, #8]
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	4413      	add	r3, r2
 800d5e8:	1e5a      	subs	r2, r3, #1
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	689b      	ldr	r3, [r3, #8]
 800d5ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5f2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d5f4:	68bb      	ldr	r3, [r7, #8]
 800d5f6:	689b      	ldr	r3, [r3, #8]
 800d5f8:	8afa      	ldrh	r2, [r7, #22]
 800d5fa:	fb03 f202 	mul.w	r2, r3, r2
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d602:	69bb      	ldr	r3, [r7, #24]
 800d604:	015a      	lsls	r2, r3, #5
 800d606:	69fb      	ldr	r3, [r7, #28]
 800d608:	4413      	add	r3, r2
 800d60a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d60e:	691a      	ldr	r2, [r3, #16]
 800d610:	8afb      	ldrh	r3, [r7, #22]
 800d612:	04d9      	lsls	r1, r3, #19
 800d614:	4b39      	ldr	r3, [pc, #228]	@ (800d6fc <USB_EPStartXfer+0x544>)
 800d616:	400b      	ands	r3, r1
 800d618:	69b9      	ldr	r1, [r7, #24]
 800d61a:	0148      	lsls	r0, r1, #5
 800d61c:	69f9      	ldr	r1, [r7, #28]
 800d61e:	4401      	add	r1, r0
 800d620:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d624:	4313      	orrs	r3, r2
 800d626:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	015a      	lsls	r2, r3, #5
 800d62c:	69fb      	ldr	r3, [r7, #28]
 800d62e:	4413      	add	r3, r2
 800d630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d634:	691a      	ldr	r2, [r3, #16]
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	6a1b      	ldr	r3, [r3, #32]
 800d63a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d63e:	69b9      	ldr	r1, [r7, #24]
 800d640:	0148      	lsls	r0, r1, #5
 800d642:	69f9      	ldr	r1, [r7, #28]
 800d644:	4401      	add	r1, r0
 800d646:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d64a:	4313      	orrs	r3, r2
 800d64c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d64e:	79fb      	ldrb	r3, [r7, #7]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d10d      	bne.n	800d670 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d009      	beq.n	800d670 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	68d9      	ldr	r1, [r3, #12]
 800d660:	69bb      	ldr	r3, [r7, #24]
 800d662:	015a      	lsls	r2, r3, #5
 800d664:	69fb      	ldr	r3, [r7, #28]
 800d666:	4413      	add	r3, r2
 800d668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d66c:	460a      	mov	r2, r1
 800d66e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	791b      	ldrb	r3, [r3, #4]
 800d674:	2b01      	cmp	r3, #1
 800d676:	d128      	bne.n	800d6ca <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d678:	69fb      	ldr	r3, [r7, #28]
 800d67a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d67e:	689b      	ldr	r3, [r3, #8]
 800d680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d684:	2b00      	cmp	r3, #0
 800d686:	d110      	bne.n	800d6aa <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d688:	69bb      	ldr	r3, [r7, #24]
 800d68a:	015a      	lsls	r2, r3, #5
 800d68c:	69fb      	ldr	r3, [r7, #28]
 800d68e:	4413      	add	r3, r2
 800d690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	69ba      	ldr	r2, [r7, #24]
 800d698:	0151      	lsls	r1, r2, #5
 800d69a:	69fa      	ldr	r2, [r7, #28]
 800d69c:	440a      	add	r2, r1
 800d69e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d6a6:	6013      	str	r3, [r2, #0]
 800d6a8:	e00f      	b.n	800d6ca <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d6aa:	69bb      	ldr	r3, [r7, #24]
 800d6ac:	015a      	lsls	r2, r3, #5
 800d6ae:	69fb      	ldr	r3, [r7, #28]
 800d6b0:	4413      	add	r3, r2
 800d6b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	69ba      	ldr	r2, [r7, #24]
 800d6ba:	0151      	lsls	r1, r2, #5
 800d6bc:	69fa      	ldr	r2, [r7, #28]
 800d6be:	440a      	add	r2, r1
 800d6c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d6c8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d6ca:	69bb      	ldr	r3, [r7, #24]
 800d6cc:	015a      	lsls	r2, r3, #5
 800d6ce:	69fb      	ldr	r3, [r7, #28]
 800d6d0:	4413      	add	r3, r2
 800d6d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	69ba      	ldr	r2, [r7, #24]
 800d6da:	0151      	lsls	r1, r2, #5
 800d6dc:	69fa      	ldr	r2, [r7, #28]
 800d6de:	440a      	add	r2, r1
 800d6e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d6e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d6ea:	2300      	movs	r3, #0
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	3720      	adds	r7, #32
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	fff80000 	.word	0xfff80000
 800d6f8:	e007ffff 	.word	0xe007ffff
 800d6fc:	1ff80000 	.word	0x1ff80000

0800d700 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d700:	b480      	push	{r7}
 800d702:	b087      	sub	sp, #28
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d70a:	2300      	movs	r3, #0
 800d70c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d70e:	2300      	movs	r3, #0
 800d710:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	785b      	ldrb	r3, [r3, #1]
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	d14a      	bne.n	800d7b4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	015a      	lsls	r2, r3, #5
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	4413      	add	r3, r2
 800d728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d732:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d736:	f040 8086 	bne.w	800d846 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	781b      	ldrb	r3, [r3, #0]
 800d73e:	015a      	lsls	r2, r3, #5
 800d740:	693b      	ldr	r3, [r7, #16]
 800d742:	4413      	add	r3, r2
 800d744:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	683a      	ldr	r2, [r7, #0]
 800d74c:	7812      	ldrb	r2, [r2, #0]
 800d74e:	0151      	lsls	r1, r2, #5
 800d750:	693a      	ldr	r2, [r7, #16]
 800d752:	440a      	add	r2, r1
 800d754:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d758:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d75c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	015a      	lsls	r2, r3, #5
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	4413      	add	r3, r2
 800d768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	683a      	ldr	r2, [r7, #0]
 800d770:	7812      	ldrb	r2, [r2, #0]
 800d772:	0151      	lsls	r1, r2, #5
 800d774:	693a      	ldr	r2, [r7, #16]
 800d776:	440a      	add	r2, r1
 800d778:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d77c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d780:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	3301      	adds	r3, #1
 800d786:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d78e:	4293      	cmp	r3, r2
 800d790:	d902      	bls.n	800d798 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d792:	2301      	movs	r3, #1
 800d794:	75fb      	strb	r3, [r7, #23]
          break;
 800d796:	e056      	b.n	800d846 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	015a      	lsls	r2, r3, #5
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	4413      	add	r3, r2
 800d7a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d7ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d7b0:	d0e7      	beq.n	800d782 <USB_EPStopXfer+0x82>
 800d7b2:	e048      	b.n	800d846 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	781b      	ldrb	r3, [r3, #0]
 800d7b8:	015a      	lsls	r2, r3, #5
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	4413      	add	r3, r2
 800d7be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d7c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d7cc:	d13b      	bne.n	800d846 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	781b      	ldrb	r3, [r3, #0]
 800d7d2:	015a      	lsls	r2, r3, #5
 800d7d4:	693b      	ldr	r3, [r7, #16]
 800d7d6:	4413      	add	r3, r2
 800d7d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	683a      	ldr	r2, [r7, #0]
 800d7e0:	7812      	ldrb	r2, [r2, #0]
 800d7e2:	0151      	lsls	r1, r2, #5
 800d7e4:	693a      	ldr	r2, [r7, #16]
 800d7e6:	440a      	add	r2, r1
 800d7e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d7ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d7f0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	781b      	ldrb	r3, [r3, #0]
 800d7f6:	015a      	lsls	r2, r3, #5
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	4413      	add	r3, r2
 800d7fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	683a      	ldr	r2, [r7, #0]
 800d804:	7812      	ldrb	r2, [r2, #0]
 800d806:	0151      	lsls	r1, r2, #5
 800d808:	693a      	ldr	r2, [r7, #16]
 800d80a:	440a      	add	r2, r1
 800d80c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d810:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d814:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	3301      	adds	r3, #1
 800d81a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d822:	4293      	cmp	r3, r2
 800d824:	d902      	bls.n	800d82c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d826:	2301      	movs	r3, #1
 800d828:	75fb      	strb	r3, [r7, #23]
          break;
 800d82a:	e00c      	b.n	800d846 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	015a      	lsls	r2, r3, #5
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	4413      	add	r3, r2
 800d836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d840:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d844:	d0e7      	beq.n	800d816 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d846:	7dfb      	ldrb	r3, [r7, #23]
}
 800d848:	4618      	mov	r0, r3
 800d84a:	371c      	adds	r7, #28
 800d84c:	46bd      	mov	sp, r7
 800d84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d852:	4770      	bx	lr

0800d854 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d854:	b480      	push	{r7}
 800d856:	b089      	sub	sp, #36	@ 0x24
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60f8      	str	r0, [r7, #12]
 800d85c:	60b9      	str	r1, [r7, #8]
 800d85e:	4611      	mov	r1, r2
 800d860:	461a      	mov	r2, r3
 800d862:	460b      	mov	r3, r1
 800d864:	71fb      	strb	r3, [r7, #7]
 800d866:	4613      	mov	r3, r2
 800d868:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d86e:	68bb      	ldr	r3, [r7, #8]
 800d870:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d872:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d876:	2b00      	cmp	r3, #0
 800d878:	d123      	bne.n	800d8c2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d87a:	88bb      	ldrh	r3, [r7, #4]
 800d87c:	3303      	adds	r3, #3
 800d87e:	089b      	lsrs	r3, r3, #2
 800d880:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d882:	2300      	movs	r3, #0
 800d884:	61bb      	str	r3, [r7, #24]
 800d886:	e018      	b.n	800d8ba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d888:	79fb      	ldrb	r3, [r7, #7]
 800d88a:	031a      	lsls	r2, r3, #12
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	4413      	add	r3, r2
 800d890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d894:	461a      	mov	r2, r3
 800d896:	69fb      	ldr	r3, [r7, #28]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d89c:	69fb      	ldr	r3, [r7, #28]
 800d89e:	3301      	adds	r3, #1
 800d8a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d8a2:	69fb      	ldr	r3, [r7, #28]
 800d8a4:	3301      	adds	r3, #1
 800d8a6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d8a8:	69fb      	ldr	r3, [r7, #28]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d8ae:	69fb      	ldr	r3, [r7, #28]
 800d8b0:	3301      	adds	r3, #1
 800d8b2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d8b4:	69bb      	ldr	r3, [r7, #24]
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	61bb      	str	r3, [r7, #24]
 800d8ba:	69ba      	ldr	r2, [r7, #24]
 800d8bc:	693b      	ldr	r3, [r7, #16]
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d3e2      	bcc.n	800d888 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d8c2:	2300      	movs	r3, #0
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	3724      	adds	r7, #36	@ 0x24
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr

0800d8d0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b08b      	sub	sp, #44	@ 0x2c
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	4613      	mov	r3, r2
 800d8dc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d8e6:	88fb      	ldrh	r3, [r7, #6]
 800d8e8:	089b      	lsrs	r3, r3, #2
 800d8ea:	b29b      	uxth	r3, r3
 800d8ec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d8ee:	88fb      	ldrh	r3, [r7, #6]
 800d8f0:	f003 0303 	and.w	r3, r3, #3
 800d8f4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	623b      	str	r3, [r7, #32]
 800d8fa:	e014      	b.n	800d926 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d8fc:	69bb      	ldr	r3, [r7, #24]
 800d8fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d902:	681a      	ldr	r2, [r3, #0]
 800d904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d906:	601a      	str	r2, [r3, #0]
    pDest++;
 800d908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d90a:	3301      	adds	r3, #1
 800d90c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d910:	3301      	adds	r3, #1
 800d912:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d916:	3301      	adds	r3, #1
 800d918:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d91c:	3301      	adds	r3, #1
 800d91e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d920:	6a3b      	ldr	r3, [r7, #32]
 800d922:	3301      	adds	r3, #1
 800d924:	623b      	str	r3, [r7, #32]
 800d926:	6a3a      	ldr	r2, [r7, #32]
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	429a      	cmp	r2, r3
 800d92c:	d3e6      	bcc.n	800d8fc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d92e:	8bfb      	ldrh	r3, [r7, #30]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d01e      	beq.n	800d972 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d934:	2300      	movs	r3, #0
 800d936:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d938:	69bb      	ldr	r3, [r7, #24]
 800d93a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d93e:	461a      	mov	r2, r3
 800d940:	f107 0310 	add.w	r3, r7, #16
 800d944:	6812      	ldr	r2, [r2, #0]
 800d946:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d948:	693a      	ldr	r2, [r7, #16]
 800d94a:	6a3b      	ldr	r3, [r7, #32]
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	00db      	lsls	r3, r3, #3
 800d950:	fa22 f303 	lsr.w	r3, r2, r3
 800d954:	b2da      	uxtb	r2, r3
 800d956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d958:	701a      	strb	r2, [r3, #0]
      i++;
 800d95a:	6a3b      	ldr	r3, [r7, #32]
 800d95c:	3301      	adds	r3, #1
 800d95e:	623b      	str	r3, [r7, #32]
      pDest++;
 800d960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d962:	3301      	adds	r3, #1
 800d964:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d966:	8bfb      	ldrh	r3, [r7, #30]
 800d968:	3b01      	subs	r3, #1
 800d96a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d96c:	8bfb      	ldrh	r3, [r7, #30]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d1ea      	bne.n	800d948 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d974:	4618      	mov	r0, r3
 800d976:	372c      	adds	r7, #44	@ 0x2c
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d980:	b480      	push	{r7}
 800d982:	b085      	sub	sp, #20
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
 800d988:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	781b      	ldrb	r3, [r3, #0]
 800d992:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	785b      	ldrb	r3, [r3, #1]
 800d998:	2b01      	cmp	r3, #1
 800d99a:	d12c      	bne.n	800d9f6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	015a      	lsls	r2, r3, #5
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	4413      	add	r3, r2
 800d9a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	db12      	blt.n	800d9d4 <USB_EPSetStall+0x54>
 800d9ae:	68bb      	ldr	r3, [r7, #8]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d00f      	beq.n	800d9d4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	015a      	lsls	r2, r3, #5
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	4413      	add	r3, r2
 800d9bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	68ba      	ldr	r2, [r7, #8]
 800d9c4:	0151      	lsls	r1, r2, #5
 800d9c6:	68fa      	ldr	r2, [r7, #12]
 800d9c8:	440a      	add	r2, r1
 800d9ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d9ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d9d2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	015a      	lsls	r2, r3, #5
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	4413      	add	r3, r2
 800d9dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	68ba      	ldr	r2, [r7, #8]
 800d9e4:	0151      	lsls	r1, r2, #5
 800d9e6:	68fa      	ldr	r2, [r7, #12]
 800d9e8:	440a      	add	r2, r1
 800d9ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d9ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d9f2:	6013      	str	r3, [r2, #0]
 800d9f4:	e02b      	b.n	800da4e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	015a      	lsls	r2, r3, #5
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	4413      	add	r3, r2
 800d9fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	2b00      	cmp	r3, #0
 800da06:	db12      	blt.n	800da2e <USB_EPSetStall+0xae>
 800da08:	68bb      	ldr	r3, [r7, #8]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d00f      	beq.n	800da2e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800da0e:	68bb      	ldr	r3, [r7, #8]
 800da10:	015a      	lsls	r2, r3, #5
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	4413      	add	r3, r2
 800da16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	68ba      	ldr	r2, [r7, #8]
 800da1e:	0151      	lsls	r1, r2, #5
 800da20:	68fa      	ldr	r2, [r7, #12]
 800da22:	440a      	add	r2, r1
 800da24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800da2c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800da2e:	68bb      	ldr	r3, [r7, #8]
 800da30:	015a      	lsls	r2, r3, #5
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	4413      	add	r3, r2
 800da36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	68ba      	ldr	r2, [r7, #8]
 800da3e:	0151      	lsls	r1, r2, #5
 800da40:	68fa      	ldr	r2, [r7, #12]
 800da42:	440a      	add	r2, r1
 800da44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800da4c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da4e:	2300      	movs	r3, #0
}
 800da50:	4618      	mov	r0, r3
 800da52:	3714      	adds	r7, #20
 800da54:	46bd      	mov	sp, r7
 800da56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5a:	4770      	bx	lr

0800da5c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800da5c:	b480      	push	{r7}
 800da5e:	b085      	sub	sp, #20
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
 800da64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	785b      	ldrb	r3, [r3, #1]
 800da74:	2b01      	cmp	r3, #1
 800da76:	d128      	bne.n	800daca <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	015a      	lsls	r2, r3, #5
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	4413      	add	r3, r2
 800da80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	68ba      	ldr	r2, [r7, #8]
 800da88:	0151      	lsls	r1, r2, #5
 800da8a:	68fa      	ldr	r2, [r7, #12]
 800da8c:	440a      	add	r2, r1
 800da8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800da92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800da96:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	791b      	ldrb	r3, [r3, #4]
 800da9c:	2b03      	cmp	r3, #3
 800da9e:	d003      	beq.n	800daa8 <USB_EPClearStall+0x4c>
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	791b      	ldrb	r3, [r3, #4]
 800daa4:	2b02      	cmp	r3, #2
 800daa6:	d138      	bne.n	800db1a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	015a      	lsls	r2, r3, #5
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	4413      	add	r3, r2
 800dab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	68ba      	ldr	r2, [r7, #8]
 800dab8:	0151      	lsls	r1, r2, #5
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	440a      	add	r2, r1
 800dabe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dac6:	6013      	str	r3, [r2, #0]
 800dac8:	e027      	b.n	800db1a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800daca:	68bb      	ldr	r3, [r7, #8]
 800dacc:	015a      	lsls	r2, r3, #5
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	4413      	add	r3, r2
 800dad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	68ba      	ldr	r2, [r7, #8]
 800dada:	0151      	lsls	r1, r2, #5
 800dadc:	68fa      	ldr	r2, [r7, #12]
 800dade:	440a      	add	r2, r1
 800dae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dae4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dae8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	791b      	ldrb	r3, [r3, #4]
 800daee:	2b03      	cmp	r3, #3
 800daf0:	d003      	beq.n	800dafa <USB_EPClearStall+0x9e>
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	791b      	ldrb	r3, [r3, #4]
 800daf6:	2b02      	cmp	r3, #2
 800daf8:	d10f      	bne.n	800db1a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	015a      	lsls	r2, r3, #5
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	4413      	add	r3, r2
 800db02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	68ba      	ldr	r2, [r7, #8]
 800db0a:	0151      	lsls	r1, r2, #5
 800db0c:	68fa      	ldr	r2, [r7, #12]
 800db0e:	440a      	add	r2, r1
 800db10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800db14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800db18:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800db1a:	2300      	movs	r3, #0
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3714      	adds	r7, #20
 800db20:	46bd      	mov	sp, r7
 800db22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db26:	4770      	bx	lr

0800db28 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800db28:	b480      	push	{r7}
 800db2a:	b085      	sub	sp, #20
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	460b      	mov	r3, r1
 800db32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	68fa      	ldr	r2, [r7, #12]
 800db42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db46:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800db4a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db52:	681a      	ldr	r2, [r3, #0]
 800db54:	78fb      	ldrb	r3, [r7, #3]
 800db56:	011b      	lsls	r3, r3, #4
 800db58:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800db5c:	68f9      	ldr	r1, [r7, #12]
 800db5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800db62:	4313      	orrs	r3, r2
 800db64:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800db66:	2300      	movs	r3, #0
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3714      	adds	r7, #20
 800db6c:	46bd      	mov	sp, r7
 800db6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db72:	4770      	bx	lr

0800db74 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800db74:	b480      	push	{r7}
 800db76:	b085      	sub	sp, #20
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	68fa      	ldr	r2, [r7, #12]
 800db8a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db8e:	f023 0303 	bic.w	r3, r3, #3
 800db92:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db9a:	685b      	ldr	r3, [r3, #4]
 800db9c:	68fa      	ldr	r2, [r7, #12]
 800db9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dba2:	f023 0302 	bic.w	r3, r3, #2
 800dba6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dba8:	2300      	movs	r3, #0
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3714      	adds	r7, #20
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb4:	4770      	bx	lr

0800dbb6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800dbb6:	b480      	push	{r7}
 800dbb8:	b085      	sub	sp, #20
 800dbba:	af00      	add	r7, sp, #0
 800dbbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	68fa      	ldr	r2, [r7, #12]
 800dbcc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dbd0:	f023 0303 	bic.w	r3, r3, #3
 800dbd4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbdc:	685b      	ldr	r3, [r3, #4]
 800dbde:	68fa      	ldr	r2, [r7, #12]
 800dbe0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dbe4:	f043 0302 	orr.w	r3, r3, #2
 800dbe8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dbea:	2300      	movs	r3, #0
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3714      	adds	r7, #20
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf6:	4770      	bx	lr

0800dbf8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800dbf8:	b480      	push	{r7}
 800dbfa:	b085      	sub	sp, #20
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	695b      	ldr	r3, [r3, #20]
 800dc04:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	699b      	ldr	r3, [r3, #24]
 800dc0a:	68fa      	ldr	r2, [r7, #12]
 800dc0c:	4013      	ands	r3, r2
 800dc0e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800dc10:	68fb      	ldr	r3, [r7, #12]
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	3714      	adds	r7, #20
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr

0800dc1e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dc1e:	b480      	push	{r7}
 800dc20:	b085      	sub	sp, #20
 800dc22:	af00      	add	r7, sp, #0
 800dc24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc30:	699b      	ldr	r3, [r3, #24]
 800dc32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc3a:	69db      	ldr	r3, [r3, #28]
 800dc3c:	68ba      	ldr	r2, [r7, #8]
 800dc3e:	4013      	ands	r3, r2
 800dc40:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800dc42:	68bb      	ldr	r3, [r7, #8]
 800dc44:	0c1b      	lsrs	r3, r3, #16
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3714      	adds	r7, #20
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc50:	4770      	bx	lr

0800dc52 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dc52:	b480      	push	{r7}
 800dc54:	b085      	sub	sp, #20
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc64:	699b      	ldr	r3, [r3, #24]
 800dc66:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc6e:	69db      	ldr	r3, [r3, #28]
 800dc70:	68ba      	ldr	r2, [r7, #8]
 800dc72:	4013      	ands	r3, r2
 800dc74:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	b29b      	uxth	r3, r3
}
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	3714      	adds	r7, #20
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc84:	4770      	bx	lr

0800dc86 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dc86:	b480      	push	{r7}
 800dc88:	b085      	sub	sp, #20
 800dc8a:	af00      	add	r7, sp, #0
 800dc8c:	6078      	str	r0, [r7, #4]
 800dc8e:	460b      	mov	r3, r1
 800dc90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800dc96:	78fb      	ldrb	r3, [r7, #3]
 800dc98:	015a      	lsls	r2, r3, #5
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	4413      	add	r3, r2
 800dc9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dca2:	689b      	ldr	r3, [r3, #8]
 800dca4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dcac:	695b      	ldr	r3, [r3, #20]
 800dcae:	68ba      	ldr	r2, [r7, #8]
 800dcb0:	4013      	ands	r3, r2
 800dcb2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dcb4:	68bb      	ldr	r3, [r7, #8]
}
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	3714      	adds	r7, #20
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc0:	4770      	bx	lr

0800dcc2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dcc2:	b480      	push	{r7}
 800dcc4:	b087      	sub	sp, #28
 800dcc6:	af00      	add	r7, sp, #0
 800dcc8:	6078      	str	r0, [r7, #4]
 800dcca:	460b      	mov	r3, r1
 800dccc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dcd8:	691b      	ldr	r3, [r3, #16]
 800dcda:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800dcdc:	697b      	ldr	r3, [r7, #20]
 800dcde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dce4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800dce6:	78fb      	ldrb	r3, [r7, #3]
 800dce8:	f003 030f 	and.w	r3, r3, #15
 800dcec:	68fa      	ldr	r2, [r7, #12]
 800dcee:	fa22 f303 	lsr.w	r3, r2, r3
 800dcf2:	01db      	lsls	r3, r3, #7
 800dcf4:	b2db      	uxtb	r3, r3
 800dcf6:	693a      	ldr	r2, [r7, #16]
 800dcf8:	4313      	orrs	r3, r2
 800dcfa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800dcfc:	78fb      	ldrb	r3, [r7, #3]
 800dcfe:	015a      	lsls	r2, r3, #5
 800dd00:	697b      	ldr	r3, [r7, #20]
 800dd02:	4413      	add	r3, r2
 800dd04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd08:	689b      	ldr	r3, [r3, #8]
 800dd0a:	693a      	ldr	r2, [r7, #16]
 800dd0c:	4013      	ands	r3, r2
 800dd0e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dd10:	68bb      	ldr	r3, [r7, #8]
}
 800dd12:	4618      	mov	r0, r3
 800dd14:	371c      	adds	r7, #28
 800dd16:	46bd      	mov	sp, r7
 800dd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1c:	4770      	bx	lr

0800dd1e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800dd1e:	b480      	push	{r7}
 800dd20:	b083      	sub	sp, #12
 800dd22:	af00      	add	r7, sp, #0
 800dd24:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	695b      	ldr	r3, [r3, #20]
 800dd2a:	f003 0301 	and.w	r3, r3, #1
}
 800dd2e:	4618      	mov	r0, r3
 800dd30:	370c      	adds	r7, #12
 800dd32:	46bd      	mov	sp, r7
 800dd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd38:	4770      	bx	lr
	...

0800dd3c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800dd3c:	b480      	push	{r7}
 800dd3e:	b085      	sub	sp, #20
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd4e:	681a      	ldr	r2, [r3, #0]
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd56:	4619      	mov	r1, r3
 800dd58:	4b09      	ldr	r3, [pc, #36]	@ (800dd80 <USB_ActivateSetup+0x44>)
 800dd5a:	4013      	ands	r3, r2
 800dd5c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	68fa      	ldr	r2, [r7, #12]
 800dd68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dd6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dd70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dd72:	2300      	movs	r3, #0
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3714      	adds	r7, #20
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7e:	4770      	bx	lr
 800dd80:	fffff800 	.word	0xfffff800

0800dd84 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800dd84:	b480      	push	{r7}
 800dd86:	b087      	sub	sp, #28
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	60f8      	str	r0, [r7, #12]
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	607a      	str	r2, [r7, #4]
 800dd90:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	333c      	adds	r3, #60	@ 0x3c
 800dd9a:	3304      	adds	r3, #4
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800dda0:	693b      	ldr	r3, [r7, #16]
 800dda2:	4a26      	ldr	r2, [pc, #152]	@ (800de3c <USB_EP0_OutStart+0xb8>)
 800dda4:	4293      	cmp	r3, r2
 800dda6:	d90a      	bls.n	800ddbe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ddb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ddb8:	d101      	bne.n	800ddbe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	e037      	b.n	800de2e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ddbe:	697b      	ldr	r3, [r7, #20]
 800ddc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddc4:	461a      	mov	r2, r3
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ddca:	697b      	ldr	r3, [r7, #20]
 800ddcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddd0:	691b      	ldr	r3, [r3, #16]
 800ddd2:	697a      	ldr	r2, [r7, #20]
 800ddd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddd8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800dddc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ddde:	697b      	ldr	r3, [r7, #20]
 800dde0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dde4:	691b      	ldr	r3, [r3, #16]
 800dde6:	697a      	ldr	r2, [r7, #20]
 800dde8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddec:	f043 0318 	orr.w	r3, r3, #24
 800ddf0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	697a      	ldr	r2, [r7, #20]
 800ddfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800de00:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800de04:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800de06:	7afb      	ldrb	r3, [r7, #11]
 800de08:	2b01      	cmp	r3, #1
 800de0a:	d10f      	bne.n	800de2c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800de0c:	697b      	ldr	r3, [r7, #20]
 800de0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de12:	461a      	mov	r2, r3
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800de18:	697b      	ldr	r3, [r7, #20]
 800de1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	697a      	ldr	r2, [r7, #20]
 800de22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800de26:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800de2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800de2c:	2300      	movs	r3, #0
}
 800de2e:	4618      	mov	r0, r3
 800de30:	371c      	adds	r7, #28
 800de32:	46bd      	mov	sp, r7
 800de34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de38:	4770      	bx	lr
 800de3a:	bf00      	nop
 800de3c:	4f54300a 	.word	0x4f54300a

0800de40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800de40:	b480      	push	{r7}
 800de42:	b085      	sub	sp, #20
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800de48:	2300      	movs	r3, #0
 800de4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	3301      	adds	r3, #1
 800de50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de58:	d901      	bls.n	800de5e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800de5a:	2303      	movs	r3, #3
 800de5c:	e01b      	b.n	800de96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	691b      	ldr	r3, [r3, #16]
 800de62:	2b00      	cmp	r3, #0
 800de64:	daf2      	bge.n	800de4c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800de66:	2300      	movs	r3, #0
 800de68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	691b      	ldr	r3, [r3, #16]
 800de6e:	f043 0201 	orr.w	r2, r3, #1
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	3301      	adds	r3, #1
 800de7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de82:	d901      	bls.n	800de88 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800de84:	2303      	movs	r3, #3
 800de86:	e006      	b.n	800de96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	f003 0301 	and.w	r3, r3, #1
 800de90:	2b01      	cmp	r3, #1
 800de92:	d0f0      	beq.n	800de76 <USB_CoreReset+0x36>

  return HAL_OK;
 800de94:	2300      	movs	r3, #0
}
 800de96:	4618      	mov	r0, r3
 800de98:	3714      	adds	r7, #20
 800de9a:	46bd      	mov	sp, r7
 800de9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea0:	4770      	bx	lr
	...

0800dea4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b084      	sub	sp, #16
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
 800deac:	460b      	mov	r3, r1
 800deae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800deb0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800deb4:	f002 fd98 	bl	80109e8 <USBD_static_malloc>
 800deb8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d109      	bne.n	800ded4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	32b0      	adds	r2, #176	@ 0xb0
 800deca:	2100      	movs	r1, #0
 800decc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ded0:	2302      	movs	r3, #2
 800ded2:	e0d4      	b.n	800e07e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ded4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ded8:	2100      	movs	r1, #0
 800deda:	68f8      	ldr	r0, [r7, #12]
 800dedc:	f002 fe04 	bl	8010ae8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	32b0      	adds	r2, #176	@ 0xb0
 800deea:	68f9      	ldr	r1, [r7, #12]
 800deec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	32b0      	adds	r2, #176	@ 0xb0
 800defa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	7c1b      	ldrb	r3, [r3, #16]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d138      	bne.n	800df7e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800df0c:	4b5e      	ldr	r3, [pc, #376]	@ (800e088 <USBD_CDC_Init+0x1e4>)
 800df0e:	7819      	ldrb	r1, [r3, #0]
 800df10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df14:	2202      	movs	r2, #2
 800df16:	6878      	ldr	r0, [r7, #4]
 800df18:	f002 fc43 	bl	80107a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800df1c:	4b5a      	ldr	r3, [pc, #360]	@ (800e088 <USBD_CDC_Init+0x1e4>)
 800df1e:	781b      	ldrb	r3, [r3, #0]
 800df20:	f003 020f 	and.w	r2, r3, #15
 800df24:	6879      	ldr	r1, [r7, #4]
 800df26:	4613      	mov	r3, r2
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	4413      	add	r3, r2
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	440b      	add	r3, r1
 800df30:	3324      	adds	r3, #36	@ 0x24
 800df32:	2201      	movs	r2, #1
 800df34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800df36:	4b55      	ldr	r3, [pc, #340]	@ (800e08c <USBD_CDC_Init+0x1e8>)
 800df38:	7819      	ldrb	r1, [r3, #0]
 800df3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df3e:	2202      	movs	r2, #2
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f002 fc2e 	bl	80107a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800df46:	4b51      	ldr	r3, [pc, #324]	@ (800e08c <USBD_CDC_Init+0x1e8>)
 800df48:	781b      	ldrb	r3, [r3, #0]
 800df4a:	f003 020f 	and.w	r2, r3, #15
 800df4e:	6879      	ldr	r1, [r7, #4]
 800df50:	4613      	mov	r3, r2
 800df52:	009b      	lsls	r3, r3, #2
 800df54:	4413      	add	r3, r2
 800df56:	009b      	lsls	r3, r3, #2
 800df58:	440b      	add	r3, r1
 800df5a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800df5e:	2201      	movs	r2, #1
 800df60:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800df62:	4b4b      	ldr	r3, [pc, #300]	@ (800e090 <USBD_CDC_Init+0x1ec>)
 800df64:	781b      	ldrb	r3, [r3, #0]
 800df66:	f003 020f 	and.w	r2, r3, #15
 800df6a:	6879      	ldr	r1, [r7, #4]
 800df6c:	4613      	mov	r3, r2
 800df6e:	009b      	lsls	r3, r3, #2
 800df70:	4413      	add	r3, r2
 800df72:	009b      	lsls	r3, r3, #2
 800df74:	440b      	add	r3, r1
 800df76:	3326      	adds	r3, #38	@ 0x26
 800df78:	2210      	movs	r2, #16
 800df7a:	801a      	strh	r2, [r3, #0]
 800df7c:	e035      	b.n	800dfea <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800df7e:	4b42      	ldr	r3, [pc, #264]	@ (800e088 <USBD_CDC_Init+0x1e4>)
 800df80:	7819      	ldrb	r1, [r3, #0]
 800df82:	2340      	movs	r3, #64	@ 0x40
 800df84:	2202      	movs	r2, #2
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f002 fc0b 	bl	80107a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800df8c:	4b3e      	ldr	r3, [pc, #248]	@ (800e088 <USBD_CDC_Init+0x1e4>)
 800df8e:	781b      	ldrb	r3, [r3, #0]
 800df90:	f003 020f 	and.w	r2, r3, #15
 800df94:	6879      	ldr	r1, [r7, #4]
 800df96:	4613      	mov	r3, r2
 800df98:	009b      	lsls	r3, r3, #2
 800df9a:	4413      	add	r3, r2
 800df9c:	009b      	lsls	r3, r3, #2
 800df9e:	440b      	add	r3, r1
 800dfa0:	3324      	adds	r3, #36	@ 0x24
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800dfa6:	4b39      	ldr	r3, [pc, #228]	@ (800e08c <USBD_CDC_Init+0x1e8>)
 800dfa8:	7819      	ldrb	r1, [r3, #0]
 800dfaa:	2340      	movs	r3, #64	@ 0x40
 800dfac:	2202      	movs	r2, #2
 800dfae:	6878      	ldr	r0, [r7, #4]
 800dfb0:	f002 fbf7 	bl	80107a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800dfb4:	4b35      	ldr	r3, [pc, #212]	@ (800e08c <USBD_CDC_Init+0x1e8>)
 800dfb6:	781b      	ldrb	r3, [r3, #0]
 800dfb8:	f003 020f 	and.w	r2, r3, #15
 800dfbc:	6879      	ldr	r1, [r7, #4]
 800dfbe:	4613      	mov	r3, r2
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	4413      	add	r3, r2
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	440b      	add	r3, r1
 800dfc8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dfcc:	2201      	movs	r2, #1
 800dfce:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dfd0:	4b2f      	ldr	r3, [pc, #188]	@ (800e090 <USBD_CDC_Init+0x1ec>)
 800dfd2:	781b      	ldrb	r3, [r3, #0]
 800dfd4:	f003 020f 	and.w	r2, r3, #15
 800dfd8:	6879      	ldr	r1, [r7, #4]
 800dfda:	4613      	mov	r3, r2
 800dfdc:	009b      	lsls	r3, r3, #2
 800dfde:	4413      	add	r3, r2
 800dfe0:	009b      	lsls	r3, r3, #2
 800dfe2:	440b      	add	r3, r1
 800dfe4:	3326      	adds	r3, #38	@ 0x26
 800dfe6:	2210      	movs	r2, #16
 800dfe8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dfea:	4b29      	ldr	r3, [pc, #164]	@ (800e090 <USBD_CDC_Init+0x1ec>)
 800dfec:	7819      	ldrb	r1, [r3, #0]
 800dfee:	2308      	movs	r3, #8
 800dff0:	2203      	movs	r2, #3
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f002 fbd5 	bl	80107a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800dff8:	4b25      	ldr	r3, [pc, #148]	@ (800e090 <USBD_CDC_Init+0x1ec>)
 800dffa:	781b      	ldrb	r3, [r3, #0]
 800dffc:	f003 020f 	and.w	r2, r3, #15
 800e000:	6879      	ldr	r1, [r7, #4]
 800e002:	4613      	mov	r3, r2
 800e004:	009b      	lsls	r3, r3, #2
 800e006:	4413      	add	r3, r2
 800e008:	009b      	lsls	r3, r3, #2
 800e00a:	440b      	add	r3, r1
 800e00c:	3324      	adds	r3, #36	@ 0x24
 800e00e:	2201      	movs	r2, #1
 800e010:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	2200      	movs	r2, #0
 800e016:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e020:	687a      	ldr	r2, [r7, #4]
 800e022:	33b0      	adds	r3, #176	@ 0xb0
 800e024:	009b      	lsls	r3, r3, #2
 800e026:	4413      	add	r3, r2
 800e028:	685b      	ldr	r3, [r3, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	2200      	movs	r2, #0
 800e032:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	2200      	movs	r2, #0
 800e03a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800e044:	2b00      	cmp	r3, #0
 800e046:	d101      	bne.n	800e04c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800e048:	2302      	movs	r3, #2
 800e04a:	e018      	b.n	800e07e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	7c1b      	ldrb	r3, [r3, #16]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d10a      	bne.n	800e06a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e054:	4b0d      	ldr	r3, [pc, #52]	@ (800e08c <USBD_CDC_Init+0x1e8>)
 800e056:	7819      	ldrb	r1, [r3, #0]
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e05e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f002 fc8c 	bl	8010980 <USBD_LL_PrepareReceive>
 800e068:	e008      	b.n	800e07c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e06a:	4b08      	ldr	r3, [pc, #32]	@ (800e08c <USBD_CDC_Init+0x1e8>)
 800e06c:	7819      	ldrb	r1, [r3, #0]
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e074:	2340      	movs	r3, #64	@ 0x40
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f002 fc82 	bl	8010980 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e07c:	2300      	movs	r3, #0
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3710      	adds	r7, #16
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}
 800e086:	bf00      	nop
 800e088:	24000097 	.word	0x24000097
 800e08c:	24000098 	.word	0x24000098
 800e090:	24000099 	.word	0x24000099

0800e094 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b082      	sub	sp, #8
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	460b      	mov	r3, r1
 800e09e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e0a0:	4b3a      	ldr	r3, [pc, #232]	@ (800e18c <USBD_CDC_DeInit+0xf8>)
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	4619      	mov	r1, r3
 800e0a6:	6878      	ldr	r0, [r7, #4]
 800e0a8:	f002 fba1 	bl	80107ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e0ac:	4b37      	ldr	r3, [pc, #220]	@ (800e18c <USBD_CDC_DeInit+0xf8>)
 800e0ae:	781b      	ldrb	r3, [r3, #0]
 800e0b0:	f003 020f 	and.w	r2, r3, #15
 800e0b4:	6879      	ldr	r1, [r7, #4]
 800e0b6:	4613      	mov	r3, r2
 800e0b8:	009b      	lsls	r3, r3, #2
 800e0ba:	4413      	add	r3, r2
 800e0bc:	009b      	lsls	r3, r3, #2
 800e0be:	440b      	add	r3, r1
 800e0c0:	3324      	adds	r3, #36	@ 0x24
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e0c6:	4b32      	ldr	r3, [pc, #200]	@ (800e190 <USBD_CDC_DeInit+0xfc>)
 800e0c8:	781b      	ldrb	r3, [r3, #0]
 800e0ca:	4619      	mov	r1, r3
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f002 fb8e 	bl	80107ee <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e0d2:	4b2f      	ldr	r3, [pc, #188]	@ (800e190 <USBD_CDC_DeInit+0xfc>)
 800e0d4:	781b      	ldrb	r3, [r3, #0]
 800e0d6:	f003 020f 	and.w	r2, r3, #15
 800e0da:	6879      	ldr	r1, [r7, #4]
 800e0dc:	4613      	mov	r3, r2
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	440b      	add	r3, r1
 800e0e6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e0ee:	4b29      	ldr	r3, [pc, #164]	@ (800e194 <USBD_CDC_DeInit+0x100>)
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f002 fb7a 	bl	80107ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e0fa:	4b26      	ldr	r3, [pc, #152]	@ (800e194 <USBD_CDC_DeInit+0x100>)
 800e0fc:	781b      	ldrb	r3, [r3, #0]
 800e0fe:	f003 020f 	and.w	r2, r3, #15
 800e102:	6879      	ldr	r1, [r7, #4]
 800e104:	4613      	mov	r3, r2
 800e106:	009b      	lsls	r3, r3, #2
 800e108:	4413      	add	r3, r2
 800e10a:	009b      	lsls	r3, r3, #2
 800e10c:	440b      	add	r3, r1
 800e10e:	3324      	adds	r3, #36	@ 0x24
 800e110:	2200      	movs	r2, #0
 800e112:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e114:	4b1f      	ldr	r3, [pc, #124]	@ (800e194 <USBD_CDC_DeInit+0x100>)
 800e116:	781b      	ldrb	r3, [r3, #0]
 800e118:	f003 020f 	and.w	r2, r3, #15
 800e11c:	6879      	ldr	r1, [r7, #4]
 800e11e:	4613      	mov	r3, r2
 800e120:	009b      	lsls	r3, r3, #2
 800e122:	4413      	add	r3, r2
 800e124:	009b      	lsls	r3, r3, #2
 800e126:	440b      	add	r3, r1
 800e128:	3326      	adds	r3, #38	@ 0x26
 800e12a:	2200      	movs	r2, #0
 800e12c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	32b0      	adds	r2, #176	@ 0xb0
 800e138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d01f      	beq.n	800e180 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e146:	687a      	ldr	r2, [r7, #4]
 800e148:	33b0      	adds	r3, #176	@ 0xb0
 800e14a:	009b      	lsls	r3, r3, #2
 800e14c:	4413      	add	r3, r2
 800e14e:	685b      	ldr	r3, [r3, #4]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	32b0      	adds	r2, #176	@ 0xb0
 800e15e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e162:	4618      	mov	r0, r3
 800e164:	f002 fc4e 	bl	8010a04 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	32b0      	adds	r2, #176	@ 0xb0
 800e172:	2100      	movs	r1, #0
 800e174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2200      	movs	r2, #0
 800e17c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e180:	2300      	movs	r3, #0
}
 800e182:	4618      	mov	r0, r3
 800e184:	3708      	adds	r7, #8
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}
 800e18a:	bf00      	nop
 800e18c:	24000097 	.word	0x24000097
 800e190:	24000098 	.word	0x24000098
 800e194:	24000099 	.word	0x24000099

0800e198 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b086      	sub	sp, #24
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
 800e1a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	32b0      	adds	r2, #176	@ 0xb0
 800e1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e1be:	693b      	ldr	r3, [r7, #16]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d101      	bne.n	800e1c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e1c4:	2303      	movs	r3, #3
 800e1c6:	e0bf      	b.n	800e348 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	781b      	ldrb	r3, [r3, #0]
 800e1cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d050      	beq.n	800e276 <USBD_CDC_Setup+0xde>
 800e1d4:	2b20      	cmp	r3, #32
 800e1d6:	f040 80af 	bne.w	800e338 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	88db      	ldrh	r3, [r3, #6]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d03a      	beq.n	800e258 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	781b      	ldrb	r3, [r3, #0]
 800e1e6:	b25b      	sxtb	r3, r3
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	da1b      	bge.n	800e224 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e1f2:	687a      	ldr	r2, [r7, #4]
 800e1f4:	33b0      	adds	r3, #176	@ 0xb0
 800e1f6:	009b      	lsls	r3, r3, #2
 800e1f8:	4413      	add	r3, r2
 800e1fa:	685b      	ldr	r3, [r3, #4]
 800e1fc:	689b      	ldr	r3, [r3, #8]
 800e1fe:	683a      	ldr	r2, [r7, #0]
 800e200:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e202:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e204:	683a      	ldr	r2, [r7, #0]
 800e206:	88d2      	ldrh	r2, [r2, #6]
 800e208:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	88db      	ldrh	r3, [r3, #6]
 800e20e:	2b07      	cmp	r3, #7
 800e210:	bf28      	it	cs
 800e212:	2307      	movcs	r3, #7
 800e214:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	89fa      	ldrh	r2, [r7, #14]
 800e21a:	4619      	mov	r1, r3
 800e21c:	6878      	ldr	r0, [r7, #4]
 800e21e:	f001 fdbd 	bl	800fd9c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e222:	e090      	b.n	800e346 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	785a      	ldrb	r2, [r3, #1]
 800e228:	693b      	ldr	r3, [r7, #16]
 800e22a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	88db      	ldrh	r3, [r3, #6]
 800e232:	2b3f      	cmp	r3, #63	@ 0x3f
 800e234:	d803      	bhi.n	800e23e <USBD_CDC_Setup+0xa6>
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	88db      	ldrh	r3, [r3, #6]
 800e23a:	b2da      	uxtb	r2, r3
 800e23c:	e000      	b.n	800e240 <USBD_CDC_Setup+0xa8>
 800e23e:	2240      	movs	r2, #64	@ 0x40
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e246:	6939      	ldr	r1, [r7, #16]
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800e24e:	461a      	mov	r2, r3
 800e250:	6878      	ldr	r0, [r7, #4]
 800e252:	f001 fdcf 	bl	800fdf4 <USBD_CtlPrepareRx>
      break;
 800e256:	e076      	b.n	800e346 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e25e:	687a      	ldr	r2, [r7, #4]
 800e260:	33b0      	adds	r3, #176	@ 0xb0
 800e262:	009b      	lsls	r3, r3, #2
 800e264:	4413      	add	r3, r2
 800e266:	685b      	ldr	r3, [r3, #4]
 800e268:	689b      	ldr	r3, [r3, #8]
 800e26a:	683a      	ldr	r2, [r7, #0]
 800e26c:	7850      	ldrb	r0, [r2, #1]
 800e26e:	2200      	movs	r2, #0
 800e270:	6839      	ldr	r1, [r7, #0]
 800e272:	4798      	blx	r3
      break;
 800e274:	e067      	b.n	800e346 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	785b      	ldrb	r3, [r3, #1]
 800e27a:	2b0b      	cmp	r3, #11
 800e27c:	d851      	bhi.n	800e322 <USBD_CDC_Setup+0x18a>
 800e27e:	a201      	add	r2, pc, #4	@ (adr r2, 800e284 <USBD_CDC_Setup+0xec>)
 800e280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e284:	0800e2b5 	.word	0x0800e2b5
 800e288:	0800e331 	.word	0x0800e331
 800e28c:	0800e323 	.word	0x0800e323
 800e290:	0800e323 	.word	0x0800e323
 800e294:	0800e323 	.word	0x0800e323
 800e298:	0800e323 	.word	0x0800e323
 800e29c:	0800e323 	.word	0x0800e323
 800e2a0:	0800e323 	.word	0x0800e323
 800e2a4:	0800e323 	.word	0x0800e323
 800e2a8:	0800e323 	.word	0x0800e323
 800e2ac:	0800e2df 	.word	0x0800e2df
 800e2b0:	0800e309 	.word	0x0800e309
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2ba:	b2db      	uxtb	r3, r3
 800e2bc:	2b03      	cmp	r3, #3
 800e2be:	d107      	bne.n	800e2d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e2c0:	f107 030a 	add.w	r3, r7, #10
 800e2c4:	2202      	movs	r2, #2
 800e2c6:	4619      	mov	r1, r3
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f001 fd67 	bl	800fd9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e2ce:	e032      	b.n	800e336 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e2d0:	6839      	ldr	r1, [r7, #0]
 800e2d2:	6878      	ldr	r0, [r7, #4]
 800e2d4:	f001 fce5 	bl	800fca2 <USBD_CtlError>
            ret = USBD_FAIL;
 800e2d8:	2303      	movs	r3, #3
 800e2da:	75fb      	strb	r3, [r7, #23]
          break;
 800e2dc:	e02b      	b.n	800e336 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2e4:	b2db      	uxtb	r3, r3
 800e2e6:	2b03      	cmp	r3, #3
 800e2e8:	d107      	bne.n	800e2fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e2ea:	f107 030d 	add.w	r3, r7, #13
 800e2ee:	2201      	movs	r2, #1
 800e2f0:	4619      	mov	r1, r3
 800e2f2:	6878      	ldr	r0, [r7, #4]
 800e2f4:	f001 fd52 	bl	800fd9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e2f8:	e01d      	b.n	800e336 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e2fa:	6839      	ldr	r1, [r7, #0]
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f001 fcd0 	bl	800fca2 <USBD_CtlError>
            ret = USBD_FAIL;
 800e302:	2303      	movs	r3, #3
 800e304:	75fb      	strb	r3, [r7, #23]
          break;
 800e306:	e016      	b.n	800e336 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e30e:	b2db      	uxtb	r3, r3
 800e310:	2b03      	cmp	r3, #3
 800e312:	d00f      	beq.n	800e334 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e314:	6839      	ldr	r1, [r7, #0]
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f001 fcc3 	bl	800fca2 <USBD_CtlError>
            ret = USBD_FAIL;
 800e31c:	2303      	movs	r3, #3
 800e31e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e320:	e008      	b.n	800e334 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e322:	6839      	ldr	r1, [r7, #0]
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f001 fcbc 	bl	800fca2 <USBD_CtlError>
          ret = USBD_FAIL;
 800e32a:	2303      	movs	r3, #3
 800e32c:	75fb      	strb	r3, [r7, #23]
          break;
 800e32e:	e002      	b.n	800e336 <USBD_CDC_Setup+0x19e>
          break;
 800e330:	bf00      	nop
 800e332:	e008      	b.n	800e346 <USBD_CDC_Setup+0x1ae>
          break;
 800e334:	bf00      	nop
      }
      break;
 800e336:	e006      	b.n	800e346 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e338:	6839      	ldr	r1, [r7, #0]
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f001 fcb1 	bl	800fca2 <USBD_CtlError>
      ret = USBD_FAIL;
 800e340:	2303      	movs	r3, #3
 800e342:	75fb      	strb	r3, [r7, #23]
      break;
 800e344:	bf00      	nop
  }

  return (uint8_t)ret;
 800e346:	7dfb      	ldrb	r3, [r7, #23]
}
 800e348:	4618      	mov	r0, r3
 800e34a:	3718      	adds	r7, #24
 800e34c:	46bd      	mov	sp, r7
 800e34e:	bd80      	pop	{r7, pc}

0800e350 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b084      	sub	sp, #16
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
 800e358:	460b      	mov	r3, r1
 800e35a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e362:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	32b0      	adds	r2, #176	@ 0xb0
 800e36e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d101      	bne.n	800e37a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e376:	2303      	movs	r3, #3
 800e378:	e065      	b.n	800e446 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	32b0      	adds	r2, #176	@ 0xb0
 800e384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e388:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e38a:	78fb      	ldrb	r3, [r7, #3]
 800e38c:	f003 020f 	and.w	r2, r3, #15
 800e390:	6879      	ldr	r1, [r7, #4]
 800e392:	4613      	mov	r3, r2
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	4413      	add	r3, r2
 800e398:	009b      	lsls	r3, r3, #2
 800e39a:	440b      	add	r3, r1
 800e39c:	3318      	adds	r3, #24
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d02f      	beq.n	800e404 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e3a4:	78fb      	ldrb	r3, [r7, #3]
 800e3a6:	f003 020f 	and.w	r2, r3, #15
 800e3aa:	6879      	ldr	r1, [r7, #4]
 800e3ac:	4613      	mov	r3, r2
 800e3ae:	009b      	lsls	r3, r3, #2
 800e3b0:	4413      	add	r3, r2
 800e3b2:	009b      	lsls	r3, r3, #2
 800e3b4:	440b      	add	r3, r1
 800e3b6:	3318      	adds	r3, #24
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	78fb      	ldrb	r3, [r7, #3]
 800e3bc:	f003 010f 	and.w	r1, r3, #15
 800e3c0:	68f8      	ldr	r0, [r7, #12]
 800e3c2:	460b      	mov	r3, r1
 800e3c4:	00db      	lsls	r3, r3, #3
 800e3c6:	440b      	add	r3, r1
 800e3c8:	009b      	lsls	r3, r3, #2
 800e3ca:	4403      	add	r3, r0
 800e3cc:	331c      	adds	r3, #28
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	fbb2 f1f3 	udiv	r1, r2, r3
 800e3d4:	fb01 f303 	mul.w	r3, r1, r3
 800e3d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d112      	bne.n	800e404 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e3de:	78fb      	ldrb	r3, [r7, #3]
 800e3e0:	f003 020f 	and.w	r2, r3, #15
 800e3e4:	6879      	ldr	r1, [r7, #4]
 800e3e6:	4613      	mov	r3, r2
 800e3e8:	009b      	lsls	r3, r3, #2
 800e3ea:	4413      	add	r3, r2
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	440b      	add	r3, r1
 800e3f0:	3318      	adds	r3, #24
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e3f6:	78f9      	ldrb	r1, [r7, #3]
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	f002 fa9e 	bl	801093e <USBD_LL_Transmit>
 800e402:	e01f      	b.n	800e444 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	2200      	movs	r2, #0
 800e408:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e412:	687a      	ldr	r2, [r7, #4]
 800e414:	33b0      	adds	r3, #176	@ 0xb0
 800e416:	009b      	lsls	r3, r3, #2
 800e418:	4413      	add	r3, r2
 800e41a:	685b      	ldr	r3, [r3, #4]
 800e41c:	691b      	ldr	r3, [r3, #16]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d010      	beq.n	800e444 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e428:	687a      	ldr	r2, [r7, #4]
 800e42a:	33b0      	adds	r3, #176	@ 0xb0
 800e42c:	009b      	lsls	r3, r3, #2
 800e42e:	4413      	add	r3, r2
 800e430:	685b      	ldr	r3, [r3, #4]
 800e432:	691b      	ldr	r3, [r3, #16]
 800e434:	68ba      	ldr	r2, [r7, #8]
 800e436:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e43a:	68ba      	ldr	r2, [r7, #8]
 800e43c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e440:	78fa      	ldrb	r2, [r7, #3]
 800e442:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e444:	2300      	movs	r3, #0
}
 800e446:	4618      	mov	r0, r3
 800e448:	3710      	adds	r7, #16
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}

0800e44e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e44e:	b580      	push	{r7, lr}
 800e450:	b084      	sub	sp, #16
 800e452:	af00      	add	r7, sp, #0
 800e454:	6078      	str	r0, [r7, #4]
 800e456:	460b      	mov	r3, r1
 800e458:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	32b0      	adds	r2, #176	@ 0xb0
 800e464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e468:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	32b0      	adds	r2, #176	@ 0xb0
 800e474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d101      	bne.n	800e480 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e47c:	2303      	movs	r3, #3
 800e47e:	e01a      	b.n	800e4b6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e480:	78fb      	ldrb	r3, [r7, #3]
 800e482:	4619      	mov	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f002 fa9c 	bl	80109c2 <USBD_LL_GetRxDataSize>
 800e48a:	4602      	mov	r2, r0
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e498:	687a      	ldr	r2, [r7, #4]
 800e49a:	33b0      	adds	r3, #176	@ 0xb0
 800e49c:	009b      	lsls	r3, r3, #2
 800e49e:	4413      	add	r3, r2
 800e4a0:	685b      	ldr	r3, [r3, #4]
 800e4a2:	68db      	ldr	r3, [r3, #12]
 800e4a4:	68fa      	ldr	r2, [r7, #12]
 800e4a6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e4aa:	68fa      	ldr	r2, [r7, #12]
 800e4ac:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e4b0:	4611      	mov	r1, r2
 800e4b2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e4b4:	2300      	movs	r3, #0
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3710      	adds	r7, #16
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b084      	sub	sp, #16
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	32b0      	adds	r2, #176	@ 0xb0
 800e4d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d101      	bne.n	800e4e0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e4dc:	2303      	movs	r3, #3
 800e4de:	e024      	b.n	800e52a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	33b0      	adds	r3, #176	@ 0xb0
 800e4ea:	009b      	lsls	r3, r3, #2
 800e4ec:	4413      	add	r3, r2
 800e4ee:	685b      	ldr	r3, [r3, #4]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d019      	beq.n	800e528 <USBD_CDC_EP0_RxReady+0x6a>
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e4fa:	2bff      	cmp	r3, #255	@ 0xff
 800e4fc:	d014      	beq.n	800e528 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e504:	687a      	ldr	r2, [r7, #4]
 800e506:	33b0      	adds	r3, #176	@ 0xb0
 800e508:	009b      	lsls	r3, r3, #2
 800e50a:	4413      	add	r3, r2
 800e50c:	685b      	ldr	r3, [r3, #4]
 800e50e:	689b      	ldr	r3, [r3, #8]
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e516:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e518:	68fa      	ldr	r2, [r7, #12]
 800e51a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e51e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	22ff      	movs	r2, #255	@ 0xff
 800e524:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e528:	2300      	movs	r3, #0
}
 800e52a:	4618      	mov	r0, r3
 800e52c:	3710      	adds	r7, #16
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd80      	pop	{r7, pc}
	...

0800e534 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b086      	sub	sp, #24
 800e538:	af00      	add	r7, sp, #0
 800e53a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e53c:	2182      	movs	r1, #130	@ 0x82
 800e53e:	4818      	ldr	r0, [pc, #96]	@ (800e5a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e540:	f000 fd4f 	bl	800efe2 <USBD_GetEpDesc>
 800e544:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e546:	2101      	movs	r1, #1
 800e548:	4815      	ldr	r0, [pc, #84]	@ (800e5a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e54a:	f000 fd4a 	bl	800efe2 <USBD_GetEpDesc>
 800e54e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e550:	2181      	movs	r1, #129	@ 0x81
 800e552:	4813      	ldr	r0, [pc, #76]	@ (800e5a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e554:	f000 fd45 	bl	800efe2 <USBD_GetEpDesc>
 800e558:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e55a:	697b      	ldr	r3, [r7, #20]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d002      	beq.n	800e566 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	2210      	movs	r2, #16
 800e564:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e566:	693b      	ldr	r3, [r7, #16]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d006      	beq.n	800e57a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e56c:	693b      	ldr	r3, [r7, #16]
 800e56e:	2200      	movs	r2, #0
 800e570:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e574:	711a      	strb	r2, [r3, #4]
 800e576:	2200      	movs	r2, #0
 800e578:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d006      	beq.n	800e58e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2200      	movs	r2, #0
 800e584:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e588:	711a      	strb	r2, [r3, #4]
 800e58a:	2200      	movs	r2, #0
 800e58c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2243      	movs	r2, #67	@ 0x43
 800e592:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e594:	4b02      	ldr	r3, [pc, #8]	@ (800e5a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e596:	4618      	mov	r0, r3
 800e598:	3718      	adds	r7, #24
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}
 800e59e:	bf00      	nop
 800e5a0:	24000054 	.word	0x24000054

0800e5a4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b086      	sub	sp, #24
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e5ac:	2182      	movs	r1, #130	@ 0x82
 800e5ae:	4818      	ldr	r0, [pc, #96]	@ (800e610 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e5b0:	f000 fd17 	bl	800efe2 <USBD_GetEpDesc>
 800e5b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e5b6:	2101      	movs	r1, #1
 800e5b8:	4815      	ldr	r0, [pc, #84]	@ (800e610 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e5ba:	f000 fd12 	bl	800efe2 <USBD_GetEpDesc>
 800e5be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e5c0:	2181      	movs	r1, #129	@ 0x81
 800e5c2:	4813      	ldr	r0, [pc, #76]	@ (800e610 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e5c4:	f000 fd0d 	bl	800efe2 <USBD_GetEpDesc>
 800e5c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e5ca:	697b      	ldr	r3, [r7, #20]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d002      	beq.n	800e5d6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	2210      	movs	r2, #16
 800e5d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d006      	beq.n	800e5ea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e5dc:	693b      	ldr	r3, [r7, #16]
 800e5de:	2200      	movs	r2, #0
 800e5e0:	711a      	strb	r2, [r3, #4]
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	f042 0202 	orr.w	r2, r2, #2
 800e5e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d006      	beq.n	800e5fe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	2200      	movs	r2, #0
 800e5f4:	711a      	strb	r2, [r3, #4]
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	f042 0202 	orr.w	r2, r2, #2
 800e5fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2243      	movs	r2, #67	@ 0x43
 800e602:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e604:	4b02      	ldr	r3, [pc, #8]	@ (800e610 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e606:	4618      	mov	r0, r3
 800e608:	3718      	adds	r7, #24
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}
 800e60e:	bf00      	nop
 800e610:	24000054 	.word	0x24000054

0800e614 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b086      	sub	sp, #24
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e61c:	2182      	movs	r1, #130	@ 0x82
 800e61e:	4818      	ldr	r0, [pc, #96]	@ (800e680 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e620:	f000 fcdf 	bl	800efe2 <USBD_GetEpDesc>
 800e624:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e626:	2101      	movs	r1, #1
 800e628:	4815      	ldr	r0, [pc, #84]	@ (800e680 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e62a:	f000 fcda 	bl	800efe2 <USBD_GetEpDesc>
 800e62e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e630:	2181      	movs	r1, #129	@ 0x81
 800e632:	4813      	ldr	r0, [pc, #76]	@ (800e680 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e634:	f000 fcd5 	bl	800efe2 <USBD_GetEpDesc>
 800e638:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e63a:	697b      	ldr	r3, [r7, #20]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d002      	beq.n	800e646 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	2210      	movs	r2, #16
 800e644:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e646:	693b      	ldr	r3, [r7, #16]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d006      	beq.n	800e65a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e64c:	693b      	ldr	r3, [r7, #16]
 800e64e:	2200      	movs	r2, #0
 800e650:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e654:	711a      	strb	r2, [r3, #4]
 800e656:	2200      	movs	r2, #0
 800e658:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d006      	beq.n	800e66e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	2200      	movs	r2, #0
 800e664:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e668:	711a      	strb	r2, [r3, #4]
 800e66a:	2200      	movs	r2, #0
 800e66c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2243      	movs	r2, #67	@ 0x43
 800e672:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e674:	4b02      	ldr	r3, [pc, #8]	@ (800e680 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e676:	4618      	mov	r0, r3
 800e678:	3718      	adds	r7, #24
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bd80      	pop	{r7, pc}
 800e67e:	bf00      	nop
 800e680:	24000054 	.word	0x24000054

0800e684 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	220a      	movs	r2, #10
 800e690:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e692:	4b03      	ldr	r3, [pc, #12]	@ (800e6a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e694:	4618      	mov	r0, r3
 800e696:	370c      	adds	r7, #12
 800e698:	46bd      	mov	sp, r7
 800e69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69e:	4770      	bx	lr
 800e6a0:	24000010 	.word	0x24000010

0800e6a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b083      	sub	sp, #12
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e6ae:	683b      	ldr	r3, [r7, #0]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d101      	bne.n	800e6b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e6b4:	2303      	movs	r3, #3
 800e6b6:	e009      	b.n	800e6cc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e6be:	687a      	ldr	r2, [r7, #4]
 800e6c0:	33b0      	adds	r3, #176	@ 0xb0
 800e6c2:	009b      	lsls	r3, r3, #2
 800e6c4:	4413      	add	r3, r2
 800e6c6:	683a      	ldr	r2, [r7, #0]
 800e6c8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e6ca:	2300      	movs	r3, #0
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	370c      	adds	r7, #12
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d6:	4770      	bx	lr

0800e6d8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e6d8:	b480      	push	{r7}
 800e6da:	b087      	sub	sp, #28
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	60f8      	str	r0, [r7, #12]
 800e6e0:	60b9      	str	r1, [r7, #8]
 800e6e2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	32b0      	adds	r2, #176	@ 0xb0
 800e6ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6f2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e6f4:	697b      	ldr	r3, [r7, #20]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d101      	bne.n	800e6fe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e6fa:	2303      	movs	r3, #3
 800e6fc:	e008      	b.n	800e710 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	68ba      	ldr	r2, [r7, #8]
 800e702:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e706:	697b      	ldr	r3, [r7, #20]
 800e708:	687a      	ldr	r2, [r7, #4]
 800e70a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e70e:	2300      	movs	r3, #0
}
 800e710:	4618      	mov	r0, r3
 800e712:	371c      	adds	r7, #28
 800e714:	46bd      	mov	sp, r7
 800e716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71a:	4770      	bx	lr

0800e71c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b085      	sub	sp, #20
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	32b0      	adds	r2, #176	@ 0xb0
 800e730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e734:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d101      	bne.n	800e740 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e73c:	2303      	movs	r3, #3
 800e73e:	e004      	b.n	800e74a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	683a      	ldr	r2, [r7, #0]
 800e744:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e748:	2300      	movs	r3, #0
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3714      	adds	r7, #20
 800e74e:	46bd      	mov	sp, r7
 800e750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e754:	4770      	bx	lr
	...

0800e758 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b084      	sub	sp, #16
 800e75c:	af00      	add	r7, sp, #0
 800e75e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	32b0      	adds	r2, #176	@ 0xb0
 800e76a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e76e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800e770:	2301      	movs	r3, #1
 800e772:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e774:	68bb      	ldr	r3, [r7, #8]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d101      	bne.n	800e77e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e77a:	2303      	movs	r3, #3
 800e77c:	e025      	b.n	800e7ca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800e77e:	68bb      	ldr	r3, [r7, #8]
 800e780:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e784:	2b00      	cmp	r3, #0
 800e786:	d11f      	bne.n	800e7c8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e788:	68bb      	ldr	r3, [r7, #8]
 800e78a:	2201      	movs	r2, #1
 800e78c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800e790:	4b10      	ldr	r3, [pc, #64]	@ (800e7d4 <USBD_CDC_TransmitPacket+0x7c>)
 800e792:	781b      	ldrb	r3, [r3, #0]
 800e794:	f003 020f 	and.w	r2, r3, #15
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800e79e:	6878      	ldr	r0, [r7, #4]
 800e7a0:	4613      	mov	r3, r2
 800e7a2:	009b      	lsls	r3, r3, #2
 800e7a4:	4413      	add	r3, r2
 800e7a6:	009b      	lsls	r3, r3, #2
 800e7a8:	4403      	add	r3, r0
 800e7aa:	3318      	adds	r3, #24
 800e7ac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800e7ae:	4b09      	ldr	r3, [pc, #36]	@ (800e7d4 <USBD_CDC_TransmitPacket+0x7c>)
 800e7b0:	7819      	ldrb	r1, [r3, #0]
 800e7b2:	68bb      	ldr	r3, [r7, #8]
 800e7b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e7b8:	68bb      	ldr	r3, [r7, #8]
 800e7ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e7be:	6878      	ldr	r0, [r7, #4]
 800e7c0:	f002 f8bd 	bl	801093e <USBD_LL_Transmit>

    ret = USBD_OK;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e7c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3710      	adds	r7, #16
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}
 800e7d2:	bf00      	nop
 800e7d4:	24000097 	.word	0x24000097

0800e7d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b084      	sub	sp, #16
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	32b0      	adds	r2, #176	@ 0xb0
 800e7ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7ee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	32b0      	adds	r2, #176	@ 0xb0
 800e7fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d101      	bne.n	800e806 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e802:	2303      	movs	r3, #3
 800e804:	e018      	b.n	800e838 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	7c1b      	ldrb	r3, [r3, #16]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d10a      	bne.n	800e824 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e80e:	4b0c      	ldr	r3, [pc, #48]	@ (800e840 <USBD_CDC_ReceivePacket+0x68>)
 800e810:	7819      	ldrb	r1, [r3, #0]
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e818:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e81c:	6878      	ldr	r0, [r7, #4]
 800e81e:	f002 f8af 	bl	8010980 <USBD_LL_PrepareReceive>
 800e822:	e008      	b.n	800e836 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e824:	4b06      	ldr	r3, [pc, #24]	@ (800e840 <USBD_CDC_ReceivePacket+0x68>)
 800e826:	7819      	ldrb	r1, [r3, #0]
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e82e:	2340      	movs	r3, #64	@ 0x40
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f002 f8a5 	bl	8010980 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e836:	2300      	movs	r3, #0
}
 800e838:	4618      	mov	r0, r3
 800e83a:	3710      	adds	r7, #16
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}
 800e840:	24000098 	.word	0x24000098

0800e844 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b086      	sub	sp, #24
 800e848:	af00      	add	r7, sp, #0
 800e84a:	60f8      	str	r0, [r7, #12]
 800e84c:	60b9      	str	r1, [r7, #8]
 800e84e:	4613      	mov	r3, r2
 800e850:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d101      	bne.n	800e85c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e858:	2303      	movs	r3, #3
 800e85a:	e01f      	b.n	800e89c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2200      	movs	r2, #0
 800e860:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	2200      	movs	r2, #0
 800e868:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	2200      	movs	r2, #0
 800e870:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e874:	68bb      	ldr	r3, [r7, #8]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d003      	beq.n	800e882 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	68ba      	ldr	r2, [r7, #8]
 800e87e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	2201      	movs	r2, #1
 800e886:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	79fa      	ldrb	r2, [r7, #7]
 800e88e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e890:	68f8      	ldr	r0, [r7, #12]
 800e892:	f001 ff19 	bl	80106c8 <USBD_LL_Init>
 800e896:	4603      	mov	r3, r0
 800e898:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e89a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	3718      	adds	r7, #24
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}

0800e8a4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d101      	bne.n	800e8bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e8b8:	2303      	movs	r3, #3
 800e8ba:	e025      	b.n	800e908 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	683a      	ldr	r2, [r7, #0]
 800e8c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	32ae      	adds	r2, #174	@ 0xae
 800e8ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d00f      	beq.n	800e8f8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	32ae      	adds	r2, #174	@ 0xae
 800e8e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8e8:	f107 020e 	add.w	r2, r7, #14
 800e8ec:	4610      	mov	r0, r2
 800e8ee:	4798      	blx	r3
 800e8f0:	4602      	mov	r2, r0
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e8fe:	1c5a      	adds	r2, r3, #1
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3710      	adds	r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b082      	sub	sp, #8
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f001 ff27 	bl	801076c <USBD_LL_Start>
 800e91e:	4603      	mov	r3, r0
}
 800e920:	4618      	mov	r0, r3
 800e922:	3708      	adds	r7, #8
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e928:	b480      	push	{r7}
 800e92a:	b083      	sub	sp, #12
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e930:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e932:	4618      	mov	r0, r3
 800e934:	370c      	adds	r7, #12
 800e936:	46bd      	mov	sp, r7
 800e938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93c:	4770      	bx	lr

0800e93e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e93e:	b580      	push	{r7, lr}
 800e940:	b084      	sub	sp, #16
 800e942:	af00      	add	r7, sp, #0
 800e944:	6078      	str	r0, [r7, #4]
 800e946:	460b      	mov	r3, r1
 800e948:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e94a:	2300      	movs	r3, #0
 800e94c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e954:	2b00      	cmp	r3, #0
 800e956:	d009      	beq.n	800e96c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	78fa      	ldrb	r2, [r7, #3]
 800e962:	4611      	mov	r1, r2
 800e964:	6878      	ldr	r0, [r7, #4]
 800e966:	4798      	blx	r3
 800e968:	4603      	mov	r3, r0
 800e96a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3710      	adds	r7, #16
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}

0800e976 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e976:	b580      	push	{r7, lr}
 800e978:	b084      	sub	sp, #16
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	6078      	str	r0, [r7, #4]
 800e97e:	460b      	mov	r3, r1
 800e980:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e982:	2300      	movs	r3, #0
 800e984:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e98c:	685b      	ldr	r3, [r3, #4]
 800e98e:	78fa      	ldrb	r2, [r7, #3]
 800e990:	4611      	mov	r1, r2
 800e992:	6878      	ldr	r0, [r7, #4]
 800e994:	4798      	blx	r3
 800e996:	4603      	mov	r3, r0
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d001      	beq.n	800e9a0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e99c:	2303      	movs	r3, #3
 800e99e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e9a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	3710      	adds	r7, #16
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	bd80      	pop	{r7, pc}

0800e9aa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e9aa:	b580      	push	{r7, lr}
 800e9ac:	b084      	sub	sp, #16
 800e9ae:	af00      	add	r7, sp, #0
 800e9b0:	6078      	str	r0, [r7, #4]
 800e9b2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e9ba:	6839      	ldr	r1, [r7, #0]
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f001 f936 	bl	800fc2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e9d0:	461a      	mov	r2, r3
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e9de:	f003 031f 	and.w	r3, r3, #31
 800e9e2:	2b02      	cmp	r3, #2
 800e9e4:	d01a      	beq.n	800ea1c <USBD_LL_SetupStage+0x72>
 800e9e6:	2b02      	cmp	r3, #2
 800e9e8:	d822      	bhi.n	800ea30 <USBD_LL_SetupStage+0x86>
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d002      	beq.n	800e9f4 <USBD_LL_SetupStage+0x4a>
 800e9ee:	2b01      	cmp	r3, #1
 800e9f0:	d00a      	beq.n	800ea08 <USBD_LL_SetupStage+0x5e>
 800e9f2:	e01d      	b.n	800ea30 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e9fa:	4619      	mov	r1, r3
 800e9fc:	6878      	ldr	r0, [r7, #4]
 800e9fe:	f000 fb63 	bl	800f0c8 <USBD_StdDevReq>
 800ea02:	4603      	mov	r3, r0
 800ea04:	73fb      	strb	r3, [r7, #15]
      break;
 800ea06:	e020      	b.n	800ea4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ea0e:	4619      	mov	r1, r3
 800ea10:	6878      	ldr	r0, [r7, #4]
 800ea12:	f000 fbcb 	bl	800f1ac <USBD_StdItfReq>
 800ea16:	4603      	mov	r3, r0
 800ea18:	73fb      	strb	r3, [r7, #15]
      break;
 800ea1a:	e016      	b.n	800ea4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ea22:	4619      	mov	r1, r3
 800ea24:	6878      	ldr	r0, [r7, #4]
 800ea26:	f000 fc2d 	bl	800f284 <USBD_StdEPReq>
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	73fb      	strb	r3, [r7, #15]
      break;
 800ea2e:	e00c      	b.n	800ea4a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ea36:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ea3a:	b2db      	uxtb	r3, r3
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	6878      	ldr	r0, [r7, #4]
 800ea40:	f001 fef4 	bl	801082c <USBD_LL_StallEP>
 800ea44:	4603      	mov	r3, r0
 800ea46:	73fb      	strb	r3, [r7, #15]
      break;
 800ea48:	bf00      	nop
  }

  return ret;
 800ea4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3710      	adds	r7, #16
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b086      	sub	sp, #24
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	60f8      	str	r0, [r7, #12]
 800ea5c:	460b      	mov	r3, r1
 800ea5e:	607a      	str	r2, [r7, #4]
 800ea60:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ea62:	2300      	movs	r3, #0
 800ea64:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ea66:	7afb      	ldrb	r3, [r7, #11]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d16e      	bne.n	800eb4a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ea72:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ea7a:	2b03      	cmp	r3, #3
 800ea7c:	f040 8098 	bne.w	800ebb0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ea80:	693b      	ldr	r3, [r7, #16]
 800ea82:	689a      	ldr	r2, [r3, #8]
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	68db      	ldr	r3, [r3, #12]
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d913      	bls.n	800eab4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ea8c:	693b      	ldr	r3, [r7, #16]
 800ea8e:	689a      	ldr	r2, [r3, #8]
 800ea90:	693b      	ldr	r3, [r7, #16]
 800ea92:	68db      	ldr	r3, [r3, #12]
 800ea94:	1ad2      	subs	r2, r2, r3
 800ea96:	693b      	ldr	r3, [r7, #16]
 800ea98:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ea9a:	693b      	ldr	r3, [r7, #16]
 800ea9c:	68da      	ldr	r2, [r3, #12]
 800ea9e:	693b      	ldr	r3, [r7, #16]
 800eaa0:	689b      	ldr	r3, [r3, #8]
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	bf28      	it	cs
 800eaa6:	4613      	movcs	r3, r2
 800eaa8:	461a      	mov	r2, r3
 800eaaa:	6879      	ldr	r1, [r7, #4]
 800eaac:	68f8      	ldr	r0, [r7, #12]
 800eaae:	f001 f9be 	bl	800fe2e <USBD_CtlContinueRx>
 800eab2:	e07d      	b.n	800ebb0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800eaba:	f003 031f 	and.w	r3, r3, #31
 800eabe:	2b02      	cmp	r3, #2
 800eac0:	d014      	beq.n	800eaec <USBD_LL_DataOutStage+0x98>
 800eac2:	2b02      	cmp	r3, #2
 800eac4:	d81d      	bhi.n	800eb02 <USBD_LL_DataOutStage+0xae>
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d002      	beq.n	800ead0 <USBD_LL_DataOutStage+0x7c>
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	d003      	beq.n	800ead6 <USBD_LL_DataOutStage+0x82>
 800eace:	e018      	b.n	800eb02 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ead0:	2300      	movs	r3, #0
 800ead2:	75bb      	strb	r3, [r7, #22]
            break;
 800ead4:	e018      	b.n	800eb08 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800eadc:	b2db      	uxtb	r3, r3
 800eade:	4619      	mov	r1, r3
 800eae0:	68f8      	ldr	r0, [r7, #12]
 800eae2:	f000 fa64 	bl	800efae <USBD_CoreFindIF>
 800eae6:	4603      	mov	r3, r0
 800eae8:	75bb      	strb	r3, [r7, #22]
            break;
 800eaea:	e00d      	b.n	800eb08 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800eaf2:	b2db      	uxtb	r3, r3
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	68f8      	ldr	r0, [r7, #12]
 800eaf8:	f000 fa66 	bl	800efc8 <USBD_CoreFindEP>
 800eafc:	4603      	mov	r3, r0
 800eafe:	75bb      	strb	r3, [r7, #22]
            break;
 800eb00:	e002      	b.n	800eb08 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800eb02:	2300      	movs	r3, #0
 800eb04:	75bb      	strb	r3, [r7, #22]
            break;
 800eb06:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800eb08:	7dbb      	ldrb	r3, [r7, #22]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d119      	bne.n	800eb42 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb14:	b2db      	uxtb	r3, r3
 800eb16:	2b03      	cmp	r3, #3
 800eb18:	d113      	bne.n	800eb42 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800eb1a:	7dba      	ldrb	r2, [r7, #22]
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	32ae      	adds	r2, #174	@ 0xae
 800eb20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb24:	691b      	ldr	r3, [r3, #16]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d00b      	beq.n	800eb42 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800eb2a:	7dba      	ldrb	r2, [r7, #22]
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800eb32:	7dba      	ldrb	r2, [r7, #22]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	32ae      	adds	r2, #174	@ 0xae
 800eb38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb3c:	691b      	ldr	r3, [r3, #16]
 800eb3e:	68f8      	ldr	r0, [r7, #12]
 800eb40:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eb42:	68f8      	ldr	r0, [r7, #12]
 800eb44:	f001 f984 	bl	800fe50 <USBD_CtlSendStatus>
 800eb48:	e032      	b.n	800ebb0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800eb4a:	7afb      	ldrb	r3, [r7, #11]
 800eb4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb50:	b2db      	uxtb	r3, r3
 800eb52:	4619      	mov	r1, r3
 800eb54:	68f8      	ldr	r0, [r7, #12]
 800eb56:	f000 fa37 	bl	800efc8 <USBD_CoreFindEP>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eb5e:	7dbb      	ldrb	r3, [r7, #22]
 800eb60:	2bff      	cmp	r3, #255	@ 0xff
 800eb62:	d025      	beq.n	800ebb0 <USBD_LL_DataOutStage+0x15c>
 800eb64:	7dbb      	ldrb	r3, [r7, #22]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d122      	bne.n	800ebb0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb70:	b2db      	uxtb	r3, r3
 800eb72:	2b03      	cmp	r3, #3
 800eb74:	d117      	bne.n	800eba6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800eb76:	7dba      	ldrb	r2, [r7, #22]
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	32ae      	adds	r2, #174	@ 0xae
 800eb7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb80:	699b      	ldr	r3, [r3, #24]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d00f      	beq.n	800eba6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800eb86:	7dba      	ldrb	r2, [r7, #22]
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800eb8e:	7dba      	ldrb	r2, [r7, #22]
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	32ae      	adds	r2, #174	@ 0xae
 800eb94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb98:	699b      	ldr	r3, [r3, #24]
 800eb9a:	7afa      	ldrb	r2, [r7, #11]
 800eb9c:	4611      	mov	r1, r2
 800eb9e:	68f8      	ldr	r0, [r7, #12]
 800eba0:	4798      	blx	r3
 800eba2:	4603      	mov	r3, r0
 800eba4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800eba6:	7dfb      	ldrb	r3, [r7, #23]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d001      	beq.n	800ebb0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800ebac:	7dfb      	ldrb	r3, [r7, #23]
 800ebae:	e000      	b.n	800ebb2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800ebb0:	2300      	movs	r3, #0
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3718      	adds	r7, #24
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}

0800ebba <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ebba:	b580      	push	{r7, lr}
 800ebbc:	b086      	sub	sp, #24
 800ebbe:	af00      	add	r7, sp, #0
 800ebc0:	60f8      	str	r0, [r7, #12]
 800ebc2:	460b      	mov	r3, r1
 800ebc4:	607a      	str	r2, [r7, #4]
 800ebc6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ebc8:	7afb      	ldrb	r3, [r7, #11]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d16f      	bne.n	800ecae <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	3314      	adds	r3, #20
 800ebd2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ebda:	2b02      	cmp	r3, #2
 800ebdc:	d15a      	bne.n	800ec94 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ebde:	693b      	ldr	r3, [r7, #16]
 800ebe0:	689a      	ldr	r2, [r3, #8]
 800ebe2:	693b      	ldr	r3, [r7, #16]
 800ebe4:	68db      	ldr	r3, [r3, #12]
 800ebe6:	429a      	cmp	r2, r3
 800ebe8:	d914      	bls.n	800ec14 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ebea:	693b      	ldr	r3, [r7, #16]
 800ebec:	689a      	ldr	r2, [r3, #8]
 800ebee:	693b      	ldr	r3, [r7, #16]
 800ebf0:	68db      	ldr	r3, [r3, #12]
 800ebf2:	1ad2      	subs	r2, r2, r3
 800ebf4:	693b      	ldr	r3, [r7, #16]
 800ebf6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	689b      	ldr	r3, [r3, #8]
 800ebfc:	461a      	mov	r2, r3
 800ebfe:	6879      	ldr	r1, [r7, #4]
 800ec00:	68f8      	ldr	r0, [r7, #12]
 800ec02:	f001 f8e6 	bl	800fdd2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec06:	2300      	movs	r3, #0
 800ec08:	2200      	movs	r2, #0
 800ec0a:	2100      	movs	r1, #0
 800ec0c:	68f8      	ldr	r0, [r7, #12]
 800ec0e:	f001 feb7 	bl	8010980 <USBD_LL_PrepareReceive>
 800ec12:	e03f      	b.n	800ec94 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ec14:	693b      	ldr	r3, [r7, #16]
 800ec16:	68da      	ldr	r2, [r3, #12]
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	689b      	ldr	r3, [r3, #8]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d11c      	bne.n	800ec5a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ec20:	693b      	ldr	r3, [r7, #16]
 800ec22:	685a      	ldr	r2, [r3, #4]
 800ec24:	693b      	ldr	r3, [r7, #16]
 800ec26:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d316      	bcc.n	800ec5a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ec2c:	693b      	ldr	r3, [r7, #16]
 800ec2e:	685a      	ldr	r2, [r3, #4]
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ec36:	429a      	cmp	r2, r3
 800ec38:	d20f      	bcs.n	800ec5a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	68f8      	ldr	r0, [r7, #12]
 800ec40:	f001 f8c7 	bl	800fdd2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	2200      	movs	r2, #0
 800ec50:	2100      	movs	r1, #0
 800ec52:	68f8      	ldr	r0, [r7, #12]
 800ec54:	f001 fe94 	bl	8010980 <USBD_LL_PrepareReceive>
 800ec58:	e01c      	b.n	800ec94 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec60:	b2db      	uxtb	r3, r3
 800ec62:	2b03      	cmp	r3, #3
 800ec64:	d10f      	bne.n	800ec86 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec6c:	68db      	ldr	r3, [r3, #12]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d009      	beq.n	800ec86 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	2200      	movs	r2, #0
 800ec76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec80:	68db      	ldr	r3, [r3, #12]
 800ec82:	68f8      	ldr	r0, [r7, #12]
 800ec84:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec86:	2180      	movs	r1, #128	@ 0x80
 800ec88:	68f8      	ldr	r0, [r7, #12]
 800ec8a:	f001 fdcf 	bl	801082c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ec8e:	68f8      	ldr	r0, [r7, #12]
 800ec90:	f001 f8f1 	bl	800fe76 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d03a      	beq.n	800ed14 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ec9e:	68f8      	ldr	r0, [r7, #12]
 800eca0:	f7ff fe42 	bl	800e928 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	2200      	movs	r2, #0
 800eca8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ecac:	e032      	b.n	800ed14 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ecae:	7afb      	ldrb	r3, [r7, #11]
 800ecb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ecb4:	b2db      	uxtb	r3, r3
 800ecb6:	4619      	mov	r1, r3
 800ecb8:	68f8      	ldr	r0, [r7, #12]
 800ecba:	f000 f985 	bl	800efc8 <USBD_CoreFindEP>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ecc2:	7dfb      	ldrb	r3, [r7, #23]
 800ecc4:	2bff      	cmp	r3, #255	@ 0xff
 800ecc6:	d025      	beq.n	800ed14 <USBD_LL_DataInStage+0x15a>
 800ecc8:	7dfb      	ldrb	r3, [r7, #23]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d122      	bne.n	800ed14 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ecd4:	b2db      	uxtb	r3, r3
 800ecd6:	2b03      	cmp	r3, #3
 800ecd8:	d11c      	bne.n	800ed14 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ecda:	7dfa      	ldrb	r2, [r7, #23]
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	32ae      	adds	r2, #174	@ 0xae
 800ece0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ece4:	695b      	ldr	r3, [r3, #20]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d014      	beq.n	800ed14 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ecea:	7dfa      	ldrb	r2, [r7, #23]
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ecf2:	7dfa      	ldrb	r2, [r7, #23]
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	32ae      	adds	r2, #174	@ 0xae
 800ecf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecfc:	695b      	ldr	r3, [r3, #20]
 800ecfe:	7afa      	ldrb	r2, [r7, #11]
 800ed00:	4611      	mov	r1, r2
 800ed02:	68f8      	ldr	r0, [r7, #12]
 800ed04:	4798      	blx	r3
 800ed06:	4603      	mov	r3, r0
 800ed08:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ed0a:	7dbb      	ldrb	r3, [r7, #22]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d001      	beq.n	800ed14 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ed10:	7dbb      	ldrb	r3, [r7, #22]
 800ed12:	e000      	b.n	800ed16 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ed14:	2300      	movs	r3, #0
}
 800ed16:	4618      	mov	r0, r3
 800ed18:	3718      	adds	r7, #24
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	bd80      	pop	{r7, pc}

0800ed1e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ed1e:	b580      	push	{r7, lr}
 800ed20:	b084      	sub	sp, #16
 800ed22:	af00      	add	r7, sp, #0
 800ed24:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed26:	2300      	movs	r3, #0
 800ed28:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2201      	movs	r2, #1
 800ed2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	2200      	movs	r2, #0
 800ed36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2200      	movs	r2, #0
 800ed44:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d014      	beq.n	800ed84 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed60:	685b      	ldr	r3, [r3, #4]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d00e      	beq.n	800ed84 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	687a      	ldr	r2, [r7, #4]
 800ed70:	6852      	ldr	r2, [r2, #4]
 800ed72:	b2d2      	uxtb	r2, r2
 800ed74:	4611      	mov	r1, r2
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	4798      	blx	r3
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d001      	beq.n	800ed84 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ed80:	2303      	movs	r3, #3
 800ed82:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed84:	2340      	movs	r3, #64	@ 0x40
 800ed86:	2200      	movs	r2, #0
 800ed88:	2100      	movs	r1, #0
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f001 fd09 	bl	80107a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2201      	movs	r2, #1
 800ed94:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2240      	movs	r2, #64	@ 0x40
 800ed9c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eda0:	2340      	movs	r3, #64	@ 0x40
 800eda2:	2200      	movs	r2, #0
 800eda4:	2180      	movs	r1, #128	@ 0x80
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f001 fcfb 	bl	80107a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	2201      	movs	r2, #1
 800edb0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2240      	movs	r2, #64	@ 0x40
 800edb6:	621a      	str	r2, [r3, #32]

  return ret;
 800edb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edba:	4618      	mov	r0, r3
 800edbc:	3710      	adds	r7, #16
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}

0800edc2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800edc2:	b480      	push	{r7}
 800edc4:	b083      	sub	sp, #12
 800edc6:	af00      	add	r7, sp, #0
 800edc8:	6078      	str	r0, [r7, #4]
 800edca:	460b      	mov	r3, r1
 800edcc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	78fa      	ldrb	r2, [r7, #3]
 800edd2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800edd4:	2300      	movs	r3, #0
}
 800edd6:	4618      	mov	r0, r3
 800edd8:	370c      	adds	r7, #12
 800edda:	46bd      	mov	sp, r7
 800eddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede0:	4770      	bx	lr

0800ede2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ede2:	b480      	push	{r7}
 800ede4:	b083      	sub	sp, #12
 800ede6:	af00      	add	r7, sp, #0
 800ede8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edf0:	b2db      	uxtb	r3, r3
 800edf2:	2b04      	cmp	r3, #4
 800edf4:	d006      	beq.n	800ee04 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edfc:	b2da      	uxtb	r2, r3
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2204      	movs	r2, #4
 800ee08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ee0c:	2300      	movs	r3, #0
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	370c      	adds	r7, #12
 800ee12:	46bd      	mov	sp, r7
 800ee14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee18:	4770      	bx	lr

0800ee1a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ee1a:	b480      	push	{r7}
 800ee1c:	b083      	sub	sp, #12
 800ee1e:	af00      	add	r7, sp, #0
 800ee20:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee28:	b2db      	uxtb	r3, r3
 800ee2a:	2b04      	cmp	r3, #4
 800ee2c:	d106      	bne.n	800ee3c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ee34:	b2da      	uxtb	r2, r3
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ee3c:	2300      	movs	r3, #0
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	370c      	adds	r7, #12
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr

0800ee4a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ee4a:	b580      	push	{r7, lr}
 800ee4c:	b082      	sub	sp, #8
 800ee4e:	af00      	add	r7, sp, #0
 800ee50:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee58:	b2db      	uxtb	r3, r3
 800ee5a:	2b03      	cmp	r3, #3
 800ee5c:	d110      	bne.n	800ee80 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d00b      	beq.n	800ee80 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee6e:	69db      	ldr	r3, [r3, #28]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d005      	beq.n	800ee80 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee7a:	69db      	ldr	r3, [r3, #28]
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ee80:	2300      	movs	r3, #0
}
 800ee82:	4618      	mov	r0, r3
 800ee84:	3708      	adds	r7, #8
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}

0800ee8a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ee8a:	b580      	push	{r7, lr}
 800ee8c:	b082      	sub	sp, #8
 800ee8e:	af00      	add	r7, sp, #0
 800ee90:	6078      	str	r0, [r7, #4]
 800ee92:	460b      	mov	r3, r1
 800ee94:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	32ae      	adds	r2, #174	@ 0xae
 800eea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d101      	bne.n	800eeac <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800eea8:	2303      	movs	r3, #3
 800eeaa:	e01c      	b.n	800eee6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeb2:	b2db      	uxtb	r3, r3
 800eeb4:	2b03      	cmp	r3, #3
 800eeb6:	d115      	bne.n	800eee4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	32ae      	adds	r2, #174	@ 0xae
 800eec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eec6:	6a1b      	ldr	r3, [r3, #32]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d00b      	beq.n	800eee4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	32ae      	adds	r2, #174	@ 0xae
 800eed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeda:	6a1b      	ldr	r3, [r3, #32]
 800eedc:	78fa      	ldrb	r2, [r7, #3]
 800eede:	4611      	mov	r1, r2
 800eee0:	6878      	ldr	r0, [r7, #4]
 800eee2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eee4:	2300      	movs	r3, #0
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3708      	adds	r7, #8
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}

0800eeee <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800eeee:	b580      	push	{r7, lr}
 800eef0:	b082      	sub	sp, #8
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	6078      	str	r0, [r7, #4]
 800eef6:	460b      	mov	r3, r1
 800eef8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	32ae      	adds	r2, #174	@ 0xae
 800ef04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d101      	bne.n	800ef10 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ef0c:	2303      	movs	r3, #3
 800ef0e:	e01c      	b.n	800ef4a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef16:	b2db      	uxtb	r3, r3
 800ef18:	2b03      	cmp	r3, #3
 800ef1a:	d115      	bne.n	800ef48 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	32ae      	adds	r2, #174	@ 0xae
 800ef26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d00b      	beq.n	800ef48 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	32ae      	adds	r2, #174	@ 0xae
 800ef3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef40:	78fa      	ldrb	r2, [r7, #3]
 800ef42:	4611      	mov	r1, r2
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ef48:	2300      	movs	r3, #0
}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3708      	adds	r7, #8
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}

0800ef52 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ef52:	b480      	push	{r7}
 800ef54:	b083      	sub	sp, #12
 800ef56:	af00      	add	r7, sp, #0
 800ef58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ef5a:	2300      	movs	r3, #0
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	370c      	adds	r7, #12
 800ef60:	46bd      	mov	sp, r7
 800ef62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef66:	4770      	bx	lr

0800ef68 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b084      	sub	sp, #16
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ef70:	2300      	movs	r3, #0
 800ef72:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2201      	movs	r2, #1
 800ef78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d00e      	beq.n	800efa4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef8c:	685b      	ldr	r3, [r3, #4]
 800ef8e:	687a      	ldr	r2, [r7, #4]
 800ef90:	6852      	ldr	r2, [r2, #4]
 800ef92:	b2d2      	uxtb	r2, r2
 800ef94:	4611      	mov	r1, r2
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	4798      	blx	r3
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d001      	beq.n	800efa4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800efa0:	2303      	movs	r3, #3
 800efa2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800efa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800efa6:	4618      	mov	r0, r3
 800efa8:	3710      	adds	r7, #16
 800efaa:	46bd      	mov	sp, r7
 800efac:	bd80      	pop	{r7, pc}

0800efae <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800efae:	b480      	push	{r7}
 800efb0:	b083      	sub	sp, #12
 800efb2:	af00      	add	r7, sp, #0
 800efb4:	6078      	str	r0, [r7, #4]
 800efb6:	460b      	mov	r3, r1
 800efb8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800efba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	370c      	adds	r7, #12
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr

0800efc8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800efc8:	b480      	push	{r7}
 800efca:	b083      	sub	sp, #12
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
 800efd0:	460b      	mov	r3, r1
 800efd2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800efd4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800efd6:	4618      	mov	r0, r3
 800efd8:	370c      	adds	r7, #12
 800efda:	46bd      	mov	sp, r7
 800efdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe0:	4770      	bx	lr

0800efe2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800efe2:	b580      	push	{r7, lr}
 800efe4:	b086      	sub	sp, #24
 800efe6:	af00      	add	r7, sp, #0
 800efe8:	6078      	str	r0, [r7, #4]
 800efea:	460b      	mov	r3, r1
 800efec:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800eff6:	2300      	movs	r3, #0
 800eff8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	885b      	ldrh	r3, [r3, #2]
 800effe:	b29b      	uxth	r3, r3
 800f000:	68fa      	ldr	r2, [r7, #12]
 800f002:	7812      	ldrb	r2, [r2, #0]
 800f004:	4293      	cmp	r3, r2
 800f006:	d91f      	bls.n	800f048 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	781b      	ldrb	r3, [r3, #0]
 800f00c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800f00e:	e013      	b.n	800f038 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800f010:	f107 030a 	add.w	r3, r7, #10
 800f014:	4619      	mov	r1, r3
 800f016:	6978      	ldr	r0, [r7, #20]
 800f018:	f000 f81b 	bl	800f052 <USBD_GetNextDesc>
 800f01c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	785b      	ldrb	r3, [r3, #1]
 800f022:	2b05      	cmp	r3, #5
 800f024:	d108      	bne.n	800f038 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800f02a:	693b      	ldr	r3, [r7, #16]
 800f02c:	789b      	ldrb	r3, [r3, #2]
 800f02e:	78fa      	ldrb	r2, [r7, #3]
 800f030:	429a      	cmp	r2, r3
 800f032:	d008      	beq.n	800f046 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800f034:	2300      	movs	r3, #0
 800f036:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	885b      	ldrh	r3, [r3, #2]
 800f03c:	b29a      	uxth	r2, r3
 800f03e:	897b      	ldrh	r3, [r7, #10]
 800f040:	429a      	cmp	r2, r3
 800f042:	d8e5      	bhi.n	800f010 <USBD_GetEpDesc+0x2e>
 800f044:	e000      	b.n	800f048 <USBD_GetEpDesc+0x66>
          break;
 800f046:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800f048:	693b      	ldr	r3, [r7, #16]
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3718      	adds	r7, #24
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}

0800f052 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f052:	b480      	push	{r7}
 800f054:	b085      	sub	sp, #20
 800f056:	af00      	add	r7, sp, #0
 800f058:	6078      	str	r0, [r7, #4]
 800f05a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	881b      	ldrh	r3, [r3, #0]
 800f064:	68fa      	ldr	r2, [r7, #12]
 800f066:	7812      	ldrb	r2, [r2, #0]
 800f068:	4413      	add	r3, r2
 800f06a:	b29a      	uxth	r2, r3
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	781b      	ldrb	r3, [r3, #0]
 800f074:	461a      	mov	r2, r3
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	4413      	add	r3, r2
 800f07a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f07c:	68fb      	ldr	r3, [r7, #12]
}
 800f07e:	4618      	mov	r0, r3
 800f080:	3714      	adds	r7, #20
 800f082:	46bd      	mov	sp, r7
 800f084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f088:	4770      	bx	lr

0800f08a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f08a:	b480      	push	{r7}
 800f08c:	b087      	sub	sp, #28
 800f08e:	af00      	add	r7, sp, #0
 800f090:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f096:	697b      	ldr	r3, [r7, #20]
 800f098:	781b      	ldrb	r3, [r3, #0]
 800f09a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f09c:	697b      	ldr	r3, [r7, #20]
 800f09e:	3301      	adds	r3, #1
 800f0a0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	781b      	ldrb	r3, [r3, #0]
 800f0a6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f0a8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f0ac:	021b      	lsls	r3, r3, #8
 800f0ae:	b21a      	sxth	r2, r3
 800f0b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f0b4:	4313      	orrs	r3, r2
 800f0b6:	b21b      	sxth	r3, r3
 800f0b8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f0ba:	89fb      	ldrh	r3, [r7, #14]
}
 800f0bc:	4618      	mov	r0, r3
 800f0be:	371c      	adds	r7, #28
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr

0800f0c8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b084      	sub	sp, #16
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
 800f0d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	781b      	ldrb	r3, [r3, #0]
 800f0da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f0de:	2b40      	cmp	r3, #64	@ 0x40
 800f0e0:	d005      	beq.n	800f0ee <USBD_StdDevReq+0x26>
 800f0e2:	2b40      	cmp	r3, #64	@ 0x40
 800f0e4:	d857      	bhi.n	800f196 <USBD_StdDevReq+0xce>
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d00f      	beq.n	800f10a <USBD_StdDevReq+0x42>
 800f0ea:	2b20      	cmp	r3, #32
 800f0ec:	d153      	bne.n	800f196 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	32ae      	adds	r2, #174	@ 0xae
 800f0f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0fc:	689b      	ldr	r3, [r3, #8]
 800f0fe:	6839      	ldr	r1, [r7, #0]
 800f100:	6878      	ldr	r0, [r7, #4]
 800f102:	4798      	blx	r3
 800f104:	4603      	mov	r3, r0
 800f106:	73fb      	strb	r3, [r7, #15]
      break;
 800f108:	e04a      	b.n	800f1a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	785b      	ldrb	r3, [r3, #1]
 800f10e:	2b09      	cmp	r3, #9
 800f110:	d83b      	bhi.n	800f18a <USBD_StdDevReq+0xc2>
 800f112:	a201      	add	r2, pc, #4	@ (adr r2, 800f118 <USBD_StdDevReq+0x50>)
 800f114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f118:	0800f16d 	.word	0x0800f16d
 800f11c:	0800f181 	.word	0x0800f181
 800f120:	0800f18b 	.word	0x0800f18b
 800f124:	0800f177 	.word	0x0800f177
 800f128:	0800f18b 	.word	0x0800f18b
 800f12c:	0800f14b 	.word	0x0800f14b
 800f130:	0800f141 	.word	0x0800f141
 800f134:	0800f18b 	.word	0x0800f18b
 800f138:	0800f163 	.word	0x0800f163
 800f13c:	0800f155 	.word	0x0800f155
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f140:	6839      	ldr	r1, [r7, #0]
 800f142:	6878      	ldr	r0, [r7, #4]
 800f144:	f000 fa3c 	bl	800f5c0 <USBD_GetDescriptor>
          break;
 800f148:	e024      	b.n	800f194 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f14a:	6839      	ldr	r1, [r7, #0]
 800f14c:	6878      	ldr	r0, [r7, #4]
 800f14e:	f000 fbcb 	bl	800f8e8 <USBD_SetAddress>
          break;
 800f152:	e01f      	b.n	800f194 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f154:	6839      	ldr	r1, [r7, #0]
 800f156:	6878      	ldr	r0, [r7, #4]
 800f158:	f000 fc0a 	bl	800f970 <USBD_SetConfig>
 800f15c:	4603      	mov	r3, r0
 800f15e:	73fb      	strb	r3, [r7, #15]
          break;
 800f160:	e018      	b.n	800f194 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f162:	6839      	ldr	r1, [r7, #0]
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	f000 fcad 	bl	800fac4 <USBD_GetConfig>
          break;
 800f16a:	e013      	b.n	800f194 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f16c:	6839      	ldr	r1, [r7, #0]
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f000 fcde 	bl	800fb30 <USBD_GetStatus>
          break;
 800f174:	e00e      	b.n	800f194 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f176:	6839      	ldr	r1, [r7, #0]
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f000 fd0d 	bl	800fb98 <USBD_SetFeature>
          break;
 800f17e:	e009      	b.n	800f194 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f180:	6839      	ldr	r1, [r7, #0]
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f000 fd31 	bl	800fbea <USBD_ClrFeature>
          break;
 800f188:	e004      	b.n	800f194 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f18a:	6839      	ldr	r1, [r7, #0]
 800f18c:	6878      	ldr	r0, [r7, #4]
 800f18e:	f000 fd88 	bl	800fca2 <USBD_CtlError>
          break;
 800f192:	bf00      	nop
      }
      break;
 800f194:	e004      	b.n	800f1a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f196:	6839      	ldr	r1, [r7, #0]
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f000 fd82 	bl	800fca2 <USBD_CtlError>
      break;
 800f19e:	bf00      	nop
  }

  return ret;
 800f1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	3710      	adds	r7, #16
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd80      	pop	{r7, pc}
 800f1aa:	bf00      	nop

0800f1ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b084      	sub	sp, #16
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1ba:	683b      	ldr	r3, [r7, #0]
 800f1bc:	781b      	ldrb	r3, [r3, #0]
 800f1be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f1c2:	2b40      	cmp	r3, #64	@ 0x40
 800f1c4:	d005      	beq.n	800f1d2 <USBD_StdItfReq+0x26>
 800f1c6:	2b40      	cmp	r3, #64	@ 0x40
 800f1c8:	d852      	bhi.n	800f270 <USBD_StdItfReq+0xc4>
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d001      	beq.n	800f1d2 <USBD_StdItfReq+0x26>
 800f1ce:	2b20      	cmp	r3, #32
 800f1d0:	d14e      	bne.n	800f270 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1d8:	b2db      	uxtb	r3, r3
 800f1da:	3b01      	subs	r3, #1
 800f1dc:	2b02      	cmp	r3, #2
 800f1de:	d840      	bhi.n	800f262 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	889b      	ldrh	r3, [r3, #4]
 800f1e4:	b2db      	uxtb	r3, r3
 800f1e6:	2b01      	cmp	r3, #1
 800f1e8:	d836      	bhi.n	800f258 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	889b      	ldrh	r3, [r3, #4]
 800f1ee:	b2db      	uxtb	r3, r3
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	6878      	ldr	r0, [r7, #4]
 800f1f4:	f7ff fedb 	bl	800efae <USBD_CoreFindIF>
 800f1f8:	4603      	mov	r3, r0
 800f1fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f1fc:	7bbb      	ldrb	r3, [r7, #14]
 800f1fe:	2bff      	cmp	r3, #255	@ 0xff
 800f200:	d01d      	beq.n	800f23e <USBD_StdItfReq+0x92>
 800f202:	7bbb      	ldrb	r3, [r7, #14]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d11a      	bne.n	800f23e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f208:	7bba      	ldrb	r2, [r7, #14]
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	32ae      	adds	r2, #174	@ 0xae
 800f20e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f212:	689b      	ldr	r3, [r3, #8]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d00f      	beq.n	800f238 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f218:	7bba      	ldrb	r2, [r7, #14]
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f220:	7bba      	ldrb	r2, [r7, #14]
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	32ae      	adds	r2, #174	@ 0xae
 800f226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f22a:	689b      	ldr	r3, [r3, #8]
 800f22c:	6839      	ldr	r1, [r7, #0]
 800f22e:	6878      	ldr	r0, [r7, #4]
 800f230:	4798      	blx	r3
 800f232:	4603      	mov	r3, r0
 800f234:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f236:	e004      	b.n	800f242 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f238:	2303      	movs	r3, #3
 800f23a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f23c:	e001      	b.n	800f242 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f23e:	2303      	movs	r3, #3
 800f240:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	88db      	ldrh	r3, [r3, #6]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d110      	bne.n	800f26c <USBD_StdItfReq+0xc0>
 800f24a:	7bfb      	ldrb	r3, [r7, #15]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d10d      	bne.n	800f26c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f000 fdfd 	bl	800fe50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f256:	e009      	b.n	800f26c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f258:	6839      	ldr	r1, [r7, #0]
 800f25a:	6878      	ldr	r0, [r7, #4]
 800f25c:	f000 fd21 	bl	800fca2 <USBD_CtlError>
          break;
 800f260:	e004      	b.n	800f26c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f262:	6839      	ldr	r1, [r7, #0]
 800f264:	6878      	ldr	r0, [r7, #4]
 800f266:	f000 fd1c 	bl	800fca2 <USBD_CtlError>
          break;
 800f26a:	e000      	b.n	800f26e <USBD_StdItfReq+0xc2>
          break;
 800f26c:	bf00      	nop
      }
      break;
 800f26e:	e004      	b.n	800f27a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f270:	6839      	ldr	r1, [r7, #0]
 800f272:	6878      	ldr	r0, [r7, #4]
 800f274:	f000 fd15 	bl	800fca2 <USBD_CtlError>
      break;
 800f278:	bf00      	nop
  }

  return ret;
 800f27a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3710      	adds	r7, #16
 800f280:	46bd      	mov	sp, r7
 800f282:	bd80      	pop	{r7, pc}

0800f284 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b084      	sub	sp, #16
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
 800f28c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f28e:	2300      	movs	r3, #0
 800f290:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	889b      	ldrh	r3, [r3, #4]
 800f296:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f2a0:	2b40      	cmp	r3, #64	@ 0x40
 800f2a2:	d007      	beq.n	800f2b4 <USBD_StdEPReq+0x30>
 800f2a4:	2b40      	cmp	r3, #64	@ 0x40
 800f2a6:	f200 817f 	bhi.w	800f5a8 <USBD_StdEPReq+0x324>
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d02a      	beq.n	800f304 <USBD_StdEPReq+0x80>
 800f2ae:	2b20      	cmp	r3, #32
 800f2b0:	f040 817a 	bne.w	800f5a8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f2b4:	7bbb      	ldrb	r3, [r7, #14]
 800f2b6:	4619      	mov	r1, r3
 800f2b8:	6878      	ldr	r0, [r7, #4]
 800f2ba:	f7ff fe85 	bl	800efc8 <USBD_CoreFindEP>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f2c2:	7b7b      	ldrb	r3, [r7, #13]
 800f2c4:	2bff      	cmp	r3, #255	@ 0xff
 800f2c6:	f000 8174 	beq.w	800f5b2 <USBD_StdEPReq+0x32e>
 800f2ca:	7b7b      	ldrb	r3, [r7, #13]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	f040 8170 	bne.w	800f5b2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800f2d2:	7b7a      	ldrb	r2, [r7, #13]
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f2da:	7b7a      	ldrb	r2, [r7, #13]
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	32ae      	adds	r2, #174	@ 0xae
 800f2e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2e4:	689b      	ldr	r3, [r3, #8]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	f000 8163 	beq.w	800f5b2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f2ec:	7b7a      	ldrb	r2, [r7, #13]
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	32ae      	adds	r2, #174	@ 0xae
 800f2f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2f6:	689b      	ldr	r3, [r3, #8]
 800f2f8:	6839      	ldr	r1, [r7, #0]
 800f2fa:	6878      	ldr	r0, [r7, #4]
 800f2fc:	4798      	blx	r3
 800f2fe:	4603      	mov	r3, r0
 800f300:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f302:	e156      	b.n	800f5b2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	785b      	ldrb	r3, [r3, #1]
 800f308:	2b03      	cmp	r3, #3
 800f30a:	d008      	beq.n	800f31e <USBD_StdEPReq+0x9a>
 800f30c:	2b03      	cmp	r3, #3
 800f30e:	f300 8145 	bgt.w	800f59c <USBD_StdEPReq+0x318>
 800f312:	2b00      	cmp	r3, #0
 800f314:	f000 809b 	beq.w	800f44e <USBD_StdEPReq+0x1ca>
 800f318:	2b01      	cmp	r3, #1
 800f31a:	d03c      	beq.n	800f396 <USBD_StdEPReq+0x112>
 800f31c:	e13e      	b.n	800f59c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f324:	b2db      	uxtb	r3, r3
 800f326:	2b02      	cmp	r3, #2
 800f328:	d002      	beq.n	800f330 <USBD_StdEPReq+0xac>
 800f32a:	2b03      	cmp	r3, #3
 800f32c:	d016      	beq.n	800f35c <USBD_StdEPReq+0xd8>
 800f32e:	e02c      	b.n	800f38a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f330:	7bbb      	ldrb	r3, [r7, #14]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d00d      	beq.n	800f352 <USBD_StdEPReq+0xce>
 800f336:	7bbb      	ldrb	r3, [r7, #14]
 800f338:	2b80      	cmp	r3, #128	@ 0x80
 800f33a:	d00a      	beq.n	800f352 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f33c:	7bbb      	ldrb	r3, [r7, #14]
 800f33e:	4619      	mov	r1, r3
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f001 fa73 	bl	801082c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f346:	2180      	movs	r1, #128	@ 0x80
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f001 fa6f 	bl	801082c <USBD_LL_StallEP>
 800f34e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f350:	e020      	b.n	800f394 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f352:	6839      	ldr	r1, [r7, #0]
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f000 fca4 	bl	800fca2 <USBD_CtlError>
              break;
 800f35a:	e01b      	b.n	800f394 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	885b      	ldrh	r3, [r3, #2]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d10e      	bne.n	800f382 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f364:	7bbb      	ldrb	r3, [r7, #14]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d00b      	beq.n	800f382 <USBD_StdEPReq+0xfe>
 800f36a:	7bbb      	ldrb	r3, [r7, #14]
 800f36c:	2b80      	cmp	r3, #128	@ 0x80
 800f36e:	d008      	beq.n	800f382 <USBD_StdEPReq+0xfe>
 800f370:	683b      	ldr	r3, [r7, #0]
 800f372:	88db      	ldrh	r3, [r3, #6]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d104      	bne.n	800f382 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f378:	7bbb      	ldrb	r3, [r7, #14]
 800f37a:	4619      	mov	r1, r3
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f001 fa55 	bl	801082c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f382:	6878      	ldr	r0, [r7, #4]
 800f384:	f000 fd64 	bl	800fe50 <USBD_CtlSendStatus>

              break;
 800f388:	e004      	b.n	800f394 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f38a:	6839      	ldr	r1, [r7, #0]
 800f38c:	6878      	ldr	r0, [r7, #4]
 800f38e:	f000 fc88 	bl	800fca2 <USBD_CtlError>
              break;
 800f392:	bf00      	nop
          }
          break;
 800f394:	e107      	b.n	800f5a6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f39c:	b2db      	uxtb	r3, r3
 800f39e:	2b02      	cmp	r3, #2
 800f3a0:	d002      	beq.n	800f3a8 <USBD_StdEPReq+0x124>
 800f3a2:	2b03      	cmp	r3, #3
 800f3a4:	d016      	beq.n	800f3d4 <USBD_StdEPReq+0x150>
 800f3a6:	e04b      	b.n	800f440 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f3a8:	7bbb      	ldrb	r3, [r7, #14]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d00d      	beq.n	800f3ca <USBD_StdEPReq+0x146>
 800f3ae:	7bbb      	ldrb	r3, [r7, #14]
 800f3b0:	2b80      	cmp	r3, #128	@ 0x80
 800f3b2:	d00a      	beq.n	800f3ca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f3b4:	7bbb      	ldrb	r3, [r7, #14]
 800f3b6:	4619      	mov	r1, r3
 800f3b8:	6878      	ldr	r0, [r7, #4]
 800f3ba:	f001 fa37 	bl	801082c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f3be:	2180      	movs	r1, #128	@ 0x80
 800f3c0:	6878      	ldr	r0, [r7, #4]
 800f3c2:	f001 fa33 	bl	801082c <USBD_LL_StallEP>
 800f3c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f3c8:	e040      	b.n	800f44c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f3ca:	6839      	ldr	r1, [r7, #0]
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f000 fc68 	bl	800fca2 <USBD_CtlError>
              break;
 800f3d2:	e03b      	b.n	800f44c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	885b      	ldrh	r3, [r3, #2]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d136      	bne.n	800f44a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f3dc:	7bbb      	ldrb	r3, [r7, #14]
 800f3de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d004      	beq.n	800f3f0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f3e6:	7bbb      	ldrb	r3, [r7, #14]
 800f3e8:	4619      	mov	r1, r3
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f001 fa3d 	bl	801086a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f3f0:	6878      	ldr	r0, [r7, #4]
 800f3f2:	f000 fd2d 	bl	800fe50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f3f6:	7bbb      	ldrb	r3, [r7, #14]
 800f3f8:	4619      	mov	r1, r3
 800f3fa:	6878      	ldr	r0, [r7, #4]
 800f3fc:	f7ff fde4 	bl	800efc8 <USBD_CoreFindEP>
 800f400:	4603      	mov	r3, r0
 800f402:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f404:	7b7b      	ldrb	r3, [r7, #13]
 800f406:	2bff      	cmp	r3, #255	@ 0xff
 800f408:	d01f      	beq.n	800f44a <USBD_StdEPReq+0x1c6>
 800f40a:	7b7b      	ldrb	r3, [r7, #13]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d11c      	bne.n	800f44a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f410:	7b7a      	ldrb	r2, [r7, #13]
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f418:	7b7a      	ldrb	r2, [r7, #13]
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	32ae      	adds	r2, #174	@ 0xae
 800f41e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f422:	689b      	ldr	r3, [r3, #8]
 800f424:	2b00      	cmp	r3, #0
 800f426:	d010      	beq.n	800f44a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f428:	7b7a      	ldrb	r2, [r7, #13]
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	32ae      	adds	r2, #174	@ 0xae
 800f42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f432:	689b      	ldr	r3, [r3, #8]
 800f434:	6839      	ldr	r1, [r7, #0]
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	4798      	blx	r3
 800f43a:	4603      	mov	r3, r0
 800f43c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f43e:	e004      	b.n	800f44a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f440:	6839      	ldr	r1, [r7, #0]
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	f000 fc2d 	bl	800fca2 <USBD_CtlError>
              break;
 800f448:	e000      	b.n	800f44c <USBD_StdEPReq+0x1c8>
              break;
 800f44a:	bf00      	nop
          }
          break;
 800f44c:	e0ab      	b.n	800f5a6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f454:	b2db      	uxtb	r3, r3
 800f456:	2b02      	cmp	r3, #2
 800f458:	d002      	beq.n	800f460 <USBD_StdEPReq+0x1dc>
 800f45a:	2b03      	cmp	r3, #3
 800f45c:	d032      	beq.n	800f4c4 <USBD_StdEPReq+0x240>
 800f45e:	e097      	b.n	800f590 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f460:	7bbb      	ldrb	r3, [r7, #14]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d007      	beq.n	800f476 <USBD_StdEPReq+0x1f2>
 800f466:	7bbb      	ldrb	r3, [r7, #14]
 800f468:	2b80      	cmp	r3, #128	@ 0x80
 800f46a:	d004      	beq.n	800f476 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f46c:	6839      	ldr	r1, [r7, #0]
 800f46e:	6878      	ldr	r0, [r7, #4]
 800f470:	f000 fc17 	bl	800fca2 <USBD_CtlError>
                break;
 800f474:	e091      	b.n	800f59a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f476:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	da0b      	bge.n	800f496 <USBD_StdEPReq+0x212>
 800f47e:	7bbb      	ldrb	r3, [r7, #14]
 800f480:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f484:	4613      	mov	r3, r2
 800f486:	009b      	lsls	r3, r3, #2
 800f488:	4413      	add	r3, r2
 800f48a:	009b      	lsls	r3, r3, #2
 800f48c:	3310      	adds	r3, #16
 800f48e:	687a      	ldr	r2, [r7, #4]
 800f490:	4413      	add	r3, r2
 800f492:	3304      	adds	r3, #4
 800f494:	e00b      	b.n	800f4ae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f496:	7bbb      	ldrb	r3, [r7, #14]
 800f498:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f49c:	4613      	mov	r3, r2
 800f49e:	009b      	lsls	r3, r3, #2
 800f4a0:	4413      	add	r3, r2
 800f4a2:	009b      	lsls	r3, r3, #2
 800f4a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f4a8:	687a      	ldr	r2, [r7, #4]
 800f4aa:	4413      	add	r3, r2
 800f4ac:	3304      	adds	r3, #4
 800f4ae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f4b0:	68bb      	ldr	r3, [r7, #8]
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	2202      	movs	r2, #2
 800f4ba:	4619      	mov	r1, r3
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	f000 fc6d 	bl	800fd9c <USBD_CtlSendData>
              break;
 800f4c2:	e06a      	b.n	800f59a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f4c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	da11      	bge.n	800f4f0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f4cc:	7bbb      	ldrb	r3, [r7, #14]
 800f4ce:	f003 020f 	and.w	r2, r3, #15
 800f4d2:	6879      	ldr	r1, [r7, #4]
 800f4d4:	4613      	mov	r3, r2
 800f4d6:	009b      	lsls	r3, r3, #2
 800f4d8:	4413      	add	r3, r2
 800f4da:	009b      	lsls	r3, r3, #2
 800f4dc:	440b      	add	r3, r1
 800f4de:	3324      	adds	r3, #36	@ 0x24
 800f4e0:	881b      	ldrh	r3, [r3, #0]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d117      	bne.n	800f516 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f4e6:	6839      	ldr	r1, [r7, #0]
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f000 fbda 	bl	800fca2 <USBD_CtlError>
                  break;
 800f4ee:	e054      	b.n	800f59a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f4f0:	7bbb      	ldrb	r3, [r7, #14]
 800f4f2:	f003 020f 	and.w	r2, r3, #15
 800f4f6:	6879      	ldr	r1, [r7, #4]
 800f4f8:	4613      	mov	r3, r2
 800f4fa:	009b      	lsls	r3, r3, #2
 800f4fc:	4413      	add	r3, r2
 800f4fe:	009b      	lsls	r3, r3, #2
 800f500:	440b      	add	r3, r1
 800f502:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f506:	881b      	ldrh	r3, [r3, #0]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d104      	bne.n	800f516 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f50c:	6839      	ldr	r1, [r7, #0]
 800f50e:	6878      	ldr	r0, [r7, #4]
 800f510:	f000 fbc7 	bl	800fca2 <USBD_CtlError>
                  break;
 800f514:	e041      	b.n	800f59a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f516:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	da0b      	bge.n	800f536 <USBD_StdEPReq+0x2b2>
 800f51e:	7bbb      	ldrb	r3, [r7, #14]
 800f520:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f524:	4613      	mov	r3, r2
 800f526:	009b      	lsls	r3, r3, #2
 800f528:	4413      	add	r3, r2
 800f52a:	009b      	lsls	r3, r3, #2
 800f52c:	3310      	adds	r3, #16
 800f52e:	687a      	ldr	r2, [r7, #4]
 800f530:	4413      	add	r3, r2
 800f532:	3304      	adds	r3, #4
 800f534:	e00b      	b.n	800f54e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f536:	7bbb      	ldrb	r3, [r7, #14]
 800f538:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f53c:	4613      	mov	r3, r2
 800f53e:	009b      	lsls	r3, r3, #2
 800f540:	4413      	add	r3, r2
 800f542:	009b      	lsls	r3, r3, #2
 800f544:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f548:	687a      	ldr	r2, [r7, #4]
 800f54a:	4413      	add	r3, r2
 800f54c:	3304      	adds	r3, #4
 800f54e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f550:	7bbb      	ldrb	r3, [r7, #14]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d002      	beq.n	800f55c <USBD_StdEPReq+0x2d8>
 800f556:	7bbb      	ldrb	r3, [r7, #14]
 800f558:	2b80      	cmp	r3, #128	@ 0x80
 800f55a:	d103      	bne.n	800f564 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800f55c:	68bb      	ldr	r3, [r7, #8]
 800f55e:	2200      	movs	r2, #0
 800f560:	601a      	str	r2, [r3, #0]
 800f562:	e00e      	b.n	800f582 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f564:	7bbb      	ldrb	r3, [r7, #14]
 800f566:	4619      	mov	r1, r3
 800f568:	6878      	ldr	r0, [r7, #4]
 800f56a:	f001 f99d 	bl	80108a8 <USBD_LL_IsStallEP>
 800f56e:	4603      	mov	r3, r0
 800f570:	2b00      	cmp	r3, #0
 800f572:	d003      	beq.n	800f57c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800f574:	68bb      	ldr	r3, [r7, #8]
 800f576:	2201      	movs	r2, #1
 800f578:	601a      	str	r2, [r3, #0]
 800f57a:	e002      	b.n	800f582 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800f57c:	68bb      	ldr	r3, [r7, #8]
 800f57e:	2200      	movs	r2, #0
 800f580:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	2202      	movs	r2, #2
 800f586:	4619      	mov	r1, r3
 800f588:	6878      	ldr	r0, [r7, #4]
 800f58a:	f000 fc07 	bl	800fd9c <USBD_CtlSendData>
              break;
 800f58e:	e004      	b.n	800f59a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800f590:	6839      	ldr	r1, [r7, #0]
 800f592:	6878      	ldr	r0, [r7, #4]
 800f594:	f000 fb85 	bl	800fca2 <USBD_CtlError>
              break;
 800f598:	bf00      	nop
          }
          break;
 800f59a:	e004      	b.n	800f5a6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800f59c:	6839      	ldr	r1, [r7, #0]
 800f59e:	6878      	ldr	r0, [r7, #4]
 800f5a0:	f000 fb7f 	bl	800fca2 <USBD_CtlError>
          break;
 800f5a4:	bf00      	nop
      }
      break;
 800f5a6:	e005      	b.n	800f5b4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800f5a8:	6839      	ldr	r1, [r7, #0]
 800f5aa:	6878      	ldr	r0, [r7, #4]
 800f5ac:	f000 fb79 	bl	800fca2 <USBD_CtlError>
      break;
 800f5b0:	e000      	b.n	800f5b4 <USBD_StdEPReq+0x330>
      break;
 800f5b2:	bf00      	nop
  }

  return ret;
 800f5b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	3710      	adds	r7, #16
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	bd80      	pop	{r7, pc}
	...

0800f5c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b084      	sub	sp, #16
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	6078      	str	r0, [r7, #4]
 800f5c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	885b      	ldrh	r3, [r3, #2]
 800f5da:	0a1b      	lsrs	r3, r3, #8
 800f5dc:	b29b      	uxth	r3, r3
 800f5de:	3b01      	subs	r3, #1
 800f5e0:	2b0e      	cmp	r3, #14
 800f5e2:	f200 8152 	bhi.w	800f88a <USBD_GetDescriptor+0x2ca>
 800f5e6:	a201      	add	r2, pc, #4	@ (adr r2, 800f5ec <USBD_GetDescriptor+0x2c>)
 800f5e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5ec:	0800f65d 	.word	0x0800f65d
 800f5f0:	0800f675 	.word	0x0800f675
 800f5f4:	0800f6b5 	.word	0x0800f6b5
 800f5f8:	0800f88b 	.word	0x0800f88b
 800f5fc:	0800f88b 	.word	0x0800f88b
 800f600:	0800f82b 	.word	0x0800f82b
 800f604:	0800f857 	.word	0x0800f857
 800f608:	0800f88b 	.word	0x0800f88b
 800f60c:	0800f88b 	.word	0x0800f88b
 800f610:	0800f88b 	.word	0x0800f88b
 800f614:	0800f88b 	.word	0x0800f88b
 800f618:	0800f88b 	.word	0x0800f88b
 800f61c:	0800f88b 	.word	0x0800f88b
 800f620:	0800f88b 	.word	0x0800f88b
 800f624:	0800f629 	.word	0x0800f629
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f62e:	69db      	ldr	r3, [r3, #28]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d00b      	beq.n	800f64c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f63a:	69db      	ldr	r3, [r3, #28]
 800f63c:	687a      	ldr	r2, [r7, #4]
 800f63e:	7c12      	ldrb	r2, [r2, #16]
 800f640:	f107 0108 	add.w	r1, r7, #8
 800f644:	4610      	mov	r0, r2
 800f646:	4798      	blx	r3
 800f648:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f64a:	e126      	b.n	800f89a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f64c:	6839      	ldr	r1, [r7, #0]
 800f64e:	6878      	ldr	r0, [r7, #4]
 800f650:	f000 fb27 	bl	800fca2 <USBD_CtlError>
        err++;
 800f654:	7afb      	ldrb	r3, [r7, #11]
 800f656:	3301      	adds	r3, #1
 800f658:	72fb      	strb	r3, [r7, #11]
      break;
 800f65a:	e11e      	b.n	800f89a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	7c12      	ldrb	r2, [r2, #16]
 800f668:	f107 0108 	add.w	r1, r7, #8
 800f66c:	4610      	mov	r0, r2
 800f66e:	4798      	blx	r3
 800f670:	60f8      	str	r0, [r7, #12]
      break;
 800f672:	e112      	b.n	800f89a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	7c1b      	ldrb	r3, [r3, #16]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d10d      	bne.n	800f698 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f684:	f107 0208 	add.w	r2, r7, #8
 800f688:	4610      	mov	r0, r2
 800f68a:	4798      	blx	r3
 800f68c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	3301      	adds	r3, #1
 800f692:	2202      	movs	r2, #2
 800f694:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f696:	e100      	b.n	800f89a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6a0:	f107 0208 	add.w	r2, r7, #8
 800f6a4:	4610      	mov	r0, r2
 800f6a6:	4798      	blx	r3
 800f6a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	3301      	adds	r3, #1
 800f6ae:	2202      	movs	r2, #2
 800f6b0:	701a      	strb	r2, [r3, #0]
      break;
 800f6b2:	e0f2      	b.n	800f89a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f6b4:	683b      	ldr	r3, [r7, #0]
 800f6b6:	885b      	ldrh	r3, [r3, #2]
 800f6b8:	b2db      	uxtb	r3, r3
 800f6ba:	2b05      	cmp	r3, #5
 800f6bc:	f200 80ac 	bhi.w	800f818 <USBD_GetDescriptor+0x258>
 800f6c0:	a201      	add	r2, pc, #4	@ (adr r2, 800f6c8 <USBD_GetDescriptor+0x108>)
 800f6c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6c6:	bf00      	nop
 800f6c8:	0800f6e1 	.word	0x0800f6e1
 800f6cc:	0800f715 	.word	0x0800f715
 800f6d0:	0800f749 	.word	0x0800f749
 800f6d4:	0800f77d 	.word	0x0800f77d
 800f6d8:	0800f7b1 	.word	0x0800f7b1
 800f6dc:	0800f7e5 	.word	0x0800f7e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6e6:	685b      	ldr	r3, [r3, #4]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d00b      	beq.n	800f704 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6f2:	685b      	ldr	r3, [r3, #4]
 800f6f4:	687a      	ldr	r2, [r7, #4]
 800f6f6:	7c12      	ldrb	r2, [r2, #16]
 800f6f8:	f107 0108 	add.w	r1, r7, #8
 800f6fc:	4610      	mov	r0, r2
 800f6fe:	4798      	blx	r3
 800f700:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f702:	e091      	b.n	800f828 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f704:	6839      	ldr	r1, [r7, #0]
 800f706:	6878      	ldr	r0, [r7, #4]
 800f708:	f000 facb 	bl	800fca2 <USBD_CtlError>
            err++;
 800f70c:	7afb      	ldrb	r3, [r7, #11]
 800f70e:	3301      	adds	r3, #1
 800f710:	72fb      	strb	r3, [r7, #11]
          break;
 800f712:	e089      	b.n	800f828 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f71a:	689b      	ldr	r3, [r3, #8]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d00b      	beq.n	800f738 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f726:	689b      	ldr	r3, [r3, #8]
 800f728:	687a      	ldr	r2, [r7, #4]
 800f72a:	7c12      	ldrb	r2, [r2, #16]
 800f72c:	f107 0108 	add.w	r1, r7, #8
 800f730:	4610      	mov	r0, r2
 800f732:	4798      	blx	r3
 800f734:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f736:	e077      	b.n	800f828 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f738:	6839      	ldr	r1, [r7, #0]
 800f73a:	6878      	ldr	r0, [r7, #4]
 800f73c:	f000 fab1 	bl	800fca2 <USBD_CtlError>
            err++;
 800f740:	7afb      	ldrb	r3, [r7, #11]
 800f742:	3301      	adds	r3, #1
 800f744:	72fb      	strb	r3, [r7, #11]
          break;
 800f746:	e06f      	b.n	800f828 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f74e:	68db      	ldr	r3, [r3, #12]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d00b      	beq.n	800f76c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f75a:	68db      	ldr	r3, [r3, #12]
 800f75c:	687a      	ldr	r2, [r7, #4]
 800f75e:	7c12      	ldrb	r2, [r2, #16]
 800f760:	f107 0108 	add.w	r1, r7, #8
 800f764:	4610      	mov	r0, r2
 800f766:	4798      	blx	r3
 800f768:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f76a:	e05d      	b.n	800f828 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f76c:	6839      	ldr	r1, [r7, #0]
 800f76e:	6878      	ldr	r0, [r7, #4]
 800f770:	f000 fa97 	bl	800fca2 <USBD_CtlError>
            err++;
 800f774:	7afb      	ldrb	r3, [r7, #11]
 800f776:	3301      	adds	r3, #1
 800f778:	72fb      	strb	r3, [r7, #11]
          break;
 800f77a:	e055      	b.n	800f828 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f782:	691b      	ldr	r3, [r3, #16]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d00b      	beq.n	800f7a0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f78e:	691b      	ldr	r3, [r3, #16]
 800f790:	687a      	ldr	r2, [r7, #4]
 800f792:	7c12      	ldrb	r2, [r2, #16]
 800f794:	f107 0108 	add.w	r1, r7, #8
 800f798:	4610      	mov	r0, r2
 800f79a:	4798      	blx	r3
 800f79c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f79e:	e043      	b.n	800f828 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7a0:	6839      	ldr	r1, [r7, #0]
 800f7a2:	6878      	ldr	r0, [r7, #4]
 800f7a4:	f000 fa7d 	bl	800fca2 <USBD_CtlError>
            err++;
 800f7a8:	7afb      	ldrb	r3, [r7, #11]
 800f7aa:	3301      	adds	r3, #1
 800f7ac:	72fb      	strb	r3, [r7, #11]
          break;
 800f7ae:	e03b      	b.n	800f828 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7b6:	695b      	ldr	r3, [r3, #20]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d00b      	beq.n	800f7d4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7c2:	695b      	ldr	r3, [r3, #20]
 800f7c4:	687a      	ldr	r2, [r7, #4]
 800f7c6:	7c12      	ldrb	r2, [r2, #16]
 800f7c8:	f107 0108 	add.w	r1, r7, #8
 800f7cc:	4610      	mov	r0, r2
 800f7ce:	4798      	blx	r3
 800f7d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7d2:	e029      	b.n	800f828 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7d4:	6839      	ldr	r1, [r7, #0]
 800f7d6:	6878      	ldr	r0, [r7, #4]
 800f7d8:	f000 fa63 	bl	800fca2 <USBD_CtlError>
            err++;
 800f7dc:	7afb      	ldrb	r3, [r7, #11]
 800f7de:	3301      	adds	r3, #1
 800f7e0:	72fb      	strb	r3, [r7, #11]
          break;
 800f7e2:	e021      	b.n	800f828 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7ea:	699b      	ldr	r3, [r3, #24]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d00b      	beq.n	800f808 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7f6:	699b      	ldr	r3, [r3, #24]
 800f7f8:	687a      	ldr	r2, [r7, #4]
 800f7fa:	7c12      	ldrb	r2, [r2, #16]
 800f7fc:	f107 0108 	add.w	r1, r7, #8
 800f800:	4610      	mov	r0, r2
 800f802:	4798      	blx	r3
 800f804:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f806:	e00f      	b.n	800f828 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f808:	6839      	ldr	r1, [r7, #0]
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f000 fa49 	bl	800fca2 <USBD_CtlError>
            err++;
 800f810:	7afb      	ldrb	r3, [r7, #11]
 800f812:	3301      	adds	r3, #1
 800f814:	72fb      	strb	r3, [r7, #11]
          break;
 800f816:	e007      	b.n	800f828 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f818:	6839      	ldr	r1, [r7, #0]
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f000 fa41 	bl	800fca2 <USBD_CtlError>
          err++;
 800f820:	7afb      	ldrb	r3, [r7, #11]
 800f822:	3301      	adds	r3, #1
 800f824:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f826:	bf00      	nop
      }
      break;
 800f828:	e037      	b.n	800f89a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	7c1b      	ldrb	r3, [r3, #16]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d109      	bne.n	800f846 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f83a:	f107 0208 	add.w	r2, r7, #8
 800f83e:	4610      	mov	r0, r2
 800f840:	4798      	blx	r3
 800f842:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f844:	e029      	b.n	800f89a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f846:	6839      	ldr	r1, [r7, #0]
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	f000 fa2a 	bl	800fca2 <USBD_CtlError>
        err++;
 800f84e:	7afb      	ldrb	r3, [r7, #11]
 800f850:	3301      	adds	r3, #1
 800f852:	72fb      	strb	r3, [r7, #11]
      break;
 800f854:	e021      	b.n	800f89a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	7c1b      	ldrb	r3, [r3, #16]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d10d      	bne.n	800f87a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f866:	f107 0208 	add.w	r2, r7, #8
 800f86a:	4610      	mov	r0, r2
 800f86c:	4798      	blx	r3
 800f86e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	3301      	adds	r3, #1
 800f874:	2207      	movs	r2, #7
 800f876:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f878:	e00f      	b.n	800f89a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f87a:	6839      	ldr	r1, [r7, #0]
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f000 fa10 	bl	800fca2 <USBD_CtlError>
        err++;
 800f882:	7afb      	ldrb	r3, [r7, #11]
 800f884:	3301      	adds	r3, #1
 800f886:	72fb      	strb	r3, [r7, #11]
      break;
 800f888:	e007      	b.n	800f89a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f88a:	6839      	ldr	r1, [r7, #0]
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f000 fa08 	bl	800fca2 <USBD_CtlError>
      err++;
 800f892:	7afb      	ldrb	r3, [r7, #11]
 800f894:	3301      	adds	r3, #1
 800f896:	72fb      	strb	r3, [r7, #11]
      break;
 800f898:	bf00      	nop
  }

  if (err != 0U)
 800f89a:	7afb      	ldrb	r3, [r7, #11]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d11e      	bne.n	800f8de <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	88db      	ldrh	r3, [r3, #6]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d016      	beq.n	800f8d6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f8a8:	893b      	ldrh	r3, [r7, #8]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d00e      	beq.n	800f8cc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f8ae:	683b      	ldr	r3, [r7, #0]
 800f8b0:	88da      	ldrh	r2, [r3, #6]
 800f8b2:	893b      	ldrh	r3, [r7, #8]
 800f8b4:	4293      	cmp	r3, r2
 800f8b6:	bf28      	it	cs
 800f8b8:	4613      	movcs	r3, r2
 800f8ba:	b29b      	uxth	r3, r3
 800f8bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f8be:	893b      	ldrh	r3, [r7, #8]
 800f8c0:	461a      	mov	r2, r3
 800f8c2:	68f9      	ldr	r1, [r7, #12]
 800f8c4:	6878      	ldr	r0, [r7, #4]
 800f8c6:	f000 fa69 	bl	800fd9c <USBD_CtlSendData>
 800f8ca:	e009      	b.n	800f8e0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f8cc:	6839      	ldr	r1, [r7, #0]
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	f000 f9e7 	bl	800fca2 <USBD_CtlError>
 800f8d4:	e004      	b.n	800f8e0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f8d6:	6878      	ldr	r0, [r7, #4]
 800f8d8:	f000 faba 	bl	800fe50 <USBD_CtlSendStatus>
 800f8dc:	e000      	b.n	800f8e0 <USBD_GetDescriptor+0x320>
    return;
 800f8de:	bf00      	nop
  }
}
 800f8e0:	3710      	adds	r7, #16
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	bd80      	pop	{r7, pc}
 800f8e6:	bf00      	nop

0800f8e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b084      	sub	sp, #16
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
 800f8f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	889b      	ldrh	r3, [r3, #4]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d131      	bne.n	800f95e <USBD_SetAddress+0x76>
 800f8fa:	683b      	ldr	r3, [r7, #0]
 800f8fc:	88db      	ldrh	r3, [r3, #6]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d12d      	bne.n	800f95e <USBD_SetAddress+0x76>
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	885b      	ldrh	r3, [r3, #2]
 800f906:	2b7f      	cmp	r3, #127	@ 0x7f
 800f908:	d829      	bhi.n	800f95e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	885b      	ldrh	r3, [r3, #2]
 800f90e:	b2db      	uxtb	r3, r3
 800f910:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f914:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f91c:	b2db      	uxtb	r3, r3
 800f91e:	2b03      	cmp	r3, #3
 800f920:	d104      	bne.n	800f92c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f922:	6839      	ldr	r1, [r7, #0]
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f000 f9bc 	bl	800fca2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f92a:	e01d      	b.n	800f968 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	7bfa      	ldrb	r2, [r7, #15]
 800f930:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f934:	7bfb      	ldrb	r3, [r7, #15]
 800f936:	4619      	mov	r1, r3
 800f938:	6878      	ldr	r0, [r7, #4]
 800f93a:	f000 ffe1 	bl	8010900 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f000 fa86 	bl	800fe50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f944:	7bfb      	ldrb	r3, [r7, #15]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d004      	beq.n	800f954 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	2202      	movs	r2, #2
 800f94e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f952:	e009      	b.n	800f968 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	2201      	movs	r2, #1
 800f958:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f95c:	e004      	b.n	800f968 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f95e:	6839      	ldr	r1, [r7, #0]
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f000 f99e 	bl	800fca2 <USBD_CtlError>
  }
}
 800f966:	bf00      	nop
 800f968:	bf00      	nop
 800f96a:	3710      	adds	r7, #16
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bd80      	pop	{r7, pc}

0800f970 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
 800f978:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f97a:	2300      	movs	r3, #0
 800f97c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	885b      	ldrh	r3, [r3, #2]
 800f982:	b2da      	uxtb	r2, r3
 800f984:	4b4e      	ldr	r3, [pc, #312]	@ (800fac0 <USBD_SetConfig+0x150>)
 800f986:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f988:	4b4d      	ldr	r3, [pc, #308]	@ (800fac0 <USBD_SetConfig+0x150>)
 800f98a:	781b      	ldrb	r3, [r3, #0]
 800f98c:	2b01      	cmp	r3, #1
 800f98e:	d905      	bls.n	800f99c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f990:	6839      	ldr	r1, [r7, #0]
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f000 f985 	bl	800fca2 <USBD_CtlError>
    return USBD_FAIL;
 800f998:	2303      	movs	r3, #3
 800f99a:	e08c      	b.n	800fab6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9a2:	b2db      	uxtb	r3, r3
 800f9a4:	2b02      	cmp	r3, #2
 800f9a6:	d002      	beq.n	800f9ae <USBD_SetConfig+0x3e>
 800f9a8:	2b03      	cmp	r3, #3
 800f9aa:	d029      	beq.n	800fa00 <USBD_SetConfig+0x90>
 800f9ac:	e075      	b.n	800fa9a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f9ae:	4b44      	ldr	r3, [pc, #272]	@ (800fac0 <USBD_SetConfig+0x150>)
 800f9b0:	781b      	ldrb	r3, [r3, #0]
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d020      	beq.n	800f9f8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f9b6:	4b42      	ldr	r3, [pc, #264]	@ (800fac0 <USBD_SetConfig+0x150>)
 800f9b8:	781b      	ldrb	r3, [r3, #0]
 800f9ba:	461a      	mov	r2, r3
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f9c0:	4b3f      	ldr	r3, [pc, #252]	@ (800fac0 <USBD_SetConfig+0x150>)
 800f9c2:	781b      	ldrb	r3, [r3, #0]
 800f9c4:	4619      	mov	r1, r3
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f7fe ffb9 	bl	800e93e <USBD_SetClassConfig>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f9d0:	7bfb      	ldrb	r3, [r7, #15]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d008      	beq.n	800f9e8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f9d6:	6839      	ldr	r1, [r7, #0]
 800f9d8:	6878      	ldr	r0, [r7, #4]
 800f9da:	f000 f962 	bl	800fca2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	2202      	movs	r2, #2
 800f9e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f9e6:	e065      	b.n	800fab4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f9e8:	6878      	ldr	r0, [r7, #4]
 800f9ea:	f000 fa31 	bl	800fe50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	2203      	movs	r2, #3
 800f9f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f9f6:	e05d      	b.n	800fab4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f9f8:	6878      	ldr	r0, [r7, #4]
 800f9fa:	f000 fa29 	bl	800fe50 <USBD_CtlSendStatus>
      break;
 800f9fe:	e059      	b.n	800fab4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fa00:	4b2f      	ldr	r3, [pc, #188]	@ (800fac0 <USBD_SetConfig+0x150>)
 800fa02:	781b      	ldrb	r3, [r3, #0]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d112      	bne.n	800fa2e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2202      	movs	r2, #2
 800fa0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fa10:	4b2b      	ldr	r3, [pc, #172]	@ (800fac0 <USBD_SetConfig+0x150>)
 800fa12:	781b      	ldrb	r3, [r3, #0]
 800fa14:	461a      	mov	r2, r3
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fa1a:	4b29      	ldr	r3, [pc, #164]	@ (800fac0 <USBD_SetConfig+0x150>)
 800fa1c:	781b      	ldrb	r3, [r3, #0]
 800fa1e:	4619      	mov	r1, r3
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f7fe ffa8 	bl	800e976 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fa26:	6878      	ldr	r0, [r7, #4]
 800fa28:	f000 fa12 	bl	800fe50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa2c:	e042      	b.n	800fab4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800fa2e:	4b24      	ldr	r3, [pc, #144]	@ (800fac0 <USBD_SetConfig+0x150>)
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	461a      	mov	r2, r3
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	685b      	ldr	r3, [r3, #4]
 800fa38:	429a      	cmp	r2, r3
 800fa3a:	d02a      	beq.n	800fa92 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	685b      	ldr	r3, [r3, #4]
 800fa40:	b2db      	uxtb	r3, r3
 800fa42:	4619      	mov	r1, r3
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f7fe ff96 	bl	800e976 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fa4a:	4b1d      	ldr	r3, [pc, #116]	@ (800fac0 <USBD_SetConfig+0x150>)
 800fa4c:	781b      	ldrb	r3, [r3, #0]
 800fa4e:	461a      	mov	r2, r3
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fa54:	4b1a      	ldr	r3, [pc, #104]	@ (800fac0 <USBD_SetConfig+0x150>)
 800fa56:	781b      	ldrb	r3, [r3, #0]
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f7fe ff6f 	bl	800e93e <USBD_SetClassConfig>
 800fa60:	4603      	mov	r3, r0
 800fa62:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fa64:	7bfb      	ldrb	r3, [r7, #15]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d00f      	beq.n	800fa8a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800fa6a:	6839      	ldr	r1, [r7, #0]
 800fa6c:	6878      	ldr	r0, [r7, #4]
 800fa6e:	f000 f918 	bl	800fca2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	685b      	ldr	r3, [r3, #4]
 800fa76:	b2db      	uxtb	r3, r3
 800fa78:	4619      	mov	r1, r3
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f7fe ff7b 	bl	800e976 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2202      	movs	r2, #2
 800fa84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fa88:	e014      	b.n	800fab4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fa8a:	6878      	ldr	r0, [r7, #4]
 800fa8c:	f000 f9e0 	bl	800fe50 <USBD_CtlSendStatus>
      break;
 800fa90:	e010      	b.n	800fab4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f000 f9dc 	bl	800fe50 <USBD_CtlSendStatus>
      break;
 800fa98:	e00c      	b.n	800fab4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800fa9a:	6839      	ldr	r1, [r7, #0]
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	f000 f900 	bl	800fca2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800faa2:	4b07      	ldr	r3, [pc, #28]	@ (800fac0 <USBD_SetConfig+0x150>)
 800faa4:	781b      	ldrb	r3, [r3, #0]
 800faa6:	4619      	mov	r1, r3
 800faa8:	6878      	ldr	r0, [r7, #4]
 800faaa:	f7fe ff64 	bl	800e976 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800faae:	2303      	movs	r3, #3
 800fab0:	73fb      	strb	r3, [r7, #15]
      break;
 800fab2:	bf00      	nop
  }

  return ret;
 800fab4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	3710      	adds	r7, #16
 800faba:	46bd      	mov	sp, r7
 800fabc:	bd80      	pop	{r7, pc}
 800fabe:	bf00      	nop
 800fac0:	240006fc 	.word	0x240006fc

0800fac4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b082      	sub	sp, #8
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]
 800facc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800face:	683b      	ldr	r3, [r7, #0]
 800fad0:	88db      	ldrh	r3, [r3, #6]
 800fad2:	2b01      	cmp	r3, #1
 800fad4:	d004      	beq.n	800fae0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fad6:	6839      	ldr	r1, [r7, #0]
 800fad8:	6878      	ldr	r0, [r7, #4]
 800fada:	f000 f8e2 	bl	800fca2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fade:	e023      	b.n	800fb28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	2b02      	cmp	r3, #2
 800faea:	dc02      	bgt.n	800faf2 <USBD_GetConfig+0x2e>
 800faec:	2b00      	cmp	r3, #0
 800faee:	dc03      	bgt.n	800faf8 <USBD_GetConfig+0x34>
 800faf0:	e015      	b.n	800fb1e <USBD_GetConfig+0x5a>
 800faf2:	2b03      	cmp	r3, #3
 800faf4:	d00b      	beq.n	800fb0e <USBD_GetConfig+0x4a>
 800faf6:	e012      	b.n	800fb1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	2200      	movs	r2, #0
 800fafc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	3308      	adds	r3, #8
 800fb02:	2201      	movs	r2, #1
 800fb04:	4619      	mov	r1, r3
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f000 f948 	bl	800fd9c <USBD_CtlSendData>
        break;
 800fb0c:	e00c      	b.n	800fb28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	3304      	adds	r3, #4
 800fb12:	2201      	movs	r2, #1
 800fb14:	4619      	mov	r1, r3
 800fb16:	6878      	ldr	r0, [r7, #4]
 800fb18:	f000 f940 	bl	800fd9c <USBD_CtlSendData>
        break;
 800fb1c:	e004      	b.n	800fb28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fb1e:	6839      	ldr	r1, [r7, #0]
 800fb20:	6878      	ldr	r0, [r7, #4]
 800fb22:	f000 f8be 	bl	800fca2 <USBD_CtlError>
        break;
 800fb26:	bf00      	nop
}
 800fb28:	bf00      	nop
 800fb2a:	3708      	adds	r7, #8
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}

0800fb30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b082      	sub	sp, #8
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
 800fb38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb40:	b2db      	uxtb	r3, r3
 800fb42:	3b01      	subs	r3, #1
 800fb44:	2b02      	cmp	r3, #2
 800fb46:	d81e      	bhi.n	800fb86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	88db      	ldrh	r3, [r3, #6]
 800fb4c:	2b02      	cmp	r3, #2
 800fb4e:	d004      	beq.n	800fb5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fb50:	6839      	ldr	r1, [r7, #0]
 800fb52:	6878      	ldr	r0, [r7, #4]
 800fb54:	f000 f8a5 	bl	800fca2 <USBD_CtlError>
        break;
 800fb58:	e01a      	b.n	800fb90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	2201      	movs	r2, #1
 800fb5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d005      	beq.n	800fb76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	68db      	ldr	r3, [r3, #12]
 800fb6e:	f043 0202 	orr.w	r2, r3, #2
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	330c      	adds	r3, #12
 800fb7a:	2202      	movs	r2, #2
 800fb7c:	4619      	mov	r1, r3
 800fb7e:	6878      	ldr	r0, [r7, #4]
 800fb80:	f000 f90c 	bl	800fd9c <USBD_CtlSendData>
      break;
 800fb84:	e004      	b.n	800fb90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fb86:	6839      	ldr	r1, [r7, #0]
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f000 f88a 	bl	800fca2 <USBD_CtlError>
      break;
 800fb8e:	bf00      	nop
  }
}
 800fb90:	bf00      	nop
 800fb92:	3708      	adds	r7, #8
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b082      	sub	sp, #8
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
 800fba0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	885b      	ldrh	r3, [r3, #2]
 800fba6:	2b01      	cmp	r3, #1
 800fba8:	d107      	bne.n	800fbba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	2201      	movs	r2, #1
 800fbae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fbb2:	6878      	ldr	r0, [r7, #4]
 800fbb4:	f000 f94c 	bl	800fe50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800fbb8:	e013      	b.n	800fbe2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800fbba:	683b      	ldr	r3, [r7, #0]
 800fbbc:	885b      	ldrh	r3, [r3, #2]
 800fbbe:	2b02      	cmp	r3, #2
 800fbc0:	d10b      	bne.n	800fbda <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800fbc2:	683b      	ldr	r3, [r7, #0]
 800fbc4:	889b      	ldrh	r3, [r3, #4]
 800fbc6:	0a1b      	lsrs	r3, r3, #8
 800fbc8:	b29b      	uxth	r3, r3
 800fbca:	b2da      	uxtb	r2, r3
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800fbd2:	6878      	ldr	r0, [r7, #4]
 800fbd4:	f000 f93c 	bl	800fe50 <USBD_CtlSendStatus>
}
 800fbd8:	e003      	b.n	800fbe2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800fbda:	6839      	ldr	r1, [r7, #0]
 800fbdc:	6878      	ldr	r0, [r7, #4]
 800fbde:	f000 f860 	bl	800fca2 <USBD_CtlError>
}
 800fbe2:	bf00      	nop
 800fbe4:	3708      	adds	r7, #8
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}

0800fbea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbea:	b580      	push	{r7, lr}
 800fbec:	b082      	sub	sp, #8
 800fbee:	af00      	add	r7, sp, #0
 800fbf0:	6078      	str	r0, [r7, #4]
 800fbf2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fbfa:	b2db      	uxtb	r3, r3
 800fbfc:	3b01      	subs	r3, #1
 800fbfe:	2b02      	cmp	r3, #2
 800fc00:	d80b      	bhi.n	800fc1a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	885b      	ldrh	r3, [r3, #2]
 800fc06:	2b01      	cmp	r3, #1
 800fc08:	d10c      	bne.n	800fc24 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f000 f91c 	bl	800fe50 <USBD_CtlSendStatus>
      }
      break;
 800fc18:	e004      	b.n	800fc24 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fc1a:	6839      	ldr	r1, [r7, #0]
 800fc1c:	6878      	ldr	r0, [r7, #4]
 800fc1e:	f000 f840 	bl	800fca2 <USBD_CtlError>
      break;
 800fc22:	e000      	b.n	800fc26 <USBD_ClrFeature+0x3c>
      break;
 800fc24:	bf00      	nop
  }
}
 800fc26:	bf00      	nop
 800fc28:	3708      	adds	r7, #8
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd80      	pop	{r7, pc}

0800fc2e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fc2e:	b580      	push	{r7, lr}
 800fc30:	b084      	sub	sp, #16
 800fc32:	af00      	add	r7, sp, #0
 800fc34:	6078      	str	r0, [r7, #4]
 800fc36:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fc38:	683b      	ldr	r3, [r7, #0]
 800fc3a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	781a      	ldrb	r2, [r3, #0]
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	3301      	adds	r3, #1
 800fc48:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	781a      	ldrb	r2, [r3, #0]
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	3301      	adds	r3, #1
 800fc56:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fc58:	68f8      	ldr	r0, [r7, #12]
 800fc5a:	f7ff fa16 	bl	800f08a <SWAPBYTE>
 800fc5e:	4603      	mov	r3, r0
 800fc60:	461a      	mov	r2, r3
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	3301      	adds	r3, #1
 800fc6a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	3301      	adds	r3, #1
 800fc70:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fc72:	68f8      	ldr	r0, [r7, #12]
 800fc74:	f7ff fa09 	bl	800f08a <SWAPBYTE>
 800fc78:	4603      	mov	r3, r0
 800fc7a:	461a      	mov	r2, r3
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	3301      	adds	r3, #1
 800fc84:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	3301      	adds	r3, #1
 800fc8a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fc8c:	68f8      	ldr	r0, [r7, #12]
 800fc8e:	f7ff f9fc 	bl	800f08a <SWAPBYTE>
 800fc92:	4603      	mov	r3, r0
 800fc94:	461a      	mov	r2, r3
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	80da      	strh	r2, [r3, #6]
}
 800fc9a:	bf00      	nop
 800fc9c:	3710      	adds	r7, #16
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}

0800fca2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fca2:	b580      	push	{r7, lr}
 800fca4:	b082      	sub	sp, #8
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
 800fcaa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcac:	2180      	movs	r1, #128	@ 0x80
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f000 fdbc 	bl	801082c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fcb4:	2100      	movs	r1, #0
 800fcb6:	6878      	ldr	r0, [r7, #4]
 800fcb8:	f000 fdb8 	bl	801082c <USBD_LL_StallEP>
}
 800fcbc:	bf00      	nop
 800fcbe:	3708      	adds	r7, #8
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b086      	sub	sp, #24
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	60b9      	str	r1, [r7, #8]
 800fcce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d042      	beq.n	800fd60 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800fcde:	6938      	ldr	r0, [r7, #16]
 800fce0:	f000 f842 	bl	800fd68 <USBD_GetLen>
 800fce4:	4603      	mov	r3, r0
 800fce6:	3301      	adds	r3, #1
 800fce8:	005b      	lsls	r3, r3, #1
 800fcea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcee:	d808      	bhi.n	800fd02 <USBD_GetString+0x3e>
 800fcf0:	6938      	ldr	r0, [r7, #16]
 800fcf2:	f000 f839 	bl	800fd68 <USBD_GetLen>
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	3301      	adds	r3, #1
 800fcfa:	b29b      	uxth	r3, r3
 800fcfc:	005b      	lsls	r3, r3, #1
 800fcfe:	b29a      	uxth	r2, r3
 800fd00:	e001      	b.n	800fd06 <USBD_GetString+0x42>
 800fd02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fd0a:	7dfb      	ldrb	r3, [r7, #23]
 800fd0c:	68ba      	ldr	r2, [r7, #8]
 800fd0e:	4413      	add	r3, r2
 800fd10:	687a      	ldr	r2, [r7, #4]
 800fd12:	7812      	ldrb	r2, [r2, #0]
 800fd14:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd16:	7dfb      	ldrb	r3, [r7, #23]
 800fd18:	3301      	adds	r3, #1
 800fd1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fd1c:	7dfb      	ldrb	r3, [r7, #23]
 800fd1e:	68ba      	ldr	r2, [r7, #8]
 800fd20:	4413      	add	r3, r2
 800fd22:	2203      	movs	r2, #3
 800fd24:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd26:	7dfb      	ldrb	r3, [r7, #23]
 800fd28:	3301      	adds	r3, #1
 800fd2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fd2c:	e013      	b.n	800fd56 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800fd2e:	7dfb      	ldrb	r3, [r7, #23]
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	4413      	add	r3, r2
 800fd34:	693a      	ldr	r2, [r7, #16]
 800fd36:	7812      	ldrb	r2, [r2, #0]
 800fd38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fd3a:	693b      	ldr	r3, [r7, #16]
 800fd3c:	3301      	adds	r3, #1
 800fd3e:	613b      	str	r3, [r7, #16]
    idx++;
 800fd40:	7dfb      	ldrb	r3, [r7, #23]
 800fd42:	3301      	adds	r3, #1
 800fd44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fd46:	7dfb      	ldrb	r3, [r7, #23]
 800fd48:	68ba      	ldr	r2, [r7, #8]
 800fd4a:	4413      	add	r3, r2
 800fd4c:	2200      	movs	r2, #0
 800fd4e:	701a      	strb	r2, [r3, #0]
    idx++;
 800fd50:	7dfb      	ldrb	r3, [r7, #23]
 800fd52:	3301      	adds	r3, #1
 800fd54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fd56:	693b      	ldr	r3, [r7, #16]
 800fd58:	781b      	ldrb	r3, [r3, #0]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d1e7      	bne.n	800fd2e <USBD_GetString+0x6a>
 800fd5e:	e000      	b.n	800fd62 <USBD_GetString+0x9e>
    return;
 800fd60:	bf00      	nop
  }
}
 800fd62:	3718      	adds	r7, #24
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}

0800fd68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fd68:	b480      	push	{r7}
 800fd6a:	b085      	sub	sp, #20
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fd70:	2300      	movs	r3, #0
 800fd72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fd78:	e005      	b.n	800fd86 <USBD_GetLen+0x1e>
  {
    len++;
 800fd7a:	7bfb      	ldrb	r3, [r7, #15]
 800fd7c:	3301      	adds	r3, #1
 800fd7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	3301      	adds	r3, #1
 800fd84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fd86:	68bb      	ldr	r3, [r7, #8]
 800fd88:	781b      	ldrb	r3, [r3, #0]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d1f5      	bne.n	800fd7a <USBD_GetLen+0x12>
  }

  return len;
 800fd8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3714      	adds	r7, #20
 800fd94:	46bd      	mov	sp, r7
 800fd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9a:	4770      	bx	lr

0800fd9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fd9c:	b580      	push	{r7, lr}
 800fd9e:	b084      	sub	sp, #16
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	60f8      	str	r0, [r7, #12]
 800fda4:	60b9      	str	r1, [r7, #8]
 800fda6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	2202      	movs	r2, #2
 800fdac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	687a      	ldr	r2, [r7, #4]
 800fdb4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	687a      	ldr	r2, [r7, #4]
 800fdba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	68ba      	ldr	r2, [r7, #8]
 800fdc0:	2100      	movs	r1, #0
 800fdc2:	68f8      	ldr	r0, [r7, #12]
 800fdc4:	f000 fdbb 	bl	801093e <USBD_LL_Transmit>

  return USBD_OK;
 800fdc8:	2300      	movs	r3, #0
}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	3710      	adds	r7, #16
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	bd80      	pop	{r7, pc}

0800fdd2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fdd2:	b580      	push	{r7, lr}
 800fdd4:	b084      	sub	sp, #16
 800fdd6:	af00      	add	r7, sp, #0
 800fdd8:	60f8      	str	r0, [r7, #12]
 800fdda:	60b9      	str	r1, [r7, #8]
 800fddc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	68ba      	ldr	r2, [r7, #8]
 800fde2:	2100      	movs	r1, #0
 800fde4:	68f8      	ldr	r0, [r7, #12]
 800fde6:	f000 fdaa 	bl	801093e <USBD_LL_Transmit>

  return USBD_OK;
 800fdea:	2300      	movs	r3, #0
}
 800fdec:	4618      	mov	r0, r3
 800fdee:	3710      	adds	r7, #16
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}

0800fdf4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b084      	sub	sp, #16
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	60f8      	str	r0, [r7, #12]
 800fdfc:	60b9      	str	r1, [r7, #8]
 800fdfe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	2203      	movs	r2, #3
 800fe04:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	687a      	ldr	r2, [r7, #4]
 800fe0c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	687a      	ldr	r2, [r7, #4]
 800fe14:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	68ba      	ldr	r2, [r7, #8]
 800fe1c:	2100      	movs	r1, #0
 800fe1e:	68f8      	ldr	r0, [r7, #12]
 800fe20:	f000 fdae 	bl	8010980 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe24:	2300      	movs	r3, #0
}
 800fe26:	4618      	mov	r0, r3
 800fe28:	3710      	adds	r7, #16
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	bd80      	pop	{r7, pc}

0800fe2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fe2e:	b580      	push	{r7, lr}
 800fe30:	b084      	sub	sp, #16
 800fe32:	af00      	add	r7, sp, #0
 800fe34:	60f8      	str	r0, [r7, #12]
 800fe36:	60b9      	str	r1, [r7, #8]
 800fe38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	68ba      	ldr	r2, [r7, #8]
 800fe3e:	2100      	movs	r1, #0
 800fe40:	68f8      	ldr	r0, [r7, #12]
 800fe42:	f000 fd9d 	bl	8010980 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe46:	2300      	movs	r3, #0
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3710      	adds	r7, #16
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b082      	sub	sp, #8
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2204      	movs	r2, #4
 800fe5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fe60:	2300      	movs	r3, #0
 800fe62:	2200      	movs	r2, #0
 800fe64:	2100      	movs	r1, #0
 800fe66:	6878      	ldr	r0, [r7, #4]
 800fe68:	f000 fd69 	bl	801093e <USBD_LL_Transmit>

  return USBD_OK;
 800fe6c:	2300      	movs	r3, #0
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}

0800fe76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fe76:	b580      	push	{r7, lr}
 800fe78:	b082      	sub	sp, #8
 800fe7a:	af00      	add	r7, sp, #0
 800fe7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	2205      	movs	r2, #5
 800fe82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe86:	2300      	movs	r3, #0
 800fe88:	2200      	movs	r2, #0
 800fe8a:	2100      	movs	r1, #0
 800fe8c:	6878      	ldr	r0, [r7, #4]
 800fe8e:	f000 fd77 	bl	8010980 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe92:	2300      	movs	r3, #0
}
 800fe94:	4618      	mov	r0, r3
 800fe96:	3708      	adds	r7, #8
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	bd80      	pop	{r7, pc}

0800fe9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800fea0:	2201      	movs	r2, #1
 800fea2:	4913      	ldr	r1, [pc, #76]	@ (800fef0 <MX_USB_DEVICE_Init+0x54>)
 800fea4:	4813      	ldr	r0, [pc, #76]	@ (800fef4 <MX_USB_DEVICE_Init+0x58>)
 800fea6:	f7fe fccd 	bl	800e844 <USBD_Init>
 800feaa:	4603      	mov	r3, r0
 800feac:	2b00      	cmp	r3, #0
 800feae:	d001      	beq.n	800feb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800feb0:	f7f1 fc37 	bl	8001722 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800feb4:	4910      	ldr	r1, [pc, #64]	@ (800fef8 <MX_USB_DEVICE_Init+0x5c>)
 800feb6:	480f      	ldr	r0, [pc, #60]	@ (800fef4 <MX_USB_DEVICE_Init+0x58>)
 800feb8:	f7fe fcf4 	bl	800e8a4 <USBD_RegisterClass>
 800febc:	4603      	mov	r3, r0
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d001      	beq.n	800fec6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fec2:	f7f1 fc2e 	bl	8001722 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800fec6:	490d      	ldr	r1, [pc, #52]	@ (800fefc <MX_USB_DEVICE_Init+0x60>)
 800fec8:	480a      	ldr	r0, [pc, #40]	@ (800fef4 <MX_USB_DEVICE_Init+0x58>)
 800feca:	f7fe fbeb 	bl	800e6a4 <USBD_CDC_RegisterInterface>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d001      	beq.n	800fed8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fed4:	f7f1 fc25 	bl	8001722 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800fed8:	4806      	ldr	r0, [pc, #24]	@ (800fef4 <MX_USB_DEVICE_Init+0x58>)
 800feda:	f7fe fd19 	bl	800e910 <USBD_Start>
 800fede:	4603      	mov	r3, r0
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d001      	beq.n	800fee8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fee4:	f7f1 fc1d 	bl	8001722 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800fee8:	f7f6 fff4 	bl	8006ed4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800feec:	bf00      	nop
 800feee:	bd80      	pop	{r7, pc}
 800fef0:	240000b8 	.word	0x240000b8
 800fef4:	24000700 	.word	0x24000700
 800fef8:	2400001c 	.word	0x2400001c
 800fefc:	240000a4 	.word	0x240000a4

0800ff00 <CDC_Init_HS>:
};

/* Private functions ---------------------------------------------------------*/

static int8_t CDC_Init_HS(void)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800ff04:	2200      	movs	r2, #0
 800ff06:	4905      	ldr	r1, [pc, #20]	@ (800ff1c <CDC_Init_HS+0x1c>)
 800ff08:	4805      	ldr	r0, [pc, #20]	@ (800ff20 <CDC_Init_HS+0x20>)
 800ff0a:	f7fe fbe5 	bl	800e6d8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800ff0e:	4905      	ldr	r1, [pc, #20]	@ (800ff24 <CDC_Init_HS+0x24>)
 800ff10:	4803      	ldr	r0, [pc, #12]	@ (800ff20 <CDC_Init_HS+0x20>)
 800ff12:	f7fe fc03 	bl	800e71c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ff16:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800ff18:	4618      	mov	r0, r3
 800ff1a:	bd80      	pop	{r7, pc}
 800ff1c:	30000800 	.word	0x30000800
 800ff20:	24000700 	.word	0x24000700
 800ff24:	30000000 	.word	0x30000000

0800ff28 <CDC_DeInit_HS>:

static int8_t CDC_DeInit_HS(void)
{
 800ff28:	b480      	push	{r7}
 800ff2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800ff2c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800ff2e:	4618      	mov	r0, r3
 800ff30:	46bd      	mov	sp, r7
 800ff32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff36:	4770      	bx	lr

0800ff38 <CDC_Control_HS>:

static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	4603      	mov	r3, r0
 800ff40:	6039      	str	r1, [r7, #0]
 800ff42:	71fb      	strb	r3, [r7, #7]
 800ff44:	4613      	mov	r3, r2
 800ff46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800ff48:	79fb      	ldrb	r3, [r7, #7]
 800ff4a:	2b23      	cmp	r3, #35	@ 0x23
 800ff4c:	f200 8098 	bhi.w	8010080 <CDC_Control_HS+0x148>
 800ff50:	a201      	add	r2, pc, #4	@ (adr r2, 800ff58 <CDC_Control_HS+0x20>)
 800ff52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff56:	bf00      	nop
 800ff58:	08010081 	.word	0x08010081
 800ff5c:	08010081 	.word	0x08010081
 800ff60:	08010081 	.word	0x08010081
 800ff64:	08010081 	.word	0x08010081
 800ff68:	08010081 	.word	0x08010081
 800ff6c:	08010081 	.word	0x08010081
 800ff70:	08010081 	.word	0x08010081
 800ff74:	08010081 	.word	0x08010081
 800ff78:	08010081 	.word	0x08010081
 800ff7c:	08010081 	.word	0x08010081
 800ff80:	08010081 	.word	0x08010081
 800ff84:	08010081 	.word	0x08010081
 800ff88:	08010081 	.word	0x08010081
 800ff8c:	08010081 	.word	0x08010081
 800ff90:	08010081 	.word	0x08010081
 800ff94:	08010081 	.word	0x08010081
 800ff98:	08010081 	.word	0x08010081
 800ff9c:	08010081 	.word	0x08010081
 800ffa0:	08010081 	.word	0x08010081
 800ffa4:	08010081 	.word	0x08010081
 800ffa8:	08010081 	.word	0x08010081
 800ffac:	08010081 	.word	0x08010081
 800ffb0:	08010081 	.word	0x08010081
 800ffb4:	08010081 	.word	0x08010081
 800ffb8:	08010081 	.word	0x08010081
 800ffbc:	08010081 	.word	0x08010081
 800ffc0:	08010081 	.word	0x08010081
 800ffc4:	08010081 	.word	0x08010081
 800ffc8:	08010081 	.word	0x08010081
 800ffcc:	08010081 	.word	0x08010081
 800ffd0:	08010081 	.word	0x08010081
 800ffd4:	08010081 	.word	0x08010081
 800ffd8:	0800ffe9 	.word	0x0800ffe9
 800ffdc:	0801002d 	.word	0x0801002d
 800ffe0:	08010081 	.word	0x08010081
 800ffe4:	08010081 	.word	0x08010081
  case CDC_CLEAR_COMM_FEATURE:
    break;

  case CDC_SET_LINE_CODING:
    /* Read Line Coding from Host */
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	461a      	mov	r2, r3
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	3301      	adds	r3, #1
 800fff2:	781b      	ldrb	r3, [r3, #0]
 800fff4:	021b      	lsls	r3, r3, #8
 800fff6:	431a      	orrs	r2, r3
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	3302      	adds	r3, #2
 800fffc:	781b      	ldrb	r3, [r3, #0]
 800fffe:	041b      	lsls	r3, r3, #16
 8010000:	431a      	orrs	r2, r3
 8010002:	683b      	ldr	r3, [r7, #0]
 8010004:	3303      	adds	r3, #3
 8010006:	781b      	ldrb	r3, [r3, #0]
 8010008:	061b      	lsls	r3, r3, #24
 801000a:	4313      	orrs	r3, r2
 801000c:	461a      	mov	r2, r3
 801000e:	4b20      	ldr	r3, [pc, #128]	@ (8010090 <CDC_Control_HS+0x158>)
 8010010:	601a      	str	r2, [r3, #0]
    LineCoding.format     = pbuf[4];
 8010012:	683b      	ldr	r3, [r7, #0]
 8010014:	791a      	ldrb	r2, [r3, #4]
 8010016:	4b1e      	ldr	r3, [pc, #120]	@ (8010090 <CDC_Control_HS+0x158>)
 8010018:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 801001a:	683b      	ldr	r3, [r7, #0]
 801001c:	795a      	ldrb	r2, [r3, #5]
 801001e:	4b1c      	ldr	r3, [pc, #112]	@ (8010090 <CDC_Control_HS+0x158>)
 8010020:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	799a      	ldrb	r2, [r3, #6]
 8010026:	4b1a      	ldr	r3, [pc, #104]	@ (8010090 <CDC_Control_HS+0x158>)
 8010028:	719a      	strb	r2, [r3, #6]
    break;
 801002a:	e02a      	b.n	8010082 <CDC_Control_HS+0x14a>

  case CDC_GET_LINE_CODING:
    /* Send Line Coding to Host */
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 801002c:	4b18      	ldr	r3, [pc, #96]	@ (8010090 <CDC_Control_HS+0x158>)
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	b2da      	uxtb	r2, r3
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8010036:	4b16      	ldr	r3, [pc, #88]	@ (8010090 <CDC_Control_HS+0x158>)
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	0a1a      	lsrs	r2, r3, #8
 801003c:	683b      	ldr	r3, [r7, #0]
 801003e:	3301      	adds	r3, #1
 8010040:	b2d2      	uxtb	r2, r2
 8010042:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8010044:	4b12      	ldr	r3, [pc, #72]	@ (8010090 <CDC_Control_HS+0x158>)
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	0c1a      	lsrs	r2, r3, #16
 801004a:	683b      	ldr	r3, [r7, #0]
 801004c:	3302      	adds	r3, #2
 801004e:	b2d2      	uxtb	r2, r2
 8010050:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8010052:	4b0f      	ldr	r3, [pc, #60]	@ (8010090 <CDC_Control_HS+0x158>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	0e1a      	lsrs	r2, r3, #24
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	3303      	adds	r3, #3
 801005c:	b2d2      	uxtb	r2, r2
 801005e:	701a      	strb	r2, [r3, #0]
    pbuf[4] = LineCoding.format;
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	3304      	adds	r3, #4
 8010064:	4a0a      	ldr	r2, [pc, #40]	@ (8010090 <CDC_Control_HS+0x158>)
 8010066:	7912      	ldrb	r2, [r2, #4]
 8010068:	701a      	strb	r2, [r3, #0]
    pbuf[5] = LineCoding.paritytype;
 801006a:	683b      	ldr	r3, [r7, #0]
 801006c:	3305      	adds	r3, #5
 801006e:	4a08      	ldr	r2, [pc, #32]	@ (8010090 <CDC_Control_HS+0x158>)
 8010070:	7952      	ldrb	r2, [r2, #5]
 8010072:	701a      	strb	r2, [r3, #0]
    pbuf[6] = LineCoding.datatype;
 8010074:	683b      	ldr	r3, [r7, #0]
 8010076:	3306      	adds	r3, #6
 8010078:	4a05      	ldr	r2, [pc, #20]	@ (8010090 <CDC_Control_HS+0x158>)
 801007a:	7992      	ldrb	r2, [r2, #6]
 801007c:	701a      	strb	r2, [r3, #0]
    break;
 801007e:	e000      	b.n	8010082 <CDC_Control_HS+0x14a>

  case CDC_SEND_BREAK:
    break;

  default:
    break;
 8010080:	bf00      	nop
  }

  return (USBD_OK);
 8010082:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8010084:	4618      	mov	r0, r3
 8010086:	370c      	adds	r7, #12
 8010088:	46bd      	mov	sp, r7
 801008a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008e:	4770      	bx	lr
 8010090:	2400009c 	.word	0x2400009c

08010094 <CDC_Receive_HS>:

static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8010094:	b580      	push	{r7, lr}
 8010096:	b082      	sub	sp, #8
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	6039      	str	r1, [r7, #0]
  /* Update the Ring Buffer pointer - Logic for main loop processing */
  /* Note: In a real circular buffer, you would copy from Buf to a separate larger buffer here.
     For simplicity and since USBD stack reuses UserRxBufferHS, we just notify Main */

  /* Increment input pointer by length of received data */
  UserRxBufPtrIn += *Len;
 801009e:	683b      	ldr	r3, [r7, #0]
 80100a0:	681a      	ldr	r2, [r3, #0]
 80100a2:	4b0c      	ldr	r3, [pc, #48]	@ (80100d4 <CDC_Receive_HS+0x40>)
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	4413      	add	r3, r2
 80100a8:	4a0a      	ldr	r2, [pc, #40]	@ (80100d4 <CDC_Receive_HS+0x40>)
 80100aa:	6013      	str	r3, [r2, #0]
  if (UserRxBufPtrIn >= APP_RX_DATA_SIZE)
 80100ac:	4b09      	ldr	r3, [pc, #36]	@ (80100d4 <CDC_Receive_HS+0x40>)
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100b4:	d302      	bcc.n	80100bc <CDC_Receive_HS+0x28>
  {
     UserRxBufPtrIn = 0; // Wrap around (Note: Logic requires careful buffer management)
 80100b6:	4b07      	ldr	r3, [pc, #28]	@ (80100d4 <CDC_Receive_HS+0x40>)
 80100b8:	2200      	movs	r2, #0
 80100ba:	601a      	str	r2, [r3, #0]
  }

  /* Reactivate the endpoint to receive next packet */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &UserRxBufferHS[0]); // Reset to beginning for simplicity in this demo
 80100bc:	4906      	ldr	r1, [pc, #24]	@ (80100d8 <CDC_Receive_HS+0x44>)
 80100be:	4807      	ldr	r0, [pc, #28]	@ (80100dc <CDC_Receive_HS+0x48>)
 80100c0:	f7fe fb2c 	bl	800e71c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 80100c4:	4805      	ldr	r0, [pc, #20]	@ (80100dc <CDC_Receive_HS+0x48>)
 80100c6:	f7fe fb87 	bl	800e7d8 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 80100ca:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80100cc:	4618      	mov	r0, r3
 80100ce:	3708      	adds	r7, #8
 80100d0:	46bd      	mov	sp, r7
 80100d2:	bd80      	pop	{r7, pc}
 80100d4:	240009dc 	.word	0x240009dc
 80100d8:	30000000 	.word	0x30000000
 80100dc:	24000700 	.word	0x24000700

080100e0 <CDC_Transmit_HS>:

uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b084      	sub	sp, #16
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
 80100e8:	460b      	mov	r3, r1
 80100ea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80100ec:	2300      	movs	r3, #0
 80100ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 80100f0:	4b0d      	ldr	r3, [pc, #52]	@ (8010128 <CDC_Transmit_HS+0x48>)
 80100f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80100f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80100f8:	68bb      	ldr	r3, [r7, #8]
 80100fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d001      	beq.n	8010106 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8010102:	2301      	movs	r3, #1
 8010104:	e00b      	b.n	801011e <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8010106:	887b      	ldrh	r3, [r7, #2]
 8010108:	461a      	mov	r2, r3
 801010a:	6879      	ldr	r1, [r7, #4]
 801010c:	4806      	ldr	r0, [pc, #24]	@ (8010128 <CDC_Transmit_HS+0x48>)
 801010e:	f7fe fae3 	bl	800e6d8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8010112:	4805      	ldr	r0, [pc, #20]	@ (8010128 <CDC_Transmit_HS+0x48>)
 8010114:	f7fe fb20 	bl	800e758 <USBD_CDC_TransmitPacket>
 8010118:	4603      	mov	r3, r0
 801011a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801011c:	7bfb      	ldrb	r3, [r7, #15]
}
 801011e:	4618      	mov	r0, r3
 8010120:	3710      	adds	r7, #16
 8010122:	46bd      	mov	sp, r7
 8010124:	bd80      	pop	{r7, pc}
 8010126:	bf00      	nop
 8010128:	24000700 	.word	0x24000700

0801012c <CDC_TransmitCplt_HS>:

static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801012c:	b480      	push	{r7}
 801012e:	b087      	sub	sp, #28
 8010130:	af00      	add	r7, sp, #0
 8010132:	60f8      	str	r0, [r7, #12]
 8010134:	60b9      	str	r1, [r7, #8]
 8010136:	4613      	mov	r3, r2
 8010138:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801013a:	2300      	movs	r3, #0
 801013c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801013e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010142:	4618      	mov	r0, r3
 8010144:	371c      	adds	r7, #28
 8010146:	46bd      	mov	sp, r7
 8010148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014c:	4770      	bx	lr
	...

08010150 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010150:	b480      	push	{r7}
 8010152:	b083      	sub	sp, #12
 8010154:	af00      	add	r7, sp, #0
 8010156:	4603      	mov	r3, r0
 8010158:	6039      	str	r1, [r7, #0]
 801015a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801015c:	683b      	ldr	r3, [r7, #0]
 801015e:	2212      	movs	r2, #18
 8010160:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8010162:	4b03      	ldr	r3, [pc, #12]	@ (8010170 <USBD_HS_DeviceDescriptor+0x20>)
}
 8010164:	4618      	mov	r0, r3
 8010166:	370c      	adds	r7, #12
 8010168:	46bd      	mov	sp, r7
 801016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016e:	4770      	bx	lr
 8010170:	240000d8 	.word	0x240000d8

08010174 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010174:	b480      	push	{r7}
 8010176:	b083      	sub	sp, #12
 8010178:	af00      	add	r7, sp, #0
 801017a:	4603      	mov	r3, r0
 801017c:	6039      	str	r1, [r7, #0]
 801017e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010180:	683b      	ldr	r3, [r7, #0]
 8010182:	2204      	movs	r2, #4
 8010184:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010186:	4b03      	ldr	r3, [pc, #12]	@ (8010194 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8010188:	4618      	mov	r0, r3
 801018a:	370c      	adds	r7, #12
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr
 8010194:	240000ec 	.word	0x240000ec

08010198 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b082      	sub	sp, #8
 801019c:	af00      	add	r7, sp, #0
 801019e:	4603      	mov	r3, r0
 80101a0:	6039      	str	r1, [r7, #0]
 80101a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80101a4:	79fb      	ldrb	r3, [r7, #7]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d105      	bne.n	80101b6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80101aa:	683a      	ldr	r2, [r7, #0]
 80101ac:	4907      	ldr	r1, [pc, #28]	@ (80101cc <USBD_HS_ProductStrDescriptor+0x34>)
 80101ae:	4808      	ldr	r0, [pc, #32]	@ (80101d0 <USBD_HS_ProductStrDescriptor+0x38>)
 80101b0:	f7ff fd88 	bl	800fcc4 <USBD_GetString>
 80101b4:	e004      	b.n	80101c0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80101b6:	683a      	ldr	r2, [r7, #0]
 80101b8:	4904      	ldr	r1, [pc, #16]	@ (80101cc <USBD_HS_ProductStrDescriptor+0x34>)
 80101ba:	4805      	ldr	r0, [pc, #20]	@ (80101d0 <USBD_HS_ProductStrDescriptor+0x38>)
 80101bc:	f7ff fd82 	bl	800fcc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80101c0:	4b02      	ldr	r3, [pc, #8]	@ (80101cc <USBD_HS_ProductStrDescriptor+0x34>)
}
 80101c2:	4618      	mov	r0, r3
 80101c4:	3708      	adds	r7, #8
 80101c6:	46bd      	mov	sp, r7
 80101c8:	bd80      	pop	{r7, pc}
 80101ca:	bf00      	nop
 80101cc:	240009e0 	.word	0x240009e0
 80101d0:	08011488 	.word	0x08011488

080101d4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b082      	sub	sp, #8
 80101d8:	af00      	add	r7, sp, #0
 80101da:	4603      	mov	r3, r0
 80101dc:	6039      	str	r1, [r7, #0]
 80101de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80101e0:	683a      	ldr	r2, [r7, #0]
 80101e2:	4904      	ldr	r1, [pc, #16]	@ (80101f4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80101e4:	4804      	ldr	r0, [pc, #16]	@ (80101f8 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80101e6:	f7ff fd6d 	bl	800fcc4 <USBD_GetString>
  return USBD_StrDesc;
 80101ea:	4b02      	ldr	r3, [pc, #8]	@ (80101f4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80101ec:	4618      	mov	r0, r3
 80101ee:	3708      	adds	r7, #8
 80101f0:	46bd      	mov	sp, r7
 80101f2:	bd80      	pop	{r7, pc}
 80101f4:	240009e0 	.word	0x240009e0
 80101f8:	080114a0 	.word	0x080114a0

080101fc <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b082      	sub	sp, #8
 8010200:	af00      	add	r7, sp, #0
 8010202:	4603      	mov	r3, r0
 8010204:	6039      	str	r1, [r7, #0]
 8010206:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010208:	683b      	ldr	r3, [r7, #0]
 801020a:	221a      	movs	r2, #26
 801020c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801020e:	f000 f843 	bl	8010298 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8010212:	4b02      	ldr	r3, [pc, #8]	@ (801021c <USBD_HS_SerialStrDescriptor+0x20>)
}
 8010214:	4618      	mov	r0, r3
 8010216:	3708      	adds	r7, #8
 8010218:	46bd      	mov	sp, r7
 801021a:	bd80      	pop	{r7, pc}
 801021c:	240000f0 	.word	0x240000f0

08010220 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
 8010226:	4603      	mov	r3, r0
 8010228:	6039      	str	r1, [r7, #0]
 801022a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801022c:	79fb      	ldrb	r3, [r7, #7]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d105      	bne.n	801023e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8010232:	683a      	ldr	r2, [r7, #0]
 8010234:	4907      	ldr	r1, [pc, #28]	@ (8010254 <USBD_HS_ConfigStrDescriptor+0x34>)
 8010236:	4808      	ldr	r0, [pc, #32]	@ (8010258 <USBD_HS_ConfigStrDescriptor+0x38>)
 8010238:	f7ff fd44 	bl	800fcc4 <USBD_GetString>
 801023c:	e004      	b.n	8010248 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801023e:	683a      	ldr	r2, [r7, #0]
 8010240:	4904      	ldr	r1, [pc, #16]	@ (8010254 <USBD_HS_ConfigStrDescriptor+0x34>)
 8010242:	4805      	ldr	r0, [pc, #20]	@ (8010258 <USBD_HS_ConfigStrDescriptor+0x38>)
 8010244:	f7ff fd3e 	bl	800fcc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010248:	4b02      	ldr	r3, [pc, #8]	@ (8010254 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801024a:	4618      	mov	r0, r3
 801024c:	3708      	adds	r7, #8
 801024e:	46bd      	mov	sp, r7
 8010250:	bd80      	pop	{r7, pc}
 8010252:	bf00      	nop
 8010254:	240009e0 	.word	0x240009e0
 8010258:	080114b4 	.word	0x080114b4

0801025c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b082      	sub	sp, #8
 8010260:	af00      	add	r7, sp, #0
 8010262:	4603      	mov	r3, r0
 8010264:	6039      	str	r1, [r7, #0]
 8010266:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010268:	79fb      	ldrb	r3, [r7, #7]
 801026a:	2b00      	cmp	r3, #0
 801026c:	d105      	bne.n	801027a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801026e:	683a      	ldr	r2, [r7, #0]
 8010270:	4907      	ldr	r1, [pc, #28]	@ (8010290 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8010272:	4808      	ldr	r0, [pc, #32]	@ (8010294 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8010274:	f7ff fd26 	bl	800fcc4 <USBD_GetString>
 8010278:	e004      	b.n	8010284 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801027a:	683a      	ldr	r2, [r7, #0]
 801027c:	4904      	ldr	r1, [pc, #16]	@ (8010290 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801027e:	4805      	ldr	r0, [pc, #20]	@ (8010294 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8010280:	f7ff fd20 	bl	800fcc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010284:	4b02      	ldr	r3, [pc, #8]	@ (8010290 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8010286:	4618      	mov	r0, r3
 8010288:	3708      	adds	r7, #8
 801028a:	46bd      	mov	sp, r7
 801028c:	bd80      	pop	{r7, pc}
 801028e:	bf00      	nop
 8010290:	240009e0 	.word	0x240009e0
 8010294:	080114c0 	.word	0x080114c0

08010298 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b084      	sub	sp, #16
 801029c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801029e:	4b0f      	ldr	r3, [pc, #60]	@ (80102dc <Get_SerialNum+0x44>)
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80102a4:	4b0e      	ldr	r3, [pc, #56]	@ (80102e0 <Get_SerialNum+0x48>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80102aa:	4b0e      	ldr	r3, [pc, #56]	@ (80102e4 <Get_SerialNum+0x4c>)
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80102b0:	68fa      	ldr	r2, [r7, #12]
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	4413      	add	r3, r2
 80102b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d009      	beq.n	80102d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80102be:	2208      	movs	r2, #8
 80102c0:	4909      	ldr	r1, [pc, #36]	@ (80102e8 <Get_SerialNum+0x50>)
 80102c2:	68f8      	ldr	r0, [r7, #12]
 80102c4:	f000 f814 	bl	80102f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80102c8:	2204      	movs	r2, #4
 80102ca:	4908      	ldr	r1, [pc, #32]	@ (80102ec <Get_SerialNum+0x54>)
 80102cc:	68b8      	ldr	r0, [r7, #8]
 80102ce:	f000 f80f 	bl	80102f0 <IntToUnicode>
  }
}
 80102d2:	bf00      	nop
 80102d4:	3710      	adds	r7, #16
 80102d6:	46bd      	mov	sp, r7
 80102d8:	bd80      	pop	{r7, pc}
 80102da:	bf00      	nop
 80102dc:	1ff1e800 	.word	0x1ff1e800
 80102e0:	1ff1e804 	.word	0x1ff1e804
 80102e4:	1ff1e808 	.word	0x1ff1e808
 80102e8:	240000f2 	.word	0x240000f2
 80102ec:	24000102 	.word	0x24000102

080102f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80102f0:	b480      	push	{r7}
 80102f2:	b087      	sub	sp, #28
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	60f8      	str	r0, [r7, #12]
 80102f8:	60b9      	str	r1, [r7, #8]
 80102fa:	4613      	mov	r3, r2
 80102fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80102fe:	2300      	movs	r3, #0
 8010300:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010302:	2300      	movs	r3, #0
 8010304:	75fb      	strb	r3, [r7, #23]
 8010306:	e027      	b.n	8010358 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	0f1b      	lsrs	r3, r3, #28
 801030c:	2b09      	cmp	r3, #9
 801030e:	d80b      	bhi.n	8010328 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	0f1b      	lsrs	r3, r3, #28
 8010314:	b2da      	uxtb	r2, r3
 8010316:	7dfb      	ldrb	r3, [r7, #23]
 8010318:	005b      	lsls	r3, r3, #1
 801031a:	4619      	mov	r1, r3
 801031c:	68bb      	ldr	r3, [r7, #8]
 801031e:	440b      	add	r3, r1
 8010320:	3230      	adds	r2, #48	@ 0x30
 8010322:	b2d2      	uxtb	r2, r2
 8010324:	701a      	strb	r2, [r3, #0]
 8010326:	e00a      	b.n	801033e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	0f1b      	lsrs	r3, r3, #28
 801032c:	b2da      	uxtb	r2, r3
 801032e:	7dfb      	ldrb	r3, [r7, #23]
 8010330:	005b      	lsls	r3, r3, #1
 8010332:	4619      	mov	r1, r3
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	440b      	add	r3, r1
 8010338:	3237      	adds	r2, #55	@ 0x37
 801033a:	b2d2      	uxtb	r2, r2
 801033c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	011b      	lsls	r3, r3, #4
 8010342:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010344:	7dfb      	ldrb	r3, [r7, #23]
 8010346:	005b      	lsls	r3, r3, #1
 8010348:	3301      	adds	r3, #1
 801034a:	68ba      	ldr	r2, [r7, #8]
 801034c:	4413      	add	r3, r2
 801034e:	2200      	movs	r2, #0
 8010350:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010352:	7dfb      	ldrb	r3, [r7, #23]
 8010354:	3301      	adds	r3, #1
 8010356:	75fb      	strb	r3, [r7, #23]
 8010358:	7dfa      	ldrb	r2, [r7, #23]
 801035a:	79fb      	ldrb	r3, [r7, #7]
 801035c:	429a      	cmp	r2, r3
 801035e:	d3d3      	bcc.n	8010308 <IntToUnicode+0x18>
  }
}
 8010360:	bf00      	nop
 8010362:	bf00      	nop
 8010364:	371c      	adds	r7, #28
 8010366:	46bd      	mov	sp, r7
 8010368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036c:	4770      	bx	lr
	...

08010370 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b08e      	sub	sp, #56	@ 0x38
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010378:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801037c:	2200      	movs	r2, #0
 801037e:	601a      	str	r2, [r3, #0]
 8010380:	605a      	str	r2, [r3, #4]
 8010382:	609a      	str	r2, [r3, #8]
 8010384:	60da      	str	r2, [r3, #12]
 8010386:	611a      	str	r2, [r3, #16]
  /* RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; */ // <--- COMMENT THIS OUT

  if(pcdHandle->Instance==USB_OTG_HS)
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	4a56      	ldr	r2, [pc, #344]	@ (80104e8 <HAL_PCD_MspInit+0x178>)
 801038e:	4293      	cmp	r3, r2
 8010390:	f040 80a5 	bne.w	80104de <HAL_PCD_MspInit+0x16e>
      Error_Handler();
    }
  */

  /* Peripheral clock enable */
	__HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8010394:	4b55      	ldr	r3, [pc, #340]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 8010396:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801039a:	4a54      	ldr	r2, [pc, #336]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 801039c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80103a0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80103a4:	4b51      	ldr	r3, [pc, #324]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80103aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80103ae:	623b      	str	r3, [r7, #32]
 80103b0:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 80103b2:	4b4e      	ldr	r3, [pc, #312]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80103b8:	4a4c      	ldr	r2, [pc, #304]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80103be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80103c2:	4b4a      	ldr	r3, [pc, #296]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80103c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80103cc:	61fb      	str	r3, [r7, #28]
 80103ce:	69fb      	ldr	r3, [r7, #28]
    HAL_PWREx_EnableUSBVoltageDetector();
 80103d0:	f7f6 fd80 	bl	8006ed4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80103d4:	4b45      	ldr	r3, [pc, #276]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103da:	4a44      	ldr	r2, [pc, #272]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103dc:	f043 0304 	orr.w	r3, r3, #4
 80103e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80103e4:	4b41      	ldr	r3, [pc, #260]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103ea:	f003 0304 	and.w	r3, r3, #4
 80103ee:	61bb      	str	r3, [r7, #24]
 80103f0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80103f2:	4b3e      	ldr	r3, [pc, #248]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80103f8:	4a3c      	ldr	r2, [pc, #240]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80103fa:	f043 0301 	orr.w	r3, r3, #1
 80103fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010402:	4b3a      	ldr	r3, [pc, #232]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 8010404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010408:	f003 0301 	and.w	r3, r3, #1
 801040c:	617b      	str	r3, [r7, #20]
 801040e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010410:	4b36      	ldr	r3, [pc, #216]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 8010412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010416:	4a35      	ldr	r2, [pc, #212]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 8010418:	f043 0302 	orr.w	r3, r3, #2
 801041c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010420:	4b32      	ldr	r3, [pc, #200]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 8010422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010426:	f003 0302 	and.w	r3, r3, #2
 801042a:	613b      	str	r3, [r7, #16]
 801042c:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PA8     ------> USB_OTG_HS_SOF
    PB5     ------> USB_OTG_HS_ULPI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 801042e:	230d      	movs	r3, #13
 8010430:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010432:	2302      	movs	r3, #2
 8010434:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010436:	2300      	movs	r3, #0
 8010438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801043a:	2303      	movs	r3, #3
 801043c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 801043e:	230a      	movs	r3, #10
 8010440:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010446:	4619      	mov	r1, r3
 8010448:	4829      	ldr	r0, [pc, #164]	@ (80104f0 <HAL_PCD_MspInit+0x180>)
 801044a:	f7f4 f987 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8;
 801044e:	f44f 7394 	mov.w	r3, #296	@ 0x128
 8010452:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010454:	2302      	movs	r3, #2
 8010456:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010458:	2300      	movs	r3, #0
 801045a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801045c:	2303      	movs	r3, #3
 801045e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8010460:	230a      	movs	r3, #10
 8010462:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010468:	4619      	mov	r1, r3
 801046a:	4822      	ldr	r0, [pc, #136]	@ (80104f4 <HAL_PCD_MspInit+0x184>)
 801046c:	f7f4 f976 	bl	800475c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8010470:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8010474:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010476:	2302      	movs	r3, #2
 8010478:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801047a:	2300      	movs	r3, #0
 801047c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801047e:	2303      	movs	r3, #3
 8010480:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8010482:	230a      	movs	r3, #10
 8010484:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801048a:	4619      	mov	r1, r3
 801048c:	481a      	ldr	r0, [pc, #104]	@ (80104f8 <HAL_PCD_MspInit+0x188>)
 801048e:	f7f4 f965 	bl	800475c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8010492:	4b16      	ldr	r3, [pc, #88]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 8010494:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010498:	4a14      	ldr	r2, [pc, #80]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 801049a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801049e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80104a2:	4b12      	ldr	r3, [pc, #72]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80104a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80104ac:	60fb      	str	r3, [r7, #12]
 80104ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 80104b0:	4b0e      	ldr	r3, [pc, #56]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80104b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104b6:	4a0d      	ldr	r2, [pc, #52]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80104b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80104bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80104c0:	4b0a      	ldr	r3, [pc, #40]	@ (80104ec <HAL_PCD_MspInit+0x17c>)
 80104c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80104c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80104ca:	60bb      	str	r3, [r7, #8]
 80104cc:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80104ce:	2200      	movs	r2, #0
 80104d0:	2100      	movs	r1, #0
 80104d2:	204d      	movs	r0, #77	@ 0x4d
 80104d4:	f7f3 fd31 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80104d8:	204d      	movs	r0, #77	@ 0x4d
 80104da:	f7f3 fd48 	bl	8003f6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80104de:	bf00      	nop
 80104e0:	3738      	adds	r7, #56	@ 0x38
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bd80      	pop	{r7, pc}
 80104e6:	bf00      	nop
 80104e8:	40040000 	.word	0x40040000
 80104ec:	58024400 	.word	0x58024400
 80104f0:	58020800 	.word	0x58020800
 80104f4:	58020000 	.word	0x58020000
 80104f8:	58020400 	.word	0x58020400

080104fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b082      	sub	sp, #8
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010510:	4619      	mov	r1, r3
 8010512:	4610      	mov	r0, r2
 8010514:	f7fe fa49 	bl	800e9aa <USBD_LL_SetupStage>
}
 8010518:	bf00      	nop
 801051a:	3708      	adds	r7, #8
 801051c:	46bd      	mov	sp, r7
 801051e:	bd80      	pop	{r7, pc}

08010520 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010520:	b580      	push	{r7, lr}
 8010522:	b082      	sub	sp, #8
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
 8010528:	460b      	mov	r3, r1
 801052a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010532:	78fa      	ldrb	r2, [r7, #3]
 8010534:	6879      	ldr	r1, [r7, #4]
 8010536:	4613      	mov	r3, r2
 8010538:	00db      	lsls	r3, r3, #3
 801053a:	4413      	add	r3, r2
 801053c:	009b      	lsls	r3, r3, #2
 801053e:	440b      	add	r3, r1
 8010540:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010544:	681a      	ldr	r2, [r3, #0]
 8010546:	78fb      	ldrb	r3, [r7, #3]
 8010548:	4619      	mov	r1, r3
 801054a:	f7fe fa83 	bl	800ea54 <USBD_LL_DataOutStage>
}
 801054e:	bf00      	nop
 8010550:	3708      	adds	r7, #8
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}

08010556 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010556:	b580      	push	{r7, lr}
 8010558:	b082      	sub	sp, #8
 801055a:	af00      	add	r7, sp, #0
 801055c:	6078      	str	r0, [r7, #4]
 801055e:	460b      	mov	r3, r1
 8010560:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010568:	78fa      	ldrb	r2, [r7, #3]
 801056a:	6879      	ldr	r1, [r7, #4]
 801056c:	4613      	mov	r3, r2
 801056e:	00db      	lsls	r3, r3, #3
 8010570:	4413      	add	r3, r2
 8010572:	009b      	lsls	r3, r3, #2
 8010574:	440b      	add	r3, r1
 8010576:	3320      	adds	r3, #32
 8010578:	681a      	ldr	r2, [r3, #0]
 801057a:	78fb      	ldrb	r3, [r7, #3]
 801057c:	4619      	mov	r1, r3
 801057e:	f7fe fb1c 	bl	800ebba <USBD_LL_DataInStage>
}
 8010582:	bf00      	nop
 8010584:	3708      	adds	r7, #8
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}

0801058a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801058a:	b580      	push	{r7, lr}
 801058c:	b082      	sub	sp, #8
 801058e:	af00      	add	r7, sp, #0
 8010590:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010598:	4618      	mov	r0, r3
 801059a:	f7fe fc56 	bl	800ee4a <USBD_LL_SOF>
}
 801059e:	bf00      	nop
 80105a0:	3708      	adds	r7, #8
 80105a2:	46bd      	mov	sp, r7
 80105a4:	bd80      	pop	{r7, pc}

080105a6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80105a6:	b580      	push	{r7, lr}
 80105a8:	b084      	sub	sp, #16
 80105aa:	af00      	add	r7, sp, #0
 80105ac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80105ae:	2301      	movs	r3, #1
 80105b0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	79db      	ldrb	r3, [r3, #7]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d102      	bne.n	80105c0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80105ba:	2300      	movs	r3, #0
 80105bc:	73fb      	strb	r3, [r7, #15]
 80105be:	e008      	b.n	80105d2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	79db      	ldrb	r3, [r3, #7]
 80105c4:	2b02      	cmp	r3, #2
 80105c6:	d102      	bne.n	80105ce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80105c8:	2301      	movs	r3, #1
 80105ca:	73fb      	strb	r3, [r7, #15]
 80105cc:	e001      	b.n	80105d2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80105ce:	f7f1 f8a8 	bl	8001722 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80105d8:	7bfa      	ldrb	r2, [r7, #15]
 80105da:	4611      	mov	r1, r2
 80105dc:	4618      	mov	r0, r3
 80105de:	f7fe fbf0 	bl	800edc2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80105e8:	4618      	mov	r0, r3
 80105ea:	f7fe fb98 	bl	800ed1e <USBD_LL_Reset>
}
 80105ee:	bf00      	nop
 80105f0:	3710      	adds	r7, #16
 80105f2:	46bd      	mov	sp, r7
 80105f4:	bd80      	pop	{r7, pc}

080105f6 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80105f6:	b580      	push	{r7, lr}
 80105f8:	b082      	sub	sp, #8
 80105fa:	af00      	add	r7, sp, #0
 80105fc:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010604:	4618      	mov	r0, r3
 8010606:	f7fe fbec 	bl	800ede2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	687a      	ldr	r2, [r7, #4]
 8010616:	6812      	ldr	r2, [r2, #0]
 8010618:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801061c:	f043 0301 	orr.w	r3, r3, #1
 8010620:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */
}
 8010622:	bf00      	nop
 8010624:	3708      	adds	r7, #8
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}

0801062a <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801062a:	b580      	push	{r7, lr}
 801062c:	b082      	sub	sp, #8
 801062e:	af00      	add	r7, sp, #0
 8010630:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010638:	4618      	mov	r0, r3
 801063a:	f7fe fbee 	bl	800ee1a <USBD_LL_Resume>
}
 801063e:	bf00      	nop
 8010640:	3708      	adds	r7, #8
 8010642:	46bd      	mov	sp, r7
 8010644:	bd80      	pop	{r7, pc}

08010646 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010646:	b580      	push	{r7, lr}
 8010648:	b082      	sub	sp, #8
 801064a:	af00      	add	r7, sp, #0
 801064c:	6078      	str	r0, [r7, #4]
 801064e:	460b      	mov	r3, r1
 8010650:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010658:	78fa      	ldrb	r2, [r7, #3]
 801065a:	4611      	mov	r1, r2
 801065c:	4618      	mov	r0, r3
 801065e:	f7fe fc46 	bl	800eeee <USBD_LL_IsoOUTIncomplete>
}
 8010662:	bf00      	nop
 8010664:	3708      	adds	r7, #8
 8010666:	46bd      	mov	sp, r7
 8010668:	bd80      	pop	{r7, pc}

0801066a <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801066a:	b580      	push	{r7, lr}
 801066c:	b082      	sub	sp, #8
 801066e:	af00      	add	r7, sp, #0
 8010670:	6078      	str	r0, [r7, #4]
 8010672:	460b      	mov	r3, r1
 8010674:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801067c:	78fa      	ldrb	r2, [r7, #3]
 801067e:	4611      	mov	r1, r2
 8010680:	4618      	mov	r0, r3
 8010682:	f7fe fc02 	bl	800ee8a <USBD_LL_IsoINIncomplete>
}
 8010686:	bf00      	nop
 8010688:	3708      	adds	r7, #8
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}

0801068e <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801068e:	b580      	push	{r7, lr}
 8010690:	b082      	sub	sp, #8
 8010692:	af00      	add	r7, sp, #0
 8010694:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801069c:	4618      	mov	r0, r3
 801069e:	f7fe fc58 	bl	800ef52 <USBD_LL_DevConnected>
}
 80106a2:	bf00      	nop
 80106a4:	3708      	adds	r7, #8
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}

080106aa <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80106aa:	b580      	push	{r7, lr}
 80106ac:	b082      	sub	sp, #8
 80106ae:	af00      	add	r7, sp, #0
 80106b0:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80106b8:	4618      	mov	r0, r3
 80106ba:	f7fe fc55 	bl	800ef68 <USBD_LL_DevDisconnected>
}
 80106be:	bf00      	nop
 80106c0:	3708      	adds	r7, #8
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
	...

080106c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	781b      	ldrb	r3, [r3, #0]
 80106d4:	2b01      	cmp	r3, #1
 80106d6:	d140      	bne.n	801075a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80106d8:	4a22      	ldr	r2, [pc, #136]	@ (8010764 <USBD_LL_Init+0x9c>)
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	4a20      	ldr	r2, [pc, #128]	@ (8010764 <USBD_LL_Init+0x9c>)
 80106e4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80106e8:	4b1e      	ldr	r3, [pc, #120]	@ (8010764 <USBD_LL_Init+0x9c>)
 80106ea:	4a1f      	ldr	r2, [pc, #124]	@ (8010768 <USBD_LL_Init+0xa0>)
 80106ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80106ee:	4b1d      	ldr	r3, [pc, #116]	@ (8010764 <USBD_LL_Init+0x9c>)
 80106f0:	2209      	movs	r2, #9
 80106f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 80106f4:	4b1b      	ldr	r3, [pc, #108]	@ (8010764 <USBD_LL_Init+0x9c>)
 80106f6:	2200      	movs	r2, #0
 80106f8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = ENABLE;
 80106fa:	4b1a      	ldr	r3, [pc, #104]	@ (8010764 <USBD_LL_Init+0x9c>)
 80106fc:	2201      	movs	r2, #1
 80106fe:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8010700:	4b18      	ldr	r3, [pc, #96]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010702:	2201      	movs	r2, #1
 8010704:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
 8010706:	4b17      	ldr	r3, [pc, #92]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010708:	2201      	movs	r2, #1
 801070a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801070c:	4b15      	ldr	r3, [pc, #84]	@ (8010764 <USBD_LL_Init+0x9c>)
 801070e:	2200      	movs	r2, #0
 8010710:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8010712:	4b14      	ldr	r3, [pc, #80]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010714:	2200      	movs	r2, #0
 8010716:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8010718:	4b12      	ldr	r3, [pc, #72]	@ (8010764 <USBD_LL_Init+0x9c>)
 801071a:	2200      	movs	r2, #0
 801071c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801071e:	4b11      	ldr	r3, [pc, #68]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010720:	2200      	movs	r2, #0
 8010722:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8010724:	4b0f      	ldr	r3, [pc, #60]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010726:	2200      	movs	r2, #0
 8010728:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801072a:	480e      	ldr	r0, [pc, #56]	@ (8010764 <USBD_LL_Init+0x9c>)
 801072c:	f7f5 f8b4 	bl	8005898 <HAL_PCD_Init>
 8010730:	4603      	mov	r3, r0
 8010732:	2b00      	cmp	r3, #0
 8010734:	d001      	beq.n	801073a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8010736:	f7f0 fff4 	bl	8001722 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801073a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801073e:	4809      	ldr	r0, [pc, #36]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010740:	f7f6 fb09 	bl	8006d56 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8010744:	2280      	movs	r2, #128	@ 0x80
 8010746:	2100      	movs	r1, #0
 8010748:	4806      	ldr	r0, [pc, #24]	@ (8010764 <USBD_LL_Init+0x9c>)
 801074a:	f7f6 fabd 	bl	8006cc8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801074e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8010752:	2101      	movs	r1, #1
 8010754:	4803      	ldr	r0, [pc, #12]	@ (8010764 <USBD_LL_Init+0x9c>)
 8010756:	f7f6 fab7 	bl	8006cc8 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801075a:	2300      	movs	r3, #0
}
 801075c:	4618      	mov	r0, r3
 801075e:	3708      	adds	r7, #8
 8010760:	46bd      	mov	sp, r7
 8010762:	bd80      	pop	{r7, pc}
 8010764:	24000be0 	.word	0x24000be0
 8010768:	40040000 	.word	0x40040000

0801076c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b084      	sub	sp, #16
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010774:	2300      	movs	r3, #0
 8010776:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010778:	2300      	movs	r3, #0
 801077a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010782:	4618      	mov	r0, r3
 8010784:	f7f5 f994 	bl	8005ab0 <HAL_PCD_Start>
 8010788:	4603      	mov	r3, r0
 801078a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801078c:	7bfb      	ldrb	r3, [r7, #15]
 801078e:	4618      	mov	r0, r3
 8010790:	f000 f942 	bl	8010a18 <USBD_Get_USB_Status>
 8010794:	4603      	mov	r3, r0
 8010796:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010798:	7bbb      	ldrb	r3, [r7, #14]
}
 801079a:	4618      	mov	r0, r3
 801079c:	3710      	adds	r7, #16
 801079e:	46bd      	mov	sp, r7
 80107a0:	bd80      	pop	{r7, pc}

080107a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80107a2:	b580      	push	{r7, lr}
 80107a4:	b084      	sub	sp, #16
 80107a6:	af00      	add	r7, sp, #0
 80107a8:	6078      	str	r0, [r7, #4]
 80107aa:	4608      	mov	r0, r1
 80107ac:	4611      	mov	r1, r2
 80107ae:	461a      	mov	r2, r3
 80107b0:	4603      	mov	r3, r0
 80107b2:	70fb      	strb	r3, [r7, #3]
 80107b4:	460b      	mov	r3, r1
 80107b6:	70bb      	strb	r3, [r7, #2]
 80107b8:	4613      	mov	r3, r2
 80107ba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107bc:	2300      	movs	r3, #0
 80107be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107c0:	2300      	movs	r3, #0
 80107c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80107ca:	78bb      	ldrb	r3, [r7, #2]
 80107cc:	883a      	ldrh	r2, [r7, #0]
 80107ce:	78f9      	ldrb	r1, [r7, #3]
 80107d0:	f7f5 fe95 	bl	80064fe <HAL_PCD_EP_Open>
 80107d4:	4603      	mov	r3, r0
 80107d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107d8:	7bfb      	ldrb	r3, [r7, #15]
 80107da:	4618      	mov	r0, r3
 80107dc:	f000 f91c 	bl	8010a18 <USBD_Get_USB_Status>
 80107e0:	4603      	mov	r3, r0
 80107e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80107e6:	4618      	mov	r0, r3
 80107e8:	3710      	adds	r7, #16
 80107ea:	46bd      	mov	sp, r7
 80107ec:	bd80      	pop	{r7, pc}

080107ee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80107ee:	b580      	push	{r7, lr}
 80107f0:	b084      	sub	sp, #16
 80107f2:	af00      	add	r7, sp, #0
 80107f4:	6078      	str	r0, [r7, #4]
 80107f6:	460b      	mov	r3, r1
 80107f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107fa:	2300      	movs	r3, #0
 80107fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107fe:	2300      	movs	r3, #0
 8010800:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010808:	78fa      	ldrb	r2, [r7, #3]
 801080a:	4611      	mov	r1, r2
 801080c:	4618      	mov	r0, r3
 801080e:	f7f5 fee0 	bl	80065d2 <HAL_PCD_EP_Close>
 8010812:	4603      	mov	r3, r0
 8010814:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010816:	7bfb      	ldrb	r3, [r7, #15]
 8010818:	4618      	mov	r0, r3
 801081a:	f000 f8fd 	bl	8010a18 <USBD_Get_USB_Status>
 801081e:	4603      	mov	r3, r0
 8010820:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010822:	7bbb      	ldrb	r3, [r7, #14]
}
 8010824:	4618      	mov	r0, r3
 8010826:	3710      	adds	r7, #16
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}

0801082c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b084      	sub	sp, #16
 8010830:	af00      	add	r7, sp, #0
 8010832:	6078      	str	r0, [r7, #4]
 8010834:	460b      	mov	r3, r1
 8010836:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010838:	2300      	movs	r3, #0
 801083a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801083c:	2300      	movs	r3, #0
 801083e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010846:	78fa      	ldrb	r2, [r7, #3]
 8010848:	4611      	mov	r1, r2
 801084a:	4618      	mov	r0, r3
 801084c:	f7f5 ff98 	bl	8006780 <HAL_PCD_EP_SetStall>
 8010850:	4603      	mov	r3, r0
 8010852:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010854:	7bfb      	ldrb	r3, [r7, #15]
 8010856:	4618      	mov	r0, r3
 8010858:	f000 f8de 	bl	8010a18 <USBD_Get_USB_Status>
 801085c:	4603      	mov	r3, r0
 801085e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010860:	7bbb      	ldrb	r3, [r7, #14]
}
 8010862:	4618      	mov	r0, r3
 8010864:	3710      	adds	r7, #16
 8010866:	46bd      	mov	sp, r7
 8010868:	bd80      	pop	{r7, pc}

0801086a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801086a:	b580      	push	{r7, lr}
 801086c:	b084      	sub	sp, #16
 801086e:	af00      	add	r7, sp, #0
 8010870:	6078      	str	r0, [r7, #4]
 8010872:	460b      	mov	r3, r1
 8010874:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010876:	2300      	movs	r3, #0
 8010878:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801087a:	2300      	movs	r3, #0
 801087c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010884:	78fa      	ldrb	r2, [r7, #3]
 8010886:	4611      	mov	r1, r2
 8010888:	4618      	mov	r0, r3
 801088a:	f7f5 ffdc 	bl	8006846 <HAL_PCD_EP_ClrStall>
 801088e:	4603      	mov	r3, r0
 8010890:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010892:	7bfb      	ldrb	r3, [r7, #15]
 8010894:	4618      	mov	r0, r3
 8010896:	f000 f8bf 	bl	8010a18 <USBD_Get_USB_Status>
 801089a:	4603      	mov	r3, r0
 801089c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801089e:	7bbb      	ldrb	r3, [r7, #14]
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	3710      	adds	r7, #16
 80108a4:	46bd      	mov	sp, r7
 80108a6:	bd80      	pop	{r7, pc}

080108a8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80108a8:	b480      	push	{r7}
 80108aa:	b085      	sub	sp, #20
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
 80108b0:	460b      	mov	r3, r1
 80108b2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80108ba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80108bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	da0b      	bge.n	80108dc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80108c4:	78fb      	ldrb	r3, [r7, #3]
 80108c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80108ca:	68f9      	ldr	r1, [r7, #12]
 80108cc:	4613      	mov	r3, r2
 80108ce:	00db      	lsls	r3, r3, #3
 80108d0:	4413      	add	r3, r2
 80108d2:	009b      	lsls	r3, r3, #2
 80108d4:	440b      	add	r3, r1
 80108d6:	3316      	adds	r3, #22
 80108d8:	781b      	ldrb	r3, [r3, #0]
 80108da:	e00b      	b.n	80108f4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80108dc:	78fb      	ldrb	r3, [r7, #3]
 80108de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80108e2:	68f9      	ldr	r1, [r7, #12]
 80108e4:	4613      	mov	r3, r2
 80108e6:	00db      	lsls	r3, r3, #3
 80108e8:	4413      	add	r3, r2
 80108ea:	009b      	lsls	r3, r3, #2
 80108ec:	440b      	add	r3, r1
 80108ee:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80108f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	3714      	adds	r7, #20
 80108f8:	46bd      	mov	sp, r7
 80108fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b084      	sub	sp, #16
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
 8010908:	460b      	mov	r3, r1
 801090a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801090c:	2300      	movs	r3, #0
 801090e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010910:	2300      	movs	r3, #0
 8010912:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801091a:	78fa      	ldrb	r2, [r7, #3]
 801091c:	4611      	mov	r1, r2
 801091e:	4618      	mov	r0, r3
 8010920:	f7f5 fdc9 	bl	80064b6 <HAL_PCD_SetAddress>
 8010924:	4603      	mov	r3, r0
 8010926:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010928:	7bfb      	ldrb	r3, [r7, #15]
 801092a:	4618      	mov	r0, r3
 801092c:	f000 f874 	bl	8010a18 <USBD_Get_USB_Status>
 8010930:	4603      	mov	r3, r0
 8010932:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010934:	7bbb      	ldrb	r3, [r7, #14]
}
 8010936:	4618      	mov	r0, r3
 8010938:	3710      	adds	r7, #16
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}

0801093e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801093e:	b580      	push	{r7, lr}
 8010940:	b086      	sub	sp, #24
 8010942:	af00      	add	r7, sp, #0
 8010944:	60f8      	str	r0, [r7, #12]
 8010946:	607a      	str	r2, [r7, #4]
 8010948:	603b      	str	r3, [r7, #0]
 801094a:	460b      	mov	r3, r1
 801094c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801094e:	2300      	movs	r3, #0
 8010950:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010952:	2300      	movs	r3, #0
 8010954:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801095c:	7af9      	ldrb	r1, [r7, #11]
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	687a      	ldr	r2, [r7, #4]
 8010962:	f7f5 fed3 	bl	800670c <HAL_PCD_EP_Transmit>
 8010966:	4603      	mov	r3, r0
 8010968:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801096a:	7dfb      	ldrb	r3, [r7, #23]
 801096c:	4618      	mov	r0, r3
 801096e:	f000 f853 	bl	8010a18 <USBD_Get_USB_Status>
 8010972:	4603      	mov	r3, r0
 8010974:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010976:	7dbb      	ldrb	r3, [r7, #22]
}
 8010978:	4618      	mov	r0, r3
 801097a:	3718      	adds	r7, #24
 801097c:	46bd      	mov	sp, r7
 801097e:	bd80      	pop	{r7, pc}

08010980 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010980:	b580      	push	{r7, lr}
 8010982:	b086      	sub	sp, #24
 8010984:	af00      	add	r7, sp, #0
 8010986:	60f8      	str	r0, [r7, #12]
 8010988:	607a      	str	r2, [r7, #4]
 801098a:	603b      	str	r3, [r7, #0]
 801098c:	460b      	mov	r3, r1
 801098e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010990:	2300      	movs	r3, #0
 8010992:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010994:	2300      	movs	r3, #0
 8010996:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801099e:	7af9      	ldrb	r1, [r7, #11]
 80109a0:	683b      	ldr	r3, [r7, #0]
 80109a2:	687a      	ldr	r2, [r7, #4]
 80109a4:	f7f5 fe5f 	bl	8006666 <HAL_PCD_EP_Receive>
 80109a8:	4603      	mov	r3, r0
 80109aa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80109ac:	7dfb      	ldrb	r3, [r7, #23]
 80109ae:	4618      	mov	r0, r3
 80109b0:	f000 f832 	bl	8010a18 <USBD_Get_USB_Status>
 80109b4:	4603      	mov	r3, r0
 80109b6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80109b8:	7dbb      	ldrb	r3, [r7, #22]
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	3718      	adds	r7, #24
 80109be:	46bd      	mov	sp, r7
 80109c0:	bd80      	pop	{r7, pc}

080109c2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80109c2:	b580      	push	{r7, lr}
 80109c4:	b082      	sub	sp, #8
 80109c6:	af00      	add	r7, sp, #0
 80109c8:	6078      	str	r0, [r7, #4]
 80109ca:	460b      	mov	r3, r1
 80109cc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80109d4:	78fa      	ldrb	r2, [r7, #3]
 80109d6:	4611      	mov	r1, r2
 80109d8:	4618      	mov	r0, r3
 80109da:	f7f5 fe7f 	bl	80066dc <HAL_PCD_EP_GetRxCount>
 80109de:	4603      	mov	r3, r0
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	3708      	adds	r7, #8
 80109e4:	46bd      	mov	sp, r7
 80109e6:	bd80      	pop	{r7, pc}

080109e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80109e8:	b480      	push	{r7}
 80109ea:	b083      	sub	sp, #12
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80109f0:	4b03      	ldr	r3, [pc, #12]	@ (8010a00 <USBD_static_malloc+0x18>)
}
 80109f2:	4618      	mov	r0, r3
 80109f4:	370c      	adds	r7, #12
 80109f6:	46bd      	mov	sp, r7
 80109f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109fc:	4770      	bx	lr
 80109fe:	bf00      	nop
 8010a00:	240010c4 	.word	0x240010c4

08010a04 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010a04:	b480      	push	{r7}
 8010a06:	b083      	sub	sp, #12
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8010a0c:	bf00      	nop
 8010a0e:	370c      	adds	r7, #12
 8010a10:	46bd      	mov	sp, r7
 8010a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a16:	4770      	bx	lr

08010a18 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010a18:	b480      	push	{r7}
 8010a1a:	b085      	sub	sp, #20
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	4603      	mov	r3, r0
 8010a20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a22:	2300      	movs	r3, #0
 8010a24:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010a26:	79fb      	ldrb	r3, [r7, #7]
 8010a28:	2b03      	cmp	r3, #3
 8010a2a:	d817      	bhi.n	8010a5c <USBD_Get_USB_Status+0x44>
 8010a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8010a34 <USBD_Get_USB_Status+0x1c>)
 8010a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a32:	bf00      	nop
 8010a34:	08010a45 	.word	0x08010a45
 8010a38:	08010a4b 	.word	0x08010a4b
 8010a3c:	08010a51 	.word	0x08010a51
 8010a40:	08010a57 	.word	0x08010a57
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010a44:	2300      	movs	r3, #0
 8010a46:	73fb      	strb	r3, [r7, #15]
    break;
 8010a48:	e00b      	b.n	8010a62 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010a4a:	2303      	movs	r3, #3
 8010a4c:	73fb      	strb	r3, [r7, #15]
    break;
 8010a4e:	e008      	b.n	8010a62 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010a50:	2301      	movs	r3, #1
 8010a52:	73fb      	strb	r3, [r7, #15]
    break;
 8010a54:	e005      	b.n	8010a62 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010a56:	2303      	movs	r3, #3
 8010a58:	73fb      	strb	r3, [r7, #15]
    break;
 8010a5a:	e002      	b.n	8010a62 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010a5c:	2303      	movs	r3, #3
 8010a5e:	73fb      	strb	r3, [r7, #15]
    break;
 8010a60:	bf00      	nop
  }
  return usb_status;
 8010a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	3714      	adds	r7, #20
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a6e:	4770      	bx	lr

08010a70 <_vsniprintf_r>:
 8010a70:	b530      	push	{r4, r5, lr}
 8010a72:	4614      	mov	r4, r2
 8010a74:	2c00      	cmp	r4, #0
 8010a76:	b09b      	sub	sp, #108	@ 0x6c
 8010a78:	4605      	mov	r5, r0
 8010a7a:	461a      	mov	r2, r3
 8010a7c:	da05      	bge.n	8010a8a <_vsniprintf_r+0x1a>
 8010a7e:	238b      	movs	r3, #139	@ 0x8b
 8010a80:	6003      	str	r3, [r0, #0]
 8010a82:	f04f 30ff 	mov.w	r0, #4294967295
 8010a86:	b01b      	add	sp, #108	@ 0x6c
 8010a88:	bd30      	pop	{r4, r5, pc}
 8010a8a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010a8e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010a92:	f04f 0300 	mov.w	r3, #0
 8010a96:	9319      	str	r3, [sp, #100]	@ 0x64
 8010a98:	bf14      	ite	ne
 8010a9a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010a9e:	4623      	moveq	r3, r4
 8010aa0:	9302      	str	r3, [sp, #8]
 8010aa2:	9305      	str	r3, [sp, #20]
 8010aa4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010aa8:	9100      	str	r1, [sp, #0]
 8010aaa:	9104      	str	r1, [sp, #16]
 8010aac:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010ab0:	4669      	mov	r1, sp
 8010ab2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010ab4:	f000 f9ae 	bl	8010e14 <_svfiprintf_r>
 8010ab8:	1c43      	adds	r3, r0, #1
 8010aba:	bfbc      	itt	lt
 8010abc:	238b      	movlt	r3, #139	@ 0x8b
 8010abe:	602b      	strlt	r3, [r5, #0]
 8010ac0:	2c00      	cmp	r4, #0
 8010ac2:	d0e0      	beq.n	8010a86 <_vsniprintf_r+0x16>
 8010ac4:	9b00      	ldr	r3, [sp, #0]
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	701a      	strb	r2, [r3, #0]
 8010aca:	e7dc      	b.n	8010a86 <_vsniprintf_r+0x16>

08010acc <vsniprintf>:
 8010acc:	b507      	push	{r0, r1, r2, lr}
 8010ace:	9300      	str	r3, [sp, #0]
 8010ad0:	4613      	mov	r3, r2
 8010ad2:	460a      	mov	r2, r1
 8010ad4:	4601      	mov	r1, r0
 8010ad6:	4803      	ldr	r0, [pc, #12]	@ (8010ae4 <vsniprintf+0x18>)
 8010ad8:	6800      	ldr	r0, [r0, #0]
 8010ada:	f7ff ffc9 	bl	8010a70 <_vsniprintf_r>
 8010ade:	b003      	add	sp, #12
 8010ae0:	f85d fb04 	ldr.w	pc, [sp], #4
 8010ae4:	2400010c 	.word	0x2400010c

08010ae8 <memset>:
 8010ae8:	4402      	add	r2, r0
 8010aea:	4603      	mov	r3, r0
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d100      	bne.n	8010af2 <memset+0xa>
 8010af0:	4770      	bx	lr
 8010af2:	f803 1b01 	strb.w	r1, [r3], #1
 8010af6:	e7f9      	b.n	8010aec <memset+0x4>

08010af8 <__errno>:
 8010af8:	4b01      	ldr	r3, [pc, #4]	@ (8010b00 <__errno+0x8>)
 8010afa:	6818      	ldr	r0, [r3, #0]
 8010afc:	4770      	bx	lr
 8010afe:	bf00      	nop
 8010b00:	2400010c 	.word	0x2400010c

08010b04 <__libc_init_array>:
 8010b04:	b570      	push	{r4, r5, r6, lr}
 8010b06:	4d0d      	ldr	r5, [pc, #52]	@ (8010b3c <__libc_init_array+0x38>)
 8010b08:	4c0d      	ldr	r4, [pc, #52]	@ (8010b40 <__libc_init_array+0x3c>)
 8010b0a:	1b64      	subs	r4, r4, r5
 8010b0c:	10a4      	asrs	r4, r4, #2
 8010b0e:	2600      	movs	r6, #0
 8010b10:	42a6      	cmp	r6, r4
 8010b12:	d109      	bne.n	8010b28 <__libc_init_array+0x24>
 8010b14:	4d0b      	ldr	r5, [pc, #44]	@ (8010b44 <__libc_init_array+0x40>)
 8010b16:	4c0c      	ldr	r4, [pc, #48]	@ (8010b48 <__libc_init_array+0x44>)
 8010b18:	f000 fc64 	bl	80113e4 <_init>
 8010b1c:	1b64      	subs	r4, r4, r5
 8010b1e:	10a4      	asrs	r4, r4, #2
 8010b20:	2600      	movs	r6, #0
 8010b22:	42a6      	cmp	r6, r4
 8010b24:	d105      	bne.n	8010b32 <__libc_init_array+0x2e>
 8010b26:	bd70      	pop	{r4, r5, r6, pc}
 8010b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b2c:	4798      	blx	r3
 8010b2e:	3601      	adds	r6, #1
 8010b30:	e7ee      	b.n	8010b10 <__libc_init_array+0xc>
 8010b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b36:	4798      	blx	r3
 8010b38:	3601      	adds	r6, #1
 8010b3a:	e7f2      	b.n	8010b22 <__libc_init_array+0x1e>
 8010b3c:	08011544 	.word	0x08011544
 8010b40:	08011544 	.word	0x08011544
 8010b44:	08011544 	.word	0x08011544
 8010b48:	08011548 	.word	0x08011548

08010b4c <__retarget_lock_acquire_recursive>:
 8010b4c:	4770      	bx	lr

08010b4e <__retarget_lock_release_recursive>:
 8010b4e:	4770      	bx	lr

08010b50 <memcpy>:
 8010b50:	440a      	add	r2, r1
 8010b52:	4291      	cmp	r1, r2
 8010b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8010b58:	d100      	bne.n	8010b5c <memcpy+0xc>
 8010b5a:	4770      	bx	lr
 8010b5c:	b510      	push	{r4, lr}
 8010b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b66:	4291      	cmp	r1, r2
 8010b68:	d1f9      	bne.n	8010b5e <memcpy+0xe>
 8010b6a:	bd10      	pop	{r4, pc}

08010b6c <_free_r>:
 8010b6c:	b538      	push	{r3, r4, r5, lr}
 8010b6e:	4605      	mov	r5, r0
 8010b70:	2900      	cmp	r1, #0
 8010b72:	d041      	beq.n	8010bf8 <_free_r+0x8c>
 8010b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b78:	1f0c      	subs	r4, r1, #4
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	bfb8      	it	lt
 8010b7e:	18e4      	addlt	r4, r4, r3
 8010b80:	f000 f8e0 	bl	8010d44 <__malloc_lock>
 8010b84:	4a1d      	ldr	r2, [pc, #116]	@ (8010bfc <_free_r+0x90>)
 8010b86:	6813      	ldr	r3, [r2, #0]
 8010b88:	b933      	cbnz	r3, 8010b98 <_free_r+0x2c>
 8010b8a:	6063      	str	r3, [r4, #4]
 8010b8c:	6014      	str	r4, [r2, #0]
 8010b8e:	4628      	mov	r0, r5
 8010b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b94:	f000 b8dc 	b.w	8010d50 <__malloc_unlock>
 8010b98:	42a3      	cmp	r3, r4
 8010b9a:	d908      	bls.n	8010bae <_free_r+0x42>
 8010b9c:	6820      	ldr	r0, [r4, #0]
 8010b9e:	1821      	adds	r1, r4, r0
 8010ba0:	428b      	cmp	r3, r1
 8010ba2:	bf01      	itttt	eq
 8010ba4:	6819      	ldreq	r1, [r3, #0]
 8010ba6:	685b      	ldreq	r3, [r3, #4]
 8010ba8:	1809      	addeq	r1, r1, r0
 8010baa:	6021      	streq	r1, [r4, #0]
 8010bac:	e7ed      	b.n	8010b8a <_free_r+0x1e>
 8010bae:	461a      	mov	r2, r3
 8010bb0:	685b      	ldr	r3, [r3, #4]
 8010bb2:	b10b      	cbz	r3, 8010bb8 <_free_r+0x4c>
 8010bb4:	42a3      	cmp	r3, r4
 8010bb6:	d9fa      	bls.n	8010bae <_free_r+0x42>
 8010bb8:	6811      	ldr	r1, [r2, #0]
 8010bba:	1850      	adds	r0, r2, r1
 8010bbc:	42a0      	cmp	r0, r4
 8010bbe:	d10b      	bne.n	8010bd8 <_free_r+0x6c>
 8010bc0:	6820      	ldr	r0, [r4, #0]
 8010bc2:	4401      	add	r1, r0
 8010bc4:	1850      	adds	r0, r2, r1
 8010bc6:	4283      	cmp	r3, r0
 8010bc8:	6011      	str	r1, [r2, #0]
 8010bca:	d1e0      	bne.n	8010b8e <_free_r+0x22>
 8010bcc:	6818      	ldr	r0, [r3, #0]
 8010bce:	685b      	ldr	r3, [r3, #4]
 8010bd0:	6053      	str	r3, [r2, #4]
 8010bd2:	4408      	add	r0, r1
 8010bd4:	6010      	str	r0, [r2, #0]
 8010bd6:	e7da      	b.n	8010b8e <_free_r+0x22>
 8010bd8:	d902      	bls.n	8010be0 <_free_r+0x74>
 8010bda:	230c      	movs	r3, #12
 8010bdc:	602b      	str	r3, [r5, #0]
 8010bde:	e7d6      	b.n	8010b8e <_free_r+0x22>
 8010be0:	6820      	ldr	r0, [r4, #0]
 8010be2:	1821      	adds	r1, r4, r0
 8010be4:	428b      	cmp	r3, r1
 8010be6:	bf04      	itt	eq
 8010be8:	6819      	ldreq	r1, [r3, #0]
 8010bea:	685b      	ldreq	r3, [r3, #4]
 8010bec:	6063      	str	r3, [r4, #4]
 8010bee:	bf04      	itt	eq
 8010bf0:	1809      	addeq	r1, r1, r0
 8010bf2:	6021      	streq	r1, [r4, #0]
 8010bf4:	6054      	str	r4, [r2, #4]
 8010bf6:	e7ca      	b.n	8010b8e <_free_r+0x22>
 8010bf8:	bd38      	pop	{r3, r4, r5, pc}
 8010bfa:	bf00      	nop
 8010bfc:	24001428 	.word	0x24001428

08010c00 <sbrk_aligned>:
 8010c00:	b570      	push	{r4, r5, r6, lr}
 8010c02:	4e0f      	ldr	r6, [pc, #60]	@ (8010c40 <sbrk_aligned+0x40>)
 8010c04:	460c      	mov	r4, r1
 8010c06:	6831      	ldr	r1, [r6, #0]
 8010c08:	4605      	mov	r5, r0
 8010c0a:	b911      	cbnz	r1, 8010c12 <sbrk_aligned+0x12>
 8010c0c:	f000 fba4 	bl	8011358 <_sbrk_r>
 8010c10:	6030      	str	r0, [r6, #0]
 8010c12:	4621      	mov	r1, r4
 8010c14:	4628      	mov	r0, r5
 8010c16:	f000 fb9f 	bl	8011358 <_sbrk_r>
 8010c1a:	1c43      	adds	r3, r0, #1
 8010c1c:	d103      	bne.n	8010c26 <sbrk_aligned+0x26>
 8010c1e:	f04f 34ff 	mov.w	r4, #4294967295
 8010c22:	4620      	mov	r0, r4
 8010c24:	bd70      	pop	{r4, r5, r6, pc}
 8010c26:	1cc4      	adds	r4, r0, #3
 8010c28:	f024 0403 	bic.w	r4, r4, #3
 8010c2c:	42a0      	cmp	r0, r4
 8010c2e:	d0f8      	beq.n	8010c22 <sbrk_aligned+0x22>
 8010c30:	1a21      	subs	r1, r4, r0
 8010c32:	4628      	mov	r0, r5
 8010c34:	f000 fb90 	bl	8011358 <_sbrk_r>
 8010c38:	3001      	adds	r0, #1
 8010c3a:	d1f2      	bne.n	8010c22 <sbrk_aligned+0x22>
 8010c3c:	e7ef      	b.n	8010c1e <sbrk_aligned+0x1e>
 8010c3e:	bf00      	nop
 8010c40:	24001424 	.word	0x24001424

08010c44 <_malloc_r>:
 8010c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c48:	1ccd      	adds	r5, r1, #3
 8010c4a:	f025 0503 	bic.w	r5, r5, #3
 8010c4e:	3508      	adds	r5, #8
 8010c50:	2d0c      	cmp	r5, #12
 8010c52:	bf38      	it	cc
 8010c54:	250c      	movcc	r5, #12
 8010c56:	2d00      	cmp	r5, #0
 8010c58:	4606      	mov	r6, r0
 8010c5a:	db01      	blt.n	8010c60 <_malloc_r+0x1c>
 8010c5c:	42a9      	cmp	r1, r5
 8010c5e:	d904      	bls.n	8010c6a <_malloc_r+0x26>
 8010c60:	230c      	movs	r3, #12
 8010c62:	6033      	str	r3, [r6, #0]
 8010c64:	2000      	movs	r0, #0
 8010c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010d40 <_malloc_r+0xfc>
 8010c6e:	f000 f869 	bl	8010d44 <__malloc_lock>
 8010c72:	f8d8 3000 	ldr.w	r3, [r8]
 8010c76:	461c      	mov	r4, r3
 8010c78:	bb44      	cbnz	r4, 8010ccc <_malloc_r+0x88>
 8010c7a:	4629      	mov	r1, r5
 8010c7c:	4630      	mov	r0, r6
 8010c7e:	f7ff ffbf 	bl	8010c00 <sbrk_aligned>
 8010c82:	1c43      	adds	r3, r0, #1
 8010c84:	4604      	mov	r4, r0
 8010c86:	d158      	bne.n	8010d3a <_malloc_r+0xf6>
 8010c88:	f8d8 4000 	ldr.w	r4, [r8]
 8010c8c:	4627      	mov	r7, r4
 8010c8e:	2f00      	cmp	r7, #0
 8010c90:	d143      	bne.n	8010d1a <_malloc_r+0xd6>
 8010c92:	2c00      	cmp	r4, #0
 8010c94:	d04b      	beq.n	8010d2e <_malloc_r+0xea>
 8010c96:	6823      	ldr	r3, [r4, #0]
 8010c98:	4639      	mov	r1, r7
 8010c9a:	4630      	mov	r0, r6
 8010c9c:	eb04 0903 	add.w	r9, r4, r3
 8010ca0:	f000 fb5a 	bl	8011358 <_sbrk_r>
 8010ca4:	4581      	cmp	r9, r0
 8010ca6:	d142      	bne.n	8010d2e <_malloc_r+0xea>
 8010ca8:	6821      	ldr	r1, [r4, #0]
 8010caa:	1a6d      	subs	r5, r5, r1
 8010cac:	4629      	mov	r1, r5
 8010cae:	4630      	mov	r0, r6
 8010cb0:	f7ff ffa6 	bl	8010c00 <sbrk_aligned>
 8010cb4:	3001      	adds	r0, #1
 8010cb6:	d03a      	beq.n	8010d2e <_malloc_r+0xea>
 8010cb8:	6823      	ldr	r3, [r4, #0]
 8010cba:	442b      	add	r3, r5
 8010cbc:	6023      	str	r3, [r4, #0]
 8010cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8010cc2:	685a      	ldr	r2, [r3, #4]
 8010cc4:	bb62      	cbnz	r2, 8010d20 <_malloc_r+0xdc>
 8010cc6:	f8c8 7000 	str.w	r7, [r8]
 8010cca:	e00f      	b.n	8010cec <_malloc_r+0xa8>
 8010ccc:	6822      	ldr	r2, [r4, #0]
 8010cce:	1b52      	subs	r2, r2, r5
 8010cd0:	d420      	bmi.n	8010d14 <_malloc_r+0xd0>
 8010cd2:	2a0b      	cmp	r2, #11
 8010cd4:	d917      	bls.n	8010d06 <_malloc_r+0xc2>
 8010cd6:	1961      	adds	r1, r4, r5
 8010cd8:	42a3      	cmp	r3, r4
 8010cda:	6025      	str	r5, [r4, #0]
 8010cdc:	bf18      	it	ne
 8010cde:	6059      	strne	r1, [r3, #4]
 8010ce0:	6863      	ldr	r3, [r4, #4]
 8010ce2:	bf08      	it	eq
 8010ce4:	f8c8 1000 	streq.w	r1, [r8]
 8010ce8:	5162      	str	r2, [r4, r5]
 8010cea:	604b      	str	r3, [r1, #4]
 8010cec:	4630      	mov	r0, r6
 8010cee:	f000 f82f 	bl	8010d50 <__malloc_unlock>
 8010cf2:	f104 000b 	add.w	r0, r4, #11
 8010cf6:	1d23      	adds	r3, r4, #4
 8010cf8:	f020 0007 	bic.w	r0, r0, #7
 8010cfc:	1ac2      	subs	r2, r0, r3
 8010cfe:	bf1c      	itt	ne
 8010d00:	1a1b      	subne	r3, r3, r0
 8010d02:	50a3      	strne	r3, [r4, r2]
 8010d04:	e7af      	b.n	8010c66 <_malloc_r+0x22>
 8010d06:	6862      	ldr	r2, [r4, #4]
 8010d08:	42a3      	cmp	r3, r4
 8010d0a:	bf0c      	ite	eq
 8010d0c:	f8c8 2000 	streq.w	r2, [r8]
 8010d10:	605a      	strne	r2, [r3, #4]
 8010d12:	e7eb      	b.n	8010cec <_malloc_r+0xa8>
 8010d14:	4623      	mov	r3, r4
 8010d16:	6864      	ldr	r4, [r4, #4]
 8010d18:	e7ae      	b.n	8010c78 <_malloc_r+0x34>
 8010d1a:	463c      	mov	r4, r7
 8010d1c:	687f      	ldr	r7, [r7, #4]
 8010d1e:	e7b6      	b.n	8010c8e <_malloc_r+0x4a>
 8010d20:	461a      	mov	r2, r3
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	42a3      	cmp	r3, r4
 8010d26:	d1fb      	bne.n	8010d20 <_malloc_r+0xdc>
 8010d28:	2300      	movs	r3, #0
 8010d2a:	6053      	str	r3, [r2, #4]
 8010d2c:	e7de      	b.n	8010cec <_malloc_r+0xa8>
 8010d2e:	230c      	movs	r3, #12
 8010d30:	6033      	str	r3, [r6, #0]
 8010d32:	4630      	mov	r0, r6
 8010d34:	f000 f80c 	bl	8010d50 <__malloc_unlock>
 8010d38:	e794      	b.n	8010c64 <_malloc_r+0x20>
 8010d3a:	6005      	str	r5, [r0, #0]
 8010d3c:	e7d6      	b.n	8010cec <_malloc_r+0xa8>
 8010d3e:	bf00      	nop
 8010d40:	24001428 	.word	0x24001428

08010d44 <__malloc_lock>:
 8010d44:	4801      	ldr	r0, [pc, #4]	@ (8010d4c <__malloc_lock+0x8>)
 8010d46:	f7ff bf01 	b.w	8010b4c <__retarget_lock_acquire_recursive>
 8010d4a:	bf00      	nop
 8010d4c:	24001420 	.word	0x24001420

08010d50 <__malloc_unlock>:
 8010d50:	4801      	ldr	r0, [pc, #4]	@ (8010d58 <__malloc_unlock+0x8>)
 8010d52:	f7ff befc 	b.w	8010b4e <__retarget_lock_release_recursive>
 8010d56:	bf00      	nop
 8010d58:	24001420 	.word	0x24001420

08010d5c <__ssputs_r>:
 8010d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d60:	688e      	ldr	r6, [r1, #8]
 8010d62:	461f      	mov	r7, r3
 8010d64:	42be      	cmp	r6, r7
 8010d66:	680b      	ldr	r3, [r1, #0]
 8010d68:	4682      	mov	sl, r0
 8010d6a:	460c      	mov	r4, r1
 8010d6c:	4690      	mov	r8, r2
 8010d6e:	d82d      	bhi.n	8010dcc <__ssputs_r+0x70>
 8010d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010d74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010d78:	d026      	beq.n	8010dc8 <__ssputs_r+0x6c>
 8010d7a:	6965      	ldr	r5, [r4, #20]
 8010d7c:	6909      	ldr	r1, [r1, #16]
 8010d7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d82:	eba3 0901 	sub.w	r9, r3, r1
 8010d86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010d8a:	1c7b      	adds	r3, r7, #1
 8010d8c:	444b      	add	r3, r9
 8010d8e:	106d      	asrs	r5, r5, #1
 8010d90:	429d      	cmp	r5, r3
 8010d92:	bf38      	it	cc
 8010d94:	461d      	movcc	r5, r3
 8010d96:	0553      	lsls	r3, r2, #21
 8010d98:	d527      	bpl.n	8010dea <__ssputs_r+0x8e>
 8010d9a:	4629      	mov	r1, r5
 8010d9c:	f7ff ff52 	bl	8010c44 <_malloc_r>
 8010da0:	4606      	mov	r6, r0
 8010da2:	b360      	cbz	r0, 8010dfe <__ssputs_r+0xa2>
 8010da4:	6921      	ldr	r1, [r4, #16]
 8010da6:	464a      	mov	r2, r9
 8010da8:	f7ff fed2 	bl	8010b50 <memcpy>
 8010dac:	89a3      	ldrh	r3, [r4, #12]
 8010dae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010db6:	81a3      	strh	r3, [r4, #12]
 8010db8:	6126      	str	r6, [r4, #16]
 8010dba:	6165      	str	r5, [r4, #20]
 8010dbc:	444e      	add	r6, r9
 8010dbe:	eba5 0509 	sub.w	r5, r5, r9
 8010dc2:	6026      	str	r6, [r4, #0]
 8010dc4:	60a5      	str	r5, [r4, #8]
 8010dc6:	463e      	mov	r6, r7
 8010dc8:	42be      	cmp	r6, r7
 8010dca:	d900      	bls.n	8010dce <__ssputs_r+0x72>
 8010dcc:	463e      	mov	r6, r7
 8010dce:	6820      	ldr	r0, [r4, #0]
 8010dd0:	4632      	mov	r2, r6
 8010dd2:	4641      	mov	r1, r8
 8010dd4:	f000 faa6 	bl	8011324 <memmove>
 8010dd8:	68a3      	ldr	r3, [r4, #8]
 8010dda:	1b9b      	subs	r3, r3, r6
 8010ddc:	60a3      	str	r3, [r4, #8]
 8010dde:	6823      	ldr	r3, [r4, #0]
 8010de0:	4433      	add	r3, r6
 8010de2:	6023      	str	r3, [r4, #0]
 8010de4:	2000      	movs	r0, #0
 8010de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dea:	462a      	mov	r2, r5
 8010dec:	f000 fac4 	bl	8011378 <_realloc_r>
 8010df0:	4606      	mov	r6, r0
 8010df2:	2800      	cmp	r0, #0
 8010df4:	d1e0      	bne.n	8010db8 <__ssputs_r+0x5c>
 8010df6:	6921      	ldr	r1, [r4, #16]
 8010df8:	4650      	mov	r0, sl
 8010dfa:	f7ff feb7 	bl	8010b6c <_free_r>
 8010dfe:	230c      	movs	r3, #12
 8010e00:	f8ca 3000 	str.w	r3, [sl]
 8010e04:	89a3      	ldrh	r3, [r4, #12]
 8010e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e0a:	81a3      	strh	r3, [r4, #12]
 8010e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e10:	e7e9      	b.n	8010de6 <__ssputs_r+0x8a>
	...

08010e14 <_svfiprintf_r>:
 8010e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e18:	4698      	mov	r8, r3
 8010e1a:	898b      	ldrh	r3, [r1, #12]
 8010e1c:	061b      	lsls	r3, r3, #24
 8010e1e:	b09d      	sub	sp, #116	@ 0x74
 8010e20:	4607      	mov	r7, r0
 8010e22:	460d      	mov	r5, r1
 8010e24:	4614      	mov	r4, r2
 8010e26:	d510      	bpl.n	8010e4a <_svfiprintf_r+0x36>
 8010e28:	690b      	ldr	r3, [r1, #16]
 8010e2a:	b973      	cbnz	r3, 8010e4a <_svfiprintf_r+0x36>
 8010e2c:	2140      	movs	r1, #64	@ 0x40
 8010e2e:	f7ff ff09 	bl	8010c44 <_malloc_r>
 8010e32:	6028      	str	r0, [r5, #0]
 8010e34:	6128      	str	r0, [r5, #16]
 8010e36:	b930      	cbnz	r0, 8010e46 <_svfiprintf_r+0x32>
 8010e38:	230c      	movs	r3, #12
 8010e3a:	603b      	str	r3, [r7, #0]
 8010e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e40:	b01d      	add	sp, #116	@ 0x74
 8010e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e46:	2340      	movs	r3, #64	@ 0x40
 8010e48:	616b      	str	r3, [r5, #20]
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e4e:	2320      	movs	r3, #32
 8010e50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010e54:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e58:	2330      	movs	r3, #48	@ 0x30
 8010e5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010ff8 <_svfiprintf_r+0x1e4>
 8010e5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010e62:	f04f 0901 	mov.w	r9, #1
 8010e66:	4623      	mov	r3, r4
 8010e68:	469a      	mov	sl, r3
 8010e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e6e:	b10a      	cbz	r2, 8010e74 <_svfiprintf_r+0x60>
 8010e70:	2a25      	cmp	r2, #37	@ 0x25
 8010e72:	d1f9      	bne.n	8010e68 <_svfiprintf_r+0x54>
 8010e74:	ebba 0b04 	subs.w	fp, sl, r4
 8010e78:	d00b      	beq.n	8010e92 <_svfiprintf_r+0x7e>
 8010e7a:	465b      	mov	r3, fp
 8010e7c:	4622      	mov	r2, r4
 8010e7e:	4629      	mov	r1, r5
 8010e80:	4638      	mov	r0, r7
 8010e82:	f7ff ff6b 	bl	8010d5c <__ssputs_r>
 8010e86:	3001      	adds	r0, #1
 8010e88:	f000 80a7 	beq.w	8010fda <_svfiprintf_r+0x1c6>
 8010e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e8e:	445a      	add	r2, fp
 8010e90:	9209      	str	r2, [sp, #36]	@ 0x24
 8010e92:	f89a 3000 	ldrb.w	r3, [sl]
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	f000 809f 	beq.w	8010fda <_svfiprintf_r+0x1c6>
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8010ea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ea6:	f10a 0a01 	add.w	sl, sl, #1
 8010eaa:	9304      	str	r3, [sp, #16]
 8010eac:	9307      	str	r3, [sp, #28]
 8010eae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010eb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8010eb4:	4654      	mov	r4, sl
 8010eb6:	2205      	movs	r2, #5
 8010eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ebc:	484e      	ldr	r0, [pc, #312]	@ (8010ff8 <_svfiprintf_r+0x1e4>)
 8010ebe:	f7ef fa27 	bl	8000310 <memchr>
 8010ec2:	9a04      	ldr	r2, [sp, #16]
 8010ec4:	b9d8      	cbnz	r0, 8010efe <_svfiprintf_r+0xea>
 8010ec6:	06d0      	lsls	r0, r2, #27
 8010ec8:	bf44      	itt	mi
 8010eca:	2320      	movmi	r3, #32
 8010ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ed0:	0711      	lsls	r1, r2, #28
 8010ed2:	bf44      	itt	mi
 8010ed4:	232b      	movmi	r3, #43	@ 0x2b
 8010ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010eda:	f89a 3000 	ldrb.w	r3, [sl]
 8010ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ee0:	d015      	beq.n	8010f0e <_svfiprintf_r+0xfa>
 8010ee2:	9a07      	ldr	r2, [sp, #28]
 8010ee4:	4654      	mov	r4, sl
 8010ee6:	2000      	movs	r0, #0
 8010ee8:	f04f 0c0a 	mov.w	ip, #10
 8010eec:	4621      	mov	r1, r4
 8010eee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ef2:	3b30      	subs	r3, #48	@ 0x30
 8010ef4:	2b09      	cmp	r3, #9
 8010ef6:	d94b      	bls.n	8010f90 <_svfiprintf_r+0x17c>
 8010ef8:	b1b0      	cbz	r0, 8010f28 <_svfiprintf_r+0x114>
 8010efa:	9207      	str	r2, [sp, #28]
 8010efc:	e014      	b.n	8010f28 <_svfiprintf_r+0x114>
 8010efe:	eba0 0308 	sub.w	r3, r0, r8
 8010f02:	fa09 f303 	lsl.w	r3, r9, r3
 8010f06:	4313      	orrs	r3, r2
 8010f08:	9304      	str	r3, [sp, #16]
 8010f0a:	46a2      	mov	sl, r4
 8010f0c:	e7d2      	b.n	8010eb4 <_svfiprintf_r+0xa0>
 8010f0e:	9b03      	ldr	r3, [sp, #12]
 8010f10:	1d19      	adds	r1, r3, #4
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	9103      	str	r1, [sp, #12]
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	bfbb      	ittet	lt
 8010f1a:	425b      	neglt	r3, r3
 8010f1c:	f042 0202 	orrlt.w	r2, r2, #2
 8010f20:	9307      	strge	r3, [sp, #28]
 8010f22:	9307      	strlt	r3, [sp, #28]
 8010f24:	bfb8      	it	lt
 8010f26:	9204      	strlt	r2, [sp, #16]
 8010f28:	7823      	ldrb	r3, [r4, #0]
 8010f2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f2c:	d10a      	bne.n	8010f44 <_svfiprintf_r+0x130>
 8010f2e:	7863      	ldrb	r3, [r4, #1]
 8010f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f32:	d132      	bne.n	8010f9a <_svfiprintf_r+0x186>
 8010f34:	9b03      	ldr	r3, [sp, #12]
 8010f36:	1d1a      	adds	r2, r3, #4
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	9203      	str	r2, [sp, #12]
 8010f3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010f40:	3402      	adds	r4, #2
 8010f42:	9305      	str	r3, [sp, #20]
 8010f44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011008 <_svfiprintf_r+0x1f4>
 8010f48:	7821      	ldrb	r1, [r4, #0]
 8010f4a:	2203      	movs	r2, #3
 8010f4c:	4650      	mov	r0, sl
 8010f4e:	f7ef f9df 	bl	8000310 <memchr>
 8010f52:	b138      	cbz	r0, 8010f64 <_svfiprintf_r+0x150>
 8010f54:	9b04      	ldr	r3, [sp, #16]
 8010f56:	eba0 000a 	sub.w	r0, r0, sl
 8010f5a:	2240      	movs	r2, #64	@ 0x40
 8010f5c:	4082      	lsls	r2, r0
 8010f5e:	4313      	orrs	r3, r2
 8010f60:	3401      	adds	r4, #1
 8010f62:	9304      	str	r3, [sp, #16]
 8010f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f68:	4824      	ldr	r0, [pc, #144]	@ (8010ffc <_svfiprintf_r+0x1e8>)
 8010f6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010f6e:	2206      	movs	r2, #6
 8010f70:	f7ef f9ce 	bl	8000310 <memchr>
 8010f74:	2800      	cmp	r0, #0
 8010f76:	d036      	beq.n	8010fe6 <_svfiprintf_r+0x1d2>
 8010f78:	4b21      	ldr	r3, [pc, #132]	@ (8011000 <_svfiprintf_r+0x1ec>)
 8010f7a:	bb1b      	cbnz	r3, 8010fc4 <_svfiprintf_r+0x1b0>
 8010f7c:	9b03      	ldr	r3, [sp, #12]
 8010f7e:	3307      	adds	r3, #7
 8010f80:	f023 0307 	bic.w	r3, r3, #7
 8010f84:	3308      	adds	r3, #8
 8010f86:	9303      	str	r3, [sp, #12]
 8010f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f8a:	4433      	add	r3, r6
 8010f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f8e:	e76a      	b.n	8010e66 <_svfiprintf_r+0x52>
 8010f90:	fb0c 3202 	mla	r2, ip, r2, r3
 8010f94:	460c      	mov	r4, r1
 8010f96:	2001      	movs	r0, #1
 8010f98:	e7a8      	b.n	8010eec <_svfiprintf_r+0xd8>
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	3401      	adds	r4, #1
 8010f9e:	9305      	str	r3, [sp, #20]
 8010fa0:	4619      	mov	r1, r3
 8010fa2:	f04f 0c0a 	mov.w	ip, #10
 8010fa6:	4620      	mov	r0, r4
 8010fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fac:	3a30      	subs	r2, #48	@ 0x30
 8010fae:	2a09      	cmp	r2, #9
 8010fb0:	d903      	bls.n	8010fba <_svfiprintf_r+0x1a6>
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d0c6      	beq.n	8010f44 <_svfiprintf_r+0x130>
 8010fb6:	9105      	str	r1, [sp, #20]
 8010fb8:	e7c4      	b.n	8010f44 <_svfiprintf_r+0x130>
 8010fba:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fbe:	4604      	mov	r4, r0
 8010fc0:	2301      	movs	r3, #1
 8010fc2:	e7f0      	b.n	8010fa6 <_svfiprintf_r+0x192>
 8010fc4:	ab03      	add	r3, sp, #12
 8010fc6:	9300      	str	r3, [sp, #0]
 8010fc8:	462a      	mov	r2, r5
 8010fca:	4b0e      	ldr	r3, [pc, #56]	@ (8011004 <_svfiprintf_r+0x1f0>)
 8010fcc:	a904      	add	r1, sp, #16
 8010fce:	4638      	mov	r0, r7
 8010fd0:	f3af 8000 	nop.w
 8010fd4:	1c42      	adds	r2, r0, #1
 8010fd6:	4606      	mov	r6, r0
 8010fd8:	d1d6      	bne.n	8010f88 <_svfiprintf_r+0x174>
 8010fda:	89ab      	ldrh	r3, [r5, #12]
 8010fdc:	065b      	lsls	r3, r3, #25
 8010fde:	f53f af2d 	bmi.w	8010e3c <_svfiprintf_r+0x28>
 8010fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010fe4:	e72c      	b.n	8010e40 <_svfiprintf_r+0x2c>
 8010fe6:	ab03      	add	r3, sp, #12
 8010fe8:	9300      	str	r3, [sp, #0]
 8010fea:	462a      	mov	r2, r5
 8010fec:	4b05      	ldr	r3, [pc, #20]	@ (8011004 <_svfiprintf_r+0x1f0>)
 8010fee:	a904      	add	r1, sp, #16
 8010ff0:	4638      	mov	r0, r7
 8010ff2:	f000 f879 	bl	80110e8 <_printf_i>
 8010ff6:	e7ed      	b.n	8010fd4 <_svfiprintf_r+0x1c0>
 8010ff8:	08011508 	.word	0x08011508
 8010ffc:	08011512 	.word	0x08011512
 8011000:	00000000 	.word	0x00000000
 8011004:	08010d5d 	.word	0x08010d5d
 8011008:	0801150e 	.word	0x0801150e

0801100c <_printf_common>:
 801100c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011010:	4616      	mov	r6, r2
 8011012:	4698      	mov	r8, r3
 8011014:	688a      	ldr	r2, [r1, #8]
 8011016:	690b      	ldr	r3, [r1, #16]
 8011018:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801101c:	4293      	cmp	r3, r2
 801101e:	bfb8      	it	lt
 8011020:	4613      	movlt	r3, r2
 8011022:	6033      	str	r3, [r6, #0]
 8011024:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011028:	4607      	mov	r7, r0
 801102a:	460c      	mov	r4, r1
 801102c:	b10a      	cbz	r2, 8011032 <_printf_common+0x26>
 801102e:	3301      	adds	r3, #1
 8011030:	6033      	str	r3, [r6, #0]
 8011032:	6823      	ldr	r3, [r4, #0]
 8011034:	0699      	lsls	r1, r3, #26
 8011036:	bf42      	ittt	mi
 8011038:	6833      	ldrmi	r3, [r6, #0]
 801103a:	3302      	addmi	r3, #2
 801103c:	6033      	strmi	r3, [r6, #0]
 801103e:	6825      	ldr	r5, [r4, #0]
 8011040:	f015 0506 	ands.w	r5, r5, #6
 8011044:	d106      	bne.n	8011054 <_printf_common+0x48>
 8011046:	f104 0a19 	add.w	sl, r4, #25
 801104a:	68e3      	ldr	r3, [r4, #12]
 801104c:	6832      	ldr	r2, [r6, #0]
 801104e:	1a9b      	subs	r3, r3, r2
 8011050:	42ab      	cmp	r3, r5
 8011052:	dc26      	bgt.n	80110a2 <_printf_common+0x96>
 8011054:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011058:	6822      	ldr	r2, [r4, #0]
 801105a:	3b00      	subs	r3, #0
 801105c:	bf18      	it	ne
 801105e:	2301      	movne	r3, #1
 8011060:	0692      	lsls	r2, r2, #26
 8011062:	d42b      	bmi.n	80110bc <_printf_common+0xb0>
 8011064:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011068:	4641      	mov	r1, r8
 801106a:	4638      	mov	r0, r7
 801106c:	47c8      	blx	r9
 801106e:	3001      	adds	r0, #1
 8011070:	d01e      	beq.n	80110b0 <_printf_common+0xa4>
 8011072:	6823      	ldr	r3, [r4, #0]
 8011074:	6922      	ldr	r2, [r4, #16]
 8011076:	f003 0306 	and.w	r3, r3, #6
 801107a:	2b04      	cmp	r3, #4
 801107c:	bf02      	ittt	eq
 801107e:	68e5      	ldreq	r5, [r4, #12]
 8011080:	6833      	ldreq	r3, [r6, #0]
 8011082:	1aed      	subeq	r5, r5, r3
 8011084:	68a3      	ldr	r3, [r4, #8]
 8011086:	bf0c      	ite	eq
 8011088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801108c:	2500      	movne	r5, #0
 801108e:	4293      	cmp	r3, r2
 8011090:	bfc4      	itt	gt
 8011092:	1a9b      	subgt	r3, r3, r2
 8011094:	18ed      	addgt	r5, r5, r3
 8011096:	2600      	movs	r6, #0
 8011098:	341a      	adds	r4, #26
 801109a:	42b5      	cmp	r5, r6
 801109c:	d11a      	bne.n	80110d4 <_printf_common+0xc8>
 801109e:	2000      	movs	r0, #0
 80110a0:	e008      	b.n	80110b4 <_printf_common+0xa8>
 80110a2:	2301      	movs	r3, #1
 80110a4:	4652      	mov	r2, sl
 80110a6:	4641      	mov	r1, r8
 80110a8:	4638      	mov	r0, r7
 80110aa:	47c8      	blx	r9
 80110ac:	3001      	adds	r0, #1
 80110ae:	d103      	bne.n	80110b8 <_printf_common+0xac>
 80110b0:	f04f 30ff 	mov.w	r0, #4294967295
 80110b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110b8:	3501      	adds	r5, #1
 80110ba:	e7c6      	b.n	801104a <_printf_common+0x3e>
 80110bc:	18e1      	adds	r1, r4, r3
 80110be:	1c5a      	adds	r2, r3, #1
 80110c0:	2030      	movs	r0, #48	@ 0x30
 80110c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80110c6:	4422      	add	r2, r4
 80110c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80110cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80110d0:	3302      	adds	r3, #2
 80110d2:	e7c7      	b.n	8011064 <_printf_common+0x58>
 80110d4:	2301      	movs	r3, #1
 80110d6:	4622      	mov	r2, r4
 80110d8:	4641      	mov	r1, r8
 80110da:	4638      	mov	r0, r7
 80110dc:	47c8      	blx	r9
 80110de:	3001      	adds	r0, #1
 80110e0:	d0e6      	beq.n	80110b0 <_printf_common+0xa4>
 80110e2:	3601      	adds	r6, #1
 80110e4:	e7d9      	b.n	801109a <_printf_common+0x8e>
	...

080110e8 <_printf_i>:
 80110e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80110ec:	7e0f      	ldrb	r7, [r1, #24]
 80110ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80110f0:	2f78      	cmp	r7, #120	@ 0x78
 80110f2:	4691      	mov	r9, r2
 80110f4:	4680      	mov	r8, r0
 80110f6:	460c      	mov	r4, r1
 80110f8:	469a      	mov	sl, r3
 80110fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80110fe:	d807      	bhi.n	8011110 <_printf_i+0x28>
 8011100:	2f62      	cmp	r7, #98	@ 0x62
 8011102:	d80a      	bhi.n	801111a <_printf_i+0x32>
 8011104:	2f00      	cmp	r7, #0
 8011106:	f000 80d1 	beq.w	80112ac <_printf_i+0x1c4>
 801110a:	2f58      	cmp	r7, #88	@ 0x58
 801110c:	f000 80b8 	beq.w	8011280 <_printf_i+0x198>
 8011110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011114:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011118:	e03a      	b.n	8011190 <_printf_i+0xa8>
 801111a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801111e:	2b15      	cmp	r3, #21
 8011120:	d8f6      	bhi.n	8011110 <_printf_i+0x28>
 8011122:	a101      	add	r1, pc, #4	@ (adr r1, 8011128 <_printf_i+0x40>)
 8011124:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011128:	08011181 	.word	0x08011181
 801112c:	08011195 	.word	0x08011195
 8011130:	08011111 	.word	0x08011111
 8011134:	08011111 	.word	0x08011111
 8011138:	08011111 	.word	0x08011111
 801113c:	08011111 	.word	0x08011111
 8011140:	08011195 	.word	0x08011195
 8011144:	08011111 	.word	0x08011111
 8011148:	08011111 	.word	0x08011111
 801114c:	08011111 	.word	0x08011111
 8011150:	08011111 	.word	0x08011111
 8011154:	08011293 	.word	0x08011293
 8011158:	080111bf 	.word	0x080111bf
 801115c:	0801124d 	.word	0x0801124d
 8011160:	08011111 	.word	0x08011111
 8011164:	08011111 	.word	0x08011111
 8011168:	080112b5 	.word	0x080112b5
 801116c:	08011111 	.word	0x08011111
 8011170:	080111bf 	.word	0x080111bf
 8011174:	08011111 	.word	0x08011111
 8011178:	08011111 	.word	0x08011111
 801117c:	08011255 	.word	0x08011255
 8011180:	6833      	ldr	r3, [r6, #0]
 8011182:	1d1a      	adds	r2, r3, #4
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	6032      	str	r2, [r6, #0]
 8011188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801118c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011190:	2301      	movs	r3, #1
 8011192:	e09c      	b.n	80112ce <_printf_i+0x1e6>
 8011194:	6833      	ldr	r3, [r6, #0]
 8011196:	6820      	ldr	r0, [r4, #0]
 8011198:	1d19      	adds	r1, r3, #4
 801119a:	6031      	str	r1, [r6, #0]
 801119c:	0606      	lsls	r6, r0, #24
 801119e:	d501      	bpl.n	80111a4 <_printf_i+0xbc>
 80111a0:	681d      	ldr	r5, [r3, #0]
 80111a2:	e003      	b.n	80111ac <_printf_i+0xc4>
 80111a4:	0645      	lsls	r5, r0, #25
 80111a6:	d5fb      	bpl.n	80111a0 <_printf_i+0xb8>
 80111a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80111ac:	2d00      	cmp	r5, #0
 80111ae:	da03      	bge.n	80111b8 <_printf_i+0xd0>
 80111b0:	232d      	movs	r3, #45	@ 0x2d
 80111b2:	426d      	negs	r5, r5
 80111b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111b8:	4858      	ldr	r0, [pc, #352]	@ (801131c <_printf_i+0x234>)
 80111ba:	230a      	movs	r3, #10
 80111bc:	e011      	b.n	80111e2 <_printf_i+0xfa>
 80111be:	6821      	ldr	r1, [r4, #0]
 80111c0:	6833      	ldr	r3, [r6, #0]
 80111c2:	0608      	lsls	r0, r1, #24
 80111c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80111c8:	d402      	bmi.n	80111d0 <_printf_i+0xe8>
 80111ca:	0649      	lsls	r1, r1, #25
 80111cc:	bf48      	it	mi
 80111ce:	b2ad      	uxthmi	r5, r5
 80111d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80111d2:	4852      	ldr	r0, [pc, #328]	@ (801131c <_printf_i+0x234>)
 80111d4:	6033      	str	r3, [r6, #0]
 80111d6:	bf14      	ite	ne
 80111d8:	230a      	movne	r3, #10
 80111da:	2308      	moveq	r3, #8
 80111dc:	2100      	movs	r1, #0
 80111de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80111e2:	6866      	ldr	r6, [r4, #4]
 80111e4:	60a6      	str	r6, [r4, #8]
 80111e6:	2e00      	cmp	r6, #0
 80111e8:	db05      	blt.n	80111f6 <_printf_i+0x10e>
 80111ea:	6821      	ldr	r1, [r4, #0]
 80111ec:	432e      	orrs	r6, r5
 80111ee:	f021 0104 	bic.w	r1, r1, #4
 80111f2:	6021      	str	r1, [r4, #0]
 80111f4:	d04b      	beq.n	801128e <_printf_i+0x1a6>
 80111f6:	4616      	mov	r6, r2
 80111f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80111fc:	fb03 5711 	mls	r7, r3, r1, r5
 8011200:	5dc7      	ldrb	r7, [r0, r7]
 8011202:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011206:	462f      	mov	r7, r5
 8011208:	42bb      	cmp	r3, r7
 801120a:	460d      	mov	r5, r1
 801120c:	d9f4      	bls.n	80111f8 <_printf_i+0x110>
 801120e:	2b08      	cmp	r3, #8
 8011210:	d10b      	bne.n	801122a <_printf_i+0x142>
 8011212:	6823      	ldr	r3, [r4, #0]
 8011214:	07df      	lsls	r7, r3, #31
 8011216:	d508      	bpl.n	801122a <_printf_i+0x142>
 8011218:	6923      	ldr	r3, [r4, #16]
 801121a:	6861      	ldr	r1, [r4, #4]
 801121c:	4299      	cmp	r1, r3
 801121e:	bfde      	ittt	le
 8011220:	2330      	movle	r3, #48	@ 0x30
 8011222:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011226:	f106 36ff 	addle.w	r6, r6, #4294967295
 801122a:	1b92      	subs	r2, r2, r6
 801122c:	6122      	str	r2, [r4, #16]
 801122e:	f8cd a000 	str.w	sl, [sp]
 8011232:	464b      	mov	r3, r9
 8011234:	aa03      	add	r2, sp, #12
 8011236:	4621      	mov	r1, r4
 8011238:	4640      	mov	r0, r8
 801123a:	f7ff fee7 	bl	801100c <_printf_common>
 801123e:	3001      	adds	r0, #1
 8011240:	d14a      	bne.n	80112d8 <_printf_i+0x1f0>
 8011242:	f04f 30ff 	mov.w	r0, #4294967295
 8011246:	b004      	add	sp, #16
 8011248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801124c:	6823      	ldr	r3, [r4, #0]
 801124e:	f043 0320 	orr.w	r3, r3, #32
 8011252:	6023      	str	r3, [r4, #0]
 8011254:	4832      	ldr	r0, [pc, #200]	@ (8011320 <_printf_i+0x238>)
 8011256:	2778      	movs	r7, #120	@ 0x78
 8011258:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801125c:	6823      	ldr	r3, [r4, #0]
 801125e:	6831      	ldr	r1, [r6, #0]
 8011260:	061f      	lsls	r7, r3, #24
 8011262:	f851 5b04 	ldr.w	r5, [r1], #4
 8011266:	d402      	bmi.n	801126e <_printf_i+0x186>
 8011268:	065f      	lsls	r7, r3, #25
 801126a:	bf48      	it	mi
 801126c:	b2ad      	uxthmi	r5, r5
 801126e:	6031      	str	r1, [r6, #0]
 8011270:	07d9      	lsls	r1, r3, #31
 8011272:	bf44      	itt	mi
 8011274:	f043 0320 	orrmi.w	r3, r3, #32
 8011278:	6023      	strmi	r3, [r4, #0]
 801127a:	b11d      	cbz	r5, 8011284 <_printf_i+0x19c>
 801127c:	2310      	movs	r3, #16
 801127e:	e7ad      	b.n	80111dc <_printf_i+0xf4>
 8011280:	4826      	ldr	r0, [pc, #152]	@ (801131c <_printf_i+0x234>)
 8011282:	e7e9      	b.n	8011258 <_printf_i+0x170>
 8011284:	6823      	ldr	r3, [r4, #0]
 8011286:	f023 0320 	bic.w	r3, r3, #32
 801128a:	6023      	str	r3, [r4, #0]
 801128c:	e7f6      	b.n	801127c <_printf_i+0x194>
 801128e:	4616      	mov	r6, r2
 8011290:	e7bd      	b.n	801120e <_printf_i+0x126>
 8011292:	6833      	ldr	r3, [r6, #0]
 8011294:	6825      	ldr	r5, [r4, #0]
 8011296:	6961      	ldr	r1, [r4, #20]
 8011298:	1d18      	adds	r0, r3, #4
 801129a:	6030      	str	r0, [r6, #0]
 801129c:	062e      	lsls	r6, r5, #24
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	d501      	bpl.n	80112a6 <_printf_i+0x1be>
 80112a2:	6019      	str	r1, [r3, #0]
 80112a4:	e002      	b.n	80112ac <_printf_i+0x1c4>
 80112a6:	0668      	lsls	r0, r5, #25
 80112a8:	d5fb      	bpl.n	80112a2 <_printf_i+0x1ba>
 80112aa:	8019      	strh	r1, [r3, #0]
 80112ac:	2300      	movs	r3, #0
 80112ae:	6123      	str	r3, [r4, #16]
 80112b0:	4616      	mov	r6, r2
 80112b2:	e7bc      	b.n	801122e <_printf_i+0x146>
 80112b4:	6833      	ldr	r3, [r6, #0]
 80112b6:	1d1a      	adds	r2, r3, #4
 80112b8:	6032      	str	r2, [r6, #0]
 80112ba:	681e      	ldr	r6, [r3, #0]
 80112bc:	6862      	ldr	r2, [r4, #4]
 80112be:	2100      	movs	r1, #0
 80112c0:	4630      	mov	r0, r6
 80112c2:	f7ef f825 	bl	8000310 <memchr>
 80112c6:	b108      	cbz	r0, 80112cc <_printf_i+0x1e4>
 80112c8:	1b80      	subs	r0, r0, r6
 80112ca:	6060      	str	r0, [r4, #4]
 80112cc:	6863      	ldr	r3, [r4, #4]
 80112ce:	6123      	str	r3, [r4, #16]
 80112d0:	2300      	movs	r3, #0
 80112d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112d6:	e7aa      	b.n	801122e <_printf_i+0x146>
 80112d8:	6923      	ldr	r3, [r4, #16]
 80112da:	4632      	mov	r2, r6
 80112dc:	4649      	mov	r1, r9
 80112de:	4640      	mov	r0, r8
 80112e0:	47d0      	blx	sl
 80112e2:	3001      	adds	r0, #1
 80112e4:	d0ad      	beq.n	8011242 <_printf_i+0x15a>
 80112e6:	6823      	ldr	r3, [r4, #0]
 80112e8:	079b      	lsls	r3, r3, #30
 80112ea:	d413      	bmi.n	8011314 <_printf_i+0x22c>
 80112ec:	68e0      	ldr	r0, [r4, #12]
 80112ee:	9b03      	ldr	r3, [sp, #12]
 80112f0:	4298      	cmp	r0, r3
 80112f2:	bfb8      	it	lt
 80112f4:	4618      	movlt	r0, r3
 80112f6:	e7a6      	b.n	8011246 <_printf_i+0x15e>
 80112f8:	2301      	movs	r3, #1
 80112fa:	4632      	mov	r2, r6
 80112fc:	4649      	mov	r1, r9
 80112fe:	4640      	mov	r0, r8
 8011300:	47d0      	blx	sl
 8011302:	3001      	adds	r0, #1
 8011304:	d09d      	beq.n	8011242 <_printf_i+0x15a>
 8011306:	3501      	adds	r5, #1
 8011308:	68e3      	ldr	r3, [r4, #12]
 801130a:	9903      	ldr	r1, [sp, #12]
 801130c:	1a5b      	subs	r3, r3, r1
 801130e:	42ab      	cmp	r3, r5
 8011310:	dcf2      	bgt.n	80112f8 <_printf_i+0x210>
 8011312:	e7eb      	b.n	80112ec <_printf_i+0x204>
 8011314:	2500      	movs	r5, #0
 8011316:	f104 0619 	add.w	r6, r4, #25
 801131a:	e7f5      	b.n	8011308 <_printf_i+0x220>
 801131c:	08011519 	.word	0x08011519
 8011320:	0801152a 	.word	0x0801152a

08011324 <memmove>:
 8011324:	4288      	cmp	r0, r1
 8011326:	b510      	push	{r4, lr}
 8011328:	eb01 0402 	add.w	r4, r1, r2
 801132c:	d902      	bls.n	8011334 <memmove+0x10>
 801132e:	4284      	cmp	r4, r0
 8011330:	4623      	mov	r3, r4
 8011332:	d807      	bhi.n	8011344 <memmove+0x20>
 8011334:	1e43      	subs	r3, r0, #1
 8011336:	42a1      	cmp	r1, r4
 8011338:	d008      	beq.n	801134c <memmove+0x28>
 801133a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801133e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011342:	e7f8      	b.n	8011336 <memmove+0x12>
 8011344:	4402      	add	r2, r0
 8011346:	4601      	mov	r1, r0
 8011348:	428a      	cmp	r2, r1
 801134a:	d100      	bne.n	801134e <memmove+0x2a>
 801134c:	bd10      	pop	{r4, pc}
 801134e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011356:	e7f7      	b.n	8011348 <memmove+0x24>

08011358 <_sbrk_r>:
 8011358:	b538      	push	{r3, r4, r5, lr}
 801135a:	4d06      	ldr	r5, [pc, #24]	@ (8011374 <_sbrk_r+0x1c>)
 801135c:	2300      	movs	r3, #0
 801135e:	4604      	mov	r4, r0
 8011360:	4608      	mov	r0, r1
 8011362:	602b      	str	r3, [r5, #0]
 8011364:	f7f0 fffc 	bl	8002360 <_sbrk>
 8011368:	1c43      	adds	r3, r0, #1
 801136a:	d102      	bne.n	8011372 <_sbrk_r+0x1a>
 801136c:	682b      	ldr	r3, [r5, #0]
 801136e:	b103      	cbz	r3, 8011372 <_sbrk_r+0x1a>
 8011370:	6023      	str	r3, [r4, #0]
 8011372:	bd38      	pop	{r3, r4, r5, pc}
 8011374:	2400141c 	.word	0x2400141c

08011378 <_realloc_r>:
 8011378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801137c:	4607      	mov	r7, r0
 801137e:	4614      	mov	r4, r2
 8011380:	460d      	mov	r5, r1
 8011382:	b921      	cbnz	r1, 801138e <_realloc_r+0x16>
 8011384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011388:	4611      	mov	r1, r2
 801138a:	f7ff bc5b 	b.w	8010c44 <_malloc_r>
 801138e:	b92a      	cbnz	r2, 801139c <_realloc_r+0x24>
 8011390:	f7ff fbec 	bl	8010b6c <_free_r>
 8011394:	4625      	mov	r5, r4
 8011396:	4628      	mov	r0, r5
 8011398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801139c:	f000 f81a 	bl	80113d4 <_malloc_usable_size_r>
 80113a0:	4284      	cmp	r4, r0
 80113a2:	4606      	mov	r6, r0
 80113a4:	d802      	bhi.n	80113ac <_realloc_r+0x34>
 80113a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80113aa:	d8f4      	bhi.n	8011396 <_realloc_r+0x1e>
 80113ac:	4621      	mov	r1, r4
 80113ae:	4638      	mov	r0, r7
 80113b0:	f7ff fc48 	bl	8010c44 <_malloc_r>
 80113b4:	4680      	mov	r8, r0
 80113b6:	b908      	cbnz	r0, 80113bc <_realloc_r+0x44>
 80113b8:	4645      	mov	r5, r8
 80113ba:	e7ec      	b.n	8011396 <_realloc_r+0x1e>
 80113bc:	42b4      	cmp	r4, r6
 80113be:	4622      	mov	r2, r4
 80113c0:	4629      	mov	r1, r5
 80113c2:	bf28      	it	cs
 80113c4:	4632      	movcs	r2, r6
 80113c6:	f7ff fbc3 	bl	8010b50 <memcpy>
 80113ca:	4629      	mov	r1, r5
 80113cc:	4638      	mov	r0, r7
 80113ce:	f7ff fbcd 	bl	8010b6c <_free_r>
 80113d2:	e7f1      	b.n	80113b8 <_realloc_r+0x40>

080113d4 <_malloc_usable_size_r>:
 80113d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113d8:	1f18      	subs	r0, r3, #4
 80113da:	2b00      	cmp	r3, #0
 80113dc:	bfbc      	itt	lt
 80113de:	580b      	ldrlt	r3, [r1, r0]
 80113e0:	18c0      	addlt	r0, r0, r3
 80113e2:	4770      	bx	lr

080113e4 <_init>:
 80113e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113e6:	bf00      	nop
 80113e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113ea:	bc08      	pop	{r3}
 80113ec:	469e      	mov	lr, r3
 80113ee:	4770      	bx	lr

080113f0 <_fini>:
 80113f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113f2:	bf00      	nop
 80113f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113f6:	bc08      	pop	{r3}
 80113f8:	469e      	mov	lr, r3
 80113fa:	4770      	bx	lr
