Warning (10268): Verilog HDL information at contador_regresivo.sv(7): always construct contains both blocking and non-blocking assignments File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv Line: 7
