Flow report for lab8
Sun Apr 21 15:19:03 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Sun Apr 21 15:19:03 2019       ;
; Quartus Prime Version ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name         ; lab8                                        ;
; Top-level Entity Name ; lab8                                        ;
; Family                ; MAX V                                       ;
; Device                ; 5M160ZE64C5                                 ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 7 / 160 ( 4 % )                             ;
; Total pins            ; 16 / 54 ( 30 % )                            ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/20/2019 22:09:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab8                ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                 ;
+---------------------------------+-------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                 ; Value                                           ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------+-------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID           ; 1098045188160.155576936911036                   ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; On                                              ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR   ; E:/digitallogic2172311304/lab8/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (Verilog)                       ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                  ; 1 ps                                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP          ; 85                                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP          ; 0                                               ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                                    ; --            ; --          ; --             ;
+---------------------------------+-------------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4736 MB             ; 00:00:25                           ;
; Fitter               ; 00:00:02     ; 1.0                     ; 5375 MB             ; 00:00:02                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4682 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4702 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4642 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:15     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:15     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4635 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:15     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:15     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4640 MB             ; 00:00:01                           ;
; Total                ; 00:01:38     ; --                      ; --                  ; 00:01:10                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LVCS             ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
quartus_fit --read_settings_files=off --write_settings_files=off lab8 -c lab8
quartus_asm --read_settings_files=off --write_settings_files=off lab8 -c lab8
quartus_sta lab8 -c lab8
quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform1.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform1.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform1.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform1.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform1.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab8 -c lab8 --vector_source=D:/GitHub/Digital-Logic-Experiment/lab8/Waveform.vwf --testbench_file=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/GitHub/Digital-Logic-Experiment/lab8/simulation/qsim/ lab8 -c lab8



