# 
# IC Compiler II write_def
# Release      : P-2019.03-SP1-VAL
# User Name    : bcruik2
# Date         : Sun Feb 21 21:44:25 2021
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ExampleRocketSystem ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 1399400 ) ( 1869992 1399400 ) ( 1869992 0 ) ;
COMPONENTMASKSHIFT MRDL VIARDL M9 VIA8 M8 VIA7 M7 VIA6 M6 VIA5 M5 VIA4 M4 VIA3 M3 VIA2 M2 VIA1 M1 CO PO NWELL ;
COMPONENTS 52 ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 173668 51672 ) W ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 173668 170718 ) W ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 11672 289764 ) W ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 92896 289764 ) FW ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 11672 51672 ) W ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 92896 51672 ) FW ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 11672 170718 ) W ;
 - tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 92896 170718 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_0__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 510050 ) W ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_1__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 510050 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_2__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 591165 ) W ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_3__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 591165 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_4__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 672280 ) W ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_5__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 672280 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_6__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 753395 ) W ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_7__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 753395 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_8__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 834510 ) W ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_9__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 834510 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_10__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 915625 ) W ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_11__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 915625 ) FW ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_12__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 997153 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_13__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 997153 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_14__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 1078268 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_15__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 1078268 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_16__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 1159383 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_17__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 1159383 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_18__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 1240498 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_19__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 1240498 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_20__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 11672 1321613 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_21__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 260768 1321613 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_22__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 509864 997153 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_23__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 758960 997153 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_24__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 509864 1078268 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_25__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 758960 1078268 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_26__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 509864 1159383 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_27__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 758960 1159383 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_28__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 509864 1240498 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_29__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 758960 1240498 ) E ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_30__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 509864 1321613 ) FE ;
 - tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_31__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 758960 1321613 ) E ;
 - tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_r0_instance SRAM1RW64x32 + FIXED ( 1200654 1076488 ) FW ;
 - tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rr0_instance SRAM1RW64x32 + FIXED ( 1200654 1158048 ) E ;
 - tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrr0_instance SRAM1RW64x32 + FIXED ( 1200654 1239608 ) E ;
 - tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrrr0_instance SRAM1RW64x32 + FIXED ( 1200654 1321168 ) E ;
 - tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1348238 962947 ) W ;
 - tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1610779 962947 ) FW ;
 - tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1348238 1183044 ) FE ;
 - tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1610779 1183044 ) E ;
 - tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1348238 521907 ) FE ;
 - tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1610779 521907 ) E ;
 - tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1348238 741591 ) FE ;
 - tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1610779 741591 ) E ;
END COMPONENTS
PINS 949 ;
 - clock + NET clock + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 222164 0 ) N ;
 - reset + NET reset + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1405332 0 ) N ;
 - debug_clockeddmi_dmi_req_ready + NET debug_clockeddmi_dmi_req_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1514772 0 ) N ;
 - debug_clockeddmi_dmi_req_valid + NET debug_clockeddmi_dmi_req_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 186900 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[6] + NET debug_clockeddmi_dmi_req_bits_addr[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1140852 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[5] + NET debug_clockeddmi_dmi_req_bits_addr[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1622996 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[4] + NET debug_clockeddmi_dmi_req_bits_addr[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 605204 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[3] + NET debug_clockeddmi_dmi_req_bits_addr[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 190548 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[2] + NET debug_clockeddmi_dmi_req_bits_addr[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1202868 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[1] + NET debug_clockeddmi_dmi_req_bits_addr[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 712212 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_addr[0] + NET debug_clockeddmi_dmi_req_bits_addr[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 831988 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[31] + NET debug_clockeddmi_dmi_req_bits_data[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 667828 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[30] + NET debug_clockeddmi_dmi_req_bits_data[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 338292 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[29] + NET debug_clockeddmi_dmi_req_bits_data[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 321268 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[28] + NET debug_clockeddmi_dmi_req_bits_data[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1649140 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[27] + NET debug_clockeddmi_dmi_req_bits_data[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 147988 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[26] + NET debug_clockeddmi_dmi_req_bits_data[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 535284 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[25] + NET debug_clockeddmi_dmi_req_bits_data[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1444244 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[24] + NET debug_clockeddmi_dmi_req_bits_data[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1434516 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[23] + NET debug_clockeddmi_dmi_req_bits_data[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1153620 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[22] + NET debug_clockeddmi_dmi_req_bits_data[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1100116 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[21] + NET debug_clockeddmi_dmi_req_bits_data[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 26996 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[20] + NET debug_clockeddmi_dmi_req_bits_data[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1447892 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[19] + NET debug_clockeddmi_dmi_req_bits_data[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1529364 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[18] + NET debug_clockeddmi_dmi_req_bits_data[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1550036 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[17] + NET debug_clockeddmi_dmi_req_bits_data[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1176724 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[16] + NET debug_clockeddmi_dmi_req_bits_data[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1256980 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[15] + NET debug_clockeddmi_dmi_req_bits_data[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 431316 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[14] + NET debug_clockeddmi_dmi_req_bits_data[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1635156 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[13] + NET debug_clockeddmi_dmi_req_bits_data[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1207732 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[12] + NET debug_clockeddmi_dmi_req_bits_data[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1043572 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[11] + NET debug_clockeddmi_dmi_req_bits_data[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 552308 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[10] + NET debug_clockeddmi_dmi_req_bits_data[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 268372 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[9] + NET debug_clockeddmi_dmi_req_bits_data[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1755540 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[8] + NET debug_clockeddmi_dmi_req_bits_data[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1457012 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[7] + NET debug_clockeddmi_dmi_req_bits_data[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 952372 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[6] + NET debug_clockeddmi_dmi_req_bits_data[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 419156 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[5] + NET debug_clockeddmi_dmi_req_bits_data[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1768916 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[4] + NET debug_clockeddmi_dmi_req_bits_data[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1229620 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[3] + NET debug_clockeddmi_dmi_req_bits_data[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 537716 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[2] + NET debug_clockeddmi_dmi_req_bits_data[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 373556 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[1] + NET debug_clockeddmi_dmi_req_bits_data[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 510964 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_data[0] + NET debug_clockeddmi_dmi_req_bits_data[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 895220 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_op[1] + NET debug_clockeddmi_dmi_req_bits_op[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 191156 0 ) N ;
 - debug_clockeddmi_dmi_req_bits_op[0] + NET debug_clockeddmi_dmi_req_bits_op[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1657044 0 ) N ;
 - debug_clockeddmi_dmi_resp_ready + NET debug_clockeddmi_dmi_resp_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 201492 0 ) N ;
 - debug_clockeddmi_dmi_resp_valid + NET debug_clockeddmi_dmi_resp_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 591828 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[31] + NET debug_clockeddmi_dmi_resp_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1243604 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[30] + NET debug_clockeddmi_dmi_resp_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 346804 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[29] + NET debug_clockeddmi_dmi_resp_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1377364 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[28] + NET debug_clockeddmi_dmi_resp_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1581652 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[27] + NET debug_clockeddmi_dmi_resp_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1461876 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[26] + NET debug_clockeddmi_dmi_resp_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 361396 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[25] + NET debug_clockeddmi_dmi_resp_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 269588 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[24] + NET debug_clockeddmi_dmi_resp_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 257428 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[23] + NET debug_clockeddmi_dmi_resp_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1123220 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[22] + NET debug_clockeddmi_dmi_resp_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1416884 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[21] + NET debug_clockeddmi_dmi_resp_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 29428 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[20] + NET debug_clockeddmi_dmi_resp_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1260628 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[19] + NET debug_clockeddmi_dmi_resp_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1088564 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[18] + NET debug_clockeddmi_dmi_resp_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 938996 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[17] + NET debug_clockeddmi_dmi_resp_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1167604 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[16] + NET debug_clockeddmi_dmi_resp_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 962708 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[15] + NET debug_clockeddmi_dmi_resp_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1194356 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[14] + NET debug_clockeddmi_dmi_resp_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1340884 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[13] + NET debug_clockeddmi_dmi_resp_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1556116 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[12] + NET debug_clockeddmi_dmi_resp_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1594420 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[11] + NET debug_clockeddmi_dmi_resp_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1738516 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[10] + NET debug_clockeddmi_dmi_resp_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1390740 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[9] + NET debug_clockeddmi_dmi_resp_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 722548 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[8] + NET debug_clockeddmi_dmi_resp_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1511732 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[7] + NET debug_clockeddmi_dmi_resp_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 187508 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[6] + NET debug_clockeddmi_dmi_resp_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 709172 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[5] + NET debug_clockeddmi_dmi_resp_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 697620 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[4] + NET debug_clockeddmi_dmi_resp_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1472212 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[3] + NET debug_clockeddmi_dmi_resp_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 413684 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[2] + NET debug_clockeddmi_dmi_resp_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1723316 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[1] + NET debug_clockeddmi_dmi_resp_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1081876 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_data[0] + NET debug_clockeddmi_dmi_resp_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1540916 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_resp[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 923948 0 ) N ;
 - debug_clockeddmi_dmi_resp_bits_resp[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 945836 0 ) N ;
 - debug_clockeddmi_dmiClock + NET debug_clockeddmi_dmiClock + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 763284 0 ) N ;
 - debug_clockeddmi_dmiReset + NET debug_clockeddmi_dmiReset + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1005876 0 ) N ;
 - debug_ndreset + NET debug_ndreset + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1314740 0 ) N ;
 - debug_dmactive + NET debug_dmactive + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1190100 0 ) N ;
 - interrupts[1] + NET interrupts[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1115316 0 ) N ;
 - interrupts[0] + NET interrupts[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 724980 0 ) N ;
 - mem_axi4_0_aw_ready + NET mem_axi4_0_aw_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 202708 0 ) N ;
 - mem_axi4_0_aw_valid + NET mem_axi4_0_aw_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1742164 0 ) N ;
 - mem_axi4_0_aw_bits_id[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 924252 0 ) N ;
 - mem_axi4_0_aw_bits_id[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 945532 0 ) N ;
 - mem_axi4_0_aw_bits_id[1] + NET mem_axi4_0_ar_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 966204 0 ) N ;
 - mem_axi4_0_aw_bits_id[0] + NET mem_axi4_0_ar_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1694740 0 ) N ;
 - mem_axi4_0_aw_bits_addr[31] + NET mem_axi4_0_ar_bits_addr[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 920300 0 ) N ;
 - mem_axi4_0_aw_bits_addr[30] + NET mem_axi4_0_ar_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 721788 0 ) N ;
 - mem_axi4_0_aw_bits_addr[29] + NET mem_axi4_0_ar_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1232660 0 ) N ;
 - mem_axi4_0_aw_bits_addr[28] + NET mem_axi4_0_ar_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 578300 0 ) N ;
 - mem_axi4_0_aw_bits_addr[27] + NET mem_axi4_0_ar_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 643356 0 ) N ;
 - mem_axi4_0_aw_bits_addr[26] + NET mem_axi4_0_ar_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1126868 0 ) N ;
 - mem_axi4_0_aw_bits_addr[25] + NET mem_axi4_0_ar_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1774844 0 ) N ;
 - mem_axi4_0_aw_bits_addr[24] + NET mem_axi4_0_ar_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1250292 0 ) N ;
 - mem_axi4_0_aw_bits_addr[23] + NET mem_axi4_0_ar_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 195412 0 ) N ;
 - mem_axi4_0_aw_bits_addr[22] + NET mem_axi4_0_ar_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1425092 0 ) N ;
 - mem_axi4_0_aw_bits_addr[21] + NET mem_axi4_0_ar_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 957844 0 ) N ;
 - mem_axi4_0_aw_bits_addr[20] + NET mem_axi4_0_ar_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1018036 0 ) N ;
 - mem_axi4_0_aw_bits_addr[19] + NET mem_axi4_0_ar_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 283420 0 ) N ;
 - mem_axi4_0_aw_bits_addr[18] + NET mem_axi4_0_ar_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 867860 0 ) N ;
 - mem_axi4_0_aw_bits_addr[17] + NET mem_axi4_0_ar_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1758276 0 ) N ;
 - mem_axi4_0_aw_bits_addr[16] + NET mem_axi4_0_ar_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1657956 0 ) N ;
 - mem_axi4_0_aw_bits_addr[15] + NET mem_axi4_0_ar_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1163196 0 ) N ;
 - mem_axi4_0_aw_bits_addr[14] + NET mem_axi4_0_ar_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1469780 0 ) N ;
 - mem_axi4_0_aw_bits_addr[13] + NET mem_axi4_0_ar_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 930028 0 ) N ;
 - mem_axi4_0_aw_bits_addr[12] + NET mem_axi4_0_ar_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1380556 0 ) N ;
 - mem_axi4_0_aw_bits_addr[11] + NET mem_axi4_0_ar_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1699300 0 ) N ;
 - mem_axi4_0_aw_bits_addr[10] + NET mem_axi4_0_ar_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1753716 0 ) N ;
 - mem_axi4_0_aw_bits_addr[9] + NET mem_axi4_0_ar_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1606580 0 ) N ;
 - mem_axi4_0_aw_bits_addr[8] + NET mem_axi4_0_ar_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 947660 0 ) N ;
 - mem_axi4_0_aw_bits_addr[7] + NET mem_axi4_0_ar_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1520244 0 ) N ;
 - mem_axi4_0_aw_bits_addr[6] + NET mem_axi4_0_ar_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 738204 0 ) N ;
 - mem_axi4_0_aw_bits_addr[5] + NET mem_axi4_0_ar_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1445764 0 ) N ;
 - mem_axi4_0_aw_bits_addr[4] + NET mem_axi4_0_ar_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 860108 0 ) N ;
 - mem_axi4_0_aw_bits_addr[3] + NET mem_axi4_0_ar_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 13164 0 ) N ;
 - mem_axi4_0_aw_bits_addr[2] + NET mem_axi4_0_ar_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 244508 0 ) N ;
 - mem_axi4_0_aw_bits_addr[1] + NET mem_axi4_0_ar_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 462020 0 ) N ;
 - mem_axi4_0_aw_bits_addr[0] + NET mem_axi4_0_ar_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 341940 0 ) N ;
 - mem_axi4_0_aw_bits_len[7] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 924556 0 ) N ;
 - mem_axi4_0_aw_bits_len[6] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 945228 0 ) N ;
 - mem_axi4_0_aw_bits_len[5] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 924860 0 ) N ;
 - mem_axi4_0_aw_bits_len[4] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 944924 0 ) N ;
 - mem_axi4_0_aw_bits_len[3] + NET mem_axi4_0_ar_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 78372 0 ) N ;
 - mem_axi4_0_aw_bits_len[2] + NET mem_axi4_0_ar_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 105884 0 ) N ;
 - mem_axi4_0_aw_bits_len[1] + NET mem_axi4_0_ar_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 673452 0 ) N ;
 - mem_axi4_0_aw_bits_len[0] + NET mem_axi4_0_ar_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1263060 0 ) N ;
 - mem_axi4_0_aw_bits_size[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 925164 0 ) N ;
 - mem_axi4_0_aw_bits_size[1] + NET mem_axi4_0_ar_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 931396 0 ) N ;
 - mem_axi4_0_aw_bits_size[0] + NET mem_axi4_0_ar_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 349844 0 ) N ;
 - mem_axi4_0_aw_bits_burst[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 944620 0 ) N ;
 - mem_axi4_0_aw_bits_burst[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 922732 0 ) N ;
 - mem_axi4_0_aw_bits_lock + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 925468 0 ) N ;
 - mem_axi4_0_aw_bits_cache[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 944316 0 ) N ;
 - mem_axi4_0_aw_bits_cache[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 925772 0 ) N ;
 - mem_axi4_0_aw_bits_cache[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 944012 0 ) N ;
 - mem_axi4_0_aw_bits_cache[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 926076 0 ) N ;
 - mem_axi4_0_aw_bits_prot[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 943708 0 ) N ;
 - mem_axi4_0_aw_bits_prot[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 926380 0 ) N ;
 - mem_axi4_0_aw_bits_prot[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 947052 0 ) N ;
 - mem_axi4_0_aw_bits_qos[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 943404 0 ) N ;
 - mem_axi4_0_aw_bits_qos[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 926684 0 ) N ;
 - mem_axi4_0_aw_bits_qos[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 943100 0 ) N ;
 - mem_axi4_0_aw_bits_qos[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 926988 0 ) N ;
 - mem_axi4_0_w_ready + NET mem_axi4_0_w_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 334036 0 ) N ;
 - mem_axi4_0_w_valid + NET mem_axi4_0_w_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 988852 0 ) N ;
 - mem_axi4_0_w_bits_data[63] + NET mem_axi4_0_w_bits_data[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 82324 0 ) N ;
 - mem_axi4_0_w_bits_data[62] + NET mem_axi4_0_w_bits_data[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 27604 0 ) N ;
 - mem_axi4_0_w_bits_data[61] + NET mem_axi4_0_w_bits_data[61] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1617524 0 ) N ;
 - mem_axi4_0_w_bits_data[60] + NET mem_axi4_0_w_bits_data[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1701428 0 ) N ;
 - mem_axi4_0_w_bits_data[59] + NET mem_axi4_0_w_bits_data[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1287988 0 ) N ;
 - mem_axi4_0_w_bits_data[58] + NET mem_axi4_0_w_bits_data[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1473428 0 ) N ;
 - mem_axi4_0_w_bits_data[57] + NET mem_axi4_0_w_bits_data[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1457620 0 ) N ;
 - mem_axi4_0_w_bits_data[56] + NET mem_axi4_0_w_bits_data[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 160756 0 ) N ;
 - mem_axi4_0_w_bits_data[55] + NET mem_axi4_0_w_bits_data[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 859348 0 ) N ;
 - mem_axi4_0_w_bits_data[54] + NET mem_axi4_0_w_bits_data[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 243444 0 ) N ;
 - mem_axi4_0_w_bits_data[53] + NET mem_axi4_0_w_bits_data[53] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1216244 0 ) N ;
 - mem_axi4_0_w_bits_data[52] + NET mem_axi4_0_w_bits_data[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 70772 0 ) N ;
 - mem_axi4_0_w_bits_data[51] + NET mem_axi4_0_w_bits_data[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 815572 0 ) N ;
 - mem_axi4_0_w_bits_data[50] + NET mem_axi4_0_w_bits_data[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 574804 0 ) N ;
 - mem_axi4_0_w_bits_data[49] + NET mem_axi4_0_w_bits_data[49] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 298164 0 ) N ;
 - mem_axi4_0_w_bits_data[48] + NET mem_axi4_0_w_bits_data[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 845972 0 ) N ;
 - mem_axi4_0_w_bits_data[47] + NET mem_axi4_0_w_bits_data[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 391188 0 ) N ;
 - mem_axi4_0_w_bits_data[46] + NET mem_axi4_0_w_bits_data[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 749300 0 ) N ;
 - mem_axi4_0_w_bits_data[45] + NET mem_axi4_0_w_bits_data[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 966356 0 ) N ;
 - mem_axi4_0_w_bits_data[44] + NET mem_axi4_0_w_bits_data[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 67732 0 ) N ;
 - mem_axi4_0_w_bits_data[43] + NET mem_axi4_0_w_bits_data[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 230068 0 ) N ;
 - mem_axi4_0_w_bits_data[42] + NET mem_axi4_0_w_bits_data[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1431476 0 ) N ;
 - mem_axi4_0_w_bits_data[41] + NET mem_axi4_0_w_bits_data[41] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1779860 0 ) N ;
 - mem_axi4_0_w_bits_data[40] + NET mem_axi4_0_w_bits_data[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 588788 0 ) N ;
 - mem_axi4_0_w_bits_data[39] + NET mem_axi4_0_w_bits_data[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 993716 0 ) N ;
 - mem_axi4_0_w_bits_data[38] + NET mem_axi4_0_w_bits_data[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1247252 0 ) N ;
 - mem_axi4_0_w_bits_data[37] + NET mem_axi4_0_w_bits_data[37] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 388148 0 ) N ;
 - mem_axi4_0_w_bits_data[36] + NET mem_axi4_0_w_bits_data[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1087956 0 ) N ;
 - mem_axi4_0_w_bits_data[35] + NET mem_axi4_0_w_bits_data[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1644884 0 ) N ;
 - mem_axi4_0_w_bits_data[34] + NET mem_axi4_0_w_bits_data[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 214868 0 ) N ;
 - mem_axi4_0_w_bits_data[33] + NET mem_axi4_0_w_bits_data[33] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1234484 0 ) N ;
 - mem_axi4_0_w_bits_data[32] + NET mem_axi4_0_w_bits_data[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 254388 0 ) N ;
 - mem_axi4_0_w_bits_data[31] + NET mem_axi4_0_w_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 711604 0 ) N ;
 - mem_axi4_0_w_bits_data[30] + NET mem_axi4_0_w_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 149812 0 ) N ;
 - mem_axi4_0_w_bits_data[29] + NET mem_axi4_0_w_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 241620 0 ) N ;
 - mem_axi4_0_w_bits_data[28] + NET mem_axi4_0_w_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1126868 0 ) N ;
 - mem_axi4_0_w_bits_data[27] + NET mem_axi4_0_w_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 602164 0 ) N ;
 - mem_axi4_0_w_bits_data[26] + NET mem_axi4_0_w_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1221108 0 ) N ;
 - mem_axi4_0_w_bits_data[25] + NET mem_axi4_0_w_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 819220 0 ) N ;
 - mem_axi4_0_w_bits_data[24] + NET mem_axi4_0_w_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 856308 0 ) N ;
 - mem_axi4_0_w_bits_data[23] + NET mem_axi4_0_w_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1300148 0 ) N ;
 - mem_axi4_0_w_bits_data[22] + NET mem_axi4_0_w_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 641076 0 ) N ;
 - mem_axi4_0_w_bits_data[21] + NET mem_axi4_0_w_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1578612 0 ) N ;
 - mem_axi4_0_w_bits_data[20] + NET mem_axi4_0_w_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1846132 0 ) N ;
 - mem_axi4_0_w_bits_data[19] + NET mem_axi4_0_w_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 173524 0 ) N ;
 - mem_axi4_0_w_bits_data[18] + NET mem_axi4_0_w_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1421748 0 ) N ;
 - mem_axi4_0_w_bits_data[17] + NET mem_axi4_0_w_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1752500 0 ) N ;
 - mem_axi4_0_w_bits_data[16] + NET mem_axi4_0_w_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 323700 0 ) N ;
 - mem_axi4_0_w_bits_data[15] + NET mem_axi4_0_w_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 522516 0 ) N ;
 - mem_axi4_0_w_bits_data[14] + NET mem_axi4_0_w_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1394388 0 ) N ;
 - mem_axi4_0_w_bits_data[13] + NET mem_axi4_0_w_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 177172 0 ) N ;
 - mem_axi4_0_w_bits_data[12] + NET mem_axi4_0_w_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1514164 0 ) N ;
 - mem_axi4_0_w_bits_data[11] + NET mem_axi4_0_w_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 442260 0 ) N ;
 - mem_axi4_0_w_bits_data[10] + NET mem_axi4_0_w_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 509140 0 ) N ;
 - mem_axi4_0_w_bits_data[9] + NET mem_axi4_0_w_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 187508 0 ) N ;
 - mem_axi4_0_w_bits_data[8] + NET mem_axi4_0_w_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1663124 0 ) N ;
 - mem_axi4_0_w_bits_data[7] + NET mem_axi4_0_w_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1472820 0 ) N ;
 - mem_axi4_0_w_bits_data[6] + NET mem_axi4_0_w_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 174132 0 ) N ;
 - mem_axi4_0_w_bits_data[5] + NET mem_axi4_0_w_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1730612 0 ) N ;
 - mem_axi4_0_w_bits_data[4] + NET mem_axi4_0_w_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1391348 0 ) N ;
 - mem_axi4_0_w_bits_data[3] + NET mem_axi4_0_w_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1381012 0 ) N ;
 - mem_axi4_0_w_bits_data[2] + NET mem_axi4_0_w_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1082484 0 ) N ;
 - mem_axi4_0_w_bits_data[1] + NET mem_axi4_0_w_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 93268 0 ) N ;
 - mem_axi4_0_w_bits_data[0] + NET mem_axi4_0_w_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1461268 0 ) N ;
 - mem_axi4_0_w_bits_strb[7] + NET mem_axi4_0_w_bits_strb[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1417492 0 ) N ;
 - mem_axi4_0_w_bits_strb[6] + NET mem_axi4_0_w_bits_strb[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 886100 0 ) N ;
 - mem_axi4_0_w_bits_strb[5] + NET mem_axi4_0_w_bits_strb[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 307284 0 ) N ;
 - mem_axi4_0_w_bits_strb[4] + NET mem_axi4_0_w_bits_strb[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1622388 0 ) N ;
 - mem_axi4_0_w_bits_strb[3] + NET mem_axi4_0_w_bits_strb[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1848564 0 ) N ;
 - mem_axi4_0_w_bits_strb[2] + NET mem_axi4_0_w_bits_strb[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 176564 0 ) N ;
 - mem_axi4_0_w_bits_strb[1] + NET mem_axi4_0_w_bits_strb[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1136596 0 ) N ;
 - mem_axi4_0_w_bits_strb[0] + NET mem_axi4_0_w_bits_strb[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1324468 0 ) N ;
 - mem_axi4_0_w_bits_last + NET mem_axi4_0_w_bits_last + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 458068 0 ) N ;
 - mem_axi4_0_b_ready + NET mem_axi4_0_b_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 163188 0 ) N ;
 - mem_axi4_0_b_valid + NET mem_axi4_0_b_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 67124 0 ) N ;
 - mem_axi4_0_b_bits_id[3] + NET mem_axi4_0_b_bits_id[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1723924 0 ) N ;
 - mem_axi4_0_b_bits_id[2] + NET mem_axi4_0_b_bits_id[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 900084 0 ) N ;
 - mem_axi4_0_b_bits_id[1] + NET mem_axi4_0_b_bits_id[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 363828 0 ) N ;
 - mem_axi4_0_b_bits_id[0] + NET mem_axi4_0_b_bits_id[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 149204 0 ) N ;
 - mem_axi4_0_b_bits_resp[1] + NET mem_axi4_0_b_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 869684 0 ) N ;
 - mem_axi4_0_b_bits_resp[0] + NET mem_axi4_0_b_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 950548 0 ) N ;
 - mem_axi4_0_ar_ready + NET mem_axi4_0_ar_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1539092 0 ) N ;
 - mem_axi4_0_ar_valid + NET mem_axi4_0_ar_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1326900 0 ) N ;
 - mem_axi4_0_ar_bits_id[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 942796 0 ) N ;
 - mem_axi4_0_ar_bits_id[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 927292 0 ) N ;
 - mem_axi4_0_ar_bits_id[1] + NET mem_axi4_0_ar_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 292388 0 ) N ;
 - mem_axi4_0_ar_bits_id[0] + NET mem_axi4_0_ar_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1047372 0 ) N ;
 - mem_axi4_0_ar_bits_addr[31] + NET mem_axi4_0_ar_bits_addr[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1141612 0 ) N ;
 - mem_axi4_0_ar_bits_addr[30] + NET mem_axi4_0_ar_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 90076 0 ) N ;
 - mem_axi4_0_ar_bits_addr[29] + NET mem_axi4_0_ar_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1129756 0 ) N ;
 - mem_axi4_0_ar_bits_addr[28] + NET mem_axi4_0_ar_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 495308 0 ) N ;
 - mem_axi4_0_ar_bits_addr[27] + NET mem_axi4_0_ar_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1574508 0 ) N ;
 - mem_axi4_0_ar_bits_addr[26] + NET mem_axi4_0_ar_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 288436 0 ) N ;
 - mem_axi4_0_ar_bits_addr[25] + NET mem_axi4_0_ar_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 728020 0 ) N ;
 - mem_axi4_0_ar_bits_addr[24] + NET mem_axi4_0_ar_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1652636 0 ) N ;
 - mem_axi4_0_ar_bits_addr[23] + NET mem_axi4_0_ar_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1640476 0 ) N ;
 - mem_axi4_0_ar_bits_addr[22] + NET mem_axi4_0_ar_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1046156 0 ) N ;
 - mem_axi4_0_ar_bits_addr[21] + NET mem_axi4_0_ar_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1643972 0 ) N ;
 - mem_axi4_0_ar_bits_addr[20] + NET mem_axi4_0_ar_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 751732 0 ) N ;
 - mem_axi4_0_ar_bits_addr[19] + NET mem_axi4_0_ar_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 233564 0 ) N ;
 - mem_axi4_0_ar_bits_addr[18] + NET mem_axi4_0_ar_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 868316 0 ) N ;
 - mem_axi4_0_ar_bits_addr[17] + NET mem_axi4_0_ar_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1371892 0 ) N ;
 - mem_axi4_0_ar_bits_addr[16] + NET mem_axi4_0_ar_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 660076 0 ) N ;
 - mem_axi4_0_ar_bits_addr[15] + NET mem_axi4_0_ar_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 724980 0 ) N ;
 - mem_axi4_0_ar_bits_addr[14] + NET mem_axi4_0_ar_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1201196 0 ) N ;
 - mem_axi4_0_ar_bits_addr[13] + NET mem_axi4_0_ar_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 398028 0 ) N ;
 - mem_axi4_0_ar_bits_addr[12] + NET mem_axi4_0_ar_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1541220 0 ) N ;
 - mem_axi4_0_ar_bits_addr[11] + NET mem_axi4_0_ar_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 166076 0 ) N ;
 - mem_axi4_0_ar_bits_addr[10] + NET mem_axi4_0_ar_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 356228 0 ) N ;
 - mem_axi4_0_ar_bits_addr[9] + NET mem_axi4_0_ar_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1538332 0 ) N ;
 - mem_axi4_0_ar_bits_addr[8] + NET mem_axi4_0_ar_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 685156 0 ) N ;
 - mem_axi4_0_ar_bits_addr[7] + NET mem_axi4_0_ar_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1044332 0 ) N ;
 - mem_axi4_0_ar_bits_addr[6] + NET mem_axi4_0_ar_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 323700 0 ) N ;
 - mem_axi4_0_ar_bits_addr[5] + NET mem_axi4_0_ar_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 970612 0 ) N ;
 - mem_axi4_0_ar_bits_addr[4] + NET mem_axi4_0_ar_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1754020 0 ) N ;
 - mem_axi4_0_ar_bits_addr[3] + NET mem_axi4_0_ar_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1078076 0 ) N ;
 - mem_axi4_0_ar_bits_addr[2] + NET mem_axi4_0_ar_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 202252 0 ) N ;
 - mem_axi4_0_ar_bits_addr[1] + NET mem_axi4_0_ar_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1787612 0 ) N ;
 - mem_axi4_0_ar_bits_addr[0] + NET mem_axi4_0_ar_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 646244 0 ) N ;
 - mem_axi4_0_ar_bits_len[7] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 942492 0 ) N ;
 - mem_axi4_0_ar_bits_len[6] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 927596 0 ) N ;
 - mem_axi4_0_ar_bits_len[5] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 942188 0 ) N ;
 - mem_axi4_0_ar_bits_len[4] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 927900 0 ) N ;
 - mem_axi4_0_ar_bits_len[3] + NET mem_axi4_0_ar_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 385412 0 ) N ;
 - mem_axi4_0_ar_bits_len[2] + NET mem_axi4_0_ar_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 841260 0 ) N ;
 - mem_axi4_0_ar_bits_len[1] + NET mem_axi4_0_ar_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1637284 0 ) N ;
 - mem_axi4_0_ar_bits_len[0] + NET mem_axi4_0_ar_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1792020 0 ) N ;
 - mem_axi4_0_ar_bits_size[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 941884 0 ) N ;
 - mem_axi4_0_ar_bits_size[1] + NET mem_axi4_0_ar_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 517956 0 ) N ;
 - mem_axi4_0_ar_bits_size[0] + NET mem_axi4_0_ar_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 1551708 0 ) N ;
 - mem_axi4_0_ar_bits_burst[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 928204 0 ) N ;
 - mem_axi4_0_ar_bits_burst[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 923036 0 ) N ;
 - mem_axi4_0_ar_bits_lock + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 941580 0 ) N ;
 - mem_axi4_0_ar_bits_cache[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 928508 0 ) N ;
 - mem_axi4_0_ar_bits_cache[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 941276 0 ) N ;
 - mem_axi4_0_ar_bits_cache[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 928812 0 ) N ;
 - mem_axi4_0_ar_bits_cache[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 940972 0 ) N ;
 - mem_axi4_0_ar_bits_prot[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 929116 0 ) N ;
 - mem_axi4_0_ar_bits_prot[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 940668 0 ) N ;
 - mem_axi4_0_ar_bits_prot[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 946748 0 ) N ;
 - mem_axi4_0_ar_bits_qos[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 929420 0 ) N ;
 - mem_axi4_0_ar_bits_qos[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 940364 0 ) N ;
 - mem_axi4_0_ar_bits_qos[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 929724 0 ) N ;
 - mem_axi4_0_ar_bits_qos[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 940060 0 ) N ;
 - mem_axi4_0_r_ready + NET mem_axi4_0_r_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 548052 0 ) N ;
 - mem_axi4_0_r_valid + NET mem_axi4_0_r_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 912244 0 ) N ;
 - mem_axi4_0_r_bits_id[3] + NET mem_axi4_0_r_bits_id[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 2980 0 ) N ;
 - mem_axi4_0_r_bits_id[2] + NET mem_axi4_0_r_bits_id[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 121844 0 ) N ;
 - mem_axi4_0_r_bits_id[1] + NET mem_axi4_0_r_bits_id[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 4804 0 ) N ;
 - mem_axi4_0_r_bits_id[0] + NET mem_axi4_0_r_bits_id[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 672692 0 ) N ;
 - mem_axi4_0_r_bits_data[63] + NET mem_axi4_0_r_bits_data[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 645940 0 ) N ;
 - mem_axi4_0_r_bits_data[62] + NET mem_axi4_0_r_bits_data[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1377972 0 ) N ;
 - mem_axi4_0_r_bits_data[61] + NET mem_axi4_0_r_bits_data[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1794452 0 ) N ;
 - mem_axi4_0_r_bits_data[60] + NET mem_axi4_0_r_bits_data[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1540308 0 ) N ;
 - mem_axi4_0_r_bits_data[59] + NET mem_axi4_0_r_bits_data[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 989460 0 ) N ;
 - mem_axi4_0_r_bits_data[58] + NET mem_axi4_0_r_bits_data[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1140244 0 ) N ;
 - mem_axi4_0_r_bits_data[57] + NET mem_axi4_0_r_bits_data[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1657652 0 ) N ;
 - mem_axi4_0_r_bits_data[56] + NET mem_axi4_0_r_bits_data[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 963316 0 ) N ;
 - mem_axi4_0_r_bits_data[55] + NET mem_axi4_0_r_bits_data[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 134004 0 ) N ;
 - mem_axi4_0_r_bits_data[54] + NET mem_axi4_0_r_bits_data[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 486036 0 ) N ;
 - mem_axi4_0_r_bits_data[53] + NET mem_axi4_0_r_bits_data[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 470228 0 ) N ;
 - mem_axi4_0_r_bits_data[52] + NET mem_axi4_0_r_bits_data[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1581044 0 ) N ;
 - mem_axi4_0_r_bits_data[51] + NET mem_axi4_0_r_bits_data[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 993108 0 ) N ;
 - mem_axi4_0_r_bits_data[50] + NET mem_axi4_0_r_bits_data[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1244212 0 ) N ;
 - mem_axi4_0_r_bits_data[49] + NET mem_axi4_0_r_bits_data[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 604596 0 ) N ;
 - mem_axi4_0_r_bits_data[48] + NET mem_axi4_0_r_bits_data[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1123828 0 ) N ;
 - mem_axi4_0_r_bits_data[47] + NET mem_axi4_0_r_bits_data[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1592596 0 ) N ;
 - mem_axi4_0_r_bits_data[46] + NET mem_axi4_0_r_bits_data[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1579220 0 ) N ;
 - mem_axi4_0_r_bits_data[45] + NET mem_axi4_0_r_bits_data[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 189940 0 ) N ;
 - mem_axi4_0_r_bits_data[44] + NET mem_axi4_0_r_bits_data[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1273396 0 ) N ;
 - mem_axi4_0_r_bits_data[43] + NET mem_axi4_0_r_bits_data[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 480564 0 ) N ;
 - mem_axi4_0_r_bits_data[42] + NET mem_axi4_0_r_bits_data[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1421140 0 ) N ;
 - mem_axi4_0_r_bits_data[41] + NET mem_axi4_0_r_bits_data[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 402740 0 ) N ;
 - mem_axi4_0_r_bits_data[40] + NET mem_axi4_0_r_bits_data[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 619188 0 ) N ;
 - mem_axi4_0_r_bits_data[39] + NET mem_axi4_0_r_bits_data[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1310484 0 ) N ;
 - mem_axi4_0_r_bits_data[38] + NET mem_axi4_0_r_bits_data[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 497588 0 ) N ;
 - mem_axi4_0_r_bits_data[37] + NET mem_axi4_0_r_bits_data[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 830164 0 ) N ;
 - mem_axi4_0_r_bits_data[36] + NET mem_axi4_0_r_bits_data[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1203476 0 ) N ;
 - mem_axi4_0_r_bits_data[35] + NET mem_axi4_0_r_bits_data[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1271572 0 ) N ;
 - mem_axi4_0_r_bits_data[34] + NET mem_axi4_0_r_bits_data[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 578452 0 ) N ;
 - mem_axi4_0_r_bits_data[33] + NET mem_axi4_0_r_bits_data[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 751732 0 ) N ;
 - mem_axi4_0_r_bits_data[32] + NET mem_axi4_0_r_bits_data[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 979124 0 ) N ;
 - mem_axi4_0_r_bits_data[31] + NET mem_axi4_0_r_bits_data[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 390580 0 ) N ;
 - mem_axi4_0_r_bits_data[30] + NET mem_axi4_0_r_bits_data[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 641684 0 ) N ;
 - mem_axi4_0_r_bits_data[29] + NET mem_axi4_0_r_bits_data[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1739124 0 ) N ;
 - mem_axi4_0_r_bits_data[28] + NET mem_axi4_0_r_bits_data[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 53748 0 ) N ;
 - mem_axi4_0_r_bits_data[27] + NET mem_axi4_0_r_bits_data[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1004052 0 ) N ;
 - mem_axi4_0_r_bits_data[26] + NET mem_axi4_0_r_bits_data[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1180372 0 ) N ;
 - mem_axi4_0_r_bits_data[25] + NET mem_axi4_0_r_bits_data[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 495764 0 ) N ;
 - mem_axi4_0_r_bits_data[24] + NET mem_axi4_0_r_bits_data[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 418548 0 ) N ;
 - mem_axi4_0_r_bits_data[23] + NET mem_axi4_0_r_bits_data[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1367028 0 ) N ;
 - mem_axi4_0_r_bits_data[22] + NET mem_axi4_0_r_bits_data[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1087348 0 ) N ;
 - mem_axi4_0_r_bits_data[21] + NET mem_axi4_0_r_bits_data[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 977300 0 ) N ;
 - mem_axi4_0_r_bits_data[20] + NET mem_axi4_0_r_bits_data[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1730004 0 ) N ;
 - mem_axi4_0_r_bits_data[19] + NET mem_axi4_0_r_bits_data[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1523892 0 ) N ;
 - mem_axi4_0_r_bits_data[18] + NET mem_axi4_0_r_bits_data[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 883060 0 ) N ;
 - mem_axi4_0_r_bits_data[17] + NET mem_axi4_0_r_bits_data[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1097076 0 ) N ;
 - mem_axi4_0_r_bits_data[16] + NET mem_axi4_0_r_bits_data[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 310932 0 ) N ;
 - mem_axi4_0_r_bits_data[15] + NET mem_axi4_0_r_bits_data[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1099508 0 ) N ;
 - mem_axi4_0_r_bits_data[14] + NET mem_axi4_0_r_bits_data[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 485428 0 ) N ;
 - mem_axi4_0_r_bits_data[13] + NET mem_axi4_0_r_bits_data[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 872116 0 ) N ;
 - mem_axi4_0_r_bits_data[12] + NET mem_axi4_0_r_bits_data[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1724532 0 ) N ;
 - mem_axi4_0_r_bits_data[11] + NET mem_axi4_0_r_bits_data[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 109684 0 ) N ;
 - mem_axi4_0_r_bits_data[10] + NET mem_axi4_0_r_bits_data[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1765876 0 ) N ;
 - mem_axi4_0_r_bits_data[9] + NET mem_axi4_0_r_bits_data[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1662516 0 ) N ;
 - mem_axi4_0_r_bits_data[8] + NET mem_axi4_0_r_bits_data[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 107860 0 ) N ;
 - mem_axi4_0_r_bits_data[7] + NET mem_axi4_0_r_bits_data[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1097684 0 ) N ;
 - mem_axi4_0_r_bits_data[6] + NET mem_axi4_0_r_bits_data[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 256820 0 ) N ;
 - mem_axi4_0_r_bits_data[5] + NET mem_axi4_0_r_bits_data[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 455028 0 ) N ;
 - mem_axi4_0_r_bits_data[4] + NET mem_axi4_0_r_bits_data[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 293908 0 ) N ;
 - mem_axi4_0_r_bits_data[3] + NET mem_axi4_0_r_bits_data[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 189940 0 ) N ;
 - mem_axi4_0_r_bits_data[2] + NET mem_axi4_0_r_bits_data[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 96916 0 ) N ;
 - mem_axi4_0_r_bits_data[1] + NET mem_axi4_0_r_bits_data[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1108628 0 ) N ;
 - mem_axi4_0_r_bits_data[0] + NET mem_axi4_0_r_bits_data[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 351668 0 ) N ;
 - mem_axi4_0_r_bits_resp[1] + NET mem_axi4_0_r_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1512340 0 ) N ;
 - mem_axi4_0_r_bits_resp[0] + NET mem_axi4_0_r_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 564468 0 ) N ;
 - mem_axi4_0_r_bits_last + NET mem_axi4_0_r_bits_last + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1406548 0 ) N ;
 - mmio_axi4_0_aw_ready + NET mmio_axi4_0_aw_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 591220 0 ) N ;
 - mmio_axi4_0_aw_valid + NET mmio_axi4_0_aw_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1685012 0 ) N ;
 - mmio_axi4_0_aw_bits_id[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 939756 0 ) N ;
 - mmio_axi4_0_aw_bits_id[2] + NET mmio_axi4_0_aw_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1272788 0 ) N ;
 - mmio_axi4_0_aw_bits_id[1] + NET mmio_axi4_0_aw_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1314132 0 ) N ;
 - mmio_axi4_0_aw_bits_id[0] + NET mmio_axi4_0_aw_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1498964 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[30] + NET mmio_axi4_0_aw_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1433908 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[29] + NET mmio_axi4_0_aw_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 204532 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[28] + NET mmio_axi4_0_aw_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 645332 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[27] + NET mmio_axi4_0_aw_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1207124 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[26] + NET mmio_axi4_0_aw_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1658260 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[25] + NET mmio_axi4_0_aw_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 614932 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[24] + NET mmio_axi4_0_aw_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1311092 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[23] + NET mmio_axi4_0_aw_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1230228 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[22] + NET mmio_axi4_0_aw_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 378420 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[21] + NET mmio_axi4_0_aw_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 978516 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[20] + NET mmio_axi4_0_aw_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 68948 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[19] + NET mmio_axi4_0_aw_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1846740 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[18] + NET mmio_axi4_0_aw_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 668436 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[17] + NET mmio_axi4_0_aw_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1405940 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[16] + NET mmio_axi4_0_aw_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1528756 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[15] + NET mmio_axi4_0_aw_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 804628 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[14] + NET mmio_axi4_0_aw_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 148596 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[13] + NET mmio_axi4_0_aw_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 362004 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[12] + NET mmio_axi4_0_aw_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1057556 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[11] + NET mmio_axi4_0_aw_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1699604 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[10] + NET mmio_axi4_0_aw_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 457460 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[9] + NET mmio_axi4_0_aw_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 551700 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[8] + NET mmio_axi4_0_aw_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 816180 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[7] + NET mmio_axi4_0_aw_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 922580 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[6] + NET mmio_axi4_0_aw_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 735924 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[5] + NET mmio_axi4_0_aw_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 136436 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[4] + NET mmio_axi4_0_aw_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1150580 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[3] + NET mmio_axi4_0_aw_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 188116 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[2] + NET mmio_axi4_0_aw_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1716020 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[1] + NET mmio_axi4_0_aw_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1216852 0 ) N ;
 - mmio_axi4_0_aw_bits_addr[0] + NET mmio_axi4_0_aw_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 858740 0 ) N ;
 - mmio_axi4_0_aw_bits_len[7] + NET mmio_axi4_0_aw_bits_len[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 228244 0 ) N ;
 - mmio_axi4_0_aw_bits_len[6] + NET mmio_axi4_0_aw_bits_len[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 297556 0 ) N ;
 - mmio_axi4_0_aw_bits_len[5] + NET mmio_axi4_0_aw_bits_len[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 134612 0 ) N ;
 - mmio_axi4_0_aw_bits_len[4] + NET mmio_axi4_0_aw_bits_len[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1768308 0 ) N ;
 - mmio_axi4_0_aw_bits_len[3] + NET mmio_axi4_0_aw_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 428276 0 ) N ;
 - mmio_axi4_0_aw_bits_len[2] + NET mmio_axi4_0_aw_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 242836 0 ) N ;
 - mmio_axi4_0_aw_bits_len[1] + NET mmio_axi4_0_aw_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 337684 0 ) N ;
 - mmio_axi4_0_aw_bits_len[0] + NET mmio_axi4_0_aw_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1163348 0 ) N ;
 - mmio_axi4_0_aw_bits_size[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 939452 0 ) N ;
 - mmio_axi4_0_aw_bits_size[1] + NET mmio_axi4_0_aw_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 374164 0 ) N ;
 - mmio_axi4_0_aw_bits_size[0] + NET mmio_axi4_0_aw_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 307892 0 ) N ;
 - mmio_axi4_0_aw_bits_burst[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 930484 0 ) N ;
 - mmio_axi4_0_aw_bits_burst[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 923340 0 ) N ;
 - mmio_axi4_0_aw_bits_lock + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 939148 0 ) N ;
 - mmio_axi4_0_aw_bits_cache[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 930788 0 ) N ;
 - mmio_axi4_0_aw_bits_cache[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 938844 0 ) N ;
 - mmio_axi4_0_aw_bits_cache[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 931092 0 ) N ;
 - mmio_axi4_0_aw_bits_cache[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 938540 0 ) N ;
 - mmio_axi4_0_aw_bits_prot[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 938236 0 ) N ;
 - mmio_axi4_0_aw_bits_prot[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 931852 0 ) N ;
 - mmio_axi4_0_aw_bits_prot[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 946444 0 ) N ;
 - mmio_axi4_0_aw_bits_qos[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 937932 0 ) N ;
 - mmio_axi4_0_aw_bits_qos[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 932156 0 ) N ;
 - mmio_axi4_0_aw_bits_qos[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 937628 0 ) N ;
 - mmio_axi4_0_aw_bits_qos[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 932460 0 ) N ;
 - mmio_axi4_0_w_ready + NET mmio_axi4_0_w_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 523732 0 ) N ;
 - mmio_axi4_0_w_valid + NET mmio_axi4_0_w_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 347412 0 ) N ;
 - mmio_axi4_0_w_bits_data[63] + NET mmio_axi4_0_w_bits_data[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1729396 0 ) N ;
 - mmio_axi4_0_w_bits_data[62] + NET mmio_axi4_0_w_bits_data[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1337844 0 ) N ;
 - mmio_axi4_0_w_bits_data[61] + NET mmio_axi4_0_w_bits_data[61] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1166996 0 ) N ;
 - mmio_axi4_0_w_bits_data[60] + NET mmio_axi4_0_w_bits_data[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1618132 0 ) N ;
 - mmio_axi4_0_w_bits_data[59] + NET mmio_axi4_0_w_bits_data[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 231284 0 ) N ;
 - mmio_axi4_0_w_bits_data[58] + NET mmio_axi4_0_w_bits_data[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1766484 0 ) N ;
 - mmio_axi4_0_w_bits_data[57] + NET mmio_axi4_0_w_bits_data[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 510356 0 ) N ;
 - mmio_axi4_0_w_bits_data[56] + NET mmio_axi4_0_w_bits_data[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 885492 0 ) N ;
 - mmio_axi4_0_w_bits_data[55] + NET mmio_axi4_0_w_bits_data[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1393780 0 ) N ;
 - mmio_axi4_0_w_bits_data[54] + NET mmio_axi4_0_w_bits_data[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1688660 0 ) N ;
 - mmio_axi4_0_w_bits_data[53] + NET mmio_axi4_0_w_bits_data[53] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 683028 0 ) N ;
 - mmio_axi4_0_w_bits_data[52] + NET mmio_axi4_0_w_bits_data[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1648532 0 ) N ;
 - mmio_axi4_0_w_bits_data[51] + NET mmio_axi4_0_w_bits_data[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 548660 0 ) N ;
 - mmio_axi4_0_w_bits_data[50] + NET mmio_axi4_0_w_bits_data[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 294516 0 ) N ;
 - mmio_axi4_0_w_bits_data[49] + NET mmio_axi4_0_w_bits_data[49] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1806612 0 ) N ;
 - mmio_axi4_0_w_bits_data[48] + NET mmio_axi4_0_w_bits_data[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1193748 0 ) N ;
 - mmio_axi4_0_w_bits_data[47] + NET mmio_axi4_0_w_bits_data[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1487412 0 ) N ;
 - mmio_axi4_0_w_bits_data[46] + NET mmio_axi4_0_w_bits_data[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 910420 0 ) N ;
 - mmio_axi4_0_w_bits_data[45] + NET mmio_axi4_0_w_bits_data[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 842932 0 ) N ;
 - mmio_axi4_0_w_bits_data[44] + NET mmio_axi4_0_w_bits_data[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 321876 0 ) N ;
 - mmio_axi4_0_w_bits_data[43] + NET mmio_axi4_0_w_bits_data[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1741556 0 ) N ;
 - mmio_axi4_0_w_bits_data[42] + NET mmio_axi4_0_w_bits_data[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1661908 0 ) N ;
 - mmio_axi4_0_w_bits_data[41] + NET mmio_axi4_0_w_bits_data[41] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1444852 0 ) N ;
 - mmio_axi4_0_w_bits_data[40] + NET mmio_axi4_0_w_bits_data[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1126260 0 ) N ;
 - mmio_axi4_0_w_bits_data[39] + NET mmio_axi4_0_w_bits_data[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1725140 0 ) N ;
 - mmio_axi4_0_w_bits_data[38] + NET mmio_axi4_0_w_bits_data[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 14228 0 ) N ;
 - mmio_axi4_0_w_bits_data[37] + NET mmio_axi4_0_w_bits_data[37] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 642292 0 ) N ;
 - mmio_axi4_0_w_bits_data[36] + NET mmio_axi4_0_w_bits_data[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 28820 0 ) N ;
 - mmio_axi4_0_w_bits_data[35] + NET mmio_axi4_0_w_bits_data[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 455636 0 ) N ;
 - mmio_axi4_0_w_bits_data[34] + NET mmio_axi4_0_w_bits_data[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1058772 0 ) N ;
 - mmio_axi4_0_w_bits_data[33] + NET mmio_axi4_0_w_bits_data[33] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1046004 0 ) N ;
 - mmio_axi4_0_w_bits_data[32] + NET mmio_axi4_0_w_bits_data[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 109076 0 ) N ;
 - mmio_axi4_0_w_bits_data[31] + NET mmio_axi4_0_w_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1114708 0 ) N ;
 - mmio_axi4_0_w_bits_data[30] + NET mmio_axi4_0_w_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1257588 0 ) N ;
 - mmio_axi4_0_w_bits_data[29] + NET mmio_axi4_0_w_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1109236 0 ) N ;
 - mmio_axi4_0_w_bits_data[28] + NET mmio_axi4_0_w_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1204084 0 ) N ;
 - mmio_axi4_0_w_bits_data[27] + NET mmio_axi4_0_w_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 377812 0 ) N ;
 - mmio_axi4_0_w_bits_data[26] + NET mmio_axi4_0_w_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 697012 0 ) N ;
 - mmio_axi4_0_w_bits_data[25] + NET mmio_axi4_0_w_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 200884 0 ) N ;
 - mmio_axi4_0_w_bits_data[24] + NET mmio_axi4_0_w_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1621780 0 ) N ;
 - mmio_axi4_0_w_bits_data[23] + NET mmio_axi4_0_w_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1137204 0 ) N ;
 - mmio_axi4_0_w_bits_data[22] + NET mmio_axi4_0_w_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 388756 0 ) N ;
 - mmio_axi4_0_w_bits_data[21] + NET mmio_axi4_0_w_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1711764 0 ) N ;
 - mmio_axi4_0_w_bits_data[20] + NET mmio_axi4_0_w_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1220500 0 ) N ;
 - mmio_axi4_0_w_bits_data[19] + NET mmio_axi4_0_w_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 672084 0 ) N ;
 - mmio_axi4_0_w_bits_data[18] + NET mmio_axi4_0_w_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 895828 0 ) N ;
 - mmio_axi4_0_w_bits_data[17] + NET mmio_axi4_0_w_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 363220 0 ) N ;
 - mmio_axi4_0_w_bits_data[16] + NET mmio_axi4_0_w_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1163956 0 ) N ;
 - mmio_axi4_0_w_bits_data[15] + NET mmio_axi4_0_w_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1033236 0 ) N ;
 - mmio_axi4_0_w_bits_data[14] + NET mmio_axi4_0_w_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1044180 0 ) N ;
 - mmio_axi4_0_w_bits_data[13] + NET mmio_axi4_0_w_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 749908 0 ) N ;
 - mmio_axi4_0_w_bits_data[12] + NET mmio_axi4_0_w_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 618580 0 ) N ;
 - mmio_axi4_0_w_bits_data[11] + NET mmio_axi4_0_w_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1807828 0 ) N ;
 - mmio_axi4_0_w_bits_data[10] + NET mmio_axi4_0_w_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1418100 0 ) N ;
 - mmio_axi4_0_w_bits_data[9] + NET mmio_axi4_0_w_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 481172 0 ) N ;
 - mmio_axi4_0_w_bits_data[8] + NET mmio_axi4_0_w_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1685620 0 ) N ;
 - mmio_axi4_0_w_bits_data[7] + NET mmio_axi4_0_w_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1432084 0 ) N ;
 - mmio_axi4_0_w_bits_data[6] + NET mmio_axi4_0_w_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1458228 0 ) N ;
 - mmio_axi4_0_w_bits_data[5] + NET mmio_axi4_0_w_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 856916 0 ) N ;
 - mmio_axi4_0_w_bits_data[4] + NET mmio_axi4_0_w_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 351060 0 ) N ;
 - mmio_axi4_0_w_bits_data[3] + NET mmio_axi4_0_w_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1807220 0 ) N ;
 - mmio_axi4_0_w_bits_data[2] + NET mmio_axi4_0_w_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1658868 0 ) N ;
 - mmio_axi4_0_w_bits_data[1] + NET mmio_axi4_0_w_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 870292 0 ) N ;
 - mmio_axi4_0_w_bits_data[0] + NET mmio_axi4_0_w_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1833364 0 ) N ;
 - mmio_axi4_0_w_bits_strb[7] + NET mmio_axi4_0_w_bits_strb[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 899476 0 ) N ;
 - mmio_axi4_0_w_bits_strb[6] + NET mmio_axi4_0_w_bits_strb[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 414292 0 ) N ;
 - mmio_axi4_0_w_bits_strb[5] + NET mmio_axi4_0_w_bits_strb[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1005268 0 ) N ;
 - mmio_axi4_0_w_bits_strb[4] + NET mmio_axi4_0_w_bits_strb[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 631348 0 ) N ;
 - mmio_axi4_0_w_bits_strb[3] + NET mmio_axi4_0_w_bits_strb[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1433300 0 ) N ;
 - mmio_axi4_0_w_bits_strb[2] + NET mmio_axi4_0_w_bits_strb[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1688052 0 ) N ;
 - mmio_axi4_0_w_bits_strb[1] + NET mmio_axi4_0_w_bits_strb[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1781076 0 ) N ;
 - mmio_axi4_0_w_bits_strb[0] + NET mmio_axi4_0_w_bits_strb[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1821812 0 ) N ;
 - mmio_axi4_0_w_bits_last + NET mmio_axi4_0_w_bits_last + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1593812 0 ) N ;
 - mmio_axi4_0_b_ready + NET mmio_axi4_0_b_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 818612 0 ) N ;
 - mmio_axi4_0_b_valid + NET mmio_axi4_0_b_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 871508 0 ) N ;
 - mmio_axi4_0_b_bits_id[3] + NET mmio_axi4_0_b_bits_id[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1380404 0 ) N ;
 - mmio_axi4_0_b_bits_id[2] + NET mmio_axi4_0_b_bits_id[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1728788 0 ) N ;
 - mmio_axi4_0_b_bits_id[1] + NET mmio_axi4_0_b_bits_id[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1177332 0 ) N ;
 - mmio_axi4_0_b_bits_id[0] + NET mmio_axi4_0_b_bits_id[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 417940 0 ) N ;
 - mmio_axi4_0_b_bits_resp[1] + NET mmio_axi4_0_b_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 414900 0 ) N ;
 - mmio_axi4_0_b_bits_resp[0] + NET mmio_axi4_0_b_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1114100 0 ) N ;
 - mmio_axi4_0_ar_ready + NET mmio_axi4_0_ar_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1190708 0 ) N ;
 - mmio_axi4_0_ar_valid + NET mmio_axi4_0_ar_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 135828 0 ) N ;
 - mmio_axi4_0_ar_bits_id[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 937324 0 ) N ;
 - mmio_axi4_0_ar_bits_id[2] + NET mmio_axi4_0_ar_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 108468 0 ) N ;
 - mmio_axi4_0_ar_bits_id[1] + NET mmio_axi4_0_ar_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1847956 0 ) N ;
 - mmio_axi4_0_ar_bits_id[0] + NET mmio_axi4_0_ar_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 896436 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[30] + NET mmio_axi4_0_ar_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 831380 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[29] + NET mmio_axi4_0_ar_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1083092 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[28] + NET mmio_axi4_0_ar_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1524500 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[27] + NET mmio_axi4_0_ar_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1070932 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[26] + NET mmio_axi4_0_ar_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1340276 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[25] + NET mmio_axi4_0_ar_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 28212 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[24] + NET mmio_axi4_0_ar_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 764500 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[23] + NET mmio_axi4_0_ar_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 456852 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[22] + NET mmio_axi4_0_ar_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 776660 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[21] + NET mmio_axi4_0_ar_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 268980 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[20] + NET mmio_axi4_0_ar_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 845364 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[19] + NET mmio_axi4_0_ar_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1193140 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[18] + NET mmio_axi4_0_ar_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 723156 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[17] + NET mmio_axi4_0_ar_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1528148 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[16] + NET mmio_axi4_0_ar_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 93876 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[15] + NET mmio_axi4_0_ar_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 951764 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[14] + NET mmio_axi4_0_ar_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 911636 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[13] + NET mmio_axi4_0_ar_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 216084 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[12] + NET mmio_axi4_0_ar_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 965748 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[11] + NET mmio_axi4_0_ar_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1550644 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[10] + NET mmio_axi4_0_ar_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 963924 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[9] + NET mmio_axi4_0_ar_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1313524 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[8] + NET mmio_axi4_0_ar_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 15444 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[7] + NET mmio_axi4_0_ar_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1086740 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[6] + NET mmio_axi4_0_ar_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 281748 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[5] + NET mmio_axi4_0_ar_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1004660 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[4] + NET mmio_axi4_0_ar_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1206516 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[3] + NET mmio_axi4_0_ar_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1109844 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[2] + NET mmio_axi4_0_ar_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1139636 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[1] + NET mmio_axi4_0_ar_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 777876 0 ) N ;
 - mmio_axi4_0_ar_bits_addr[0] + NET mmio_axi4_0_ar_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1246644 0 ) N ;
 - mmio_axi4_0_ar_bits_len[7] + NET mmio_axi4_0_ar_bits_len[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1632116 0 ) N ;
 - mmio_axi4_0_ar_bits_len[6] + NET mmio_axi4_0_ar_bits_len[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1618740 0 ) N ;
 - mmio_axi4_0_ar_bits_len[5] + NET mmio_axi4_0_ar_bits_len[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1485588 0 ) N ;
 - mmio_axi4_0_ar_bits_len[4] + NET mmio_axi4_0_ar_bits_len[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 310324 0 ) N ;
 - mmio_axi4_0_ar_bits_len[3] + NET mmio_axi4_0_ar_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 883668 0 ) N ;
 - mmio_axi4_0_ar_bits_len[2] + NET mmio_axi4_0_ar_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1124436 0 ) N ;
 - mmio_axi4_0_ar_bits_len[1] + NET mmio_axi4_0_ar_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 496980 0 ) N ;
 - mmio_axi4_0_ar_bits_len[0] + NET mmio_axi4_0_ar_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1486804 0 ) N ;
 - mmio_axi4_0_ar_bits_size[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 932764 0 ) N ;
 - mmio_axi4_0_ar_bits_size[1] + NET mmio_axi4_0_ar_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1447284 0 ) N ;
 - mmio_axi4_0_ar_bits_size[0] + NET mmio_axi4_0_ar_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1420532 0 ) N ;
 - mmio_axi4_0_ar_bits_burst[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 937020 0 ) N ;
 - mmio_axi4_0_ar_bits_burst[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 923644 0 ) N ;
 - mmio_axi4_0_ar_bits_lock + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 933068 0 ) N ;
 - mmio_axi4_0_ar_bits_cache[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 936716 0 ) N ;
 - mmio_axi4_0_ar_bits_cache[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 933372 0 ) N ;
 - mmio_axi4_0_ar_bits_cache[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 936412 0 ) N ;
 - mmio_axi4_0_ar_bits_cache[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 933676 0 ) N ;
 - mmio_axi4_0_ar_bits_prot[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 936108 0 ) N ;
 - mmio_axi4_0_ar_bits_prot[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 933980 0 ) N ;
 - mmio_axi4_0_ar_bits_prot[0] + NET VDD + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 946140 0 ) N ;
 - mmio_axi4_0_ar_bits_qos[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 935804 0 ) N ;
 - mmio_axi4_0_ar_bits_qos[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 934284 0 ) N ;
 - mmio_axi4_0_ar_bits_qos[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 935500 0 ) N ;
 - mmio_axi4_0_ar_bits_qos[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 934588 0 ) N ;
 - mmio_axi4_0_r_ready + NET mmio_axi4_0_r_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1191316 0 ) N ;
 - mmio_axi4_0_r_valid + NET mmio_axi4_0_r_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1098900 0 ) N ;
 - mmio_axi4_0_r_bits_id[3] + NET mmio_axi4_0_r_bits_id[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1634548 0 ) N ;
 - mmio_axi4_0_r_bits_id[2] + NET mmio_axi4_0_r_bits_id[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 602772 0 ) N ;
 - mmio_axi4_0_r_bits_id[1] + NET mmio_axi4_0_r_bits_id[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1754932 0 ) N ;
 - mmio_axi4_0_r_bits_id[0] + NET mmio_axi4_0_r_bits_id[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1834580 0 ) N ;
 - mmio_axi4_0_r_bits_data[63] + NET mmio_axi4_0_r_bits_data[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1233876 0 ) N ;
 - mmio_axi4_0_r_bits_data[62] + NET mmio_axi4_0_r_bits_data[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1113492 0 ) N ;
 - mmio_axi4_0_r_bits_data[61] + NET mmio_axi4_0_r_bits_data[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1525108 0 ) N ;
 - mmio_axi4_0_r_bits_data[60] + NET mmio_axi4_0_r_bits_data[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1500180 0 ) N ;
 - mmio_axi4_0_r_bits_data[59] + NET mmio_axi4_0_r_bits_data[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1753108 0 ) N ;
 - mmio_axi4_0_r_bits_data[58] + NET mmio_axi4_0_r_bits_data[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1030196 0 ) N ;
 - mmio_axi4_0_r_bits_data[57] + NET mmio_axi4_0_r_bits_data[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 926228 0 ) N ;
 - mmio_axi4_0_r_bits_data[56] + NET mmio_axi4_0_r_bits_data[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1739732 0 ) N ;
 - mmio_axi4_0_r_bits_data[55] + NET mmio_axi4_0_r_bits_data[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1032628 0 ) N ;
 - mmio_axi4_0_r_bits_data[54] + NET mmio_axi4_0_r_bits_data[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1725748 0 ) N ;
 - mmio_axi4_0_r_bits_data[53] + NET mmio_axi4_0_r_bits_data[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 430708 0 ) N ;
 - mmio_axi4_0_r_bits_data[52] + NET mmio_axi4_0_r_bits_data[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1740948 0 ) N ;
 - mmio_axi4_0_r_bits_data[51] + NET mmio_axi4_0_r_bits_data[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1378580 0 ) N ;
 - mmio_axi4_0_r_bits_data[50] + NET mmio_axi4_0_r_bits_data[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1018644 0 ) N ;
 - mmio_axi4_0_r_bits_data[49] + NET mmio_axi4_0_r_bits_data[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1621172 0 ) N ;
 - mmio_axi4_0_r_bits_data[48] + NET mmio_axi4_0_r_bits_data[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1325076 0 ) N ;
 - mmio_axi4_0_r_bits_data[47] + NET mmio_axi4_0_r_bits_data[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 738356 0 ) N ;
 - mmio_axi4_0_r_bits_data[46] + NET mmio_axi4_0_r_bits_data[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 362612 0 ) N ;
 - mmio_axi4_0_r_bits_data[45] + NET mmio_axi4_0_r_bits_data[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1686228 0 ) N ;
 - mmio_axi4_0_r_bits_data[44] + NET mmio_axi4_0_r_bits_data[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1260020 0 ) N ;
 - mmio_axi4_0_r_bits_data[43] + NET mmio_axi4_0_r_bits_data[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1555508 0 ) N ;
 - mmio_axi4_0_r_bits_data[42] + NET mmio_axi4_0_r_bits_data[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 937172 0 ) N ;
 - mmio_axi4_0_r_bits_data[41] + NET mmio_axi4_0_r_bits_data[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 296948 0 ) N ;
 - mmio_axi4_0_r_bits_data[40] + NET mmio_axi4_0_r_bits_data[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 348020 0 ) N ;
 - mmio_axi4_0_r_bits_data[39] + NET mmio_axi4_0_r_bits_data[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1661300 0 ) N ;
 - mmio_axi4_0_r_bits_data[38] + NET mmio_axi4_0_r_bits_data[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 589396 0 ) N ;
 - mmio_axi4_0_r_bits_data[37] + NET mmio_axi4_0_r_bits_data[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1217460 0 ) N ;
 - mmio_axi4_0_r_bits_data[36] + NET mmio_axi4_0_r_bits_data[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1645492 0 ) N ;
 - mmio_axi4_0_r_bits_data[35] + NET mmio_axi4_0_r_bits_data[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1244820 0 ) N ;
 - mmio_axi4_0_r_bits_data[34] + NET mmio_axi4_0_r_bits_data[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 644724 0 ) N ;
 - mmio_axi4_0_r_bits_data[33] + NET mmio_axi4_0_r_bits_data[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 334644 0 ) N ;
 - mmio_axi4_0_r_bits_data[32] + NET mmio_axi4_0_r_bits_data[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1607188 0 ) N ;
 - mmio_axi4_0_r_bits_data[31] + NET mmio_axi4_0_r_bits_data[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1230836 0 ) N ;
 - mmio_axi4_0_r_bits_data[30] + NET mmio_axi4_0_r_bits_data[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 484820 0 ) N ;
 - mmio_axi4_0_r_bits_data[29] + NET mmio_axi4_0_r_bits_data[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 575412 0 ) N ;
 - mmio_axi4_0_r_bits_data[28] + NET mmio_axi4_0_r_bits_data[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 96308 0 ) N ;
 - mmio_axi4_0_r_bits_data[27] + NET mmio_axi4_0_r_bits_data[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 3588 0 ) N ;
 - mmio_axi4_0_r_bits_data[26] + NET mmio_axi4_0_r_bits_data[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1058164 0 ) N ;
 - mmio_axi4_0_r_bits_data[25] + NET mmio_axi4_0_r_bits_data[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1311700 0 ) N ;
 - mmio_axi4_0_r_bits_data[24] + NET mmio_axi4_0_r_bits_data[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1153012 0 ) N ;
 - mmio_axi4_0_r_bits_data[23] + NET mmio_axi4_0_r_bits_data[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 350452 0 ) N ;
 - mmio_axi4_0_r_bits_data[22] + NET mmio_axi4_0_r_bits_data[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1283732 0 ) N ;
 - mmio_axi4_0_r_bits_data[21] + NET mmio_axi4_0_r_bits_data[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 121844 0 ) N ;
 - mmio_axi4_0_r_bits_data[20] + NET mmio_axi4_0_r_bits_data[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 56180 0 ) N ;
 - mmio_axi4_0_r_bits_data[19] + NET mmio_axi4_0_r_bits_data[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 282964 0 ) N ;
 - mmio_axi4_0_r_bits_data[18] + NET mmio_axi4_0_r_bits_data[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1272180 0 ) N ;
 - mmio_axi4_0_r_bits_data[17] + NET mmio_axi4_0_r_bits_data[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1499572 0 ) N ;
 - mmio_axi4_0_r_bits_data[16] + NET mmio_axi4_0_r_bits_data[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1338452 0 ) N ;
 - mmio_axi4_0_r_bits_data[15] + NET mmio_axi4_0_r_bits_data[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 684244 0 ) N ;
 - mmio_axi4_0_r_bits_data[14] + NET mmio_axi4_0_r_bits_data[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 751124 0 ) N ;
 - mmio_axi4_0_r_bits_data[13] + NET mmio_axi4_0_r_bits_data[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 965140 0 ) N ;
 - mmio_axi4_0_r_bits_data[12] + NET mmio_axi4_0_r_bits_data[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1204692 0 ) N ;
 - mmio_axi4_0_r_bits_data[11] + NET mmio_axi4_0_r_bits_data[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1151188 0 ) N ;
 - mmio_axi4_0_r_bits_data[10] + NET mmio_axi4_0_r_bits_data[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1580436 0 ) N ;
 - mmio_axi4_0_r_bits_data[9] + NET mmio_axi4_0_r_bits_data[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 990068 0 ) N ;
 - mmio_axi4_0_r_bits_data[8] + NET mmio_axi4_0_r_bits_data[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 227636 0 ) N ;
 - mmio_axi4_0_r_bits_data[7] + NET mmio_axi4_0_r_bits_data[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1205908 0 ) N ;
 - mmio_axi4_0_r_bits_data[6] + NET mmio_axi4_0_r_bits_data[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 577844 0 ) N ;
 - mmio_axi4_0_r_bits_data[5] + NET mmio_axi4_0_r_bits_data[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1298324 0 ) N ;
 - mmio_axi4_0_r_bits_data[4] + NET mmio_axi4_0_r_bits_data[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1513556 0 ) N ;
 - mmio_axi4_0_r_bits_data[3] + NET mmio_axi4_0_r_bits_data[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1287380 0 ) N ;
 - mmio_axi4_0_r_bits_data[2] + NET mmio_axi4_0_r_bits_data[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1715412 0 ) N ;
 - mmio_axi4_0_r_bits_data[1] + NET mmio_axi4_0_r_bits_data[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1030804 0 ) N ;
 - mmio_axi4_0_r_bits_data[0] + NET mmio_axi4_0_r_bits_data[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1219892 0 ) N ;
 - mmio_axi4_0_r_bits_resp[1] + NET mmio_axi4_0_r_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 481780 0 ) N ;
 - mmio_axi4_0_r_bits_resp[0] + NET mmio_axi4_0_r_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1379796 0 ) N ;
 - mmio_axi4_0_r_bits_last + NET mmio_axi4_0_r_bits_last + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 576020 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_ready + NET l2_frontend_bus_axi4_0_aw_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 709780 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_valid + NET l2_frontend_bus_axi4_0_aw_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 710996 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[7] + NET l2_frontend_bus_axi4_0_aw_bits_id[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 108468 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[6] + NET l2_frontend_bus_axi4_0_aw_bits_id[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1045396 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[5] + NET l2_frontend_bus_axi4_0_aw_bits_id[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 295124 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[4] + NET l2_frontend_bus_axi4_0_aw_bits_id[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 992500 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[3] + NET l2_frontend_bus_axi4_0_aw_bits_id[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 724372 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[2] + NET l2_frontend_bus_axi4_0_aw_bits_id[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 428884 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[1] + NET l2_frontend_bus_axi4_0_aw_bits_id[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 816788 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_id[0] + NET l2_frontend_bus_axi4_0_aw_bits_id[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 590612 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[31] + NET l2_frontend_bus_axi4_0_aw_bits_addr[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 750516 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[30] + NET l2_frontend_bus_axi4_0_aw_bits_addr[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 374772 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[29] + NET l2_frontend_bus_axi4_0_aw_bits_addr[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1339668 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[28] + NET l2_frontend_bus_axi4_0_aw_bits_addr[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1460660 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[27] + NET l2_frontend_bus_axi4_0_aw_bits_addr[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1258196 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[26] + NET l2_frontend_bus_axi4_0_aw_bits_addr[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 202100 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[25] + NET l2_frontend_bus_axi4_0_aw_bits_addr[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1152404 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[24] + NET l2_frontend_bus_axi4_0_aw_bits_addr[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 377204 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[23] + NET l2_frontend_bus_axi4_0_aw_bits_addr[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 417332 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[22] + NET l2_frontend_bus_axi4_0_aw_bits_addr[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 577236 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[21] + NET l2_frontend_bus_axi4_0_aw_bits_addr[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1565844 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[20] + NET l2_frontend_bus_axi4_0_aw_bits_addr[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1166388 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[19] + NET l2_frontend_bus_axi4_0_aw_bits_addr[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1458836 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[18] + NET l2_frontend_bus_axi4_0_aw_bits_addr[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 484212 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[17] + NET l2_frontend_bus_axi4_0_aw_bits_addr[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 69556 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[16] + NET l2_frontend_bus_axi4_0_aw_bits_addr[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1233268 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[15] + NET l2_frontend_bus_axi4_0_aw_bits_addr[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1527540 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[14] + NET l2_frontend_bus_axi4_0_aw_bits_addr[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 642900 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[13] + NET l2_frontend_bus_axi4_0_aw_bits_addr[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1647924 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[12] + NET l2_frontend_bus_axi4_0_aw_bits_addr[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 669044 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[11] + NET l2_frontend_bus_axi4_0_aw_bits_addr[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 551092 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[10] + NET l2_frontend_bus_axi4_0_aw_bits_addr[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1539700 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[9] + NET l2_frontend_bus_axi4_0_aw_bits_addr[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 415508 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[8] + NET l2_frontend_bus_axi4_0_aw_bits_addr[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 898868 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[7] + NET l2_frontend_bus_axi4_0_aw_bits_addr[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 323092 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[6] + NET l2_frontend_bus_axi4_0_aw_bits_addr[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1728180 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[5] + NET l2_frontend_bus_axi4_0_aw_bits_addr[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 188724 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[4] + NET l2_frontend_bus_axi4_0_aw_bits_addr[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 134004 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[3] + NET l2_frontend_bus_axi4_0_aw_bits_addr[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1551252 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[2] + NET l2_frontend_bus_axi4_0_aw_bits_addr[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 443476 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[1] + NET l2_frontend_bus_axi4_0_aw_bits_addr[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1110452 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_addr[0] + NET l2_frontend_bus_axi4_0_aw_bits_addr[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1151796 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[7] + NET l2_frontend_bus_axi4_0_aw_bits_len[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 977908 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[6] + NET l2_frontend_bus_axi4_0_aw_bits_len[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1137812 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[5] + NET l2_frontend_bus_axi4_0_aw_bits_len[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 322484 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[4] + NET l2_frontend_bus_axi4_0_aw_bits_len[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 897044 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[3] + NET l2_frontend_bus_axi4_0_aw_bits_len[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1659476 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[2] + NET l2_frontend_bus_axi4_0_aw_bits_len[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 562644 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[1] + NET l2_frontend_bus_axi4_0_aw_bits_len[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 671476 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_len[0] + NET l2_frontend_bus_axi4_0_aw_bits_len[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1112884 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_size[2] + NET l2_frontend_bus_axi4_0_aw_bits_size[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 990676 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_size[1] + NET l2_frontend_bus_axi4_0_aw_bits_size[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1083700 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_size[0] + NET l2_frontend_bus_axi4_0_aw_bits_size[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1098292 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_burst[1] + NET l2_frontend_bus_axi4_0_aw_bits_burst[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 230068 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_burst[0] + NET l2_frontend_bus_axi4_0_aw_bits_burst[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 830772 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_lock + NET l2_frontend_bus_axi4_0_aw_bits_lock + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1299540 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_cache[3] + NET l2_frontend_bus_axi4_0_aw_bits_cache[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1460052 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_cache[2] + NET l2_frontend_bus_axi4_0_aw_bits_cache[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 858132 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_cache[1] + NET l2_frontend_bus_axi4_0_aw_bits_cache[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 94484 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_cache[0] + NET l2_frontend_bus_axi4_0_aw_bits_cache[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 95700 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_prot[2] + NET l2_frontend_bus_axi4_0_aw_bits_prot[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 242228 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_prot[1] + NET l2_frontend_bus_axi4_0_aw_bits_prot[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1512948 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_prot[0] + NET l2_frontend_bus_axi4_0_aw_bits_prot[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1231444 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_qos[3] + NET l2_frontend_bus_axi4_0_aw_bits_qos[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 563860 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_qos[2] + NET l2_frontend_bus_axi4_0_aw_bits_qos[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 710388 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_qos[1] + NET l2_frontend_bus_axi4_0_aw_bits_qos[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 189332 0 ) N ;
 - l2_frontend_bus_axi4_0_aw_bits_qos[0] + NET l2_frontend_bus_axi4_0_aw_bits_qos[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 174740 0 ) N ;
 - l2_frontend_bus_axi4_0_w_ready + NET l2_frontend_bus_axi4_0_w_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1619348 0 ) N ;
 - l2_frontend_bus_axi4_0_w_valid + NET l2_frontend_bus_axi4_0_w_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 884884 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[63] + NET l2_frontend_bus_axi4_0_w_bits_data[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 389972 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[62] + NET l2_frontend_bus_axi4_0_w_bits_data[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1326292 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[61] + NET l2_frontend_bus_axi4_0_w_bits_data[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1780468 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[60] + NET l2_frontend_bus_axi4_0_w_bits_data[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 843540 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[59] + NET l2_frontend_bus_axi4_0_w_bits_data[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 95092 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[58] + NET l2_frontend_bus_axi4_0_w_bits_data[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1353044 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[57] + NET l2_frontend_bus_axi4_0_w_bits_data[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1620564 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[56] + NET l2_frontend_bus_axi4_0_w_bits_data[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 215476 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[55] + NET l2_frontend_bus_axi4_0_w_bits_data[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 549268 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[54] + NET l2_frontend_bus_axi4_0_w_bits_data[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1445460 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[53] + NET l2_frontend_bus_axi4_0_w_bits_data[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1459444 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[52] + NET l2_frontend_bus_axi4_0_w_bits_data[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 4196 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[51] + NET l2_frontend_bus_axi4_0_w_bits_data[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 763892 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[50] + NET l2_frontend_bus_axi4_0_w_bits_data[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 254996 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[49] + NET l2_frontend_bus_axi4_0_w_bits_data[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1673460 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[48] + NET l2_frontend_bus_axi4_0_w_bits_data[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 629524 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[47] + NET l2_frontend_bus_axi4_0_w_bits_data[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1847348 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[46] + NET l2_frontend_bus_axi4_0_w_bits_data[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1192532 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[45] + NET l2_frontend_bus_axi4_0_w_bits_data[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1365204 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[44] + NET l2_frontend_bus_axi4_0_w_bits_data[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 603988 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[43] + NET l2_frontend_bus_axi4_0_w_bits_data[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 456244 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[42] + NET l2_frontend_bus_axi4_0_w_bits_data[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 736532 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[41] + NET l2_frontend_bus_axi4_0_w_bits_data[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1554900 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[40] + NET l2_frontend_bus_axi4_0_w_bits_data[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 790644 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[39] + NET l2_frontend_bus_axi4_0_w_bits_data[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1044788 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[38] + NET l2_frontend_bus_axi4_0_w_bits_data[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 389364 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[37] + NET l2_frontend_bus_axi4_0_w_bits_data[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 964532 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[36] + NET l2_frontend_bus_axi4_0_w_bits_data[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1164564 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[35] + NET l2_frontend_bus_axi4_0_w_bits_data[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1646100 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[34] + NET l2_frontend_bus_axi4_0_w_bits_data[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 296340 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[33] + NET l2_frontend_bus_axi4_0_w_bits_data[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 911028 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[32] + NET l2_frontend_bus_axi4_0_w_bits_data[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1418708 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[31] + NET l2_frontend_bus_axi4_0_w_bits_data[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1232660 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[30] + NET l2_frontend_bus_axi4_0_w_bits_data[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 496372 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[29] + NET l2_frontend_bus_axi4_0_w_bits_data[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1086132 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[28] + NET l2_frontend_bus_axi4_0_w_bits_data[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1754324 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[27] + NET l2_frontend_bus_axi4_0_w_bits_data[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 804020 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[26] + NET l2_frontend_bus_axi4_0_w_bits_data[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 175956 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[25] + NET l2_frontend_bus_axi4_0_w_bits_data[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 615540 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[24] + NET l2_frontend_bus_axi4_0_w_bits_data[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 535892 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[23] + NET l2_frontend_bus_axi4_0_w_bits_data[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 683636 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[22] + NET l2_frontend_bus_axi4_0_w_bits_data[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1205300 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[21] + NET l2_frontend_bus_axi4_0_w_bits_data[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 203316 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[20] + NET l2_frontend_bus_axi4_0_w_bits_data[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 135220 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[19] + NET l2_frontend_bus_axi4_0_w_bits_data[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 282356 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[18] + NET l2_frontend_bus_axi4_0_w_bits_data[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 482388 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[17] + NET l2_frontend_bus_axi4_0_w_bits_data[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1139028 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[16] + NET l2_frontend_bus_axi4_0_w_bits_data[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1232052 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[15] + NET l2_frontend_bus_axi4_0_w_bits_data[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 737748 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[14] + NET l2_frontend_bus_axi4_0_w_bits_data[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 630740 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[13] + NET l2_frontend_bus_axi4_0_w_bits_data[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 923188 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[12] + NET l2_frontend_bus_axi4_0_w_bits_data[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1525716 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[11] + NET l2_frontend_bus_axi4_0_w_bits_data[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1567060 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[10] + NET l2_frontend_bus_axi4_0_w_bits_data[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1165780 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[9] + NET l2_frontend_bus_axi4_0_w_bits_data[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1700820 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[8] + NET l2_frontend_bus_axi4_0_w_bits_data[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1740340 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[7] + NET l2_frontend_bus_axi4_0_w_bits_data[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 603380 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[6] + NET l2_frontend_bus_axi4_0_w_bits_data[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 669652 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[5] + NET l2_frontend_bus_axi4_0_w_bits_data[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 256212 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[4] + NET l2_frontend_bus_axi4_0_w_bits_data[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 229460 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[3] + NET l2_frontend_bus_axi4_0_w_bits_data[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 938388 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[2] + NET l2_frontend_bus_axi4_0_w_bits_data[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 416724 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[1] + NET l2_frontend_bus_axi4_0_w_bits_data[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 337076 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_data[0] + NET l2_frontend_bus_axi4_0_w_bits_data[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1352436 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[7] + NET l2_frontend_bus_axi4_0_w_bits_strb[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1566452 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[6] + NET l2_frontend_bus_axi4_0_w_bits_strb[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 925620 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[5] + NET l2_frontend_bus_axi4_0_w_bits_strb[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1125652 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[4] + NET l2_frontend_bus_axi4_0_w_bits_strb[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 255604 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[3] + NET l2_frontend_bus_axi4_0_w_bits_strb[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1366420 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[2] + NET l2_frontend_bus_axi4_0_w_bits_strb[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1284340 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[1] + NET l2_frontend_bus_axi4_0_w_bits_strb[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 335252 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_strb[0] + NET l2_frontend_bus_axi4_0_w_bits_strb[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 550484 0 ) N ;
 - l2_frontend_bus_axi4_0_w_bits_last + NET l2_frontend_bus_axi4_0_w_bits_last + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 923796 0 ) N ;
 - l2_frontend_bus_axi4_0_b_ready + NET l2_frontend_bus_axi4_0_b_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1593204 0 ) N ;
 - l2_frontend_bus_axi4_0_b_valid + NET l2_frontend_bus_axi4_0_b_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 870900 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[7] + NET l2_frontend_bus_axi4_0_b_bits_id[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 925012 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[6] + NET l2_frontend_bus_axi4_0_b_bits_id[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1619956 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[5] + NET l2_frontend_bus_axi4_0_b_bits_id[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 509748 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[4] + NET l2_frontend_bus_axi4_0_b_bits_id[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 308500 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[3] + NET l2_frontend_bus_axi4_0_b_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1072148 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[2] + NET l2_frontend_bus_axi4_0_b_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 937780 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[1] + NET l2_frontend_bus_axi4_0_b_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1632724 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_id[0] + NET l2_frontend_bus_axi4_0_b_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1700212 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_resp[1] + NET l2_frontend_bus_axi4_0_b_bits_resp[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1687444 0 ) N ;
 - l2_frontend_bus_axi4_0_b_bits_resp[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 935196 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_ready + NET l2_frontend_bus_axi4_0_ar_ready + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 549876 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_valid + NET l2_frontend_bus_axi4_0_ar_valid + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1032020 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[7] + NET l2_frontend_bus_axi4_0_ar_bits_id[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1486196 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[6] + NET l2_frontend_bus_axi4_0_ar_bits_id[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 375380 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[5] + NET l2_frontend_bus_axi4_0_ar_bits_id[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1606580 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[4] + NET l2_frontend_bus_axi4_0_ar_bits_id[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1712372 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[3] + NET l2_frontend_bus_axi4_0_ar_bits_id[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1767700 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[2] + NET l2_frontend_bus_axi4_0_ar_bits_id[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1446676 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[1] + NET l2_frontend_bus_axi4_0_ar_bits_id[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 723764 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_id[0] + NET l2_frontend_bus_axi4_0_ar_bits_id[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1286772 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[31] + NET l2_frontend_bus_axi4_0_ar_bits_addr[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 228852 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[30] + NET l2_frontend_bus_axi4_0_ar_bits_addr[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1312916 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[29] + NET l2_frontend_bus_axi4_0_ar_bits_addr[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1432692 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[28] + NET l2_frontend_bus_axi4_0_ar_bits_addr[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1714804 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[27] + NET l2_frontend_bus_axi4_0_ar_bits_addr[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1793844 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[26] + NET l2_frontend_bus_axi4_0_ar_bits_addr[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 818004 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[25] + NET l2_frontend_bus_axi4_0_ar_bits_addr[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 348628 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[24] + NET l2_frontend_bus_axi4_0_ar_bits_addr[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 617972 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[23] + NET l2_frontend_bus_axi4_0_ar_bits_addr[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1551860 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[22] + NET l2_frontend_bus_axi4_0_ar_bits_addr[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 68340 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[21] + NET l2_frontend_bus_axi4_0_ar_bits_addr[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1753716 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[20] + NET l2_frontend_bus_axi4_0_ar_bits_addr[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 349844 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[19] + NET l2_frontend_bus_axi4_0_ar_bits_addr[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 616148 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[18] + NET l2_frontend_bus_axi4_0_ar_bits_addr[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 537108 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[17] + NET l2_frontend_bus_axi4_0_ar_bits_addr[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1446068 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[16] + NET l2_frontend_bus_axi4_0_ar_bits_addr[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 536500 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[15] + NET l2_frontend_bus_axi4_0_ar_bits_addr[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1246036 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[14] + NET l2_frontend_bus_axi4_0_ar_bits_addr[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1111060 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[13] + NET l2_frontend_bus_axi4_0_ar_bits_addr[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1084308 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[12] + NET l2_frontend_bus_axi4_0_ar_bits_addr[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 670868 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[11] + NET l2_frontend_bus_axi4_0_ar_bits_addr[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 202100 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[10] + NET l2_frontend_bus_axi4_0_ar_bits_addr[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 175348 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[9] + NET l2_frontend_bus_axi4_0_ar_bits_addr[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1284948 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[8] + NET l2_frontend_bus_axi4_0_ar_bits_addr[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1647316 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[7] + NET l2_frontend_bus_axi4_0_ar_bits_addr[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 483604 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[6] + NET l2_frontend_bus_axi4_0_ar_bits_addr[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 161364 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[5] + NET l2_frontend_bus_axi4_0_ar_bits_addr[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 991892 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[4] + NET l2_frontend_bus_axi4_0_ar_bits_addr[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 482996 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[3] + NET l2_frontend_bus_axi4_0_ar_bits_addr[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1218068 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[2] + NET l2_frontend_bus_axi4_0_ar_bits_addr[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1286164 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[1] + NET l2_frontend_bus_axi4_0_ar_bits_addr[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1726356 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_addr[0] + NET l2_frontend_bus_axi4_0_ar_bits_addr[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 376596 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[7] + NET l2_frontend_bus_axi4_0_ar_bits_len[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1379188 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[6] + NET l2_frontend_bus_axi4_0_ar_bits_len[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 617364 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[5] + NET l2_frontend_bus_axi4_0_ar_bits_len[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1365812 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[4] + NET l2_frontend_bus_axi4_0_ar_bits_len[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1179764 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[3] + NET l2_frontend_bus_axi4_0_ar_bits_len[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1138420 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[2] + NET l2_frontend_bus_axi4_0_ar_bits_len[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 349236 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[1] + NET l2_frontend_bus_axi4_0_ar_bits_len[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 644116 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_len[0] + NET l2_frontend_bus_axi4_0_ar_bits_len[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1191924 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_size[2] + NET l2_frontend_bus_axi4_0_ar_bits_size[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1259412 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_size[1] + NET l2_frontend_bus_axi4_0_ar_bits_size[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1298932 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_size[0] + NET l2_frontend_bus_axi4_0_ar_bits_size[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 777268 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_burst[1] + NET l2_frontend_bus_axi4_0_ar_bits_burst[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 14836 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_burst[0] + NET l2_frontend_bus_axi4_0_ar_bits_burst[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1165172 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_lock + NET l2_frontend_bus_axi4_0_ar_bits_lock + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 336468 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_cache[3] + NET l2_frontend_bus_axi4_0_ar_bits_cache[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1325684 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_cache[2] + NET l2_frontend_bus_axi4_0_ar_bits_cache[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 576628 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_cache[1] + NET l2_frontend_bus_axi4_0_ar_bits_cache[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 898260 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_cache[0] + NET l2_frontend_bus_axi4_0_ar_bits_cache[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 897652 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_prot[2] + NET l2_frontend_bus_axi4_0_ar_bits_prot[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1258804 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_prot[1] + NET l2_frontend_bus_axi4_0_ar_bits_prot[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 442868 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_prot[0] + NET l2_frontend_bus_axi4_0_ar_bits_prot[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1554292 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_qos[3] + NET l2_frontend_bus_axi4_0_ar_bits_qos[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1125044 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_qos[2] + NET l2_frontend_bus_axi4_0_ar_bits_qos[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 643508 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_qos[1] + NET l2_frontend_bus_axi4_0_ar_bits_qos[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 162580 0 ) N ;
 - l2_frontend_bus_axi4_0_ar_bits_qos[0] + NET l2_frontend_bus_axi4_0_ar_bits_qos[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 817396 0 ) N ;
 - l2_frontend_bus_axi4_0_r_ready + NET l2_frontend_bus_axi4_0_r_ready + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1579828 0 ) N ;
 - l2_frontend_bus_axi4_0_r_valid + NET l2_frontend_bus_axi4_0_r_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 630132 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[7] + NET l2_frontend_bus_axi4_0_r_bits_id[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 844756 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[6] + NET l2_frontend_bus_axi4_0_r_bits_id[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1767092 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[5] + NET l2_frontend_bus_axi4_0_r_bits_id[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1112276 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[4] + NET l2_frontend_bus_axi4_0_r_bits_id[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 884276 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[3] + NET l2_frontend_bus_axi4_0_r_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 215476 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[2] + NET l2_frontend_bus_axi4_0_r_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1339060 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[1] + NET l2_frontend_bus_axi4_0_r_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1018036 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_id[0] + NET l2_frontend_bus_axi4_0_r_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 523124 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[63] + NET l2_frontend_bus_axi4_0_r_bits_data[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1819988 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[62] + NET l2_frontend_bus_axi4_0_r_bits_data[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 951156 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[61] + NET l2_frontend_bus_axi4_0_r_bits_data[61] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1219284 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[60] + NET l2_frontend_bus_axi4_0_r_bits_data[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 416116 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[59] + NET l2_frontend_bus_axi4_0_r_bits_data[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1177940 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[58] + NET l2_frontend_bus_axi4_0_r_bits_data[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 136436 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[57] + NET l2_frontend_bus_axi4_0_r_bits_data[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 430100 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[56] + NET l2_frontend_bus_axi4_0_r_bits_data[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 616756 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[55] + NET l2_frontend_bus_axi4_0_r_bits_data[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 590004 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[54] + NET l2_frontend_bus_axi4_0_r_bits_data[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1312308 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[53] + NET l2_frontend_bus_axi4_0_r_bits_data[53] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 429492 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[52] + NET l2_frontend_bus_axi4_0_r_bits_data[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1179156 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[51] + NET l2_frontend_bus_axi4_0_r_bits_data[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 469620 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[50] + NET l2_frontend_bus_axi4_0_r_bits_data[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1218676 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[49] + NET l2_frontend_bus_axi4_0_r_bits_data[49] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 148596 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[48] + NET l2_frontend_bus_axi4_0_r_bits_data[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1660692 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[47] + NET l2_frontend_bus_axi4_0_r_bits_data[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1552468 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[46] + NET l2_frontend_bus_axi4_0_r_bits_data[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 309716 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[45] + NET l2_frontend_bus_axi4_0_r_bits_data[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 924404 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[44] + NET l2_frontend_bus_axi4_0_r_bits_data[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1245428 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[43] + NET l2_frontend_bus_axi4_0_r_bits_data[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1821204 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[42] + NET l2_frontend_bus_axi4_0_r_bits_data[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1686836 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[41] + NET l2_frontend_bus_axi4_0_r_bits_data[41] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1391956 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[40] + NET l2_frontend_bus_axi4_0_r_bits_data[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1820596 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[39] + NET l2_frontend_bus_axi4_0_r_bits_data[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1553684 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[38] + NET l2_frontend_bus_axi4_0_r_bits_data[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1633940 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[37] + NET l2_frontend_bus_axi4_0_r_bits_data[37] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1727572 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[36] + NET l2_frontend_bus_axi4_0_r_bits_data[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1553076 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[35] + NET l2_frontend_bus_axi4_0_r_bits_data[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1393172 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[34] + NET l2_frontend_bus_axi4_0_r_bits_data[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 161972 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[33] + NET l2_frontend_bus_axi4_0_r_bits_data[33] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1178548 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[32] + NET l2_frontend_bus_axi4_0_r_bits_data[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1392564 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[31] + NET l2_frontend_bus_axi4_0_r_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1646708 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[30] + NET l2_frontend_bus_axi4_0_r_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1085524 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[29] + NET l2_frontend_bus_axi4_0_r_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1712980 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[28] + NET l2_frontend_bus_axi4_0_r_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 563252 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[27] + NET l2_frontend_bus_axi4_0_r_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1419924 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[26] + NET l2_frontend_bus_axi4_0_r_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 991284 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[25] + NET l2_frontend_bus_axi4_0_r_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 188724 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[24] + NET l2_frontend_bus_axi4_0_r_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1285556 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[23] + NET l2_frontend_bus_axi4_0_r_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 844148 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[22] + NET l2_frontend_bus_axi4_0_r_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1084916 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[21] + NET l2_frontend_bus_axi4_0_r_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1031412 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[20] + NET l2_frontend_bus_axi4_0_r_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 670260 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[19] + NET l2_frontend_bus_axi4_0_r_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1526932 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[18] + NET l2_frontend_bus_axi4_0_r_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1714196 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[17] + NET l2_frontend_bus_axi4_0_r_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 737140 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[16] + NET l2_frontend_bus_axi4_0_r_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 309108 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[15] + NET l2_frontend_bus_axi4_0_r_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 335860 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[14] + NET l2_frontend_bus_axi4_0_r_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1111668 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[13] + NET l2_frontend_bus_axi4_0_r_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1726964 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[12] + NET l2_frontend_bus_axi4_0_r_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 81716 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[11] + NET l2_frontend_bus_axi4_0_r_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 135220 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[10] + NET l2_frontend_bus_axi4_0_r_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1633332 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[9] + NET l2_frontend_bus_axi4_0_r_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 68340 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[8] + NET l2_frontend_bus_axi4_0_r_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1713588 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[7] + NET l2_frontend_bus_axi4_0_r_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 228852 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[6] + NET l2_frontend_bus_axi4_0_r_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1660084 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[5] + NET l2_frontend_bus_axi4_0_r_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 375988 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[4] + NET l2_frontend_bus_axi4_0_r_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1833972 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[3] + NET l2_frontend_bus_axi4_0_r_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 295732 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[2] + NET l2_frontend_bus_axi4_0_r_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 54964 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[1] + NET l2_frontend_bus_axi4_0_r_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1419316 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_data[0] + NET l2_frontend_bus_axi4_0_r_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1071540 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_resp[1] + NET l2_frontend_bus_axi4_0_r_bits_resp[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 1526324 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_resp[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 934892 0 ) N ;
 - l2_frontend_bus_axi4_0_r_bits_last + NET l2_frontend_bus_axi4_0_r_bits_last + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 857524 0 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 947 ;
 - PIN clock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN reset
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_op[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_req_bits_op[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmi_resp_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmiClock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_clockeddmi_dmiReset
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_ndreset
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN debug_dmactive
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN interrupts[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN interrupts[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_len[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_size[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_size[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_size[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_burst[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_burst[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_lock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_cache[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_cache[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_cache[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_cache[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_prot[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_prot[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_prot[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_qos[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_qos[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_qos[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_aw_bits_qos[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_strb[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_w_bits_last
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_b_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_len[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_size[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_size[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_size[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_burst[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_burst[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_lock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_cache[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_cache[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_cache[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_cache[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_prot[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_prot[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_prot[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_qos[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_qos[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_qos[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_ar_bits_qos[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mem_axi4_0_r_bits_last
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_len[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_size[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_size[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_size[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_burst[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_burst[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_lock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_cache[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_cache[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_cache[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_cache[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_prot[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_prot[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_prot[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_qos[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_qos[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_qos[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_aw_bits_qos[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_strb[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_w_bits_last
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_b_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_len[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_size[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_size[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_size[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_burst[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_burst[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_lock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_cache[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_cache[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_cache[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_cache[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_prot[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_prot[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_prot[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_qos[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_qos[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_qos[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_ar_bits_qos[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN mmio_axi4_0_r_bits_last
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_len[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_size[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_size[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_size[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_burst[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_burst[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_lock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_cache[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_cache[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_cache[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_cache[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_prot[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_prot[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_prot[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_qos[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_qos[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_qos[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_aw_bits_qos[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_strb[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_w_bits_last
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_b_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_addr[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_len[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_size[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_size[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_size[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_burst[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_burst[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_lock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_cache[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_cache[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_cache[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_cache[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_prot[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_prot[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_prot[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_qos[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_qos[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_qos[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_ar_bits_qos[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_ready
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_valid
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_id[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_data[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_resp[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_resp[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN l2_frontend_bus_axi4_0_r_bits_last
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
END PINPROPERTIES
BLOCKAGES 80 ;
 - PLACEMENT + SOFT
   RECT ( 10000 1387728 ) ( 993056 1389400 ) ;
 - PLACEMENT + SOFT
   RECT ( 1200654 1387728 ) ( 1859992 1389400 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1321613 ) ( 11672 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 1321613 ) ( 260768 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 494864 1321613 ) ( 509864 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 743960 1321613 ) ( 758960 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 1331566 1321168 ) ( 1348238 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1306613 ) ( 993056 1321613 ) ;
 - PLACEMENT + SOFT
   RECT ( 1200654 1306168 ) ( 1348238 1321168 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1240498 ) ( 11672 1306613 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 1240498 ) ( 260768 1306613 ) ;
 - PLACEMENT + SOFT
   RECT ( 494864 1240498 ) ( 509864 1306613 ) ;
 - PLACEMENT + SOFT
   RECT ( 743960 1240498 ) ( 758960 1306613 ) ;
 - PLACEMENT + SOFT
   RECT ( 1331566 1239608 ) ( 1348238 1306168 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1225498 ) ( 993056 1240498 ) ;
 - PLACEMENT + SOFT
   RECT ( 1200654 1224608 ) ( 1348238 1239608 ) ;
 - PLACEMENT + SOFT
   RECT ( 1595779 1183044 ) ( 1610779 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 1858320 1183044 ) ( 1859992 1387728 ) ;
 - PLACEMENT + SOFT
   RECT ( 1331566 1183044 ) ( 1348238 1224608 ) ;
 - PLACEMENT + SOFT
   RECT ( 1331566 1167631 ) ( 1859992 1183044 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1159383 ) ( 11672 1225498 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 1159383 ) ( 260768 1225498 ) ;
 - PLACEMENT + SOFT
   RECT ( 494864 1159383 ) ( 509864 1225498 ) ;
 - PLACEMENT + SOFT
   RECT ( 743960 1159383 ) ( 758960 1225498 ) ;
 - PLACEMENT + SOFT
   RECT ( 1331566 1158048 ) ( 1348238 1167631 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1144383 ) ( 993056 1159383 ) ;
 - PLACEMENT + SOFT
   RECT ( 1200654 1143048 ) ( 1348238 1158048 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1078268 ) ( 11672 1144383 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 1078268 ) ( 260768 1144383 ) ;
 - PLACEMENT + SOFT
   RECT ( 494864 1078268 ) ( 509864 1144383 ) ;
 - PLACEMENT + SOFT
   RECT ( 743960 1078268 ) ( 758960 1144383 ) ;
 - PLACEMENT + SOFT
   RECT ( 1331566 1076488 ) ( 1348238 1143048 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 1063268 ) ( 993056 1078268 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 997153 ) ( 11672 1063268 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 997153 ) ( 260768 1063268 ) ;
 - PLACEMENT + SOFT
   RECT ( 494864 997153 ) ( 509864 1063268 ) ;
 - PLACEMENT + SOFT
   RECT ( 743960 997153 ) ( 758960 1063268 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 981740 ) ( 494864 997153 ) ;
 - PLACEMENT + SOFT
   RECT ( 1595779 962947 ) ( 1610779 1167631 ) ;
 - PLACEMENT + SOFT
   RECT ( 1858320 962947 ) ( 1859992 1167631 ) ;
 - PLACEMENT + SOFT
   RECT ( 1348238 946275 ) ( 1859992 962947 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 915625 ) ( 11672 981740 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 915625 ) ( 260768 981740 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 900625 ) ( 494864 915625 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 834510 ) ( 11672 900625 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 834510 ) ( 260768 900625 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 819510 ) ( 494864 834510 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 753395 ) ( 11672 819510 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 753395 ) ( 260768 819510 ) ;
 - PLACEMENT + SOFT
   RECT ( 1595779 741591 ) ( 1610779 946275 ) ;
 - PLACEMENT + SOFT
   RECT ( 1858320 741591 ) ( 1859992 946275 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 738395 ) ( 494864 753395 ) ;
 - PLACEMENT + SOFT
   RECT ( 1348238 726591 ) ( 1859992 741591 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 672280 ) ( 11672 738395 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 672280 ) ( 260768 738395 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 657280 ) ( 494864 672280 ) ;
 - PLACEMENT + SOFT
   RECT ( 1595779 521907 ) ( 1610779 726591 ) ;
 - PLACEMENT + SOFT
   RECT ( 1858320 521907 ) ( 1859992 726591 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 591165 ) ( 11672 657280 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 591165 ) ( 260768 657280 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 510050 ) ( 11672 576165 ) ;
 - PLACEMENT + SOFT
   RECT ( 245768 510050 ) ( 260768 576165 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 576165 ) ( 494864 591165 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 289764 ) ( 11672 393810 ) ;
 - PLACEMENT + SOFT
   RECT ( 77444 289764 ) ( 92896 393810 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 274764 ) ( 158668 289764 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 170718 ) ( 11672 274764 ) ;
 - PLACEMENT + SOFT
   RECT ( 77444 170718 ) ( 92896 274764 ) ;
 - PLACEMENT + SOFT
   RECT ( 158668 170718 ) ( 173668 274764 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 51672 ) ( 11672 155718 ) ;
 - PLACEMENT + SOFT
   RECT ( 77444 51672 ) ( 92896 155718 ) ;
 - PLACEMENT + SOFT
   RECT ( 158668 51672 ) ( 173668 155718 ) ;
 - PLACEMENT + SOFT
   RECT ( 10000 155718 ) ( 239440 170718 ) ;
 - PLACEMENT
   RECT ( 1610712 1387728 ) ( 1858320 1389400 ) ;
 - PLACEMENT
   RECT ( 1348208 1387728 ) ( 1595816 1389400 ) ;
 - PLACEMENT
   RECT ( 1200616 1387728 ) ( 1331640 1389400 ) ;
 - PLACEMENT
   RECT ( 758904 1387728 ) ( 993136 1389400 ) ;
 - PLACEMENT
   RECT ( 509776 1387728 ) ( 744008 1389400 ) ;
 - PLACEMENT
   RECT ( 260648 1387728 ) ( 494880 1389400 ) ;
 - PLACEMENT
   RECT ( 11672 1387728 ) ( 245904 1389400 ) ;
END BLOCKAGES
END DESIGN
