// Seed: 124295052
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    output logic id_6,
    input id_7,
    output id_8,
    input tri0 id_9
);
  always @(id_2 or negedge id_9[1]) begin
    id_8 <= 1;
  end
  logic id_10;
  assign id_4 = id_2;
endmodule
