// Seed: 4161298342
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4
);
  assign id_0 = 1;
  tri1 id_6 = 1;
  or primCall (id_0, id_6, id_4, id_2);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input supply1 id_11
);
  wire id_13 = ~1;
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
