"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[6073],{9057:(e,t,i)=>{i.r(t),i.d(t,{assets:()=>c,contentTitle:()=>a,default:()=>l,frontMatter:()=>r,metadata:()=>n,toc:()=>d});const n=JSON.parse('{"id":"design_workflow/schematic/wire","title":"wire","description":"","source":"@site/docs/06_design_workflow/01_schematic/05_wire.md","sourceDirName":"06_design_workflow/01_schematic","slug":"/design_workflow/schematic/wire","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/schematic/wire","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/06_design_workflow/01_schematic/05_wire.md","tags":[],"version":"current","sidebarPosition":5,"frontMatter":{},"sidebar":"designWorkflowSidebar","previous":{"title":"aaa","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/schematic/aaa"},"next":{"title":"nets","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/schematic/nets"}}');var s=i(4848),o=i(8453);const r={},a=void 0,c={},d=[];function w(e){return(0,s.jsx)(s.Fragment,{})}function l(e={}){const{wrapper:t}={...(0,o.R)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(w,{...e})}):w()}},8453:(e,t,i)=>{i.d(t,{R:()=>r,x:()=>a});var n=i(6540);const s={},o=n.createContext(s);function r(e){const t=n.useContext(o);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:r(e.components),n.createElement(o.Provider,{value:t},e.children)}}}]);