Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9315c4c4d21b43cd884e9824dc221d7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_Shift_Reg_behav xil_defaultlib.test_Shift_Reg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.Shift_Reg [shift_reg_default]
Compiling architecture test of entity xil_defaultlib.test_shift_reg
Built simulation snapshot test_Shift_Reg_behav
