// Seed: 1513987796
module module_0 ();
  assign id_1[1] = 1;
  wire id_2, id_3, id_4, id_5;
  id_6(
      .id_0(1), .id_1((1) - 1), .id_2(1), .id_3(id_3), .id_4(1), .id_5(1), .id_6(id_2), .id_7(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10,
    input wire id_11,
    output wand id_12
);
  always @(posedge 1 or posedge 1'b0) id_10 = 1;
  module_0();
endmodule
