============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 02 2016  09:43:38 am
  Module:                 vin_spc
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                
   Gate     Instances    Area          Library       
-----------------------------------------------------
AO21X3_HV           1    16.934    h18_CORELIB_HV_WC 
DFCX1_HV           37  2401.862    h18_CORELIB_HV_WC 
DFCX6_HV           33  2514.758    h18_CORELIB_HV_WC 
DFPX3_HV            2   129.830    h18_CORELIB_HV_WC 
NAND2XL_HV          2    16.934    h18_CORELIB_HV_WC 
NAND3X1_HV          1    14.112    h18_CORELIB_HV_WC 
NOR2XL_HV           5    42.336    h18_CORELIB_HV_WC 
XNOR2X2_HV          2    45.158    h18_CORELIB_HV_WC 
XOR2X1_HV           2    45.158    h18_CORELIB_HV_WC 
-----------------------------------------------------
total              85  5227.085                      


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        72 5046.451   96.5 
logic             13  180.634    3.5 
-------------------------------------
total             85 5227.085  100.0 

