TimeQuest Timing Analyzer report for quartus
Tue May 03 17:55:32 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pin_name1'
 13. Slow 1200mV 85C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pin_name1'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pin_name1'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pin_name1'
 28. Slow 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'pin_name1'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'pin_name1'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pin_name1'
 42. Fast 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Hold: 'pin_name1'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'pin_name1'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; quartus                                                            ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.259  ; 108.0 MHz ; 0.000 ; 4.629  ; 50.00      ; 25        ; 54          ;       ;        ;           ;            ; false    ; pin_name1 ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] } ;
; pin_name1                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { pin_name1 }                                                   ;
+-------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 194.82 MHz ; 194.82 MHz      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 605.69 MHz ; 250.0 MHz       ; pin_name1                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; pin_name1                                                   ; -4.230 ; -4.230        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -3.244 ; -19.091       ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pin_name1                                                   ; 0.362 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4.384 ; 0.000         ;
; pin_name1                                                   ; 9.689 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pin_name1'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.230 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.562      ;
; -4.170 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.502      ;
; -4.165 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.473      ;
; -4.159 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.491      ;
; -4.140 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.448      ;
; -4.129 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.461      ;
; -4.117 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.449      ;
; -4.042 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.374      ;
; -3.952 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.260      ;
; -3.902 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.210      ;
; -3.843 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.151      ;
; -3.766 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.074      ;
; -3.761 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 6.093      ;
; -3.756 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.064      ;
; -3.702 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 6.010      ;
; -3.674 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 5.982      ;
; -3.666 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.012      ; 5.974      ;
; -3.506 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.036      ; 5.838      ;
; -3.407 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.673      ; 5.376      ;
; -3.378 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.673      ; 5.347      ;
; -3.376 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.673      ; 5.345      ;
; -3.158 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.645      ; 5.099      ;
; 18.349 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.061     ; 1.585      ;
; 18.532 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.061     ; 1.402      ;
; 19.275 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.061     ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -3.244 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.495     ; 1.061      ;
; -3.241 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_R[0]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.495     ; 1.058      ;
; -3.240 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_G[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.495     ; 1.057      ;
; -3.239 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_R[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.495     ; 1.056      ;
; -3.237 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_G[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.495     ; 1.054      ;
; -2.890 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_B[2]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.495     ; 0.707      ;
; 4.126  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.704      ;
; 4.157  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.673      ;
; 4.158  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.672      ;
; 4.166  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.664      ;
; 4.197  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.633      ;
; 4.198  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.632      ;
; 4.322  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.508      ;
; 4.353  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.477      ;
; 4.354  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.476      ;
; 4.430  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.400      ;
; 4.433  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.397      ;
; 4.459  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.371      ;
; 4.461  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.369      ;
; 4.462  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.368      ;
; 4.464  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.366      ;
; 4.465  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.365      ;
; 4.484  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.346      ;
; 4.488  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.342      ;
; 4.490  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.340      ;
; 4.491  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.339      ;
; 4.513  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.680      ;
; 4.515  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.315      ;
; 4.516  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.314      ;
; 4.519  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.311      ;
; 4.520  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.424     ; 4.310      ;
; 4.552  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.641      ;
; 4.557  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.636      ;
; 4.605  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.588      ;
; 4.671  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.522      ;
; 4.706  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.487      ;
; 4.716  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.477      ;
; 4.718  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.475      ;
; 4.747  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.446      ;
; 4.759  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.434      ;
; 4.772  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.421      ;
; 4.775  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.418      ;
; 4.777  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.416      ;
; 4.780  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.413      ;
; 4.805  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.373      ;
; 4.808  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.385      ;
; 4.810  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.383      ;
; 4.836  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.342      ;
; 4.837  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.341      ;
; 4.849  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.344      ;
; 4.867  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.326      ;
; 4.874  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.319      ;
; 4.876  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.317      ;
; 4.936  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.257      ;
; 4.949  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.244      ;
; 4.976  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.217      ;
; 4.978  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.200      ;
; 5.002  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.191      ;
; 5.007  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.186      ;
; 5.009  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.169      ;
; 5.010  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.168      ;
; 5.026  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.428     ; 3.800      ;
; 5.041  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.152      ;
; 5.052  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.141      ;
; 5.054  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.139      ;
; 5.070  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.123      ;
; 5.072  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.121      ;
; 5.087  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.091      ;
; 5.107  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.086      ;
; 5.114  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.072     ; 4.068      ;
; 5.118  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.060      ;
; 5.119  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.059      ;
; 5.132  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.061      ;
; 5.138  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.055      ;
; 5.162  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.031      ;
; 5.203  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.990      ;
; 5.205  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.988      ;
; 5.206  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.625      ;
; 5.210  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.983      ;
; 5.215  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.978      ;
; 5.218  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.428     ; 3.608      ;
; 5.230  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.963      ;
; 5.237  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.594      ;
; 5.238  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.593      ;
; 5.241  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.952      ;
; 5.242  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.951      ;
; 5.245  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.948      ;
; 5.251  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.942      ;
; 5.259  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.934      ;
; 5.260  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.287      ; 4.281      ;
; 5.269  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.924      ;
; 5.278  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.915      ;
; 5.285  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.908      ;
; 5.286  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.907      ;
; 5.289  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.287      ; 4.252      ;
; 5.294  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.899      ;
; 5.294  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.287      ; 4.247      ;
; 5.296  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.897      ;
; 5.298  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.895      ;
; 5.300  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.287      ; 4.241      ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_VGA:inst1|VGA_VS[0]      ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_VGA:inst1|VGA_HS[0]      ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.822 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.050      ;
; 0.987 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.195      ;
; 1.141 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.369      ;
; 1.142 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.142 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.144 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.372      ;
; 1.144 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.372      ;
; 1.153 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.371      ;
; 1.165 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.384      ;
; 1.183 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.391      ;
; 1.187 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.427      ;
; 1.209 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.428      ;
; 1.240 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.459      ;
; 1.243 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.462      ;
; 1.287 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.505      ;
; 1.311 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.530      ;
; 1.320 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.539      ;
; 1.326 ; DE0_VGA:inst1|VS_counter[1]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.545      ;
; 1.379 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.597      ;
; 1.408 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.627      ;
; 1.461 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.680      ;
; 1.470 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.683      ;
; 1.470 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.683      ;
; 1.470 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.683      ;
; 1.471 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.684      ;
; 1.475 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.688      ;
; 1.475 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.688      ;
; 1.476 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 1.343      ;
; 1.491 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.709      ;
; 1.492 ; DE0_VGA:inst1|VS_counter[5]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.711      ;
; 1.506 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.746      ;
; 1.507 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.747      ;
; 1.507 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.747      ;
; 1.509 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.749      ;
; 1.509 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.749      ;
; 1.527 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.745      ;
; 1.530 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.748      ;
; 1.531 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.112      ;
; 1.543 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.762      ;
; 1.614 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.833      ;
; 1.655 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.236      ;
; 1.684 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.265      ;
; 1.689 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.907      ;
; 1.723 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.941      ;
; 1.725 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.944      ;
; 1.746 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.301     ; 1.602      ;
; 1.766 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.985      ;
; 1.771 ; DE0_VGA:inst1|HS_counter[10] ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.990      ;
; 1.784 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.003      ;
; 1.787 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.005      ;
; 1.788 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.006      ;
; 1.799 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.017      ;
; 1.805 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.806 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.387      ;
; 1.808 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.026      ;
; 1.811 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.392      ;
; 1.819 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.037      ;
; 1.820 ; DE0_VGA:inst1|VS_counter[8]  ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.038      ;
; 1.822 ; DE0_VGA:inst1|VS_counter[6]  ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.040      ;
; 1.822 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.041      ;
; 1.824 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.834 ; DE0_VGA:inst1|VS_counter[7]  ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.052      ;
; 1.847 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.428      ;
; 1.850 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.069      ;
; 1.859 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.077      ;
; 1.859 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.077      ;
; 1.861 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.094      ;
; 1.873 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.091      ;
; 1.876 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.094      ;
; 1.884 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.102      ;
; 1.889 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.107      ;
; 1.895 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.113      ;
; 1.896 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.114      ;
; 1.919 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.137      ;
; 1.937 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.138      ;
; 1.937 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.138      ;
; 1.937 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.138      ;
; 1.938 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.139      ;
; 1.938 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.519      ;
; 1.942 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.143      ;
; 1.942 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.143      ;
; 1.942 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.160      ;
; 1.954 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.172      ;
; 1.961 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.179      ;
; 1.962 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.543      ;
; 1.963 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.544      ;
; 1.966 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.184      ;
; 1.991 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.209      ;
; 2.003 ; DE0_VGA:inst1|HS_counter[10] ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.222      ;
; 2.005 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 1.871      ;
; 2.017 ; DE0_VGA:inst1|VS_counter[9]  ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.235      ;
; 2.038 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.256      ;
; 2.049 ; DE0_VGA:inst1|VS_counter[6]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.268      ;
; 2.049 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 2.630      ;
; 2.057 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.666      ;
; 2.091 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.299      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pin_name1'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.362 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.061      ; 0.580      ;
; 0.660 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.061      ; 0.878      ;
; 1.109 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.061      ; 1.327      ;
; 1.270 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.028      ;
; 1.291 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.025      ;
; 1.357 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.115      ;
; 1.386 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.120      ;
; 1.399 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.133      ;
; 1.400 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.158      ;
; 1.409 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.167      ;
; 1.415 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.173      ;
; 1.420 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.154      ;
; 1.431 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.189      ;
; 1.436 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.170      ;
; 1.459 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.217      ;
; 1.460 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.194      ;
; 1.461 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.517      ; 4.219      ;
; 1.468 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.202      ;
; 1.479 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.213      ;
; 1.526 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.260      ;
; 1.543 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.493      ; 4.277      ;
; 1.644 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.141      ; 4.026      ;
; 1.666 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.169      ; 4.076      ;
; 1.780 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.169      ; 4.190      ;
; 1.803 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.169      ; 4.213      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.402 ; 4.618        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.455 ; 4.639        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.472 ; 4.656        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.472 ; 4.656        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[0]|clk                                                           ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[1]|clk                                                           ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[2]|clk                                                           ;
; 4.617 ; 4.617        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[0]|clk                                                           ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.623 ; 4.623        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[1]|clk                                                            ;
; 4.623 ; 4.623        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[2]|clk                                                            ;
; 4.623 ; 4.623        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[1]|clk                                                            ;
; 4.623 ; 4.623        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[3]|clk                                                            ;
; 4.623 ; 4.623        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[0]|clk                                                            ;
; 4.623 ; 4.623        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[1]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[10]|clk                                                          ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[3]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[4]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[5]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[6]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[7]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[8]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[9]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[0]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[3]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[0]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[2]|clk                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pin_name1'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]|clk                                           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]|clk                                           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 3.972 ; 3.980 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.330 ; 3.350 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.815 ; 3.846 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.972 ; 3.980 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 3.070 ; 3.093 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 4.266 ; 4.324 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 3.270 ; 3.290 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 4.266 ; 4.324 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 3.061 ; 3.088 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.871 ; 3.946 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 4.058 ; 4.076 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 4.058 ; 4.076 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.864 ; 3.917 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 3.328 ; 3.362 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 3.079 ; 3.109 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.502 ; 3.491 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.502 ; 3.491 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.609 ; 3.574 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.609 ; 3.574 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 2.658 ; 2.679 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 2.907 ; 2.926 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.373 ; 3.402 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.524 ; 3.531 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 2.658 ; 2.679 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 2.649 ; 2.675 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 2.851 ; 2.869 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.806 ; 3.861 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 2.649 ; 2.675 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.427 ; 3.499 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 2.667 ; 2.696 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.606 ; 3.623 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.420 ; 3.470 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 2.906 ; 2.937 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 2.667 ; 2.696 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.073 ; 3.062 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.073 ; 3.062 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.175 ; 3.142 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.175 ; 3.142 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 215.61 MHz ; 215.61 MHz      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 680.74 MHz ; 250.0 MHz       ; pin_name1                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; pin_name1                                                   ; -3.851 ; -3.851        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -2.813 ; -16.552       ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pin_name1                                                   ; 0.320 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4.377 ; 0.000         ;
; pin_name1                                                   ; 9.684 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.851 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.923      ;
; -3.802 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.874      ;
; -3.792 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.864      ;
; -3.765 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.837      ;
; -3.754 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.826      ;
; -3.741 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.791      ;
; -3.740 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.790      ;
; -3.694 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.766      ;
; -3.567 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.617      ;
; -3.517 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.567      ;
; -3.493 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.543      ;
; -3.447 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.519      ;
; -3.421 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.471      ;
; -3.385 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.435      ;
; -3.335 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.385      ;
; -3.315 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.365      ;
; -3.311 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.754      ; 5.361      ;
; -3.182 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.776      ; 5.254      ;
; -3.111 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.445      ; 4.852      ;
; -3.081 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.445      ; 4.822      ;
; -3.077 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.445      ; 4.818      ;
; -2.862 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.426      ; 4.584      ;
; 18.531 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.055     ; 1.409      ;
; 18.687 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.055     ; 1.253      ;
; 19.357 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.055     ; 0.583      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.813 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.183     ; 0.942      ;
; -2.812 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_R[0]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.183     ; 0.941      ;
; -2.811 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_G[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.183     ; 0.940      ;
; -2.811 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_R[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.183     ; 0.940      ;
; -2.807 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_G[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.183     ; 0.936      ;
; -2.498 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_B[2]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.183     ; 0.627      ;
; 4.621  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.248      ;
; 4.629  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.240      ;
; 4.655  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.214      ;
; 4.655  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.214      ;
; 4.663  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.206      ;
; 4.663  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.206      ;
; 4.814  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.055      ;
; 4.848  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.021      ;
; 4.848  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 4.021      ;
; 4.893  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.976      ;
; 4.897  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.972      ;
; 4.927  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.942      ;
; 4.927  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.942      ;
; 4.931  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.938      ;
; 4.931  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.938      ;
; 4.931  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.938      ;
; 4.952  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.917      ;
; 4.956  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.913      ;
; 4.965  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.904      ;
; 4.965  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.904      ;
; 4.974  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.226      ;
; 4.984  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.885      ;
; 4.986  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.883      ;
; 4.986  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.883      ;
; 4.990  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.879      ;
; 5.045  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.155      ;
; 5.054  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.146      ;
; 5.061  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.139      ;
; 5.112  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.088      ;
; 5.131  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.068      ;
; 5.168  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.031      ;
; 5.172  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.028      ;
; 5.173  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 4.027      ;
; 5.188  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.011      ;
; 5.225  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.975      ;
; 5.229  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.971      ;
; 5.234  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.966      ;
; 5.238  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.962      ;
; 5.241  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.945      ;
; 5.256  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.944      ;
; 5.260  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.940      ;
; 5.271  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.915      ;
; 5.273  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.927      ;
; 5.275  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.911      ;
; 5.287  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.913      ;
; 5.310  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.890      ;
; 5.311  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.889      ;
; 5.370  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.816      ;
; 5.370  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.830      ;
; 5.379  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.821      ;
; 5.394  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.806      ;
; 5.404  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.782      ;
; 5.404  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.782      ;
; 5.434  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.766      ;
; 5.443  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.757      ;
; 5.457  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.743      ;
; 5.471  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.729      ;
; 5.472  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.728      ;
; 5.485  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.715      ;
; 5.486  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.714      ;
; 5.488  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.698      ;
; 5.488  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.065     ; 3.701      ;
; 5.504  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.383     ; 3.367      ;
; 5.508  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.692      ;
; 5.522  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.664      ;
; 5.522  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.068     ; 3.664      ;
; 5.538  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.662      ;
; 5.559  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.641      ;
; 5.569  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.630      ;
; 5.583  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.287      ;
; 5.606  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.593      ;
; 5.615  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.584      ;
; 5.617  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.253      ;
; 5.617  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.253      ;
; 5.618  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.582      ;
; 5.625  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.575      ;
; 5.625  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.575      ;
; 5.632  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.567      ;
; 5.641  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.558      ;
; 5.647  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.552      ;
; 5.648  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.383     ; 3.223      ;
; 5.658  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.263      ; 3.859      ;
; 5.660  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.540      ;
; 5.663  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.537      ;
; 5.665  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.535      ;
; 5.665  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.535      ;
; 5.667  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.533      ;
; 5.669  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.530      ;
; 5.669  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.531      ;
; 5.676  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.524      ;
; 5.678  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.521      ;
; 5.683  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.517      ;
; 5.684  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.515      ;
; 5.691  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.508      ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_VGA:inst1|VGA_VS[0]      ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_VGA:inst1|VGA_HS[0]      ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.758 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.965      ;
; 0.892 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.081      ;
; 1.050 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.257      ;
; 1.051 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.258      ;
; 1.051 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.258      ;
; 1.053 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.260      ;
; 1.053 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.260      ;
; 1.054 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.252      ;
; 1.058 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.257      ;
; 1.071 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.260      ;
; 1.092 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.100 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.299      ;
; 1.135 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.334      ;
; 1.137 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.336      ;
; 1.180 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.378      ;
; 1.188 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.387      ;
; 1.192 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.391      ;
; 1.193 ; DE0_VGA:inst1|VS_counter[1]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.251 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.449      ;
; 1.266 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.465      ;
; 1.325 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 1.210      ;
; 1.329 ; DE0_VGA:inst1|VS_counter[5]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.330 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.529      ;
; 1.333 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.531      ;
; 1.342 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.536      ;
; 1.342 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.536      ;
; 1.342 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.536      ;
; 1.343 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.537      ;
; 1.344 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.538      ;
; 1.348 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.542      ;
; 1.384 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.601      ;
; 1.384 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.582      ;
; 1.385 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.602      ;
; 1.385 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.602      ;
; 1.385 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.584      ;
; 1.387 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.604      ;
; 1.387 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.604      ;
; 1.388 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.917      ;
; 1.392 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.591      ;
; 1.451 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.650      ;
; 1.504 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.033      ;
; 1.509 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.038      ;
; 1.546 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.744      ;
; 1.547 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.745      ;
; 1.576 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.775      ;
; 1.578 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.453      ;
; 1.597 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.796      ;
; 1.598 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.797      ;
; 1.605 ; DE0_VGA:inst1|HS_counter[10] ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.804      ;
; 1.609 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.807      ;
; 1.624 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.153      ;
; 1.625 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.154      ;
; 1.627 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.825      ;
; 1.628 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.826      ;
; 1.637 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.835      ;
; 1.642 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.840      ;
; 1.655 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.854      ;
; 1.656 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.855      ;
; 1.657 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.856      ;
; 1.662 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.191      ;
; 1.675 ; DE0_VGA:inst1|VS_counter[6]  ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.874      ;
; 1.676 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.875      ;
; 1.677 ; DE0_VGA:inst1|VS_counter[7]  ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.876      ;
; 1.679 ; DE0_VGA:inst1|VS_counter[8]  ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.878      ;
; 1.682 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.895      ;
; 1.682 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.881      ;
; 1.686 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.884      ;
; 1.689 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.887      ;
; 1.689 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.887      ;
; 1.690 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.889      ;
; 1.708 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.906      ;
; 1.709 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.907      ;
; 1.711 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.910      ;
; 1.740 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.939      ;
; 1.744 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.942      ;
; 1.745 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.274      ;
; 1.754 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.283      ;
; 1.755 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.939      ;
; 1.755 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.939      ;
; 1.755 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.939      ;
; 1.756 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.940      ;
; 1.757 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.941      ;
; 1.761 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.945      ;
; 1.766 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.964      ;
; 1.771 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.969      ;
; 1.774 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.972      ;
; 1.794 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.323      ;
; 1.802 ; DE0_VGA:inst1|HS_counter[10] ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.001      ;
; 1.813 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 1.698      ;
; 1.833 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.031      ;
; 1.834 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.032      ;
; 1.837 ; DE0_VGA:inst1|VS_counter[6]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.036      ;
; 1.842 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.371      ;
; 1.844 ; DE0_VGA:inst1|VS_counter[9]  ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.043      ;
; 1.865 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.413      ;
; 1.874 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.063      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.320 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.055      ; 0.519      ;
; 0.586 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.055      ; 0.785      ;
; 1.005 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.055      ; 1.204      ;
; 1.223 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.632      ;
; 1.238 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.668      ;
; 1.255 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.685      ;
; 1.311 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.741      ;
; 1.316 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.725      ;
; 1.318 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.727      ;
; 1.319 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.749      ;
; 1.324 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.733      ;
; 1.328 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.737      ;
; 1.354 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.784      ;
; 1.364 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.794      ;
; 1.366 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.796      ;
; 1.368 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.202      ; 3.798      ;
; 1.377 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.786      ;
; 1.401 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.810      ;
; 1.402 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.811      ;
; 1.420 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.829      ;
; 1.437 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.181      ; 3.846      ;
; 1.516 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.867      ; 3.611      ;
; 1.565 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.885      ; 3.678      ;
; 1.671 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.885      ; 3.784      ;
; 1.673 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.885      ; 3.786      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.380 ; 4.596        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.380 ; 4.596        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.381 ; 4.597        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.382 ; 4.598        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.382 ; 4.598        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.391 ; 4.607        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.467 ; 4.651        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.476 ; 4.660        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.477 ; 4.661        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.615 ; 4.615        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.615 ; 4.615        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[0]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[3]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[0]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[2]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[2]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[3]|clk                                                            ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[10]|clk                                                          ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[3]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[4]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[5]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[6]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[7]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[8]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[9]|clk                                                           ;
; 4.620 ; 4.620        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|H_visible[0]|clk                                                            ;
; 4.620 ; 4.620        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_HS[0]|clk                                                               ;
; 4.621 ; 4.621        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[1]|clk                                                            ;
; 4.621 ; 4.621        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[2]|clk                                                            ;
; 4.621 ; 4.621        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[1]|clk                                                            ;
; 4.621 ; 4.621        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[3]|clk                                                            ;
; 4.621 ; 4.621        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[0]|clk                                                            ;
; 4.621 ; 4.621        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[1]|clk                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pin_name1'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]|clk                                           ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]|clk                                           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 3.935 ; 3.915 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.341 ; 3.350 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.787 ; 3.776 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.935 ; 3.915 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 3.103 ; 3.108 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 4.207 ; 4.212 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 3.288 ; 3.283 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 4.207 ; 4.212 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 3.093 ; 3.107 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.842 ; 3.857 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 4.012 ; 3.999 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 4.012 ; 3.999 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.834 ; 3.835 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 3.341 ; 3.348 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 3.111 ; 3.127 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.473 ; 3.493 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.473 ; 3.493 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.562 ; 3.566 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.562 ; 3.566 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 2.737 ; 2.742 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 2.967 ; 2.975 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.395 ; 3.383 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.536 ; 3.517 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 2.737 ; 2.742 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 2.728 ; 2.741 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 2.916 ; 2.910 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.797 ; 3.801 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 2.728 ; 2.741 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.447 ; 3.461 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 2.747 ; 2.761 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.610 ; 3.597 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.439 ; 3.439 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 2.966 ; 2.972 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 2.747 ; 2.761 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.093 ; 3.112 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.093 ; 3.112 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.178 ; 3.182 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.178 ; 3.182 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; pin_name1                                                   ; -2.205 ; -2.205        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -1.765 ; -10.374       ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; pin_name1                                                   ; 0.194 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4.410 ; 0.000         ;
; pin_name1                                                   ; 9.444 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.205 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.703      ;
; -2.172 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.670      ;
; -2.166 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.664      ;
; -2.155 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.639      ;
; -2.150 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.634      ;
; -2.148 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.646      ;
; -2.141 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.639      ;
; -2.097 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.595      ;
; -2.054 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.538      ;
; -2.038 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.522      ;
; -1.979 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.463      ;
; -1.974 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.472      ;
; -1.921 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.405      ;
; -1.876 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.360      ;
; -1.873 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.357      ;
; -1.872 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.356      ;
; -1.856 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.196      ; 3.340      ;
; -1.729 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.013      ; 3.030      ;
; -1.708 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.210      ; 3.206      ;
; -1.705 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.013      ; 3.006      ;
; -1.704 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.013      ; 3.005      ;
; -1.601 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 0.999      ; 2.888      ;
; 19.074 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.036     ; 0.877      ;
; 19.179 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.036     ; 0.772      ;
; 19.592 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.036     ; 0.359      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.765 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.488     ; 0.581      ;
; -1.764 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_R[0]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.488     ; 0.580      ;
; -1.760 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_G[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.488     ; 0.576      ;
; -1.760 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_R[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.488     ; 0.576      ;
; -1.758 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_G[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.488     ; 0.574      ;
; -1.567 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0] ; DE0_VGA:inst1|VGA_BUS_B[2]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.488     ; 0.383      ;
; 6.404  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.610      ;
; 6.428  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.586      ;
; 6.429  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.585      ;
; 6.439  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.575      ;
; 6.453  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.561      ;
; 6.458  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.556      ;
; 6.507  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.507      ;
; 6.531  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.483      ;
; 6.532  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.482      ;
; 6.574  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.440      ;
; 6.592  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.422      ;
; 6.597  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.417      ;
; 6.598  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.416      ;
; 6.599  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.415      ;
; 6.611  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.403      ;
; 6.613  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.401      ;
; 6.616  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.398      ;
; 6.617  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.397      ;
; 6.621  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.393      ;
; 6.622  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.392      ;
; 6.635  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.379      ;
; 6.636  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.575      ;
; 6.636  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.378      ;
; 6.637  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.377      ;
; 6.638  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.376      ;
; 6.643  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.568      ;
; 6.650  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.560      ;
; 6.653  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.558      ;
; 6.659  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.551      ;
; 6.668  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.542      ;
; 6.705  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.506      ;
; 6.740  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.471      ;
; 6.741  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.470      ;
; 6.744  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.467      ;
; 6.783  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.428      ;
; 6.785  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.426      ;
; 6.789  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.414      ;
; 6.790  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.421      ;
; 6.792  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.419      ;
; 6.792  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.419      ;
; 6.793  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.418      ;
; 6.813  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.390      ;
; 6.814  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.389      ;
; 6.819  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.392      ;
; 6.831  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.380      ;
; 6.832  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.379      ;
; 6.837  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.374      ;
; 6.839  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.372      ;
; 6.855  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.356      ;
; 6.865  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.233     ; 2.148      ;
; 6.866  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.337      ;
; 6.879  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.332      ;
; 6.880  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.323      ;
; 6.883  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.328      ;
; 6.885  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.318      ;
; 6.890  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.321      ;
; 6.915  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.042     ; 2.289      ;
; 6.922  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.289      ;
; 6.925  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.285      ;
; 6.926  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.285      ;
; 6.927  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.284      ;
; 6.933  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.278      ;
; 6.934  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.276      ;
; 6.939  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.264      ;
; 6.940  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.271      ;
; 6.942  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.269      ;
; 6.943  ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.267      ;
; 6.943  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.268      ;
; 6.963  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.240      ;
; 6.964  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.246      ;
; 6.964  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.239      ;
; 6.972  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.239      ;
; 6.988  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.223      ;
; 6.989  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.222      ;
; 6.995  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.216      ;
; 7.007  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.204      ;
; 7.007  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.204      ;
; 7.012  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.199      ;
; 7.013  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.231     ; 2.002      ;
; 7.023  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.187      ;
; 7.023  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.187      ;
; 7.024  ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.186      ;
; 7.025  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.186      ;
; 7.026  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.185      ;
; 7.027  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.233     ; 1.986      ;
; 7.027  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.231     ; 1.988      ;
; 7.028  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.183      ;
; 7.030  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.181      ;
; 7.032  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.231     ; 1.983      ;
; 7.033  ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.177      ;
; 7.036  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.154      ; 2.364      ;
; 7.038  ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.172      ;
; 7.038  ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.036     ; 2.172      ;
; 7.040  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.171      ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_VGA:inst1|VGA_HS[0]      ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_VGA:inst1|VGA_VS[0]      ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.438 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.524 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.638      ;
; 0.603 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.730      ;
; 0.605 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.730      ;
; 0.606 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.731      ;
; 0.607 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.732      ;
; 0.609 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.734      ;
; 0.622 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.736      ;
; 0.625 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.639 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.770      ;
; 0.641 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.657 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.661 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.781      ;
; 0.676 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.699 ; DE0_VGA:inst1|VS_counter[1]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.703 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.823      ;
; 0.704 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.720 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.839      ;
; 0.746 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.866      ;
; 0.777 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.897      ;
; 0.785 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.904      ;
; 0.792 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.906      ;
; 0.794 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.908      ;
; 0.796 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.910      ;
; 0.800 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.730      ;
; 0.806 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.122      ;
; 0.806 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.937      ;
; 0.806 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.937      ;
; 0.807 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.938      ;
; 0.808 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.939      ;
; 0.810 ; DE0_VGA:inst1|H_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.941      ;
; 0.813 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.933      ;
; 0.818 ; DE0_VGA:inst1|VS_counter[5]  ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.938      ;
; 0.836 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.956      ;
; 0.843 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.962      ;
; 0.858 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.978      ;
; 0.887 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.203      ;
; 0.896 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.015      ;
; 0.905 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.221      ;
; 0.911 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.030      ;
; 0.913 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.033      ;
; 0.935 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 0.859      ;
; 0.939 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.058      ;
; 0.941 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.060      ;
; 0.945 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.261      ;
; 0.949 ; DE0_VGA:inst1|HS_counter[10] ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.069      ;
; 0.957 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.076      ;
; 0.961 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.080      ;
; 0.963 ; DE0_VGA:inst1|VS_counter[4]  ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.083      ;
; 0.963 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.083      ;
; 0.964 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.971 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.090      ;
; 0.972 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.092      ;
; 0.973 ; DE0_VGA:inst1|VS_counter[7]  ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.093      ;
; 0.975 ; DE0_VGA:inst1|VS_counter[6]  ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; DE0_VGA:inst1|VS_counter[8]  ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.095      ;
; 0.979 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.099      ;
; 0.986 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.302      ;
; 0.991 ; DE0_VGA:inst1|VS_counter[2]  ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.111      ;
; 0.991 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.307      ;
; 0.991 ; DE0_VGA:inst1|HS_counter[6]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.110      ;
; 0.992 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.112      ;
; 0.994 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.121      ;
; 1.001 ; DE0_VGA:inst1|HS_counter[3]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.120      ;
; 1.004 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.123      ;
; 1.006 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.125      ;
; 1.009 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.128      ;
; 1.023 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.143      ;
; 1.026 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.342      ;
; 1.031 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.151      ;
; 1.034 ; DE0_VGA:inst1|HS_counter[5]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.153      ;
; 1.037 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.145      ;
; 1.037 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_B[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.145      ;
; 1.037 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.145      ;
; 1.037 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.145      ;
; 1.039 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.147      ;
; 1.039 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.158      ;
; 1.041 ; DE0_VGA:inst1|V_visible[0]   ; DE0_VGA:inst1|VGA_BUS_G[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.149      ;
; 1.043 ; DE0_VGA:inst1|HS_counter[9]  ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.359      ;
; 1.052 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.171      ;
; 1.059 ; DE0_VGA:inst1|HS_counter[7]  ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.178      ;
; 1.062 ; DE0_VGA:inst1|VS_counter[10] ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.182      ;
; 1.067 ; DE0_VGA:inst1|VS_counter[0]  ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.997      ;
; 1.068 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.384      ;
; 1.071 ; DE0_VGA:inst1|VS_counter[9]  ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.191      ;
; 1.084 ; DE0_VGA:inst1|HS_counter[4]  ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.203      ;
; 1.095 ; DE0_VGA:inst1|HS_counter[8]  ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.411      ;
; 1.101 ; DE0_VGA:inst1|HS_counter[10] ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.221      ;
; 1.124 ; DE0_VGA:inst1|VS_counter[7]  ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.244      ;
; 1.124 ; DE0_VGA:inst1|VS_counter[8]  ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.244      ;
; 1.126 ; DE0_VGA:inst1|VS_counter[6]  ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.246      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.194 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.036      ; 0.314      ;
; 0.354 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.036      ; 0.474      ;
; 0.586 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.241      ;
; 0.588 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.245      ;
; 0.616 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.284      ;
; 0.621 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.276      ;
; 0.622 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.277      ;
; 0.622 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.290      ;
; 0.623 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.291      ;
; 0.642 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.297      ;
; 0.649 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.317      ;
; 0.650 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.305      ;
; 0.653 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.308      ;
; 0.658 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.326      ;
; 0.659 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.314      ;
; 0.679 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.347      ;
; 0.686 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.354      ;
; 0.693 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.348      ;
; 0.700 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.487      ; 2.355      ;
; 0.731 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.500      ; 2.399      ;
; 0.746 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.297      ; 2.211      ;
; 0.868 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.311      ; 2.347      ;
; 0.928 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.311      ; 2.407      ;
; 0.943 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.311      ; 2.422      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------+
; 4.410 ; 4.594        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]  ;
; 4.413 ; 4.597        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]  ;
; 4.413 ; 4.597        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]  ;
; 4.413 ; 4.597        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]   ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10] ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]  ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]   ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]      ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]   ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]   ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]   ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]   ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]   ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]   ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]      ;
; 4.417 ; 4.633        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]   ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10] ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]  ;
; 4.418 ; 4.634        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]      ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10] ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]  ;
; 4.439 ; 4.623        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]  ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]   ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]   ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]   ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]   ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]   ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]   ;
; 4.440 ; 4.624        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]   ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10] ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]  ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]      ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]   ;
; 4.445 ; 4.661        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]  ;
; 4.590 ; 4.590        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[0]|clk      ;
; 4.593 ; 4.593        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[0]|clk      ;
; 4.593 ; 4.593        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[1]|clk      ;
; 4.593 ; 4.593        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[2]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_VS[0]|clk          ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[10]|clk     ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[1]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[2]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[3]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[4]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[5]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[6]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[7]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[8]|clk      ;
; 4.619 ; 4.619        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[9]|clk      ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[1]|clk       ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[2]|clk       ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[1]|clk       ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[3]|clk       ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[0]|clk       ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[1]|clk       ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|V_visible[0]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[10]|clk     ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[3]|clk      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pin_name1'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]|clk                                           ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]|clk                                           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[0]                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 2.413 ; 2.483 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 2.048 ; 2.078 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 2.320 ; 2.381 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 2.413 ; 2.483 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 1.888 ; 1.906 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 2.602 ; 2.683 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 2.001 ; 2.027 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 2.602 ; 2.683 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 1.884 ; 1.905 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 2.351 ; 2.437 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 2.441 ; 2.520 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 2.441 ; 2.520 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 2.328 ; 2.408 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 2.036 ; 2.078 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 1.904 ; 1.925 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 2.162 ; 2.122 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 2.162 ; 2.122 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 2.219 ; 2.170 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 2.219 ; 2.170 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 1.641 ; 1.657 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 1.795 ; 1.823 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 2.056 ; 2.113 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 2.145 ; 2.211 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 1.641 ; 1.657 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 1.637 ; 1.656 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 1.750 ; 1.774 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 2.325 ; 2.402 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 1.637 ; 1.656 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 2.085 ; 2.167 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 1.657 ; 1.676 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 2.172 ; 2.247 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 2.062 ; 2.138 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 1.783 ; 1.822 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 1.657 ; 1.676 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 1.904 ; 1.866 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 1.904 ; 1.866 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 1.959 ; 1.912 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 1.959 ; 1.912 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -4.230  ; 0.187 ; N/A      ; N/A     ; 4.377               ;
;  inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -3.244  ; 0.187 ; N/A      ; N/A     ; 4.377               ;
;  pin_name1                                                   ; -4.230  ; 0.194 ; N/A      ; N/A     ; 9.444               ;
; Design-wide TNS                                              ; -23.321 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -19.091 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pin_name1                                                   ; -4.230  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 3.972 ; 3.980 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.341 ; 3.350 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.815 ; 3.846 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.972 ; 3.980 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 3.103 ; 3.108 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 4.266 ; 4.324 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 3.288 ; 3.290 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 4.266 ; 4.324 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 3.093 ; 3.107 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.871 ; 3.946 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 4.058 ; 4.076 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 4.058 ; 4.076 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.864 ; 3.917 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 3.341 ; 3.362 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 3.111 ; 3.127 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.502 ; 3.493 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.502 ; 3.493 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.609 ; 3.574 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.609 ; 3.574 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 1.641 ; 1.657 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 1.795 ; 1.823 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 2.056 ; 2.113 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 2.145 ; 2.211 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 1.641 ; 1.657 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 1.637 ; 1.656 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 1.750 ; 1.774 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 2.325 ; 2.402 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 1.637 ; 1.656 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 2.085 ; 2.167 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 1.657 ; 1.676 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 2.172 ; 2.247 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 2.062 ; 2.138 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 1.783 ; 1.822 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 1.657 ; 1.676 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 1.904 ; 1.866 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 1.904 ; 1.866 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 1.959 ; 1.912 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 1.959 ; 1.912 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------+
; Input Transition Times                                       ;
+-----------+--------------+-----------------+-----------------+
; Pin       ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------+--------------+-----------------+-----------------+
; pin_name1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 875      ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1                                                   ; 2372     ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; pin_name1                                                   ; 5        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 875      ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1                                                   ; 2372     ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; pin_name1                                                   ; 5        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 03 17:55:26 2016
Info: Command: quartus_sta quartus -c quartus
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'quartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name pin_name1 pin_name1
    Info (332110): create_generated_clock -source {inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name {inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]} {inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.230
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.230        -4.230 pin_name1 
    Info (332119):    -3.244       -19.091 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.362         0.000 pin_name1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.384         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.689         0.000 pin_name1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.851
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.851        -3.851 pin_name1 
    Info (332119):    -2.813       -16.552 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.320         0.000 pin_name1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.377         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.684         0.000 pin_name1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.205        -2.205 pin_name1 
    Info (332119):    -1.765       -10.374 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.194         0.000 pin_name1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.410
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.410         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.444         0.000 pin_name1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Tue May 03 17:55:32 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


