{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723483556220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723483556246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 13:25:56 2024 " "Processing started: Mon Aug 12 13:25:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723483556246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723483556246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_FreqDiv -c Project_FreqDiv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_FreqDiv -c Project_FreqDiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723483556246 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723483557293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_FreqDiv-bhv " "Found design unit 1: Project_FreqDiv-bhv" {  } { { "Project_FreqDiv.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/Project_FreqDiv.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483565966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_FreqDiv " "Found entity 1: Project_FreqDiv" {  } { { "Project_FreqDiv.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/Project_FreqDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483565966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723483565966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytrafficlight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mytrafficlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyTrafficLight-bhv " "Found design unit 1: MyTrafficLight-bhv" {  } { { "MyTrafficLight.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/MyTrafficLight.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483566036 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyTrafficLight " "Found entity 1: MyTrafficLight" {  } { { "MyTrafficLight.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/MyTrafficLight.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483566036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723483566036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My7SegmentDisplay-Behavioral " "Found design unit 1: My7SegmentDisplay-Behavioral" {  } { { "My7SegmentDisplay.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/My7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483566110 ""} { "Info" "ISGN_ENTITY_NAME" "1 My7SegmentDisplay " "Found entity 1: My7SegmentDisplay" {  } { { "My7SegmentDisplay.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/My7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483566110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723483566110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myproject_trafficlight.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myproject_trafficlight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyProject_TrafficLight " "Found entity 1: MyProject_TrafficLight" {  } { { "MyProject_TrafficLight.bdf" "" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723483566174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723483566174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyProject_TrafficLight " "Elaborating entity \"MyProject_TrafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723483566274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My7SegmentDisplay My7SegmentDisplay:inst3 " "Elaborating entity \"My7SegmentDisplay\" for hierarchy \"My7SegmentDisplay:inst3\"" {  } { { "MyProject_TrafficLight.bdf" "inst3" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 216 96 368 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723483566311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyTrafficLight MyTrafficLight:inst6 " "Elaborating entity \"MyTrafficLight\" for hierarchy \"MyTrafficLight:inst6\"" {  } { { "MyProject_TrafficLight.bdf" "inst6" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 432 432 608 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723483566357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds MyTrafficLight.vhd(75) " "VHDL Process Statement warning at MyTrafficLight.vhd(75): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyTrafficLight.vhd" "" { Text "H:/MY original ETEC122_PROJECT - Copy/MyTrafficLight.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723483566380 "|MyProject_TrafficLight|MyTrafficLight:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project_FreqDiv Project_FreqDiv:inst " "Elaborating entity \"Project_FreqDiv\" for hierarchy \"Project_FreqDiv:inst\"" {  } { { "MyProject_TrafficLight.bdf" "inst" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 640 432 512 784 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723483566395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name9 GND " "Pin \"pin_name9\" is stuck at GND" {  } { { "MyProject_TrafficLight.bdf" "" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 24 136 152 200 "pin_name9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723483567544 "|MyProject_TrafficLight|pin_name9"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name8 GND " "Pin \"pin_name8\" is stuck at GND" {  } { { "MyProject_TrafficLight.bdf" "" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 24 152 168 200 "pin_name8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723483567544 "|MyProject_TrafficLight|pin_name8"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2 VCC " "Pin \"pin_name2\" is stuck at VCC" {  } { { "MyProject_TrafficLight.bdf" "" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 24 216 232 200 "pin_name2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723483567544 "|MyProject_TrafficLight|pin_name2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name18 GND " "Pin \"pin_name18\" is stuck at GND" {  } { { "MyProject_TrafficLight.bdf" "" { Schematic "H:/MY original ETEC122_PROJECT - Copy/MyProject_TrafficLight.bdf" { { 24 832 848 200 "pin_name18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723483567544 "|MyProject_TrafficLight|pin_name18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723483567544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1723483567603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723483568730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723483568730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723483569315 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723483569315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723483569315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723483569315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723483569539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 13:26:09 2024 " "Processing ended: Mon Aug 12 13:26:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723483569539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723483569539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723483569539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723483569539 ""}
