#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 21 16:57:04 2017
# Process ID: 16088
# Current directory: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14996 C:\JPEG_Thesis_2\Final_PR\HUFFMAN_SYSTEM_SDK\HUFFMAN_SYSTEM_SDK.xpr
# Log file: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/vivado.log
# Journal file: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 857.629 ; gain = 181.578
open_bd_design {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:HUFFMAN_REV2_IP:1.0 - HUFFMAN_REV2_IP_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <huffman_system_sdk> from BD file <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 903.695 ; gain = 36.316
ipx::edit_ip_in_project -upgrade true -name HUFFMAN_REV2_IP_v1_0_project -directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.tmp/HUFFMAN_REV2_IP_v1_0_project c:/JPEG_Thesis_2/Final_PR/ip_repo/HUFFMAN_REV2_IP_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 975.250 ; gain = 69.547
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project/HUFFMAN_REV2_IP_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/final_pr/huffman_system_sdk/huffman_system_sdk.tmp/huffman_rev2_ip_v1_0_project/HUFFMAN_REV2_IP_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 21 17:01:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 17:01:48 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/Final_PR/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HUFFMAN_REV2_IP:1.0 [get_ips  huffman_system_sdk_HUFFMAN_REV2_IP_0_0] -log ip_upgrade.log
Upgrading 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd'
INFO: [IP_Flow 19-3422] Upgraded huffman_system_sdk_HUFFMAN_REV2_IP_0_0 (HUFFMAN_REV2_IP_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips huffman_system_sdk_HUFFMAN_REV2_IP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd]
Verilog Output written to : C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v
Verilog Output written to : C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v
Wrote  : <C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block HUFFMAN_REV2_IP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hw_handoff/huffman_system_sdk.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hw_handoff/huffman_system_sdk_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.191 ; gain = 88.961
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/huffman_system_sdk.bd] -directory C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v" into library work [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v" into library work [C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.srcs/sources_1/bd/huffman_system_sdk/hdl/huffman_system_sdk.v:1]
[Tue Nov 21 17:02:18 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Nov 21 17:06:30 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 21 17:09:16 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/HUFFMAN_SYSTEM_SDK/HUFFMAN_SYSTEM_SDK.runs/impl_1/huffman_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 23:34:23 2017...
