
*** Running vivado
    with args -log CPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source CPU_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/utils_1/imports/synth_1/CPU_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/utils_1/imports/synth_1/CPU_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3608
WARNING: [Synth 8-2611] redeclaration of ansi port inst_addr is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port instruction is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port read_register_1 is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:67]
WARNING: [Synth 8-2611] redeclaration of ansi port read_register_2 is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:68]
WARNING: [Synth 8-2611] redeclaration of ansi port write_register is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:69]
WARNING: [Synth 8-2611] redeclaration of ansi port reg_write_data is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port reg_read_data_1 is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port reg_read_data_2 is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port op_type is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:89]
WARNING: [Synth 8-2611] redeclaration of ansi port result is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:96]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_read_data is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:110]
WARNING: [Synth 8-2611] redeclaration of ansi port op_type is not allowed [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/Control_unit.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1565.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_top' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_MEM' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/Instruction_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_MEM' (1#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/Instruction_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_next' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/PC_next.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_next' (2#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/PC_next.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_MEM' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/register_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_MEM' (4#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/register_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_unit' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/Control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control_unit' (5#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/Control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_MEM' [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/data_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_MEM' (7#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/data_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_top' (8#1) [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/sources_1/new/CPU_top.v:23]
WARNING: [Synth 8-7129] Port read_addr[31] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[30] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[29] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[28] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[27] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[26] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[25] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[24] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[23] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[22] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[21] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[20] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[19] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[18] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[17] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[16] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[15] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[14] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[13] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[12] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[11] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[10] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[9] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[8] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[7] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[6] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[5] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[31] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[30] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[29] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[28] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[27] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[26] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[25] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[24] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[23] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[22] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[21] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[20] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[19] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[18] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[17] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[16] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[15] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[14] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[13] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[12] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[11] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[10] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[9] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[8] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[7] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[6] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_addr[5] in module data_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_register_1[4] in module register_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_register_1[3] in module register_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_register_2[4] in module register_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_register_2[3] in module register_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_register[4] in module register_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_register[3] in module register_MEM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1565.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1565.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1565.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1565.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/constrs_1/imports/Github/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/constrs_1/imports/Github/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.srcs/constrs_1/imports/Github/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1621.215 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design CPU_top has port instruction[30] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[29] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[28] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[25] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[24] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[23] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[20] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[19] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[15] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[14] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[10] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[9] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[8] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[7] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[6] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port instruction[4] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port read_register_1[4] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port read_register_1[3] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port read_register_1[2] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port read_register_2[4] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port read_register_2[3] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port write_register[4] driven by constant 0
WARNING: [Synth 8-3917] design CPU_top has port write_register[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------+-----------+----------------------+----------------+
|CPU_top     | inst_data_MEM/data_reg      | Implied   | 32 x 32              | RAM32X1S x 32  | 
|CPU_top     | inst_register/registers_reg | Implied   | 8 x 32               | RAM32M x 12    | 
+------------+-----------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------+-----------+----------------------+----------------+
|CPU_top     | inst_data_MEM/data_reg      | Implied   | 32 x 32              | RAM32X1S x 32  | 
|CPU_top     | inst_register/registers_reg | Implied   | 8 x 32               | RAM32M x 12    | 
+------------+-----------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    28|
|3     |LUT1     |    33|
|4     |LUT2     |     4|
|5     |LUT3     |    21|
|6     |LUT4     |    78|
|7     |LUT5     |    86|
|8     |LUT6     |    46|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |RAM32X1S |     2|
|12    |FDRE     |    35|
|13    |IBUF     |     1|
|14    |OBUF     |   243|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1621.215 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1621.215 ; gain = 55.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1621.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 2 instances

Synth Design complete, checksum: 7010c71b
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1628.957 ; gain = 63.168
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/Github/A-Single-Cycle-MIPS-CPU/Single_Cycle_MIPS_CPU/Single_Cycle_MIPS_CPU.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 11 18:55:57 2023...
