<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dcn20</a> - dcn20_optc.c<span style="font-size: 80%;"> (source / <a href="dcn20_optc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">168</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2012-15 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dcn20_optc.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dc.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #define REG(reg)\</a>
<a name="31"><span class="lineNum">      31 </span>            :         optc1-&gt;tg_regs-&gt;reg</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #define CTX \</a>
<a name="34"><span class="lineNum">      34 </span>            :         optc1-&gt;base.ctx</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #undef FN</a>
<a name="37"><span class="lineNum">      37 </span>            : #define FN(reg_name, field_name) \</a>
<a name="38"><span class="lineNum">      38 </span>            :         optc1-&gt;tg_shift-&gt;field_name, optc1-&gt;tg_mask-&gt;field_name</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : /**</a>
<a name="41"><span class="lineNum">      41 </span>            :  * Enable CRTC</a>
<a name="42"><span class="lineNum">      42 </span>            :  * Enable CRTC - call ASIC Control Object to enable Timing generator.</a>
<a name="43"><span class="lineNum">      43 </span>            :  */</a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 : bool optc2_enable_crtc(struct timing_generator *optc)</span></a>
<a name="45"><span class="lineNum">      45 </span>            : {</a>
<a name="46"><span class="lineNum">      46 </span>            :         /* TODO FPGA wait for answer</a>
<a name="47"><span class="lineNum">      47 </span>            :          * OTG_MASTER_UPDATE_MODE != CRTC_MASTER_UPDATE_MODE</a>
<a name="48"><span class="lineNum">      48 </span>            :          * OTG_MASTER_UPDATE_LOCK != CRTC_MASTER_UPDATE_LOCK</a>
<a name="49"><span class="lineNum">      49 </span>            :          */</a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            :         /* opp instance for OTG. For DCN1.0, ODM is remoed.</a>
<a name="53"><span class="lineNum">      53 </span>            :          * OPP and OPTC should 1:1 mapping</a>
<a name="54"><span class="lineNum">      54 </span>            :          */</a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_DATA_SOURCE_SELECT,</span></a>
<a name="56"><span class="lineNum">      56 </span>            :                         OPTC_SEG0_SRC_SEL, optc-&gt;inst);</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            :         /* VTG enable first is for HW workaround */</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         REG_UPDATE(CONTROL,</span></a>
<a name="60"><span class="lineNum">      60 </span>            :                         VTG0_ENABLE, 1);</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         REG_SEQ_START();</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            :         /* Enable CRTC */</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_CONTROL,</span></a>
<a name="66"><span class="lineNum">      66 </span>            :                         OTG_DISABLE_POINT_CNTL, 3,</a>
<a name="67"><span class="lineNum">      67 </span>            :                         OTG_MASTER_EN, 1);</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         REG_SEQ_SUBMIT();</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         REG_SEQ_WAIT_DONE();</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="73"><span class="lineNum">      73 </span>            : }</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : /**</a>
<a name="76"><span class="lineNum">      76 </span>            :  *For the below, I'm not sure how your GSL parameters are stored in your env,</a>
<a name="77"><span class="lineNum">      77 </span>            :  * so I will assume a gsl_params struct for now</a>
<a name="78"><span class="lineNum">      78 </span>            :  */</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 : void optc2_set_gsl(struct timing_generator *optc,</span></a>
<a name="80"><span class="lineNum">      80 </span>            :                    const struct gsl_params *params)</a>
<a name="81"><span class="lineNum">      81 </span>            : {</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : /**</a>
<a name="85"><span class="lineNum">      85 </span>            :  * There are (MAX_OPTC+1)/2 gsl groups available for use.</a>
<a name="86"><span class="lineNum">      86 </span>            :  * In each group (assign an OTG to a group by setting OTG_GSLX_EN = 1,</a>
<a name="87"><span class="lineNum">      87 </span>            :  * set one of the OTGs to be the master (OTG_GSL_MASTER_EN = 1) and the rest are slaves.</a>
<a name="88"><span class="lineNum">      88 </span>            :  */</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         REG_UPDATE_5(OTG_GSL_CONTROL,</span></a>
<a name="90"><span class="lineNum">      90 </span>            :                 OTG_GSL0_EN, params-&gt;gsl0_en,</a>
<a name="91"><span class="lineNum">      91 </span>            :                 OTG_GSL1_EN, params-&gt;gsl1_en,</a>
<a name="92"><span class="lineNum">      92 </span>            :                 OTG_GSL2_EN, params-&gt;gsl2_en,</a>
<a name="93"><span class="lineNum">      93 </span>            :                 OTG_GSL_MASTER_EN, params-&gt;gsl_master_en,</a>
<a name="94"><span class="lineNum">      94 </span>            :                 OTG_GSL_MASTER_MODE, params-&gt;gsl_master_mode);</a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 : }</span></a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 : void optc2_set_gsl_source_select(</span></a>
<a name="99"><span class="lineNum">      99 </span>            :                 struct timing_generator *optc,</a>
<a name="100"><span class="lineNum">     100 </span>            :                 int group_idx,</a>
<a name="101"><span class="lineNum">     101 </span>            :                 uint32_t gsl_ready_signal)</a>
<a name="102"><span class="lineNum">     102 </span>            : {</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         switch (group_idx) {</span></a>
<a name="106"><span class="lineNum">     106 </span>            :         case 1:</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 REG_UPDATE(GSL_SOURCE_SELECT, GSL0_READY_SOURCE_SEL, gsl_ready_signal);</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="109"><span class="lineNum">     109 </span>            :         case 2:</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 REG_UPDATE(GSL_SOURCE_SELECT, GSL1_READY_SOURCE_SEL, gsl_ready_signal);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="112"><span class="lineNum">     112 </span>            :         case 3:</a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 REG_UPDATE(GSL_SOURCE_SELECT, GSL2_READY_SOURCE_SEL, gsl_ready_signal);</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="115"><span class="lineNum">     115 </span>            :         default:</a>
<a name="116"><span class="lineNum">     116 </span>            :                 break;</a>
<a name="117"><span class="lineNum">     117 </span>            :         }</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 : }</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : /* Set DSC-related configuration.</a>
<a name="121"><span class="lineNum">     121 </span>            :  *   dsc_mode: 0 disables DSC, other values enable DSC in specified format</a>
<a name="122"><span class="lineNum">     122 </span>            :  *   sc_bytes_per_pixel: Bytes per pixel in u3.28 format</a>
<a name="123"><span class="lineNum">     123 </span>            :  *   dsc_slice_width: Slice width in pixels</a>
<a name="124"><span class="lineNum">     124 </span>            :  */</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 : void optc2_set_dsc_config(struct timing_generator *optc,</span></a>
<a name="126"><span class="lineNum">     126 </span>            :                                         enum optc_dsc_mode dsc_mode,</a>
<a name="127"><span class="lineNum">     127 </span>            :                                         uint32_t dsc_bytes_per_pixel,</a>
<a name="128"><span class="lineNum">     128 </span>            :                                         uint32_t dsc_slice_width)</a>
<a name="129"><span class="lineNum">     129 </span>            : {</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_DATA_FORMAT_CONTROL,</span></a>
<a name="133"><span class="lineNum">     133 </span>            :                 OPTC_DSC_MODE, dsc_mode);</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         REG_SET(OPTC_BYTES_PER_PIXEL, 0,</span></a>
<a name="136"><span class="lineNum">     136 </span>            :                 OPTC_DSC_BYTES_PER_PIXEL, dsc_bytes_per_pixel);</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_WIDTH_CONTROL,</span></a>
<a name="139"><span class="lineNum">     139 </span>            :                 OPTC_DSC_SLICE_WIDTH, dsc_slice_width);</a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 : }</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            : /* Get DSC-related configuration.</a>
<a name="143"><span class="lineNum">     143 </span>            :  *   dsc_mode: 0 disables DSC, other values enable DSC in specified format</a>
<a name="144"><span class="lineNum">     144 </span>            :  */</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 : void optc2_get_dsc_status(struct timing_generator *optc,</span></a>
<a name="146"><span class="lineNum">     146 </span>            :                                         uint32_t *dsc_mode)</a>
<a name="147"><span class="lineNum">     147 </span>            : {</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         REG_GET(OPTC_DATA_FORMAT_CONTROL,</span></a>
<a name="151"><span class="lineNum">     151 </span>            :                 OPTC_DSC_MODE, dsc_mode);</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 : }</span></a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : /*TEMP: Need to figure out inheritance model here.*/</a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 : bool optc2_is_two_pixels_per_containter(const struct dc_crtc_timing *timing)</span></a>
<a name="157"><span class="lineNum">     157 </span>            : {</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         return optc1_is_two_pixels_per_containter(timing);</span></a>
<a name="159"><span class="lineNum">     159 </span>            : }</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 : void optc2_set_odm_bypass(struct timing_generator *optc,</span></a>
<a name="162"><span class="lineNum">     162 </span>            :                 const struct dc_crtc_timing *dc_crtc_timing)</a>
<a name="163"><span class="lineNum">     163 </span>            : {</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :         uint32_t h_div_2 = 0;</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         REG_SET_3(OPTC_DATA_SOURCE_SELECT, 0,</span></a>
<a name="168"><span class="lineNum">     168 </span>            :                         OPTC_NUM_OF_INPUT_SEGMENT, 0,</a>
<a name="169"><span class="lineNum">     169 </span>            :                         OPTC_SEG0_SRC_SEL, optc-&gt;inst,</a>
<a name="170"><span class="lineNum">     170 </span>            :                         OPTC_SEG1_SRC_SEL, 0xf);</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         REG_WRITE(OTG_H_TIMING_CNTL, 0);</span></a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         h_div_2 = optc2_is_two_pixels_per_containter(dc_crtc_timing);</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_H_TIMING_CNTL,</span></a>
<a name="175"><span class="lineNum">     175 </span>            :                         OTG_H_TIMING_DIV_BY2, h_div_2);</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         REG_SET(OPTC_MEMORY_CONFIG, 0,</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                         OPTC_MEM_SEL, 0);</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         optc1-&gt;opp_count = 1;</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 : }</span></a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : void optc2_set_odm_combine(struct timing_generator *optc, int *opp_id, int opp_cnt,</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                 struct dc_crtc_timing *timing)</a>
<a name="183"><span class="lineNum">     183 </span>            : {</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         int mpcc_hactive = (timing-&gt;h_addressable + timing-&gt;h_border_left + timing-&gt;h_border_right)</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                         / opp_cnt;</span></a>
<a name="187"><span class="lineNum">     187 </span>            :         uint32_t memory_mask;</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         ASSERT(opp_cnt == 2);</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            :         /* TODO: In pseudocode but does not affect maximus, delete comment if we dont need on asic</a>
<a name="192"><span class="lineNum">     192 </span>            :          * REG_SET(OTG_GLOBAL_CONTROL2, 0, GLOBAL_UPDATE_LOCK_EN, 1);</a>
<a name="193"><span class="lineNum">     193 </span>            :          * Program OTG register MASTER_UPDATE_LOCK_DB_X/Y to the position before DP frame start</a>
<a name="194"><span class="lineNum">     194 </span>            :          * REG_SET_2(OTG_GLOBAL_CONTROL1, 0,</a>
<a name="195"><span class="lineNum">     195 </span>            :          *              MASTER_UPDATE_LOCK_DB_X, 160,</a>
<a name="196"><span class="lineNum">     196 </span>            :          *              MASTER_UPDATE_LOCK_DB_Y, 240);</a>
<a name="197"><span class="lineNum">     197 </span>            :          */</a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :         /* 2 pieces of memory required for up to 5120 displays, 4 for up to 8192,</a>
<a name="200"><span class="lineNum">     200 </span>            :          * however, for ODM combine we can simplify by always using 4.</a>
<a name="201"><span class="lineNum">     201 </span>            :          * To make sure there's no overlap, each instance &quot;reserves&quot; 2 memories and</a>
<a name="202"><span class="lineNum">     202 </span>            :          * they are uniquely combined here.</a>
<a name="203"><span class="lineNum">     203 </span>            :          */</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         memory_mask = 0x3 &lt;&lt; (opp_id[0] * 2) | 0x3 &lt;&lt; (opp_id[1] * 2);</span></a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         if (REG(OPTC_MEMORY_CONFIG))</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 REG_SET(OPTC_MEMORY_CONFIG, 0,</span></a>
<a name="208"><span class="lineNum">     208 </span>            :                         OPTC_MEM_SEL, memory_mask);</a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         REG_SET_3(OPTC_DATA_SOURCE_SELECT, 0,</span></a>
<a name="211"><span class="lineNum">     211 </span>            :                         OPTC_NUM_OF_INPUT_SEGMENT, 1,</a>
<a name="212"><span class="lineNum">     212 </span>            :                         OPTC_SEG0_SRC_SEL, opp_id[0],</a>
<a name="213"><span class="lineNum">     213 </span>            :                         OPTC_SEG1_SRC_SEL, opp_id[1]);</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_WIDTH_CONTROL,</span></a>
<a name="216"><span class="lineNum">     216 </span>            :                         OPTC_SEGMENT_WIDTH, mpcc_hactive);</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         REG_SET(OTG_H_TIMING_CNTL, 0, OTG_H_TIMING_DIV_BY2, 1);</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         optc1-&gt;opp_count = opp_cnt;</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : }</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 : void optc2_get_optc_source(struct timing_generator *optc,</span></a>
<a name="223"><span class="lineNum">     223 </span>            :                 uint32_t *num_of_src_opp,</a>
<a name="224"><span class="lineNum">     224 </span>            :                 uint32_t *src_opp_id_0,</a>
<a name="225"><span class="lineNum">     225 </span>            :                 uint32_t *src_opp_id_1)</a>
<a name="226"><span class="lineNum">     226 </span>            : {</a>
<a name="227"><span class="lineNum">     227 </span>            :         uint32_t num_of_input_segments;</a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         REG_GET_3(OPTC_DATA_SOURCE_SELECT,</span></a>
<a name="231"><span class="lineNum">     231 </span>            :                         OPTC_NUM_OF_INPUT_SEGMENT, &amp;num_of_input_segments,</a>
<a name="232"><span class="lineNum">     232 </span>            :                         OPTC_SEG0_SRC_SEL, src_opp_id_0,</a>
<a name="233"><span class="lineNum">     233 </span>            :                         OPTC_SEG1_SRC_SEL, src_opp_id_1);</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         if (num_of_input_segments == 1)</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 *num_of_src_opp = 2;</span></a>
<a name="237"><span class="lineNum">     237 </span>            :         else</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 *num_of_src_opp = 1;</span></a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :         /* Work around VBIOS not updating OPTC_NUM_OF_INPUT_SEGMENT */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         if (*src_opp_id_1 == 0xf)</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 *num_of_src_opp = 1;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 : }</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 : static void optc2_set_dwb_source(struct timing_generator *optc,</span></a>
<a name="246"><span class="lineNum">     246 </span>            :                                  uint32_t dwb_pipe_inst)</a>
<a name="247"><span class="lineNum">     247 </span>            : {</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :         if (dwb_pipe_inst == 0)</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DWB_SOURCE_SELECT,</span></a>
<a name="252"><span class="lineNum">     252 </span>            :                                 OPTC_DWB0_SOURCE_SELECT, optc-&gt;inst);</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         else if (dwb_pipe_inst == 1)</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DWB_SOURCE_SELECT,</span></a>
<a name="255"><span class="lineNum">     255 </span>            :                                 OPTC_DWB1_SOURCE_SELECT, optc-&gt;inst);</a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 : }</span></a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 : static void optc2_align_vblanks(</span></a>
<a name="259"><span class="lineNum">     259 </span>            :         struct timing_generator *optc_master,</a>
<a name="260"><span class="lineNum">     260 </span>            :         struct timing_generator *optc_slave,</a>
<a name="261"><span class="lineNum">     261 </span>            :         uint32_t master_pixel_clock_100Hz,</a>
<a name="262"><span class="lineNum">     262 </span>            :         uint32_t slave_pixel_clock_100Hz,</a>
<a name="263"><span class="lineNum">     263 </span>            :         uint8_t master_clock_divider,</a>
<a name="264"><span class="lineNum">     264 </span>            :         uint8_t slave_clock_divider)</a>
<a name="265"><span class="lineNum">     265 </span>            : {</a>
<a name="266"><span class="lineNum">     266 </span>            :         /* accessing slave OTG registers */</a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc_slave);</span></a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         uint32_t master_v_active = 0;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         uint32_t master_h_total = 0;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         uint32_t slave_h_total = 0;</span></a>
<a name="272"><span class="lineNum">     272 </span>            :         uint64_t L, XY;</a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         uint32_t X, Y, p = 10000;</span></a>
<a name="274"><span class="lineNum">     274 </span>            :         uint32_t master_update_lock;</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :         /* disable slave OTG */</a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_CONTROL, OTG_MASTER_EN, 0);</span></a>
<a name="278"><span class="lineNum">     278 </span>            :         /* wait until disabled */</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         REG_WAIT(OTG_CONTROL,</span></a>
<a name="280"><span class="lineNum">     280 </span>            :                          OTG_CURRENT_MASTER_EN_STATE,</a>
<a name="281"><span class="lineNum">     281 </span>            :                          0, 10, 5000);</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         REG_GET(OTG_H_TOTAL, OTG_H_TOTAL, &amp;slave_h_total);</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            :         /* assign slave OTG to be controlled by master update lock */</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         REG_SET(OTG_GLOBAL_CONTROL0, 0,</span></a>
<a name="287"><span class="lineNum">     287 </span>            :                         OTG_MASTER_UPDATE_LOCK_SEL, optc_master-&gt;inst);</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            :         /* accessing master OTG registers */</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         optc1 = DCN10TG_FROM_TG(optc_master);</span></a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span>            :         /* saving update lock state, not sure if it's needed */</a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         REG_GET(OTG_MASTER_UPDATE_LOCK,</span></a>
<a name="294"><span class="lineNum">     294 </span>            :                         OTG_MASTER_UPDATE_LOCK, &amp;master_update_lock);</a>
<a name="295"><span class="lineNum">     295 </span>            :         /* unlocking master OTG */</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="297"><span class="lineNum">     297 </span>            :                         OTG_MASTER_UPDATE_LOCK, 0);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_BLANK_START_END,</span></a>
<a name="300"><span class="lineNum">     300 </span>            :                         OTG_V_BLANK_START, &amp;master_v_active);</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         REG_GET(OTG_H_TOTAL, OTG_H_TOTAL, &amp;master_h_total);</span></a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span>            :         /* calculate when to enable slave OTG */</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         L = (uint64_t)p * slave_h_total * master_pixel_clock_100Hz;</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         L = div_u64(L, master_h_total);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         L = div_u64(L, slave_pixel_clock_100Hz);</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         XY = div_u64(L, p);</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         Y = master_v_active - XY - 1;</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         X = div_u64(((XY + 1) * p - L) * master_h_total, p * master_clock_divider);</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :         /*</a>
<a name="312"><span class="lineNum">     312 </span>            :          * set master OTG to unlock when V/H</a>
<a name="313"><span class="lineNum">     313 </span>            :          * counters reach calculated values</a>
<a name="314"><span class="lineNum">     314 </span>            :          */</a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL1,</span></a>
<a name="316"><span class="lineNum">     316 </span>            :                            MASTER_UPDATE_LOCK_DB_EN, 1);</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL1,</span></a>
<a name="318"><span class="lineNum">     318 </span>            :                                  MASTER_UPDATE_LOCK_DB_X,</a>
<a name="319"><span class="lineNum">     319 </span>            :                                  X,</a>
<a name="320"><span class="lineNum">     320 </span>            :                                  MASTER_UPDATE_LOCK_DB_Y,</a>
<a name="321"><span class="lineNum">     321 </span>            :                                  Y);</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :         /* lock master OTG */</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="325"><span class="lineNum">     325 </span>            :                         OTG_MASTER_UPDATE_LOCK, 1);</a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         REG_WAIT(OTG_MASTER_UPDATE_LOCK,</span></a>
<a name="327"><span class="lineNum">     327 </span>            :                          UPDATE_LOCK_STATUS, 1, 1, 10);</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :         /* accessing slave OTG registers */</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :         optc1 = DCN10TG_FROM_TG(optc_slave);</span></a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :         /*</a>
<a name="333"><span class="lineNum">     333 </span>            :          * enable slave OTG, the OTG is locked with</a>
<a name="334"><span class="lineNum">     334 </span>            :          * master's update lock, so it will not run</a>
<a name="335"><span class="lineNum">     335 </span>            :          */</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_CONTROL,</span></a>
<a name="337"><span class="lineNum">     337 </span>            :                            OTG_MASTER_EN, 1);</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :         /* accessing master OTG registers */</a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         optc1 = DCN10TG_FROM_TG(optc_master);</span></a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :         /*</a>
<a name="343"><span class="lineNum">     343 </span>            :          * unlock master OTG. When master H/V counters reach</a>
<a name="344"><span class="lineNum">     344 </span>            :          * DB_XY point, slave OTG will start</a>
<a name="345"><span class="lineNum">     345 </span>            :          */</a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="347"><span class="lineNum">     347 </span>            :                         OTG_MASTER_UPDATE_LOCK, 0);</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :         /* accessing slave OTG registers */</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         optc1 = DCN10TG_FROM_TG(optc_slave);</span></a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :         /* wait for slave OTG to start running*/</a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         REG_WAIT(OTG_CONTROL,</span></a>
<a name="354"><span class="lineNum">     354 </span>            :                          OTG_CURRENT_MASTER_EN_STATE,</a>
<a name="355"><span class="lineNum">     355 </span>            :                          1, 10, 5000);</a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            :         /* accessing master OTG registers */</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         optc1 = DCN10TG_FROM_TG(optc_master);</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            :         /* disable the XY point*/</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL1,</span></a>
<a name="362"><span class="lineNum">     362 </span>            :                            MASTER_UPDATE_LOCK_DB_EN, 0);</a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL1,</span></a>
<a name="364"><span class="lineNum">     364 </span>            :                                  MASTER_UPDATE_LOCK_DB_X,</a>
<a name="365"><span class="lineNum">     365 </span>            :                                  0,</a>
<a name="366"><span class="lineNum">     366 </span>            :                                  MASTER_UPDATE_LOCK_DB_Y,</a>
<a name="367"><span class="lineNum">     367 </span>            :                                  0);</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            :         /*restore master update lock*/</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="371"><span class="lineNum">     371 </span>            :                         OTG_MASTER_UPDATE_LOCK, master_update_lock);</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :         /* accessing slave OTG registers */</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         optc1 = DCN10TG_FROM_TG(optc_slave);</span></a>
<a name="375"><span class="lineNum">     375 </span>            :         /* restore slave to be controlled by it's own */</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         REG_SET(OTG_GLOBAL_CONTROL0, 0,</span></a>
<a name="377"><span class="lineNum">     377 </span>            :                         OTG_MASTER_UPDATE_LOCK_SEL, optc_slave-&gt;inst);</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 : }</span></a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 : void optc2_triplebuffer_lock(struct timing_generator *optc)</span></a>
<a name="382"><span class="lineNum">     382 </span>            : {</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         REG_SET(OTG_GLOBAL_CONTROL0, 0,</span></a>
<a name="386"><span class="lineNum">     386 </span>            :                 OTG_MASTER_UPDATE_LOCK_SEL, optc-&gt;inst);</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VUPDATE_KEEPOUT, 0,</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                 OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 1);</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="392"><span class="lineNum">     392 </span>            :                 OTG_MASTER_UPDATE_LOCK, 1);</a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         if (optc-&gt;ctx-&gt;dce_environment != DCE_ENV_FPGA_MAXIMUS)</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 REG_WAIT(OTG_MASTER_UPDATE_LOCK,</span></a>
<a name="396"><span class="lineNum">     396 </span>            :                                 UPDATE_LOCK_STATUS, 1,</a>
<a name="397"><span class="lineNum">     397 </span>            :                                 1, 10);</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : }</span></a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 : void optc2_triplebuffer_unlock(struct timing_generator *optc)</span></a>
<a name="401"><span class="lineNum">     401 </span>            : {</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="405"><span class="lineNum">     405 </span>            :                 OTG_MASTER_UPDATE_LOCK, 0);</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VUPDATE_KEEPOUT, 0,</span></a>
<a name="408"><span class="lineNum">     408 </span>            :                 OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 0);</a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 : }</span></a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 : void optc2_lock_doublebuffer_enable(struct timing_generator *optc)</span></a>
<a name="413"><span class="lineNum">     413 </span>            : {</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         uint32_t v_blank_start = 0;</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         uint32_t h_blank_start = 0;</span></a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, 1);</span></a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 1,</span></a>
<a name="421"><span class="lineNum">     421 </span>            :                         DIG_UPDATE_LOCATION, 20);</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_BLANK_START_END, OTG_V_BLANK_START, &amp;v_blank_start);</span></a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         REG_GET(OTG_H_BLANK_START_END, OTG_H_BLANK_START, &amp;h_blank_start);</span></a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL1,</span></a>
<a name="428"><span class="lineNum">     428 </span>            :                         MASTER_UPDATE_LOCK_DB_X,</a>
<a name="429"><span class="lineNum">     429 </span>            :                         (h_blank_start - 200 - 1) / optc1-&gt;opp_count,</a>
<a name="430"><span class="lineNum">     430 </span>            :                         MASTER_UPDATE_LOCK_DB_Y,</a>
<a name="431"><span class="lineNum">     431 </span>            :                         v_blank_start - 1);</a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         REG_SET_3(OTG_VUPDATE_KEEPOUT, 0,</span></a>
<a name="434"><span class="lineNum">     434 </span>            :                 MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET, 0,</a>
<a name="435"><span class="lineNum">     435 </span>            :                 MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET, 100,</a>
<a name="436"><span class="lineNum">     436 </span>            :                 OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 1);</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 : }</span></a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 : void optc2_lock_doublebuffer_disable(struct timing_generator *optc)</span></a>
<a name="440"><span class="lineNum">     440 </span>            : {</a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL1,</span></a>
<a name="444"><span class="lineNum">     444 </span>            :                                 MASTER_UPDATE_LOCK_DB_X,</a>
<a name="445"><span class="lineNum">     445 </span>            :                                 0,</a>
<a name="446"><span class="lineNum">     446 </span>            :                                 MASTER_UPDATE_LOCK_DB_Y,</a>
<a name="447"><span class="lineNum">     447 </span>            :                                 0);</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 0,</span></a>
<a name="450"><span class="lineNum">     450 </span>            :                                 DIG_UPDATE_LOCATION, 0);</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, 0);</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 : }</span></a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 : void optc2_setup_manual_trigger(struct timing_generator *optc)</span></a>
<a name="456"><span class="lineNum">     456 </span>            : {</a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         REG_SET_8(OTG_TRIGA_CNTL, 0,</span></a>
<a name="460"><span class="lineNum">     460 </span>            :                         OTG_TRIGA_SOURCE_SELECT, 21,</a>
<a name="461"><span class="lineNum">     461 </span>            :                         OTG_TRIGA_SOURCE_PIPE_SELECT, optc-&gt;inst,</a>
<a name="462"><span class="lineNum">     462 </span>            :                         OTG_TRIGA_RISING_EDGE_DETECT_CNTL, 1,</a>
<a name="463"><span class="lineNum">     463 </span>            :                         OTG_TRIGA_FALLING_EDGE_DETECT_CNTL, 0,</a>
<a name="464"><span class="lineNum">     464 </span>            :                         OTG_TRIGA_POLARITY_SELECT, 0,</a>
<a name="465"><span class="lineNum">     465 </span>            :                         OTG_TRIGA_FREQUENCY_SELECT, 0,</a>
<a name="466"><span class="lineNum">     466 </span>            :                         OTG_TRIGA_DELAY, 0,</a>
<a name="467"><span class="lineNum">     467 </span>            :                         OTG_TRIGA_CLEAR, 1);</a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 : }</span></a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 : void optc2_program_manual_trigger(struct timing_generator *optc)</span></a>
<a name="471"><span class="lineNum">     471 </span>            : {</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :         REG_SET(OTG_TRIGA_MANUAL_TRIG, 0,</span></a>
<a name="475"><span class="lineNum">     475 </span>            :                         OTG_TRIGA_MANUAL_TRIG, 1);</a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 : }</span></a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 : bool optc2_configure_crc(struct timing_generator *optc,</span></a>
<a name="479"><span class="lineNum">     479 </span>            :                           const struct crc_params *params)</a>
<a name="480"><span class="lineNum">     480 </span>            : {</a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :         REG_SET_2(OTG_CRC_CNTL2, 0,</span></a>
<a name="484"><span class="lineNum">     484 </span>            :                         OTG_CRC_DSC_MODE, params-&gt;dsc_mode,</a>
<a name="485"><span class="lineNum">     485 </span>            :                         OTG_CRC_DATA_STREAM_COMBINE_MODE, params-&gt;odm_mode);</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         return optc1_configure_crc(optc, params);</span></a>
<a name="488"><span class="lineNum">     488 </span>            : }</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 : void optc2_get_last_used_drr_vtotal(struct timing_generator *optc, uint32_t *refresh_rate)</span></a>
<a name="492"><span class="lineNum">     492 </span>            : {</a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         REG_GET(OTG_DRR_CONTROL, OTG_V_TOTAL_LAST_USED_BY_DRR, refresh_rate);</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 : }</span></a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            : static struct timing_generator_funcs dcn20_tg_funcs = {</a>
<a name="499"><span class="lineNum">     499 </span>            :                 .validate_timing = optc1_validate_timing,</a>
<a name="500"><span class="lineNum">     500 </span>            :                 .program_timing = optc1_program_timing,</a>
<a name="501"><span class="lineNum">     501 </span>            :                 .setup_vertical_interrupt0 = optc1_setup_vertical_interrupt0,</a>
<a name="502"><span class="lineNum">     502 </span>            :                 .setup_vertical_interrupt1 = optc1_setup_vertical_interrupt1,</a>
<a name="503"><span class="lineNum">     503 </span>            :                 .setup_vertical_interrupt2 = optc1_setup_vertical_interrupt2,</a>
<a name="504"><span class="lineNum">     504 </span>            :                 .program_global_sync = optc1_program_global_sync,</a>
<a name="505"><span class="lineNum">     505 </span>            :                 .enable_crtc = optc2_enable_crtc,</a>
<a name="506"><span class="lineNum">     506 </span>            :                 .disable_crtc = optc1_disable_crtc,</a>
<a name="507"><span class="lineNum">     507 </span>            :                 /* used by enable_timing_synchronization. Not need for FPGA */</a>
<a name="508"><span class="lineNum">     508 </span>            :                 .is_counter_moving = optc1_is_counter_moving,</a>
<a name="509"><span class="lineNum">     509 </span>            :                 .get_position = optc1_get_position,</a>
<a name="510"><span class="lineNum">     510 </span>            :                 .get_frame_count = optc1_get_vblank_counter,</a>
<a name="511"><span class="lineNum">     511 </span>            :                 .get_scanoutpos = optc1_get_crtc_scanoutpos,</a>
<a name="512"><span class="lineNum">     512 </span>            :                 .get_otg_active_size = optc1_get_otg_active_size,</a>
<a name="513"><span class="lineNum">     513 </span>            :                 .set_early_control = optc1_set_early_control,</a>
<a name="514"><span class="lineNum">     514 </span>            :                 /* used by enable_timing_synchronization. Not need for FPGA */</a>
<a name="515"><span class="lineNum">     515 </span>            :                 .wait_for_state = optc1_wait_for_state,</a>
<a name="516"><span class="lineNum">     516 </span>            :                 .set_blank = optc1_set_blank,</a>
<a name="517"><span class="lineNum">     517 </span>            :                 .is_blanked = optc1_is_blanked,</a>
<a name="518"><span class="lineNum">     518 </span>            :                 .set_blank_color = optc1_program_blank_color,</a>
<a name="519"><span class="lineNum">     519 </span>            :                 .enable_reset_trigger = optc1_enable_reset_trigger,</a>
<a name="520"><span class="lineNum">     520 </span>            :                 .enable_crtc_reset = optc1_enable_crtc_reset,</a>
<a name="521"><span class="lineNum">     521 </span>            :                 .did_triggered_reset_occur = optc1_did_triggered_reset_occur,</a>
<a name="522"><span class="lineNum">     522 </span>            :                 .triplebuffer_lock = optc2_triplebuffer_lock,</a>
<a name="523"><span class="lineNum">     523 </span>            :                 .triplebuffer_unlock = optc2_triplebuffer_unlock,</a>
<a name="524"><span class="lineNum">     524 </span>            :                 .disable_reset_trigger = optc1_disable_reset_trigger,</a>
<a name="525"><span class="lineNum">     525 </span>            :                 .lock = optc1_lock,</a>
<a name="526"><span class="lineNum">     526 </span>            :                 .unlock = optc1_unlock,</a>
<a name="527"><span class="lineNum">     527 </span>            :                 .lock_doublebuffer_enable = optc2_lock_doublebuffer_enable,</a>
<a name="528"><span class="lineNum">     528 </span>            :                 .lock_doublebuffer_disable = optc2_lock_doublebuffer_disable,</a>
<a name="529"><span class="lineNum">     529 </span>            :                 .enable_optc_clock = optc1_enable_optc_clock,</a>
<a name="530"><span class="lineNum">     530 </span>            :                 .set_drr = optc1_set_drr,</a>
<a name="531"><span class="lineNum">     531 </span>            :                 .get_last_used_drr_vtotal = optc2_get_last_used_drr_vtotal,</a>
<a name="532"><span class="lineNum">     532 </span>            :                 .set_static_screen_control = optc1_set_static_screen_control,</a>
<a name="533"><span class="lineNum">     533 </span>            :                 .program_stereo = optc1_program_stereo,</a>
<a name="534"><span class="lineNum">     534 </span>            :                 .is_stereo_left_eye = optc1_is_stereo_left_eye,</a>
<a name="535"><span class="lineNum">     535 </span>            :                 .set_blank_data_double_buffer = optc1_set_blank_data_double_buffer,</a>
<a name="536"><span class="lineNum">     536 </span>            :                 .tg_init = optc1_tg_init,</a>
<a name="537"><span class="lineNum">     537 </span>            :                 .is_tg_enabled = optc1_is_tg_enabled,</a>
<a name="538"><span class="lineNum">     538 </span>            :                 .is_optc_underflow_occurred = optc1_is_optc_underflow_occurred,</a>
<a name="539"><span class="lineNum">     539 </span>            :                 .clear_optc_underflow = optc1_clear_optc_underflow,</a>
<a name="540"><span class="lineNum">     540 </span>            :                 .setup_global_swap_lock = NULL,</a>
<a name="541"><span class="lineNum">     541 </span>            :                 .get_crc = optc1_get_crc,</a>
<a name="542"><span class="lineNum">     542 </span>            :                 .configure_crc = optc2_configure_crc,</a>
<a name="543"><span class="lineNum">     543 </span>            :                 .set_dsc_config = optc2_set_dsc_config,</a>
<a name="544"><span class="lineNum">     544 </span>            :                 .get_dsc_status = optc2_get_dsc_status,</a>
<a name="545"><span class="lineNum">     545 </span>            :                 .set_dwb_source = optc2_set_dwb_source,</a>
<a name="546"><span class="lineNum">     546 </span>            :                 .set_odm_bypass = optc2_set_odm_bypass,</a>
<a name="547"><span class="lineNum">     547 </span>            :                 .set_odm_combine = optc2_set_odm_combine,</a>
<a name="548"><span class="lineNum">     548 </span>            :                 .get_optc_source = optc2_get_optc_source,</a>
<a name="549"><span class="lineNum">     549 </span>            :                 .set_gsl = optc2_set_gsl,</a>
<a name="550"><span class="lineNum">     550 </span>            :                 .set_gsl_source_select = optc2_set_gsl_source_select,</a>
<a name="551"><span class="lineNum">     551 </span>            :                 .set_vtg_params = optc1_set_vtg_params,</a>
<a name="552"><span class="lineNum">     552 </span>            :                 .program_manual_trigger = optc2_program_manual_trigger,</a>
<a name="553"><span class="lineNum">     553 </span>            :                 .setup_manual_trigger = optc2_setup_manual_trigger,</a>
<a name="554"><span class="lineNum">     554 </span>            :                 .get_hw_timing = optc1_get_hw_timing,</a>
<a name="555"><span class="lineNum">     555 </span>            :                 .align_vblanks = optc2_align_vblanks,</a>
<a name="556"><span class="lineNum">     556 </span>            : };</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 : void dcn20_timing_generator_init(struct optc *optc1)</span></a>
<a name="559"><span class="lineNum">     559 </span>            : {</a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         optc1-&gt;base.funcs = &amp;dcn20_tg_funcs;</span></a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         optc1-&gt;max_h_total = optc1-&gt;tg_mask-&gt;OTG_H_TOTAL + 1;</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :         optc1-&gt;max_v_total = optc1-&gt;tg_mask-&gt;OTG_V_TOTAL + 1;</span></a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :         optc1-&gt;min_h_blank = 32;</span></a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_blank = 3;</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_blank_interlace = 5;</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         optc1-&gt;min_h_sync_width = 4;//       Minimum HSYNC = 8 pixels asked By HW in the first place for no actual reason. Oculus Rift S will not light up with 8 as it's hsyncWidth is 6. Changing it to 4 to fix that issue.</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_sync_width = 1;</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
