
*** Running vivado
    with args -log lu_array4x4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lu_array4x4.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Aug 22 02:12:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lu_array4x4.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 512.871 ; gain = 213.746
Command: read_checkpoint -auto_incremental -incremental D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/utils_1/imports/synth_1/lu_array4x4.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/utils_1/imports/synth_1/lu_array4x4.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lu_array4x4 -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 221368
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.543 ; gain = 498.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lu_array4x4' [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/lu_array4x4.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Div_cell' [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/Div_cell.vhd:14]
INFO: [Synth 8-638] synthesizing module 'fixed_div' [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/fixed_div.vhd:32]
	Parameter W bound to: 11 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fixed_div' (0#1) [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/fixed_div.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Div_cell' (0#1) [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/Div_cell.vhd:14]
INFO: [Synth 8-638] synthesizing module 'R_cell' [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/R_cell.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'R_cell' (0#1) [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/R_cell.vhd:14]
INFO: [Synth 8-638] synthesizing module 'M_cell' [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/M_cell.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'M_cell' (0#1) [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/M_cell.vhd:20]
INFO: [Synth 8-638] synthesizing module 'MA_cell' [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/MA_cell.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'MA_cell' (0#1) [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/MA_cell.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'lu_array4x4' (0#1) [D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.srcs/sources_1/new/lu_array4x4.vhd:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.066 ; gain = 605.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.066 ; gain = 605.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.066 ; gain = 605.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.066 ; gain = 605.066
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 37    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP gen_rows[3].gen_cols[0].last_col_node.M_inst/ARG, operation Mode is: A''*B.
DSP Report: register gen_rows[1].gen_cols[0].first_col.M_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[0].last_col_node.M_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[0].first_col.M_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[0].last_col_node.M_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[0].last_col_node.M_inst/ARG is absorbed into DSP gen_rows[3].gen_cols[0].last_col_node.M_inst/ARG.
DSP Report: Generating DSP gen_rows[3].gen_cols[2].last_row.MA_inst/ARG, operation Mode is: C+ACIN2*B''.
DSP Report: register gen_rows[3].gen_cols[0].last_col_node.M_inst/ps_reg_reg is absorbed into DSP gen_rows[3].gen_cols[2].last_row.MA_inst/ARG.
DSP Report: register gen_rows[3].gen_cols[1].last_row.MA_inst/x_reg_reg is absorbed into DSP gen_rows[3].gen_cols[2].last_row.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[2].inner_node.MA_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[2].last_row.MA_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[2].last_row.MA_inst/ARG is absorbed into DSP gen_rows[3].gen_cols[2].last_row.MA_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[2].last_row.MA_inst/ARG0 is absorbed into DSP gen_rows[3].gen_cols[2].last_row.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[3].gen_cols[1].last_row.MA_inst/ARG, operation Mode is: C+ACIN''*B2.
DSP Report: register gen_rows[3].gen_cols[0].last_col_node.M_inst/ps_reg_reg is absorbed into DSP gen_rows[3].gen_cols[1].last_row.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[1].inner_node.MA_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[1].last_row.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[1].inner_node.MA_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[1].last_row.MA_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[1].last_row.MA_inst/ARG is absorbed into DSP gen_rows[3].gen_cols[1].last_row.MA_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[1].last_row.MA_inst/ARG0 is absorbed into DSP gen_rows[3].gen_cols[1].last_row.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[2].gen_cols[0].first_col.M_inst/ARG, operation Mode is: A2*B2.
DSP Report: register gen_rows[3].gen_cols[1].last_row.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[2].gen_cols[0].first_col.M_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[0].first_col.M_inst/y_reg_reg is absorbed into DSP gen_rows[2].gen_cols[0].first_col.M_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[0].first_col.M_inst/ARG is absorbed into DSP gen_rows[2].gen_cols[0].first_col.M_inst/ARG.
DSP Report: Generating DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG, operation Mode is: C'+A''*B2.
DSP Report: register gen_rows[2].gen_cols[0].first_col.M_inst/ps_reg_reg is absorbed into DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[0].gen_cols[1].first_row.R_inst/reg_reg is absorbed into DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[1].inner_node.MA_inst/y_reg_reg is absorbed into DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[3].gen_cols[2].last_row.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG is absorbed into DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG0 is absorbed into DSP gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG, operation Mode is: C+A''*BCIN''.
DSP Report: register gen_rows[0].gen_cols[3].first_row.R_inst/reg_reg is absorbed into DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[1].inner_node.MA_inst/x_reg_reg is absorbed into DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[2].inner_node.MA_inst/x_reg_reg is absorbed into DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[3].last_col.MA_inst/y_reg_reg is absorbed into DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[3].last_col.MA_inst/ARG is absorbed into DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[3].last_col.MA_inst/ARG0 is absorbed into DSP gen_rows[2].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[1].gen_cols[0].first_col.M_inst/ARG, operation Mode is: A2*B2.
DSP Report: register gen_rows[2].gen_cols[1].inner_node.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[0].first_col.M_inst/ARG.
DSP Report: register gen_rows[0].gen_cols[0].divider_inst.divider_inst/div_inst/quot_reg is absorbed into DSP gen_rows[1].gen_cols[0].first_col.M_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[0].first_col.M_inst/ARG is absorbed into DSP gen_rows[1].gen_cols[0].first_col.M_inst/ARG.
DSP Report: Generating DSP gen_rows[1].gen_cols[3].last_col.MA_inst/ARG, operation Mode is: C+A2*B''.
DSP Report: register gen_rows[1].gen_cols[1].inner_node.MA_inst/x_reg_reg is absorbed into DSP gen_rows[1].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[2].inner_node.MA_inst/x_reg_reg is absorbed into DSP gen_rows[1].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: register gen_rows[0].gen_cols[3].first_row.R_inst/reg_reg is absorbed into DSP gen_rows[1].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[3].last_col.MA_inst/ARG is absorbed into DSP gen_rows[1].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[3].last_col.MA_inst/ARG0 is absorbed into DSP gen_rows[1].gen_cols[3].last_col.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG, operation Mode is: C'+A''*B''.
DSP Report: register gen_rows[1].gen_cols[0].first_col.M_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[1].inner_node.MA_inst/x_reg_reg is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[3].last_col.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[0].gen_cols[2].first_row.R_inst/reg_reg is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[3].last_col.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG0 is absorbed into DSP gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG, operation Mode is: C+A''*BCIN''.
DSP Report: register gen_rows[1].gen_cols[3].last_col.MA_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG.
DSP Report: register gen_rows[3].gen_cols[1].last_row.MA_inst/x_reg_reg is absorbed into DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG.
DSP Report: register gen_rows[3].gen_cols[2].last_row.MA_inst/x_reg_reg is absorbed into DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[3].last_col.MA_inst/y_reg_reg is absorbed into DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG is absorbed into DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG.
DSP Report: operator gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG0 is absorbed into DSP gen_rows[3].gen_cols[3].last_row_node.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG, operation Mode is: C'+ACIN''*B''.
DSP Report: register gen_rows[2].gen_cols[0].first_col.M_inst/ps_reg_reg is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[1].inner_node.MA_inst/x_reg_reg is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[3].gen_cols[3].last_row_node.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[0].gen_cols[2].first_row.R_inst/reg_reg is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[2].inner_node.MA_inst/y_reg_reg is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG0 is absorbed into DSP gen_rows[2].gen_cols[2].inner_node.MA_inst/ARG.
DSP Report: Generating DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG, operation Mode is: C'+A''*B2.
DSP Report: register gen_rows[1].gen_cols[0].first_col.M_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[1].gen_cols[2].inner_node.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[0].gen_cols[1].first_row.R_inst/reg_reg is absorbed into DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: register gen_rows[2].gen_cols[2].inner_node.MA_inst/ps_reg_reg is absorbed into DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG is absorbed into DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG.
DSP Report: operator gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG0 is absorbed into DSP gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1347.977 ; gain = 823.977
---------------------------------------------------------------------------------
 Sort Area is  gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG_b : 0 0 : 1044 3110 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG_b : 0 1 : 1044 3110 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[2].inner_node.MA_inst/ARG_b : 0 2 : 1022 3110 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG_0 : 0 0 : 1033 3088 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG_0 : 0 1 : 1022 3088 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[1].inner_node.MA_inst/ARG_0 : 0 2 : 1033 3088 : Used 1 time 0
 Sort Area is  gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG_a : 0 0 : 1033 2066 : Used 1 time 0
 Sort Area is  gen_rows[2].gen_cols[1].inner_node.MA_inst/ARG_a : 0 1 : 1033 2066 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[3].last_col.MA_inst/ARG_8 : 0 0 : 1022 1022 : Used 1 time 0
 Sort Area is  gen_rows[1].gen_cols[0].first_col.M_inst/ARG_e : 0 0 : 934 934 : Used 1 time 0
 Sort Area is  gen_rows[2].gen_cols[0].first_col.M_inst/ARG_6 : 0 0 : 934 934 : Used 1 time 0
 Sort Area is  gen_rows[3].gen_cols[0].last_col_node.M_inst/ARG_4 : 0 0 : 934 934 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lu_array4x4 | A''*B         | 11     | 11     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+ACIN2*B''   | 11     | 11     | 11     | -      | 22     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+ACIN''*B2   | 11     | 11     | 11     | -      | 22     | 2    | 1    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | A2*B2         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lu_array4x4 | C'+A''*B2     | 11     | 11     | 11     | -      | 22     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A''*BCIN''  | 11     | 11     | 11     | -      | 22     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | A2*B2         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A2*B''      | 11     | 11     | 11     | -      | 22     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | C'+A''*B''    | 11     | 11     | 11     | -      | 22     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A''*BCIN''  | 11     | 11     | 11     | -      | 22     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | C'+ACIN''*B'' | 11     | 11     | 11     | -      | 22     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|lu_array4x4 | C'+A''*B2     | 11     | 11     | 11     | -      | 22     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1347.977 ; gain = 823.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1347.977 ; gain = 823.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lu_array4x4 | A'*B'        | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lu_array4x4 | (C'+A''*B')' | 30     | 18     | 48     | -      | 22     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|lu_array4x4 | C'+A''*B''   | 30     | 18     | 48     | -      | 22     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A'*B''     | 30     | 18     | 48     | -      | 22     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | A'*B'        | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lu_array4x4 | C'+A''*B'    | 30     | 18     | 48     | -      | 22     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
|lu_array4x4 | C'+A''*B''   | 0      | 18     | 48     | -      | 22     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A''*B''    | 30     | 0      | 48     | -      | 22     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | A''*B        | 30     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A''*B'     | 0      | 18     | 48     | -      | 22     | 2    | 1    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A'*B''     | 0      | 18     | 48     | -      | 22     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|lu_array4x4 | C+A''*B''    | 30     | 0      | 48     | -      | 22     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    62|
|3     |DSP48E1 |    12|
|4     |LUT1    |     2|
|5     |LUT2    |    44|
|6     |LUT3    |    84|
|7     |LUT4    |    10|
|8     |LUT5    |    55|
|9     |LUT6    |    41|
|10    |FDRE    |   121|
|11    |IBUF    |    79|
|12    |OBUF    |   253|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------+----------+------+
|      |Instance                                              |Module    |Cells |
+------+------------------------------------------------------+----------+------+
|1     |top                                                   |          |   764|
|2     |  \gen_rows[0].gen_cols[0].divider_inst.divider_inst  |Div_cell  |    17|
|3     |    div_inst                                          |fixed_div |    17|
|4     |  \gen_rows[0].gen_cols[3].first_row.R_inst           |R_cell    |    11|
|5     |  \gen_rows[1].gen_cols[0].first_col.M_inst           |M_cell    |    12|
|6     |  \gen_rows[1].gen_cols[1].inner_node.MA_inst         |MA_cell   |   293|
|7     |  \gen_rows[1].gen_cols[2].inner_node.MA_inst         |MA_cell_0 |    12|
|8     |  \gen_rows[1].gen_cols[3].last_col.MA_inst           |MA_cell_1 |    12|
|9     |  \gen_rows[2].gen_cols[0].first_col.M_inst           |M_cell_2  |     1|
|10    |  \gen_rows[2].gen_cols[1].inner_node.MA_inst         |MA_cell_3 |    12|
|11    |  \gen_rows[2].gen_cols[2].inner_node.MA_inst         |MA_cell_4 |    12|
|12    |  \gen_rows[2].gen_cols[3].last_col.MA_inst           |MA_cell_5 |    12|
|13    |  \gen_rows[3].gen_cols[0].last_col_node.M_inst       |M_cell_6  |     1|
|14    |  \gen_rows[3].gen_cols[1].last_row.MA_inst           |MA_cell_7 |    12|
|15    |  \gen_rows[3].gen_cols[2].last_row.MA_inst           |MA_cell_8 |    12|
|16    |  \gen_rows[3].gen_cols[3].last_row_node.MA_inst      |MA_cell_9 |    12|
+------+------------------------------------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1560.855 ; gain = 1036.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1575.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3f868033
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 1695.254 ; gain = 1177.293
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1695.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Materials/Study/HLS/kung_lu_decom/kung_lu_decom.runs/synth_1/lu_array4x4.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lu_array4x4_utilization_synth.rpt -pb lu_array4x4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 02:14:10 2025...
