#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002c51b0c9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002c51b107fe0_0 .net "PC", 31 0, v000002c51b1031d0_0;  1 drivers
v000002c51b107900_0 .var "clk", 0 0;
v000002c51b108300_0 .net "clkout", 0 0, L_000002c51b10a230;  1 drivers
v000002c51b108080_0 .net "cycles_consumed", 31 0, v000002c51b107540_0;  1 drivers
v000002c51b1079a0_0 .var "rst", 0 0;
S_000002c51b0c9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002c51b0c9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002c51b0e0260 .param/l "RType" 0 4 2, C4<000000>;
P_000002c51b0e0298 .param/l "add" 0 4 5, C4<100000>;
P_000002c51b0e02d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002c51b0e0308 .param/l "addu" 0 4 5, C4<100001>;
P_000002c51b0e0340 .param/l "and_" 0 4 5, C4<100100>;
P_000002c51b0e0378 .param/l "andi" 0 4 8, C4<001100>;
P_000002c51b0e03b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002c51b0e03e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002c51b0e0420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002c51b0e0458 .param/l "j" 0 4 12, C4<000010>;
P_000002c51b0e0490 .param/l "jal" 0 4 12, C4<000011>;
P_000002c51b0e04c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002c51b0e0500 .param/l "lw" 0 4 8, C4<100011>;
P_000002c51b0e0538 .param/l "nor_" 0 4 5, C4<100111>;
P_000002c51b0e0570 .param/l "or_" 0 4 5, C4<100101>;
P_000002c51b0e05a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002c51b0e05e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002c51b0e0618 .param/l "sll" 0 4 6, C4<000000>;
P_000002c51b0e0650 .param/l "slt" 0 4 5, C4<101010>;
P_000002c51b0e0688 .param/l "slti" 0 4 8, C4<101010>;
P_000002c51b0e06c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002c51b0e06f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002c51b0e0730 .param/l "subu" 0 4 5, C4<100011>;
P_000002c51b0e0768 .param/l "sw" 0 4 8, C4<101011>;
P_000002c51b0e07a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002c51b0e07d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002c51b10a070 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b109d60 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10a380 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10aa10 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10aa80 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b109e40 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10a7e0 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10ac40 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10a230 .functor OR 1, v000002c51b107900_0, v000002c51b0d64d0_0, C4<0>, C4<0>;
L_000002c51b109f90 .functor OR 1, L_000002c51b18a770, L_000002c51b18aa90, C4<0>, C4<0>;
L_000002c51b10a1c0 .functor AND 1, L_000002c51b18ab30, L_000002c51b189ff0, C4<1>, C4<1>;
L_000002c51b10a850 .functor NOT 1, v000002c51b1079a0_0, C4<0>, C4<0>, C4<0>;
L_000002c51b10aaf0 .functor OR 1, L_000002c51b18ad10, L_000002c51b18a590, C4<0>, C4<0>;
L_000002c51b10a0e0 .functor OR 1, L_000002c51b10aaf0, L_000002c51b18b2b0, C4<0>, C4<0>;
L_000002c51b10ab60 .functor OR 1, L_000002c51b19c790, L_000002c51b19cfb0, C4<0>, C4<0>;
L_000002c51b109eb0 .functor AND 1, L_000002c51b18a310, L_000002c51b10ab60, C4<1>, C4<1>;
L_000002c51b10a3f0 .functor OR 1, L_000002c51b19dcd0, L_000002c51b19d690, C4<0>, C4<0>;
L_000002c51b10a310 .functor AND 1, L_000002c51b19c1f0, L_000002c51b10a3f0, C4<1>, C4<1>;
L_000002c51b10abd0 .functor NOT 1, L_000002c51b10a230, C4<0>, C4<0>, C4<0>;
v000002c51b1015b0_0 .net "ALUOp", 3 0, v000002c51b0d6bb0_0;  1 drivers
v000002c51b101650_0 .net "ALUResult", 31 0, v000002c51b101c90_0;  1 drivers
v000002c51b103520_0 .net "ALUSrc", 0 0, v000002c51b0d53f0_0;  1 drivers
v000002c51b104560_0 .net "ALUin2", 31 0, L_000002c51b19d0f0;  1 drivers
v000002c51b103e80_0 .net "MemReadEn", 0 0, v000002c51b0d58f0_0;  1 drivers
v000002c51b103c00_0 .net "MemWriteEn", 0 0, v000002c51b0d6110_0;  1 drivers
v000002c51b1035c0_0 .net "MemtoReg", 0 0, v000002c51b0d61b0_0;  1 drivers
v000002c51b1042e0_0 .net "PC", 31 0, v000002c51b1031d0_0;  alias, 1 drivers
v000002c51b103840_0 .net "PCPlus1", 31 0, L_000002c51b18b0d0;  1 drivers
v000002c51b1044c0_0 .net "PCsrc", 0 0, v000002c51b102f50_0;  1 drivers
v000002c51b104600_0 .net "RegDst", 0 0, v000002c51b0d6250_0;  1 drivers
v000002c51b105280_0 .net "RegWriteEn", 0 0, v000002c51b0d6610_0;  1 drivers
v000002c51b104ba0_0 .net "WriteRegister", 4 0, L_000002c51b18b850;  1 drivers
v000002c51b104100_0 .net *"_ivl_0", 0 0, L_000002c51b10a070;  1 drivers
L_000002c51b141e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c51b103980_0 .net/2u *"_ivl_10", 4 0, L_000002c51b141e00;  1 drivers
L_000002c51b1421f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b1046a0_0 .net *"_ivl_101", 15 0, L_000002c51b1421f0;  1 drivers
v000002c51b1038e0_0 .net *"_ivl_102", 31 0, L_000002c51b18a4f0;  1 drivers
L_000002c51b142238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b103f20_0 .net *"_ivl_105", 25 0, L_000002c51b142238;  1 drivers
L_000002c51b142280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b105000_0 .net/2u *"_ivl_106", 31 0, L_000002c51b142280;  1 drivers
v000002c51b104f60_0 .net *"_ivl_108", 0 0, L_000002c51b18ab30;  1 drivers
L_000002c51b1422c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002c51b103de0_0 .net/2u *"_ivl_110", 5 0, L_000002c51b1422c8;  1 drivers
v000002c51b104b00_0 .net *"_ivl_112", 0 0, L_000002c51b189ff0;  1 drivers
v000002c51b103a20_0 .net *"_ivl_115", 0 0, L_000002c51b10a1c0;  1 drivers
v000002c51b103660_0 .net *"_ivl_116", 47 0, L_000002c51b18ac70;  1 drivers
L_000002c51b142310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b1053c0_0 .net *"_ivl_119", 15 0, L_000002c51b142310;  1 drivers
L_000002c51b141e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c51b103700_0 .net/2u *"_ivl_12", 5 0, L_000002c51b141e48;  1 drivers
v000002c51b104c40_0 .net *"_ivl_120", 47 0, L_000002c51b18bc10;  1 drivers
L_000002c51b142358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b104a60_0 .net *"_ivl_123", 15 0, L_000002c51b142358;  1 drivers
v000002c51b104380_0 .net *"_ivl_125", 0 0, L_000002c51b18b030;  1 drivers
v000002c51b105320_0 .net *"_ivl_126", 31 0, L_000002c51b18b530;  1 drivers
v000002c51b104920_0 .net *"_ivl_128", 47 0, L_000002c51b18b170;  1 drivers
v000002c51b105140_0 .net *"_ivl_130", 47 0, L_000002c51b18aef0;  1 drivers
v000002c51b1049c0_0 .net *"_ivl_132", 47 0, L_000002c51b18a810;  1 drivers
v000002c51b1037a0_0 .net *"_ivl_134", 47 0, L_000002c51b18a130;  1 drivers
v000002c51b104ce0_0 .net *"_ivl_14", 0 0, L_000002c51b107ae0;  1 drivers
v000002c51b103ac0_0 .net *"_ivl_140", 0 0, L_000002c51b10a850;  1 drivers
L_000002c51b1423e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b104ec0_0 .net/2u *"_ivl_142", 31 0, L_000002c51b1423e8;  1 drivers
L_000002c51b1424c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002c51b103b60_0 .net/2u *"_ivl_146", 5 0, L_000002c51b1424c0;  1 drivers
v000002c51b104420_0 .net *"_ivl_148", 0 0, L_000002c51b18ad10;  1 drivers
L_000002c51b142508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002c51b104740_0 .net/2u *"_ivl_150", 5 0, L_000002c51b142508;  1 drivers
v000002c51b103ca0_0 .net *"_ivl_152", 0 0, L_000002c51b18a590;  1 drivers
v000002c51b1051e0_0 .net *"_ivl_155", 0 0, L_000002c51b10aaf0;  1 drivers
L_000002c51b142550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002c51b1050a0_0 .net/2u *"_ivl_156", 5 0, L_000002c51b142550;  1 drivers
v000002c51b103d40_0 .net *"_ivl_158", 0 0, L_000002c51b18b2b0;  1 drivers
L_000002c51b141e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002c51b104d80_0 .net/2u *"_ivl_16", 4 0, L_000002c51b141e90;  1 drivers
v000002c51b104880_0 .net *"_ivl_161", 0 0, L_000002c51b10a0e0;  1 drivers
L_000002c51b142598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b103fc0_0 .net/2u *"_ivl_162", 15 0, L_000002c51b142598;  1 drivers
v000002c51b1041a0_0 .net *"_ivl_164", 31 0, L_000002c51b18b350;  1 drivers
v000002c51b104e20_0 .net *"_ivl_167", 0 0, L_000002c51b18b670;  1 drivers
v000002c51b1047e0_0 .net *"_ivl_168", 15 0, L_000002c51b189f50;  1 drivers
v000002c51b104060_0 .net *"_ivl_170", 31 0, L_000002c51b18a1d0;  1 drivers
v000002c51b104240_0 .net *"_ivl_174", 31 0, L_000002c51b18a270;  1 drivers
L_000002c51b1425e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b105ad0_0 .net *"_ivl_177", 25 0, L_000002c51b1425e0;  1 drivers
L_000002c51b142628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b106e30_0 .net/2u *"_ivl_178", 31 0, L_000002c51b142628;  1 drivers
v000002c51b106930_0 .net *"_ivl_180", 0 0, L_000002c51b18a310;  1 drivers
L_000002c51b142670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c51b105d50_0 .net/2u *"_ivl_182", 5 0, L_000002c51b142670;  1 drivers
v000002c51b106bb0_0 .net *"_ivl_184", 0 0, L_000002c51b19c790;  1 drivers
L_000002c51b1426b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c51b105850_0 .net/2u *"_ivl_186", 5 0, L_000002c51b1426b8;  1 drivers
v000002c51b106570_0 .net *"_ivl_188", 0 0, L_000002c51b19cfb0;  1 drivers
v000002c51b105670_0 .net *"_ivl_19", 4 0, L_000002c51b108120;  1 drivers
v000002c51b1061b0_0 .net *"_ivl_191", 0 0, L_000002c51b10ab60;  1 drivers
v000002c51b105df0_0 .net *"_ivl_193", 0 0, L_000002c51b109eb0;  1 drivers
L_000002c51b142700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c51b105fd0_0 .net/2u *"_ivl_194", 5 0, L_000002c51b142700;  1 drivers
v000002c51b105a30_0 .net *"_ivl_196", 0 0, L_000002c51b19c830;  1 drivers
L_000002c51b142748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c51b106c50_0 .net/2u *"_ivl_198", 31 0, L_000002c51b142748;  1 drivers
L_000002c51b141db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c51b106070_0 .net/2u *"_ivl_2", 5 0, L_000002c51b141db8;  1 drivers
v000002c51b1058f0_0 .net *"_ivl_20", 4 0, L_000002c51b108580;  1 drivers
v000002c51b1064d0_0 .net *"_ivl_200", 31 0, L_000002c51b19c650;  1 drivers
v000002c51b106d90_0 .net *"_ivl_204", 31 0, L_000002c51b19be30;  1 drivers
L_000002c51b142790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b1069d0_0 .net *"_ivl_207", 25 0, L_000002c51b142790;  1 drivers
L_000002c51b1427d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b107150_0 .net/2u *"_ivl_208", 31 0, L_000002c51b1427d8;  1 drivers
v000002c51b106b10_0 .net *"_ivl_210", 0 0, L_000002c51b19c1f0;  1 drivers
L_000002c51b142820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c51b106110_0 .net/2u *"_ivl_212", 5 0, L_000002c51b142820;  1 drivers
v000002c51b1070b0_0 .net *"_ivl_214", 0 0, L_000002c51b19dcd0;  1 drivers
L_000002c51b142868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c51b106390_0 .net/2u *"_ivl_216", 5 0, L_000002c51b142868;  1 drivers
v000002c51b1057b0_0 .net *"_ivl_218", 0 0, L_000002c51b19d690;  1 drivers
v000002c51b106430_0 .net *"_ivl_221", 0 0, L_000002c51b10a3f0;  1 drivers
v000002c51b106750_0 .net *"_ivl_223", 0 0, L_000002c51b10a310;  1 drivers
L_000002c51b1428b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c51b1067f0_0 .net/2u *"_ivl_224", 5 0, L_000002c51b1428b0;  1 drivers
v000002c51b105b70_0 .net *"_ivl_226", 0 0, L_000002c51b19d550;  1 drivers
v000002c51b105c10_0 .net *"_ivl_228", 31 0, L_000002c51b19d910;  1 drivers
v000002c51b105e90_0 .net *"_ivl_24", 0 0, L_000002c51b10a380;  1 drivers
L_000002c51b141ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c51b105cb0_0 .net/2u *"_ivl_26", 4 0, L_000002c51b141ed8;  1 drivers
v000002c51b106610_0 .net *"_ivl_29", 4 0, L_000002c51b1086c0;  1 drivers
v000002c51b105f30_0 .net *"_ivl_32", 0 0, L_000002c51b10aa10;  1 drivers
L_000002c51b141f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c51b106890_0 .net/2u *"_ivl_34", 4 0, L_000002c51b141f20;  1 drivers
v000002c51b106250_0 .net *"_ivl_37", 4 0, L_000002c51b18af90;  1 drivers
v000002c51b1062f0_0 .net *"_ivl_40", 0 0, L_000002c51b10aa80;  1 drivers
L_000002c51b141f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b1073d0_0 .net/2u *"_ivl_42", 15 0, L_000002c51b141f68;  1 drivers
v000002c51b106a70_0 .net *"_ivl_45", 15 0, L_000002c51b18b3f0;  1 drivers
v000002c51b106f70_0 .net *"_ivl_48", 0 0, L_000002c51b109e40;  1 drivers
v000002c51b1066b0_0 .net *"_ivl_5", 5 0, L_000002c51b1083a0;  1 drivers
L_000002c51b141fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b106cf0_0 .net/2u *"_ivl_50", 36 0, L_000002c51b141fb0;  1 drivers
L_000002c51b141ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b107330_0 .net/2u *"_ivl_52", 31 0, L_000002c51b141ff8;  1 drivers
v000002c51b106ed0_0 .net *"_ivl_55", 4 0, L_000002c51b189eb0;  1 drivers
v000002c51b107010_0 .net *"_ivl_56", 36 0, L_000002c51b18bb70;  1 drivers
v000002c51b1071f0_0 .net *"_ivl_58", 36 0, L_000002c51b18b990;  1 drivers
v000002c51b107290_0 .net *"_ivl_62", 0 0, L_000002c51b10a7e0;  1 drivers
L_000002c51b142040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c51b105990_0 .net/2u *"_ivl_64", 5 0, L_000002c51b142040;  1 drivers
v000002c51b105530_0 .net *"_ivl_67", 5 0, L_000002c51b18b710;  1 drivers
v000002c51b1055d0_0 .net *"_ivl_70", 0 0, L_000002c51b10ac40;  1 drivers
L_000002c51b142088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b105710_0 .net/2u *"_ivl_72", 57 0, L_000002c51b142088;  1 drivers
L_000002c51b1420d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b109160_0 .net/2u *"_ivl_74", 31 0, L_000002c51b1420d0;  1 drivers
v000002c51b1089e0_0 .net *"_ivl_77", 25 0, L_000002c51b18b7b0;  1 drivers
v000002c51b1077c0_0 .net *"_ivl_78", 57 0, L_000002c51b18a6d0;  1 drivers
v000002c51b108b20_0 .net *"_ivl_8", 0 0, L_000002c51b109d60;  1 drivers
v000002c51b109340_0 .net *"_ivl_80", 57 0, L_000002c51b18ae50;  1 drivers
L_000002c51b142118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c51b109020_0 .net/2u *"_ivl_84", 31 0, L_000002c51b142118;  1 drivers
L_000002c51b142160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002c51b1084e0_0 .net/2u *"_ivl_88", 5 0, L_000002c51b142160;  1 drivers
v000002c51b107d60_0 .net *"_ivl_90", 0 0, L_000002c51b18a770;  1 drivers
L_000002c51b1421a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002c51b107c20_0 .net/2u *"_ivl_92", 5 0, L_000002c51b1421a8;  1 drivers
v000002c51b107cc0_0 .net *"_ivl_94", 0 0, L_000002c51b18aa90;  1 drivers
v000002c51b108940_0 .net *"_ivl_97", 0 0, L_000002c51b109f90;  1 drivers
v000002c51b108440_0 .net *"_ivl_98", 47 0, L_000002c51b18abd0;  1 drivers
v000002c51b108bc0_0 .net "adderResult", 31 0, L_000002c51b18a8b0;  1 drivers
v000002c51b108c60_0 .net "address", 31 0, L_000002c51b189e10;  1 drivers
v000002c51b108d00_0 .net "clk", 0 0, L_000002c51b10a230;  alias, 1 drivers
v000002c51b107540_0 .var "cycles_consumed", 31 0;
v000002c51b1090c0_0 .net "extImm", 31 0, L_000002c51b18a3b0;  1 drivers
v000002c51b107b80_0 .net "funct", 5 0, L_000002c51b18a450;  1 drivers
v000002c51b108e40_0 .net "hlt", 0 0, v000002c51b0d64d0_0;  1 drivers
v000002c51b107e00_0 .net "imm", 15 0, L_000002c51b18b490;  1 drivers
v000002c51b1081c0_0 .net "immediate", 31 0, L_000002c51b19d870;  1 drivers
v000002c51b107ea0_0 .net "input_clk", 0 0, v000002c51b107900_0;  1 drivers
v000002c51b109200_0 .net "instruction", 31 0, L_000002c51b18b8f0;  1 drivers
v000002c51b108da0_0 .net "memoryReadData", 31 0, v000002c51b102370_0;  1 drivers
v000002c51b107f40_0 .net "nextPC", 31 0, L_000002c51b18b210;  1 drivers
v000002c51b1075e0_0 .net "opcode", 5 0, L_000002c51b107a40;  1 drivers
v000002c51b108ee0_0 .net "rd", 4 0, L_000002c51b108620;  1 drivers
v000002c51b107860_0 .net "readData1", 31 0, L_000002c51b10a930;  1 drivers
v000002c51b108f80_0 .net "readData1_w", 31 0, L_000002c51b19c010;  1 drivers
v000002c51b108800_0 .net "readData2", 31 0, L_000002c51b10a770;  1 drivers
v000002c51b108a80_0 .net "rs", 4 0, L_000002c51b108760;  1 drivers
v000002c51b1092a0_0 .net "rst", 0 0, v000002c51b1079a0_0;  1 drivers
v000002c51b1093e0_0 .net "rt", 4 0, L_000002c51b18a630;  1 drivers
v000002c51b108260_0 .net "shamt", 31 0, L_000002c51b18adb0;  1 drivers
v000002c51b107680_0 .net "wire_instruction", 31 0, L_000002c51b10a2a0;  1 drivers
v000002c51b1088a0_0 .net "writeData", 31 0, L_000002c51b19c0b0;  1 drivers
v000002c51b107720_0 .net "zero", 0 0, L_000002c51b19d410;  1 drivers
L_000002c51b1083a0 .part L_000002c51b18b8f0, 26, 6;
L_000002c51b107a40 .functor MUXZ 6, L_000002c51b1083a0, L_000002c51b141db8, L_000002c51b10a070, C4<>;
L_000002c51b107ae0 .cmp/eq 6, L_000002c51b107a40, L_000002c51b141e48;
L_000002c51b108120 .part L_000002c51b18b8f0, 11, 5;
L_000002c51b108580 .functor MUXZ 5, L_000002c51b108120, L_000002c51b141e90, L_000002c51b107ae0, C4<>;
L_000002c51b108620 .functor MUXZ 5, L_000002c51b108580, L_000002c51b141e00, L_000002c51b109d60, C4<>;
L_000002c51b1086c0 .part L_000002c51b18b8f0, 21, 5;
L_000002c51b108760 .functor MUXZ 5, L_000002c51b1086c0, L_000002c51b141ed8, L_000002c51b10a380, C4<>;
L_000002c51b18af90 .part L_000002c51b18b8f0, 16, 5;
L_000002c51b18a630 .functor MUXZ 5, L_000002c51b18af90, L_000002c51b141f20, L_000002c51b10aa10, C4<>;
L_000002c51b18b3f0 .part L_000002c51b18b8f0, 0, 16;
L_000002c51b18b490 .functor MUXZ 16, L_000002c51b18b3f0, L_000002c51b141f68, L_000002c51b10aa80, C4<>;
L_000002c51b189eb0 .part L_000002c51b18b8f0, 6, 5;
L_000002c51b18bb70 .concat [ 5 32 0 0], L_000002c51b189eb0, L_000002c51b141ff8;
L_000002c51b18b990 .functor MUXZ 37, L_000002c51b18bb70, L_000002c51b141fb0, L_000002c51b109e40, C4<>;
L_000002c51b18adb0 .part L_000002c51b18b990, 0, 32;
L_000002c51b18b710 .part L_000002c51b18b8f0, 0, 6;
L_000002c51b18a450 .functor MUXZ 6, L_000002c51b18b710, L_000002c51b142040, L_000002c51b10a7e0, C4<>;
L_000002c51b18b7b0 .part L_000002c51b18b8f0, 0, 26;
L_000002c51b18a6d0 .concat [ 26 32 0 0], L_000002c51b18b7b0, L_000002c51b1420d0;
L_000002c51b18ae50 .functor MUXZ 58, L_000002c51b18a6d0, L_000002c51b142088, L_000002c51b10ac40, C4<>;
L_000002c51b189e10 .part L_000002c51b18ae50, 0, 32;
L_000002c51b18b0d0 .arith/sum 32, v000002c51b1031d0_0, L_000002c51b142118;
L_000002c51b18a770 .cmp/eq 6, L_000002c51b107a40, L_000002c51b142160;
L_000002c51b18aa90 .cmp/eq 6, L_000002c51b107a40, L_000002c51b1421a8;
L_000002c51b18abd0 .concat [ 32 16 0 0], L_000002c51b189e10, L_000002c51b1421f0;
L_000002c51b18a4f0 .concat [ 6 26 0 0], L_000002c51b107a40, L_000002c51b142238;
L_000002c51b18ab30 .cmp/eq 32, L_000002c51b18a4f0, L_000002c51b142280;
L_000002c51b189ff0 .cmp/eq 6, L_000002c51b18a450, L_000002c51b1422c8;
L_000002c51b18ac70 .concat [ 32 16 0 0], L_000002c51b10a930, L_000002c51b142310;
L_000002c51b18bc10 .concat [ 32 16 0 0], v000002c51b1031d0_0, L_000002c51b142358;
L_000002c51b18b030 .part L_000002c51b18b490, 15, 1;
LS_000002c51b18b530_0_0 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_4 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_8 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_12 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_16 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_20 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_24 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_0_28 .concat [ 1 1 1 1], L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030, L_000002c51b18b030;
LS_000002c51b18b530_1_0 .concat [ 4 4 4 4], LS_000002c51b18b530_0_0, LS_000002c51b18b530_0_4, LS_000002c51b18b530_0_8, LS_000002c51b18b530_0_12;
LS_000002c51b18b530_1_4 .concat [ 4 4 4 4], LS_000002c51b18b530_0_16, LS_000002c51b18b530_0_20, LS_000002c51b18b530_0_24, LS_000002c51b18b530_0_28;
L_000002c51b18b530 .concat [ 16 16 0 0], LS_000002c51b18b530_1_0, LS_000002c51b18b530_1_4;
L_000002c51b18b170 .concat [ 16 32 0 0], L_000002c51b18b490, L_000002c51b18b530;
L_000002c51b18aef0 .arith/sum 48, L_000002c51b18bc10, L_000002c51b18b170;
L_000002c51b18a810 .functor MUXZ 48, L_000002c51b18aef0, L_000002c51b18ac70, L_000002c51b10a1c0, C4<>;
L_000002c51b18a130 .functor MUXZ 48, L_000002c51b18a810, L_000002c51b18abd0, L_000002c51b109f90, C4<>;
L_000002c51b18a8b0 .part L_000002c51b18a130, 0, 32;
L_000002c51b18b210 .functor MUXZ 32, L_000002c51b18b0d0, L_000002c51b18a8b0, v000002c51b102f50_0, C4<>;
L_000002c51b18b8f0 .functor MUXZ 32, L_000002c51b10a2a0, L_000002c51b1423e8, L_000002c51b10a850, C4<>;
L_000002c51b18ad10 .cmp/eq 6, L_000002c51b107a40, L_000002c51b1424c0;
L_000002c51b18a590 .cmp/eq 6, L_000002c51b107a40, L_000002c51b142508;
L_000002c51b18b2b0 .cmp/eq 6, L_000002c51b107a40, L_000002c51b142550;
L_000002c51b18b350 .concat [ 16 16 0 0], L_000002c51b18b490, L_000002c51b142598;
L_000002c51b18b670 .part L_000002c51b18b490, 15, 1;
LS_000002c51b189f50_0_0 .concat [ 1 1 1 1], L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670;
LS_000002c51b189f50_0_4 .concat [ 1 1 1 1], L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670;
LS_000002c51b189f50_0_8 .concat [ 1 1 1 1], L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670;
LS_000002c51b189f50_0_12 .concat [ 1 1 1 1], L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670, L_000002c51b18b670;
L_000002c51b189f50 .concat [ 4 4 4 4], LS_000002c51b189f50_0_0, LS_000002c51b189f50_0_4, LS_000002c51b189f50_0_8, LS_000002c51b189f50_0_12;
L_000002c51b18a1d0 .concat [ 16 16 0 0], L_000002c51b18b490, L_000002c51b189f50;
L_000002c51b18a3b0 .functor MUXZ 32, L_000002c51b18a1d0, L_000002c51b18b350, L_000002c51b10a0e0, C4<>;
L_000002c51b18a270 .concat [ 6 26 0 0], L_000002c51b107a40, L_000002c51b1425e0;
L_000002c51b18a310 .cmp/eq 32, L_000002c51b18a270, L_000002c51b142628;
L_000002c51b19c790 .cmp/eq 6, L_000002c51b18a450, L_000002c51b142670;
L_000002c51b19cfb0 .cmp/eq 6, L_000002c51b18a450, L_000002c51b1426b8;
L_000002c51b19c830 .cmp/eq 6, L_000002c51b107a40, L_000002c51b142700;
L_000002c51b19c650 .functor MUXZ 32, L_000002c51b18a3b0, L_000002c51b142748, L_000002c51b19c830, C4<>;
L_000002c51b19d870 .functor MUXZ 32, L_000002c51b19c650, L_000002c51b18adb0, L_000002c51b109eb0, C4<>;
L_000002c51b19be30 .concat [ 6 26 0 0], L_000002c51b107a40, L_000002c51b142790;
L_000002c51b19c1f0 .cmp/eq 32, L_000002c51b19be30, L_000002c51b1427d8;
L_000002c51b19dcd0 .cmp/eq 6, L_000002c51b18a450, L_000002c51b142820;
L_000002c51b19d690 .cmp/eq 6, L_000002c51b18a450, L_000002c51b142868;
L_000002c51b19d550 .cmp/eq 6, L_000002c51b107a40, L_000002c51b1428b0;
L_000002c51b19d910 .functor MUXZ 32, L_000002c51b10a930, v000002c51b1031d0_0, L_000002c51b19d550, C4<>;
L_000002c51b19c010 .functor MUXZ 32, L_000002c51b19d910, L_000002c51b10a770, L_000002c51b10a310, C4<>;
S_000002c51b0c9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c51b0c6bc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c51b10a4d0 .functor NOT 1, v000002c51b0d53f0_0, C4<0>, C4<0>, C4<0>;
v000002c51b0d6390_0 .net *"_ivl_0", 0 0, L_000002c51b10a4d0;  1 drivers
v000002c51b0d5350_0 .net "in1", 31 0, L_000002c51b10a770;  alias, 1 drivers
v000002c51b0d6750_0 .net "in2", 31 0, L_000002c51b19d870;  alias, 1 drivers
v000002c51b0d5fd0_0 .net "out", 31 0, L_000002c51b19d0f0;  alias, 1 drivers
v000002c51b0d6430_0 .net "s", 0 0, v000002c51b0d53f0_0;  alias, 1 drivers
L_000002c51b19d0f0 .functor MUXZ 32, L_000002c51b19d870, L_000002c51b10a770, L_000002c51b10a4d0, C4<>;
S_000002c51b0734a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002c51b140090 .param/l "RType" 0 4 2, C4<000000>;
P_000002c51b1400c8 .param/l "add" 0 4 5, C4<100000>;
P_000002c51b140100 .param/l "addi" 0 4 8, C4<001000>;
P_000002c51b140138 .param/l "addu" 0 4 5, C4<100001>;
P_000002c51b140170 .param/l "and_" 0 4 5, C4<100100>;
P_000002c51b1401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002c51b1401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002c51b140218 .param/l "bne" 0 4 10, C4<000101>;
P_000002c51b140250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002c51b140288 .param/l "j" 0 4 12, C4<000010>;
P_000002c51b1402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002c51b1402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002c51b140330 .param/l "lw" 0 4 8, C4<100011>;
P_000002c51b140368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002c51b1403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002c51b1403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002c51b140410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002c51b140448 .param/l "sll" 0 4 6, C4<000000>;
P_000002c51b140480 .param/l "slt" 0 4 5, C4<101010>;
P_000002c51b1404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002c51b1404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002c51b140528 .param/l "sub" 0 4 5, C4<100010>;
P_000002c51b140560 .param/l "subu" 0 4 5, C4<100011>;
P_000002c51b140598 .param/l "sw" 0 4 8, C4<101011>;
P_000002c51b1405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002c51b140608 .param/l "xori" 0 4 8, C4<001110>;
v000002c51b0d6bb0_0 .var "ALUOp", 3 0;
v000002c51b0d53f0_0 .var "ALUSrc", 0 0;
v000002c51b0d58f0_0 .var "MemReadEn", 0 0;
v000002c51b0d6110_0 .var "MemWriteEn", 0 0;
v000002c51b0d61b0_0 .var "MemtoReg", 0 0;
v000002c51b0d6250_0 .var "RegDst", 0 0;
v000002c51b0d6610_0 .var "RegWriteEn", 0 0;
v000002c51b0d62f0_0 .net "funct", 5 0, L_000002c51b18a450;  alias, 1 drivers
v000002c51b0d64d0_0 .var "hlt", 0 0;
v000002c51b0d6570_0 .net "opcode", 5 0, L_000002c51b107a40;  alias, 1 drivers
v000002c51b0d4e50_0 .net "rst", 0 0, v000002c51b1079a0_0;  alias, 1 drivers
E_000002c51b0c6d80 .event anyedge, v000002c51b0d4e50_0, v000002c51b0d6570_0, v000002c51b0d62f0_0;
S_000002c51b073630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002c51b0c65c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002c51b10a2a0 .functor BUFZ 32, L_000002c51b18ba30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c51b0d66b0_0 .net "Data_Out", 31 0, L_000002c51b10a2a0;  alias, 1 drivers
v000002c51b0d6890 .array "InstMem", 0 1023, 31 0;
v000002c51b0d6930_0 .net *"_ivl_0", 31 0, L_000002c51b18ba30;  1 drivers
v000002c51b0d69d0_0 .net *"_ivl_3", 9 0, L_000002c51b18b5d0;  1 drivers
v000002c51b0d6a70_0 .net *"_ivl_4", 11 0, L_000002c51b18a090;  1 drivers
L_000002c51b1423a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c51b0d4ef0_0 .net *"_ivl_7", 1 0, L_000002c51b1423a0;  1 drivers
v000002c51b0d6b10_0 .net "addr", 31 0, v000002c51b1031d0_0;  alias, 1 drivers
v000002c51b0d5030_0 .var/i "i", 31 0;
L_000002c51b18ba30 .array/port v000002c51b0d6890, L_000002c51b18a090;
L_000002c51b18b5d0 .part v000002c51b1031d0_0, 0, 10;
L_000002c51b18a090 .concat [ 10 2 0 0], L_000002c51b18b5d0, L_000002c51b1423a0;
S_000002c51b0069c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002c51b10a930 .functor BUFZ 32, L_000002c51b18a9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c51b10a770 .functor BUFZ 32, L_000002c51b18a950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c51b0d52b0_0 .net *"_ivl_0", 31 0, L_000002c51b18a9f0;  1 drivers
v000002c51b0b3270_0 .net *"_ivl_10", 6 0, L_000002c51b18bad0;  1 drivers
L_000002c51b142478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c51b0b4710_0 .net *"_ivl_13", 1 0, L_000002c51b142478;  1 drivers
v000002c51b103130_0 .net *"_ivl_2", 6 0, L_000002c51b18bcb0;  1 drivers
L_000002c51b142430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c51b101d30_0 .net *"_ivl_5", 1 0, L_000002c51b142430;  1 drivers
v000002c51b102050_0 .net *"_ivl_8", 31 0, L_000002c51b18a950;  1 drivers
v000002c51b1018d0_0 .net "clk", 0 0, L_000002c51b10a230;  alias, 1 drivers
v000002c51b1016f0_0 .var/i "i", 31 0;
v000002c51b1024b0_0 .net "readData1", 31 0, L_000002c51b10a930;  alias, 1 drivers
v000002c51b102a50_0 .net "readData2", 31 0, L_000002c51b10a770;  alias, 1 drivers
v000002c51b101ab0_0 .net "readRegister1", 4 0, L_000002c51b108760;  alias, 1 drivers
v000002c51b102b90_0 .net "readRegister2", 4 0, L_000002c51b18a630;  alias, 1 drivers
v000002c51b101fb0 .array "registers", 31 0, 31 0;
v000002c51b101510_0 .net "rst", 0 0, v000002c51b1079a0_0;  alias, 1 drivers
v000002c51b101790_0 .net "we", 0 0, v000002c51b0d6610_0;  alias, 1 drivers
v000002c51b102550_0 .net "writeData", 31 0, L_000002c51b19c0b0;  alias, 1 drivers
v000002c51b102e10_0 .net "writeRegister", 4 0, L_000002c51b18b850;  alias, 1 drivers
E_000002c51b0c6680/0 .event negedge, v000002c51b0d4e50_0;
E_000002c51b0c6680/1 .event posedge, v000002c51b1018d0_0;
E_000002c51b0c6680 .event/or E_000002c51b0c6680/0, E_000002c51b0c6680/1;
L_000002c51b18a9f0 .array/port v000002c51b101fb0, L_000002c51b18bcb0;
L_000002c51b18bcb0 .concat [ 5 2 0 0], L_000002c51b108760, L_000002c51b142430;
L_000002c51b18a950 .array/port v000002c51b101fb0, L_000002c51b18bad0;
L_000002c51b18bad0 .concat [ 5 2 0 0], L_000002c51b18a630, L_000002c51b142478;
S_000002c51b006b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002c51b0069c0;
 .timescale 0 0;
v000002c51b0d5210_0 .var/i "i", 31 0;
S_000002c51b071b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002c51b0c7040 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002c51b109dd0 .functor NOT 1, v000002c51b0d6250_0, C4<0>, C4<0>, C4<0>;
v000002c51b101830_0 .net *"_ivl_0", 0 0, L_000002c51b109dd0;  1 drivers
v000002c51b103310_0 .net "in1", 4 0, L_000002c51b18a630;  alias, 1 drivers
v000002c51b101b50_0 .net "in2", 4 0, L_000002c51b108620;  alias, 1 drivers
v000002c51b101dd0_0 .net "out", 4 0, L_000002c51b18b850;  alias, 1 drivers
v000002c51b101e70_0 .net "s", 0 0, v000002c51b0d6250_0;  alias, 1 drivers
L_000002c51b18b850 .functor MUXZ 5, L_000002c51b108620, L_000002c51b18a630, L_000002c51b109dd0, C4<>;
S_000002c51b071ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002c51b0c7a80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002c51b10a460 .functor NOT 1, v000002c51b0d61b0_0, C4<0>, C4<0>, C4<0>;
v000002c51b102730_0 .net *"_ivl_0", 0 0, L_000002c51b10a460;  1 drivers
v000002c51b1020f0_0 .net "in1", 31 0, v000002c51b101c90_0;  alias, 1 drivers
v000002c51b102ff0_0 .net "in2", 31 0, v000002c51b102370_0;  alias, 1 drivers
v000002c51b101970_0 .net "out", 31 0, L_000002c51b19c0b0;  alias, 1 drivers
v000002c51b101a10_0 .net "s", 0 0, v000002c51b0d61b0_0;  alias, 1 drivers
L_000002c51b19c0b0 .functor MUXZ 32, v000002c51b102370_0, v000002c51b101c90_0, L_000002c51b10a460, C4<>;
S_000002c51b05a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002c51b05aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000002c51b05aa98 .param/l "AND" 0 9 12, C4<0010>;
P_000002c51b05aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002c51b05ab08 .param/l "OR" 0 9 12, C4<0011>;
P_000002c51b05ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000002c51b05ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000002c51b05abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002c51b05abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002c51b05ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000002c51b05ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000002c51b05ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002c51b05acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002c51b1428f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c51b1025f0_0 .net/2u *"_ivl_0", 31 0, L_000002c51b1428f8;  1 drivers
v000002c51b102230_0 .net "opSel", 3 0, v000002c51b0d6bb0_0;  alias, 1 drivers
v000002c51b1029b0_0 .net "operand1", 31 0, L_000002c51b19c010;  alias, 1 drivers
v000002c51b101f10_0 .net "operand2", 31 0, L_000002c51b19d0f0;  alias, 1 drivers
v000002c51b101c90_0 .var "result", 31 0;
v000002c51b102d70_0 .net "zero", 0 0, L_000002c51b19d410;  alias, 1 drivers
E_000002c51b0c8300 .event anyedge, v000002c51b0d6bb0_0, v000002c51b1029b0_0, v000002c51b0d5fd0_0;
L_000002c51b19d410 .cmp/eq 32, v000002c51b101c90_0, L_000002c51b1428f8;
S_000002c51b09f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002c51b141660 .param/l "RType" 0 4 2, C4<000000>;
P_000002c51b141698 .param/l "add" 0 4 5, C4<100000>;
P_000002c51b1416d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002c51b141708 .param/l "addu" 0 4 5, C4<100001>;
P_000002c51b141740 .param/l "and_" 0 4 5, C4<100100>;
P_000002c51b141778 .param/l "andi" 0 4 8, C4<001100>;
P_000002c51b1417b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002c51b1417e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002c51b141820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002c51b141858 .param/l "j" 0 4 12, C4<000010>;
P_000002c51b141890 .param/l "jal" 0 4 12, C4<000011>;
P_000002c51b1418c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002c51b141900 .param/l "lw" 0 4 8, C4<100011>;
P_000002c51b141938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002c51b141970 .param/l "or_" 0 4 5, C4<100101>;
P_000002c51b1419a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002c51b1419e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002c51b141a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002c51b141a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002c51b141a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002c51b141ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002c51b141af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002c51b141b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002c51b141b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002c51b141ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002c51b141bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002c51b102f50_0 .var "PCsrc", 0 0;
v000002c51b102690_0 .net "funct", 5 0, L_000002c51b18a450;  alias, 1 drivers
v000002c51b102c30_0 .net "opcode", 5 0, L_000002c51b107a40;  alias, 1 drivers
v000002c51b102af0_0 .net "operand1", 31 0, L_000002c51b10a930;  alias, 1 drivers
v000002c51b1027d0_0 .net "operand2", 31 0, L_000002c51b19d0f0;  alias, 1 drivers
v000002c51b102870_0 .net "rst", 0 0, v000002c51b1079a0_0;  alias, 1 drivers
E_000002c51b0c8100/0 .event anyedge, v000002c51b0d4e50_0, v000002c51b0d6570_0, v000002c51b1024b0_0, v000002c51b0d5fd0_0;
E_000002c51b0c8100/1 .event anyedge, v000002c51b0d62f0_0;
E_000002c51b0c8100 .event/or E_000002c51b0c8100/0, E_000002c51b0c8100/1;
S_000002c51b09f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002c51b102cd0 .array "DataMem", 0 1023, 31 0;
v000002c51b102eb0_0 .net "address", 31 0, v000002c51b101c90_0;  alias, 1 drivers
v000002c51b101bf0_0 .net "clock", 0 0, L_000002c51b10abd0;  1 drivers
v000002c51b102190_0 .net "data", 31 0, L_000002c51b10a770;  alias, 1 drivers
v000002c51b1022d0_0 .var/i "i", 31 0;
v000002c51b102370_0 .var "q", 31 0;
v000002c51b102910_0 .net "rden", 0 0, v000002c51b0d58f0_0;  alias, 1 drivers
v000002c51b102410_0 .net "wren", 0 0, v000002c51b0d6110_0;  alias, 1 drivers
E_000002c51b0c7e80 .event posedge, v000002c51b101bf0_0;
S_000002c51b141c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002c51b0c9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002c51b0c8140 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002c51b103090_0 .net "PCin", 31 0, L_000002c51b18b210;  alias, 1 drivers
v000002c51b1031d0_0 .var "PCout", 31 0;
v000002c51b103270_0 .net "clk", 0 0, L_000002c51b10a230;  alias, 1 drivers
v000002c51b1033b0_0 .net "rst", 0 0, v000002c51b1079a0_0;  alias, 1 drivers
    .scope S_000002c51b09f1a0;
T_0 ;
    %wait E_000002c51b0c8100;
    %load/vec4 v000002c51b102870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c51b102f50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c51b102c30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002c51b102af0_0;
    %load/vec4 v000002c51b1027d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002c51b102c30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002c51b102af0_0;
    %load/vec4 v000002c51b1027d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002c51b102c30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002c51b102c30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002c51b102c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002c51b102690_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002c51b102f50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c51b141c20;
T_1 ;
    %wait E_000002c51b0c6680;
    %load/vec4 v000002c51b1033b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002c51b1031d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c51b103090_0;
    %assign/vec4 v000002c51b1031d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c51b073630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c51b0d5030_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002c51b0d5030_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c51b0d5030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %load/vec4 v000002c51b0d5030_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c51b0d5030_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b0d6890, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002c51b0734a0;
T_3 ;
    %wait E_000002c51b0c6d80;
    %load/vec4 v000002c51b0d4e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002c51b0d64d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c51b0d6110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c51b0d61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002c51b0d58f0_0, 0;
    %assign/vec4 v000002c51b0d6250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002c51b0d64d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002c51b0d6bb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002c51b0d53f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c51b0d6610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c51b0d6110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c51b0d61b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002c51b0d58f0_0, 0, 1;
    %store/vec4 v000002c51b0d6250_0, 0, 1;
    %load/vec4 v000002c51b0d6570_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d64d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %load/vec4 v000002c51b0d62f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c51b0d6250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d61b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d6110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c51b0d53f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c51b0d6bb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c51b0069c0;
T_4 ;
    %wait E_000002c51b0c6680;
    %fork t_1, S_000002c51b006b50;
    %jmp t_0;
    .scope S_000002c51b006b50;
t_1 ;
    %load/vec4 v000002c51b101510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c51b0d5210_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002c51b0d5210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c51b0d5210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b101fb0, 0, 4;
    %load/vec4 v000002c51b0d5210_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c51b0d5210_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c51b101790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002c51b102550_0;
    %load/vec4 v000002c51b102e10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b101fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b101fb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002c51b0069c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c51b0069c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c51b1016f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002c51b1016f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002c51b1016f0_0;
    %ix/getv/s 4, v000002c51b1016f0_0;
    %load/vec4a v000002c51b101fb0, 4;
    %ix/getv/s 4, v000002c51b1016f0_0;
    %load/vec4a v000002c51b101fb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002c51b1016f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c51b1016f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002c51b05a8d0;
T_6 ;
    %wait E_000002c51b0c8300;
    %load/vec4 v000002c51b102230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %add;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %sub;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %and;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %or;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %xor;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %or;
    %inv;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002c51b1029b0_0;
    %load/vec4 v000002c51b101f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002c51b101f10_0;
    %load/vec4 v000002c51b1029b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002c51b1029b0_0;
    %ix/getv 4, v000002c51b101f10_0;
    %shiftl 4;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002c51b1029b0_0;
    %ix/getv 4, v000002c51b101f10_0;
    %shiftr 4;
    %assign/vec4 v000002c51b101c90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c51b09f330;
T_7 ;
    %wait E_000002c51b0c7e80;
    %load/vec4 v000002c51b102910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002c51b102eb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002c51b102cd0, 4;
    %assign/vec4 v000002c51b102370_0, 0;
T_7.0 ;
    %load/vec4 v000002c51b102410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002c51b102190_0;
    %ix/getv 3, v000002c51b102eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b102cd0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c51b09f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c51b1022d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002c51b1022d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c51b1022d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c51b102cd0, 0, 4;
    %load/vec4 v000002c51b1022d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c51b1022d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002c51b09f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c51b1022d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002c51b1022d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002c51b1022d0_0;
    %load/vec4a v000002c51b102cd0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002c51b1022d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002c51b1022d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c51b1022d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002c51b0c9c20;
T_10 ;
    %wait E_000002c51b0c6680;
    %load/vec4 v000002c51b1092a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c51b107540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002c51b107540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002c51b107540_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002c51b0c9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c51b107900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c51b1079a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002c51b0c9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002c51b107900_0;
    %inv;
    %assign/vec4 v000002c51b107900_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002c51b0c9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c51b1079a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c51b1079a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002c51b108080_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
