# Sign-off-Timing-Analysis
- [Day1 Lectures](#day1-lectures)
  * [STA Definition](#sta-definition)
  * [Timing Paths](#timing-paths)
  * [Timing path elements](#timing-path-elements)
  * [Setup & Hold Checks](#setup---hold-checks)
  * [Slack Calculation](#slack-calculation)
  * [SDC Overview](#sdc-overview)
  * [Clocks](#clocks)
  * [Generated Clocks](#generated-clocks)
  * [Boundary Constraints](#boundary-constraints)
- [Day1 Labs](#day1-labs)
  * [OpenSTA Introduction](#opensta-introduction)
  * [Understanding basics of OpenSTA](#understanding-basics-of-opensta)
  * [Inputs to OpenSTA](#inputs-to-opensta)
  * [Constraints creation](#constraints-creation)
  * [OpenSTA Run script](#opensta-run-script)
- [Day2 Lectures](#day2-lectures)
  * [Other timing checks](#other-timing-checks)
  * [Design Rule Checks](#design-rule-checks)
  * [Latch Timing](#latch-timing)
  * [STA Text Report](#sta-text-report)
- [Day2 Labs](#day2-labs)
  * [Liberty Files and Understanding Lib Parsing](#liberty-files-and-understanding-lib-parsing)
  * [Understanding SPEF file and SPEF parsing](#understanding-spef-file-and-spef-parsing)
  * [Understanding OpenTimer tool messages](#understanding-opentimer-tool-messages)
  * [Understanding timing reports and timing graphs](#understanding-timing-reports-and-timing-graphs)
- [Day3 Lectures](#day3-lectures)
  * [Multiple Clocks](#multiple-clocks)
  * [Timing arcs and Timing Sense](#timing-arcs-and-timing-sense)
  * [Cell Delays and Clock Network](#cell-delays-and-clock-network)
  * [Setup and Hold Detailed](#setup-and-hold-detailed)
  * [STA Text Report](#sta-text-report-1)
- [Day3 Labs](#day3-labs)
  * [Understanding full reg to reg STA analysis](#understanding-full-reg-to-reg-sta-analysis)
  * [Understanding Slack computation](#understanding-slack-computation)
  * [Understanding and reviewing setup check report](#understanding-and-reviewing-setup-check-report)
- [Day4 Lectures](#day4-lectures)
  * [Crosstalk and Noise](#crosstalk-and-noise)
  * [Operating modes and other variations](#operating-modes-and-other-variations)
  * [Clock Gating Checks](#clock-gating-checks)
  * [Checks on Async Pins](#checks-on-async-pins)
- [Day4 Labs](#day4-labs)
  * [Understanding clock gating check](#understanding-clock-gating-check)
  * [Understanding Async pin checks](#understanding-async-pin-checks)
- [Day5 Lectures](#day5-lectures)
  * [Clock groups](#clock-groups)
  * [Clock properties](#clock-properties)
  * [Timing exceptions](#timing-exceptions)
  * [Multiple modes](#multiple-modes)
- [Day5 Labs](#day5-labs)
  * [Revisit slack computation](#revisit-slack-computation)
  * [Understand CRPR](#understand-crpr)
  * [ECO insertion](#eco-insertion)



# Day1 Lectures
## STA Definition
## Timing Paths
## Timing path elements
## Setup & Hold Checks
## Slack Calculation
## SDC Overview
## Clocks
## Generated Clocks
## Boundary Constraints
# Day1 Labs
## OpenSTA Introduction
## Understanding basics of OpenSTA
## Inputs to OpenSTA
## Constraints creation
## OpenSTA Run script
# Day2 Lectures
## Other timing checks
## Design Rule Checks
## Latch Timing
## STA Text Report
# Day2 Labs
## Liberty Files and Understanding Lib Parsing
## Understanding SPEF file and SPEF parsing
## Understanding OpenTimer tool messages
## Understanding timing reports and timing graphs
# Day3 Lectures
## Multiple Clocks
## Timing arcs and Timing Sense
## Cell Delays and Clock Network
## Setup and Hold Detailed
## STA Text Report
# Day3 Labs
## Understanding full reg to reg STA analysis
## Understanding Slack computation
## Understanding and reviewing setup check report
# Day4 Lectures
## Crosstalk and Noise
## Operating modes and other variations
## Clock Gating Checks
## Checks on Async Pins
# Day4 Labs
## Understanding clock gating check
## Understanding Async pin checks
# Day5 Lectures
## Clock groups
## Clock properties
## Timing exceptions
## Multiple modes
# Day5 Labs
## Revisit slack computation
## Understand CRPR
## ECO insertion
