Line 314: [NR][TTI_DEV]DmIsrStatForDebugScr: TxDB(prachPwr %d/puschPwr %d/pucchPwr %d/srsPwr %d) (endcTotalPwr %d)
Line 344: (F)m_CcIdx(%d) is invalid!
Line 350: [Update][UL](GRANT_TOT/MCS_TOT/MCS_AVG)(%d/%d/%d) [DL](GRANT_TOT/MCS_TOT/MCS_AVG)(%d/%d/%d)
Line 426: [NR][TTI_DEV]DmIsrStatForAsync: m_CcIdx(%d)/period(curr/max)(%d)/TA_ACC(%d)/avg_DlGrantRatio(%d)/avg_RbAllocRatio(%d)/CSI_TP(%d)/capacity(%d)/isCsiConfigured(UL/DL)(2/2)(%d)/Cp(UL/DL)(2/2)(%d)
Line 438: [NR][TTI_DEV]DmIsrStatForAsync: TxDB(prachPwr %d/puschPwr %d/pucchPwr %d/srsPwr %d) SHM(prachPwr %d/puschPwr %d/pucchPwr %d/srsPwr %d) (endcTotalPwr %d)
Line 454: (F)m_CcIdx(%d) is invalid!
Line 486: (F)mu(%d) is invalid
Line 530: [NR][TTI_DEV:START][State]: state(%d), statechange_flag(m)(0x%X), statechange_flag(o)(0x%X)
Line 596: ========== NrTtiIsr [demodIdx/procIdx/ccOffset/ccIdx/aslot]:%10d, latchedRtg:0x%08x, cc0GeneralSnap:%d, DD_CTLCH_MON:0x%08x, DD_SHDCH_MON:0x%08x, DD_TOP_MON:0x%08x, DD_CTLCH_MON1:0x%08x, DD_SHDCH_MON1:0x%08x t_trx.frIdx : %d==========
Line 675: [TTI][DEV:END] CA_INFO: STATE(%d/%d) CFG_NUM(DL/UL)(%d/%d) ACT_NUM(DL/UL)(%d/%d) CcBmp(0x%X) nr_wbce_state_report(0x%x)
Line 695: [CCH IW] Coreset%d, CCH0_WidebandR_RX0/1/2/3(%d/%d/%d/%d)
Line 767: (I)Keep cfg_bitmap on: invalid_isr_flag(%d), tti_state(%d), starting(%d), holding(%d) holding by scs(%d)
Line 783: [NR][TTI_DEV][DEBUG] DB_UPDATE_ERROR at DEV(%d)
Line 1075: (F)abnormal scs in TTI DEV
Line 1192: [SI_DEBUG] siListIdx(%d) slotInPeriod(%d), sibxStartSlot(%d), sibxEndSlot(%d)
Line 1281: [NR IPC] PHY_PHY_BWP_SWITCHING_CTRL_IND (INACT_TIMER), Dst(%d)/Src(%d)/isUlDlGrantReceived(%d)/cr_state(%d), flag_DL(grant(%d)/rnti(%d)), flag_UL(grant(%d)/rnti(%d))
