memory strategy transfer optimal ccd shift block transfer purposes block paper composed serial memory ccd shift registers shift rate minimum vary definite refresh rate definite shift maximum shift iin registers rate bits blocks 0 numbered 1 bits starting 0 transferred bit transfer block strategy shift time random occurring request wait time 0 reached bit minimal amount allow shift requirement rate minimum park simply 0 transfer wait bit shifting involves strategy optimal request slowly bit 0 passed shifting critical boundary quickly 0 shortly reached bit comes called strategy hurry wait transfer block known field computer viewed paging memory drum ccd rotation bounded variable speed devices paging coupled drum charge shift register drum electronic memory hierarchy latency 