v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
L 4 0 -540 -0 -0 {}
L 4 -0 0 520 -0 {}
L 4 520 -0 580 -0 {}
L 4 580 -0 800 0 {}
L 4 800 -0 885 0 {}
L 4 -0 -615 -0 -540 {}
L 4 885 -0 1180 -0 {}
L 4 1180 0 1210 0 {}
L 4 1210 -0 1310 -0 {}
L 4 -0 -860 0 -610 {}
L 4 0 -940 -0 -860 {}
L 4 1310 0 2330 -0 {}
N 50 -180 50 -140 { lab=VDD_A}
N 50 -80 50 -40 { lab=GND}
N 255 -80 255 -40 { lab=GND}
N 255 -180 255 -140 { lab=input}
N 400 -90 400 -50 { lab=GND}
N 400 -190 400 -150 { lab=ENB}
N 980 -375 980 -355 { lab=V_ctrl}
N 980 -295 980 -270 { lab=GND}
N 865 -375 905 -375 { lab=input}
N 150 -180 150 -140 { lab=VDD_D}
N 150 -80 150 -40 { lab=GND}
N 680 -90 680 -50 { lab=GND}
N 680 -190 680 -150 { lab=CLK}
N 2660 -920 2680 -920 { lab=DFF_1_0}
N 2880 -940 2900 -940 { lab=DFF_2_0}
N 3020 -960 3080 -960 { lab=out_0}
N 2440 -920 2480 -920 { lab=CLK}
N 2440 -900 2480 -900 { lab=vco_0}
N 2680 -980 2900 -980 { lab=DFF_1_0}
N 2680 -920 2700 -920 { lab=DFF_1_0}
N 2700 -970 2700 -940 { lab=CLK}
N 2670 -980 2680 -980 { lab=DFF_1_0}
N 2670 -980 2670 -920 { lab=DFF_1_0}
N 2900 -980 2920 -980 { lab=DFF_1_0}
N 2900 -940 2920 -940 { lab=DFF_2_0}
N 2665 -810 2685 -810 { lab=DFF_1_1}
N 2885 -830 2905 -830 { lab=DFF_2_1}
N 3025 -850 3085 -850 { lab=out_1}
N 2445 -810 2485 -810 { lab=CLK}
N 2445 -790 2485 -790 { lab=vco_1}
N 2685 -870 2905 -870 { lab=DFF_1_1}
N 2685 -810 2705 -810 { lab=DFF_1_1}
N 2705 -860 2705 -830 { lab=CLK}
N 2675 -870 2685 -870 { lab=DFF_1_1}
N 2675 -870 2675 -810 { lab=DFF_1_1}
N 2905 -870 2925 -870 { lab=DFF_1_1}
N 2905 -830 2925 -830 { lab=DFF_2_1}
N 2665 -710 2685 -710 { lab=DFF_1_2}
N 2885 -730 2905 -730 { lab=DFF_2_2}
N 3025 -750 3085 -750 { lab=out_2}
N 2445 -710 2485 -710 { lab=CLK}
N 2445 -690 2485 -690 { lab=vco_2}
N 2685 -770 2905 -770 { lab=DFF_1_2}
N 2685 -710 2705 -710 { lab=DFF_1_2}
N 2705 -760 2705 -730 { lab=CLK}
N 2675 -770 2685 -770 { lab=DFF_1_2}
N 2675 -770 2675 -710 { lab=DFF_1_2}
N 2905 -770 2925 -770 { lab=DFF_1_2}
N 2905 -730 2925 -730 { lab=DFF_2_2}
N 2670 -600 2690 -600 { lab=DFF_1_3}
N 2890 -620 2910 -620 { lab=DFF_2_3}
N 3030 -640 3090 -640 { lab=out_3}
N 2450 -600 2490 -600 { lab=CLK}
N 2450 -580 2490 -580 { lab=vco_3}
N 2690 -660 2910 -660 { lab=DFF_1_3}
N 2690 -600 2710 -600 { lab=DFF_1_3}
N 2710 -650 2710 -620 { lab=CLK}
N 2680 -660 2690 -660 { lab=DFF_1_3}
N 2680 -660 2680 -600 { lab=DFF_1_3}
N 2910 -660 2930 -660 { lab=DFF_1_3}
N 2910 -620 2930 -620 { lab=DFF_2_3}
N 2670 -495 2690 -495 { lab=DFF_1_4}
N 2890 -515 2910 -515 { lab=DFF_2_4}
N 3030 -535 3090 -535 { lab=out_4}
N 2450 -495 2490 -495 { lab=CLK}
N 2450 -475 2490 -475 { lab=vco_4}
N 2690 -555 2910 -555 { lab=DFF_1_4}
N 2690 -495 2710 -495 { lab=DFF_1_4}
N 2710 -545 2710 -515 { lab=CLK}
N 2680 -555 2690 -555 { lab=DFF_1_4}
N 2680 -555 2680 -495 { lab=DFF_1_4}
N 2910 -555 2930 -555 { lab=DFF_1_4}
N 2910 -515 2930 -515 { lab=DFF_2_4}
N 730 -670 770 -670 { lab=vco_0}
N 910 -670 950 -670 { lab=vco_1}
N 1090 -670 1130 -670 { lab=vco_2}
N 1270 -670 1310 -670 { lab=vco_3}
N 1270 -610 1310 -610 { lab=#net1}
N 1090 -610 1130 -610 { lab=#net2}
N 910 -610 950 -610 { lab=#net3}
N 730 -610 770 -610 { lab=pn_0}
N 660 -560 660 -530 { lab=V_ctrl}
N 660 -530 840 -530 { lab=V_ctrl}
N 840 -560 840 -530 { lab=V_ctrl}
N 840 -530 1020 -530 { lab=V_ctrl}
N 1020 -560 1020 -530 { lab=V_ctrl}
N 1020 -530 1200 -530 { lab=V_ctrl}
N 1200 -560 1200 -530 { lab=V_ctrl}
N 1200 -530 1380 -530 { lab=V_ctrl}
N 1380 -560 1380 -530 { lab=V_ctrl}
N 660 -750 660 -720 { lab=VDD_A}
N 660 -750 1380 -750 { lab=VDD_A}
N 1380 -750 1380 -720 { lab=VDD_A}
N 1200 -750 1200 -720 { lab=VDD_A}
N 1020 -750 1020 -720 { lab=VDD_A}
N 840 -750 840 -720 { lab=VDD_A}
N 1450 -670 1480 -670 { lab=vco_4}
N 560 -490 1480 -490 { lab=#net4}
N 1450 -610 1480 -610 { lab=#net5}
N 1020 -530 1020 -450 { lab=V_ctrl}
N 1020 -850 1020 -750 { lab=VDD_A}
N 750 -720 750 -670 { lab=vco_0}
N 930 -720 930 -670 { lab=vco_1}
N 1110 -720 1110 -670 { lab=vco_2}
N 1290 -720 1290 -670 { lab=vco_3}
N 750 -610 750 -560 { lab=pn_0}
N 715 -420 745 -420 { lab=pn_0}
N 580 -420 630 -420 { lab=VDD_A}
N 580 -380 630 -380 { lab=ENB}
N 710 -420 715 -420 { lab=pn_0}
N 965 -375 1020 -375 { lab=V_ctrl}
N 1020 -400 1020 -375 { lab=V_ctrl}
N 1020 -450 1020 -400 { lab=V_ctrl}
N 555 -420 580 -420 { lab=VDD_A}
N 555 -425 555 -420 { lab=VDD_A}
N 560 -610 560 -490 { lab=#net4}
N 560 -610 590 -610 { lab=#net4}
N 560 -670 590 -670 { lab=vco_8}
N 560 -830 560 -670 { lab=vco_8}
N 560 -830 1480 -830 { lab=vco_8}
N 1380 -750 1550 -750 { lab=VDD_A}
N 1550 -750 1550 -720 { lab=VDD_A}
N 1550 -750 1730 -750 { lab=VDD_A}
N 1730 -750 1730 -720 { lab=VDD_A}
N 1380 -530 1550 -530 { lab=V_ctrl}
N 1550 -560 1550 -530 { lab=V_ctrl}
N 1550 -530 1730 -530 { lab=V_ctrl}
N 1730 -560 1730 -530 { lab=V_ctrl}
N 1620 -670 1660 -670 { lab=vco_5}
N 1620 -610 1660 -610 { lab=#net6}
N 1480 -830 1820 -830 { lab=vco_8}
N 1800 -670 1820 -670 { lab=vco_6}
N 1480 -490 1820 -490 { lab=#net4}
N 1800 -610 1820 -610 { lab=#net7}
N 1460 -720 1460 -670 { lab=vco_4}
N 1640 -720 1640 -670 { lab=vco_5}
N 2670 -390 2690 -390 { lab=DFF_1_5}
N 2890 -410 2910 -410 { lab=DFF_2_5}
N 3030 -430 3090 -430 { lab=out_5}
N 2450 -390 2490 -390 { lab=CLK}
N 2450 -370 2490 -370 { lab=vco_5}
N 2690 -450 2910 -450 { lab=DFF_1_5}
N 2690 -390 2710 -390 { lab=DFF_1_5}
N 2710 -440 2710 -410 { lab=CLK}
N 2680 -450 2690 -450 { lab=DFF_1_5}
N 2680 -450 2680 -390 { lab=DFF_1_5}
N 2910 -450 2930 -450 { lab=DFF_1_5}
N 2910 -410 2930 -410 { lab=DFF_2_5}
N 2670 -285 2690 -285 { lab=DFF_1_6}
N 2890 -305 2910 -305 { lab=DFF_2_6}
N 3030 -325 3090 -325 { lab=out_6}
N 2450 -285 2490 -285 { lab=CLK}
N 2450 -265 2490 -265 { lab=vco_6}
N 2690 -345 2910 -345 { lab=DFF_1_6}
N 2690 -285 2710 -285 { lab=DFF_1_6}
N 2710 -335 2710 -305 { lab=CLK}
N 2680 -345 2690 -345 { lab=DFF_1_6}
N 2680 -345 2680 -285 { lab=DFF_1_6}
N 2910 -345 2930 -345 { lab=DFF_1_6}
N 2910 -305 2930 -305 { lab=DFF_2_6}
N 1730 -750 1890 -750 { lab=VDD_A}
N 1890 -750 2070 -750 { lab=VDD_A}
N 1730 -530 1890 -530 { lab=V_ctrl}
N 1890 -530 2070 -530 { lab=V_ctrl}
N 1820 -830 2160 -830 { lab=vco_8}
N 1820 -490 2160 -490 { lab=#net4}
N 1820 -670 1840 -670 { lab=vco_6}
N 1820 -610 1840 -610 { lab=#net7}
N 1810 -720 1810 -670 { lab=vco_6}
N 1980 -670 2020 -670 { lab=vco_7}
N 1980 -610 2020 -610 { lab=#net8}
N 1910 -750 1910 -720 { lab=VDD_A}
N 2070 -750 2090 -750 { lab=VDD_A}
N 2090 -750 2090 -720 { lab=VDD_A}
N 1910 -560 1910 -530 { lab=V_ctrl}
N 2070 -530 2090 -530 { lab=V_ctrl}
N 2090 -560 2090 -530 { lab=V_ctrl}
N 2160 -830 2200 -830 { lab=vco_8}
N 2200 -830 2200 -670 { lab=vco_8}
N 2160 -670 2200 -670 { lab=vco_8}
N 2160 -490 2200 -490 { lab=#net4}
N 2200 -610 2200 -490 { lab=#net4}
N 2160 -610 2200 -610 { lab=#net4}
N 2000 -720 2000 -670 { lab=vco_7}
N 2200 -670 2240 -670 { lab=vco_8}
N 2680 -190 2700 -190 { lab=DFF_1_7}
N 2900 -210 2920 -210 { lab=DFF_2_7}
N 3040 -230 3100 -230 { lab=out_7}
N 2460 -190 2500 -190 { lab=CLK}
N 2460 -170 2500 -170 { lab=vco_7}
N 2700 -250 2920 -250 { lab=DFF_1_7}
N 2700 -190 2720 -190 { lab=DFF_1_7}
N 2720 -240 2720 -210 { lab=CLK}
N 2690 -250 2700 -250 { lab=DFF_1_7}
N 2690 -250 2690 -190 { lab=DFF_1_7}
N 2920 -250 2940 -250 { lab=DFF_1_7}
N 2920 -210 2940 -210 { lab=DFF_2_7}
N 2680 -85 2700 -85 { lab=DFF_1_8}
N 2900 -105 2920 -105 { lab=DFF_2_8}
N 3040 -125 3100 -125 { lab=out_8}
N 2460 -85 2500 -85 { lab=CLK}
N 2460 -65 2500 -65 { lab=vco_8}
N 2700 -145 2920 -145 { lab=DFF_1_8}
N 2700 -85 2720 -85 { lab=DFF_1_8}
N 2720 -135 2720 -105 { lab=CLK}
N 2690 -145 2700 -145 { lab=DFF_1_8}
N 2690 -145 2690 -85 { lab=DFF_1_8}
N 2920 -145 2940 -145 { lab=DFF_1_8}
N 2920 -105 2940 -105 { lab=DFF_2_8}
C {devices/vsource.sym} 50 -110 0 0 {name=Vsup_A value="DC=1.8"}
C {devices/vsource.sym} 255 -110 0 0 {name=V_in value="DC=0 SIN(0.8 0.4 1.5Meg 0 0 0)"}
C {devices/vsource.sym} 400 -120 0 0 {name=Venb1 value="DC=0 PULSE( 0 1.8 0 0.1n 0.1n 20n 1)"}
C {devices/vdd.sym} 50 -180 0 0 {name=l13 lab=VDD_A}
C {devices/gnd.sym} 50 -40 0 0 {name=l14 lab=GND}
C {devices/gnd.sym} 255 -40 0 0 {name=l15 lab=GND}
C {devices/gnd.sym} 400 -50 0 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} 255 -160 2 0 {name=l18 sig_type=std_logic lab=input}
C {devices/lab_pin.sym} 400 -170 0 0 {name=l19 sig_type=std_logic lab=ENB}
C {devices/code.sym} 25 -575 0 0 {name=control only_toplevel=false value="
.control
    set nobreak
    set num_threads=10
    
    save \\"vdd_a\\" \\"vdd_d\\" @Vsup_a[i] @Vsup_d[i]
    save \\"input\\" \\"V_ctrl\\"
    save \\"vco_0\\" \\"vco_1\\" \\"vco_2\\" \\"vco_3\\" \\"vco_4\\" \\"vco_5\\" \\"vco_6\\" \\"vco_7\\" \\"vco_8\\"
    save \\"out_0\\" \\"out_1\\" \\"out_2\\" \\"out_3\\" \\"out_4\\" \\"out_5\\" \\"out_6\\" \\"out_7\\" \\"out_8\\"
    save \\"DFF_1_0\\" \\"DFF_2_0\\"
    save \\"DFF_1_1\\" \\"DFF_2_1\\"
    save \\"DFF_1_2\\" \\"DFF_2_2\\"
    save \\"DFF_1_3\\" \\"DFF_2_3\\"
    save \\"DFF_1_4\\" \\"DFF_2_4\\"
    save \\"DFF_1_5\\" \\"DFF_2_5\\"
    save \\"DFF_1_6\\" \\"DFF_2_6\\"
    save \\"DFF_1_7\\" \\"DFF_2_7\\"
    save \\"DFF_1_8\\" \\"DFF_2_8\\"
    save \\"CLK\\"
    TRAN 10n 5u

*Calculate Power of system
    MEAS TRAN I_vco AVG @Vsup_a[i] FROM=1u TO=5u
    MEAS TRAN V_vco AVG vdd_a FROM=1u TO=5u
    MEAS TRAN I_qz AVG @Vsup_d[i] FROM=1u TO=5u
    MEAS TRAN V_qz AVG vdd_d FROM=1u TO=5u
    let Power_vco=I_vco*V_vco
    let Power_qz=I_qz*V_qz
    let Power=Power_vco+Power_qz
    echo \\"The power of system is: \\"
    print Power

*Calculate Frequency of VCO
    MEAS TRAN prd TRIG vco_0 VAL=0.8 RISE=10 TARG vco_0 VAL=0.8 RISE=20
    let frequency=10/prd
    echo \\"The AVG frequency of VCO is: \\"
    print frequency
    plot vco_0+2 CLK+2 DFF_1_0 DFF_2_0 out_0-2

    print vco_0 vco_1 vco_2 > show_all_9/data_vco_0.txt
    print vco_3 vco_4 vco_5 > show_all_9/data_vco_1.txt
    print vco_6 vco_7 vco_8> show_all_9/data_vco_2.txt

    print clk out_0 out_1 > show_all_9/data_out_0.txt
    print out_2 out_3 out_4 > show_all_9/data_out_1.txt
    print out_5 out_6 out_7 > show_all_9/data_out_2.txt
    print out_8 > show_all_9/data_out_3.txt
*    plot input V_ctrl V_ctrl-2 vco_0-2 V_ctrl-4 out_0-4
.endc
"}
C {devices/code.sym} 30 -420 0 0 {name=lib only_toplevel=false value="
** Library on VNU server
.lib /home/dkits/efabless/mpw-5/pdks/sky130A/libs.tech/ngspice/sky130.lib.spice tt
.inc /home/dkits/efabless/mpw-5/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
"}
C {devices/code_shown.sym} 190 -570 0 0 {name=parameter only_toplevel=false value="
.param mc_mm_switch=0
.param L12=1.35
.param Wp12=4
.param Wn12=2
.param L34=0.5
.param Wp34=1
.param Wn34=0.5
"}
C {devices/res.sym} 935 -375 3 0 {name=R1
value=100
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 980 -325 0 0 {name=R2
value=100
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 980 -270 0 0 {name=l7 lab=GND}
C {devices/ipin.sym} 865 -375 0 0 {name=p1 lab=input}
C {devices/vsource.sym} 150 -110 0 0 {name=Vsup_D value="DC=1.8"}
C {devices/vdd.sym} 150 -180 0 0 {name=l8 lab=VDD_D}
C {devices/gnd.sym} 150 -40 0 0 {name=l9 lab=GND}
C {devices/vsource.sym} 680 -120 0 0 {name=Vclk value="DC=0 PULSE(0 1.8 0 0.001n 0.001n 2.499n 5n 0)"
*PULSE(0 1.8 0 0.001n 0.001n 6.2n 12.5n 0)" 80MHz}
C {devices/gnd.sym} 680 -50 0 0 {name=l10 lab=GND}
C {devices/lab_pin.sym} 680 -170 0 0 {name=l16 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 3080 -960 2 0 {name=l23 sig_type=std_logic lab=out_0}
C {sky130_stdcells/dfxtp_1.sym} 2570 -910 0 0 {name=x2 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2790 -930 0 0 {name=x3 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2980 -960 0 0 {name=x4 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2470 -920 0 0 {name=l28 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2700 -970 2 0 {name=l29 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2670 -955 0 0 {name=l30 sig_type=std_logic lab=DFF_1_0}
C {devices/lab_wire.sym} 2890 -940 2 0 {name=l31 sig_type=std_logic lab=DFF_2_0}
C {devices/lab_wire.sym} 2470 -900 0 0 {name=l20 sig_type=std_logic lab=vco_0}
C {devices/lab_pin.sym} 3085 -850 2 0 {name=l21 sig_type=std_logic lab=out_1}
C {sky130_stdcells/dfxtp_1.sym} 2575 -800 0 0 {name=x1 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2795 -820 0 0 {name=x5 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2985 -850 0 0 {name=x6 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2475 -810 0 0 {name=l22 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2705 -860 2 0 {name=l24 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2675 -845 0 0 {name=l25 sig_type=std_logic lab=DFF_1_1}
C {devices/lab_wire.sym} 2895 -830 2 0 {name=l26 sig_type=std_logic lab=DFF_2_1}
C {devices/lab_wire.sym} 2475 -790 0 0 {name=l27 sig_type=std_logic lab=vco_1}
C {devices/lab_pin.sym} 3085 -750 2 0 {name=l32 sig_type=std_logic lab=out_2}
C {sky130_stdcells/dfxtp_1.sym} 2575 -700 0 0 {name=x7 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2795 -720 0 0 {name=x8 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2985 -750 0 0 {name=x9 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2475 -710 0 0 {name=l33 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2705 -760 2 0 {name=l34 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2675 -745 0 0 {name=l35 sig_type=std_logic lab=DFF_1_2}
C {devices/lab_wire.sym} 2895 -730 2 0 {name=l36 sig_type=std_logic lab=DFF_2_2}
C {devices/lab_wire.sym} 2475 -690 0 0 {name=l37 sig_type=std_logic lab=vco_2}
C {devices/lab_pin.sym} 3090 -640 2 0 {name=l38 sig_type=std_logic lab=out_3}
C {sky130_stdcells/dfxtp_1.sym} 2580 -590 0 0 {name=x10 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2800 -610 0 0 {name=x11 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2990 -640 0 0 {name=x12 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2480 -600 0 0 {name=l39 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2710 -650 2 0 {name=l40 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2680 -635 0 0 {name=l41 sig_type=std_logic lab=DFF_1_3}
C {devices/lab_wire.sym} 2900 -620 2 0 {name=l42 sig_type=std_logic lab=DFF_2_3}
C {devices/lab_wire.sym} 2480 -580 0 0 {name=l43 sig_type=std_logic lab=vco_3}
C {devices/lab_pin.sym} 3090 -535 2 0 {name=l44 sig_type=std_logic lab=out_4}
C {sky130_stdcells/dfxtp_1.sym} 2580 -485 0 0 {name=x13 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2800 -505 0 0 {name=x14 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2990 -535 0 0 {name=x15 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2480 -495 0 0 {name=l45 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2710 -545 2 0 {name=l46 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2680 -530 0 0 {name=l47 sig_type=std_logic lab=DFF_1_4}
C {devices/lab_wire.sym} 2900 -515 2 0 {name=l48 sig_type=std_logic lab=DFF_2_4}
C {devices/lab_wire.sym} 2480 -475 0 0 {name=l49 sig_type=std_logic lab=vco_4}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 660 -640 0 0 {name=Xi_1 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 840 -640 0 0 {name=Xi_2 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 1020 -640 0 0 {name=Xi_3 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 1200 -640 0 0 {name=Xi_4 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 1380 -640 0 0 {name=Xi_5 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {devices/vdd.sym} 1020 -850 0 0 {name=l51 lab=VDD_A}
C {sky130_stdcells/einvp_1.sym} 670 -420 0 0 {name=x16 VGND=GND VNB=GND VPB=VDD_A VPWR=VDD_A prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 580 -380 0 0 {name=l52 sig_type=std_logic lab=ENB}
C {devices/lab_pin.sym} 745 -420 2 0 {name=l54 sig_type=std_logic lab=pn_0}
C {devices/lab_pin.sym} 750 -560 0 0 {name=l55 sig_type=std_logic lab=pn_0}
C {devices/lab_wire.sym} 750 -720 0 0 {name=l56 sig_type=std_logic lab=vco_0}
C {devices/lab_wire.sym} 930 -720 0 0 {name=l57 sig_type=std_logic lab=vco_1}
C {devices/lab_wire.sym} 1110 -720 0 0 {name=l58 sig_type=std_logic lab=vco_2}
C {devices/lab_wire.sym} 1290 -720 0 0 {name=l59 sig_type=std_logic lab=vco_3}
C {devices/lab_wire.sym} 1460 -720 0 0 {name=l60 sig_type=std_logic lab=vco_4}
C {devices/lab_wire.sym} 1020 -375 2 0 {name=l61 sig_type=std_logic lab=V_ctrl}
C {devices/vdd.sym} 555 -425 0 0 {name=l1 lab=VDD_A}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 1550 -640 0 0 {name=Xi_6 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 1730 -640 0 0 {name=Xi_7 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {devices/lab_wire.sym} 1640 -720 0 0 {name=l2 sig_type=std_logic lab=vco_5}
C {devices/lab_wire.sym} 1810 -720 0 0 {name=l3 sig_type=std_logic lab=vco_6}
C {devices/lab_pin.sym} 3090 -430 2 0 {name=l4 sig_type=std_logic lab=out_5}
C {sky130_stdcells/dfxtp_1.sym} 2580 -380 0 0 {name=x17 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2800 -400 0 0 {name=x18 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2990 -430 0 0 {name=x19 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2480 -390 0 0 {name=l5 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2710 -440 2 0 {name=l6 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2680 -425 0 0 {name=l11 sig_type=std_logic lab=DFF_1_5}
C {devices/lab_wire.sym} 2900 -410 2 0 {name=l12 sig_type=std_logic lab=DFF_2_5}
C {devices/lab_wire.sym} 2480 -370 0 0 {name=l50 sig_type=std_logic lab=vco_5}
C {devices/lab_pin.sym} 3090 -325 2 0 {name=l53 sig_type=std_logic lab=out_6}
C {sky130_stdcells/dfxtp_1.sym} 2580 -275 0 0 {name=x20 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2800 -295 0 0 {name=x21 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 2990 -325 0 0 {name=x22 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2480 -285 0 0 {name=l62 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2710 -335 2 0 {name=l63 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2680 -320 0 0 {name=l64 sig_type=std_logic lab=DFF_1_6}
C {devices/lab_wire.sym} 2900 -305 2 0 {name=l65 sig_type=std_logic lab=DFF_2_6}
C {devices/lab_wire.sym} 2480 -265 0 0 {name=l66 sig_type=std_logic lab=vco_6}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 1910 -640 0 0 {name=Xi_8 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {/home/userdata/k63D/toind_63d/Desktop/project/circuit_model/lib/cc_inv.sym} 2090 -640 0 0 {name=Xi_9 L12=\\"L12\\" Wp12=\\"Wp12\\" Wn12=\\"Wn12\\"
 L34=\\"L34\\" Wp34=\\"Wp34\\" Wn34=\\"Wn34\\"}
C {devices/lab_wire.sym} 2000 -720 0 0 {name=l67 sig_type=std_logic lab=vco_7}
C {devices/lab_wire.sym} 2240 -670 2 0 {name=l68 sig_type=std_logic lab=vco_8}
C {devices/lab_pin.sym} 3100 -230 2 0 {name=l69 sig_type=std_logic lab=out_7}
C {sky130_stdcells/dfxtp_1.sym} 2590 -180 0 0 {name=x23 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2810 -200 0 0 {name=x24 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 3000 -230 0 0 {name=x25 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2490 -190 0 0 {name=l70 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2720 -240 2 0 {name=l71 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2690 -225 0 0 {name=l72 sig_type=std_logic lab=DFF_1_7}
C {devices/lab_wire.sym} 2910 -210 2 0 {name=l73 sig_type=std_logic lab=DFF_2_7}
C {devices/lab_wire.sym} 2490 -170 0 0 {name=l74 sig_type=std_logic lab=vco_7}
C {devices/lab_pin.sym} 3100 -125 2 0 {name=l75 sig_type=std_logic lab=out_8}
C {sky130_stdcells/dfxtp_1.sym} 2590 -75 0 0 {name=x26 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfxtp_1.sym} 2810 -95 0 0 {name=x27 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 3000 -125 0 0 {name=x28 VGND=GND VNB=GND VPB=VDD_D VPWR=VDD_D prefix=sky130_fd_sc_hd__ }
C {devices/lab_wire.sym} 2490 -85 0 0 {name=l76 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2720 -135 2 0 {name=l77 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 2690 -120 0 0 {name=l78 sig_type=std_logic lab=DFF_1_8}
C {devices/lab_wire.sym} 2910 -105 2 0 {name=l79 sig_type=std_logic lab=DFF_2_8}
C {devices/lab_wire.sym} 2490 -65 0 0 {name=l80 sig_type=std_logic lab=vco_8}
