// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_max_pool.h"
#include "dut_conv.h"
#include "dut_reshape.h"
#include "dut_dense_1.h"
#include "dut_dense.h"
#include "dut_pad.h"
#include "dut_threshold1_V_0.h"
#include "dut_threshold1_V_1.h"
#include "dut_threshold1_V_2.h"
#include "dut_threshold1_V_3.h"
#include "dut_threshold1_V_4.h"
#include "dut_threshold1_V_5.h"
#include "dut_threshold1_V_6.h"
#include "dut_threshold1_V_7.h"
#include "dut_threshold1_V_8.h"
#include "dut_threshold1_V_9.h"
#include "dut_threshold1_V_10.h"
#include "dut_threshold1_V_11.h"
#include "dut_threshold1_V_12.h"
#include "dut_threshold2_V_0.h"
#include "dut_threshold2_V_1.h"
#include "dut_threshold2_V_2.h"
#include "dut_threshold2_V_3.h"
#include "dut_threshold2_V_4.h"
#include "dut_threshold2_V_5.h"
#include "dut_threshold2_V_6.h"
#include "dut_mem_conv1_0.h"
#include "dut_input_0.h"
#include "dut_input_1.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_threshold1_V_0* threshold1_V_0_U;
    dut_threshold1_V_1* threshold1_V_1_U;
    dut_threshold1_V_2* threshold1_V_2_U;
    dut_threshold1_V_3* threshold1_V_3_U;
    dut_threshold1_V_4* threshold1_V_4_U;
    dut_threshold1_V_5* threshold1_V_5_U;
    dut_threshold1_V_6* threshold1_V_6_U;
    dut_threshold1_V_7* threshold1_V_7_U;
    dut_threshold1_V_8* threshold1_V_8_U;
    dut_threshold1_V_9* threshold1_V_9_U;
    dut_threshold1_V_10* threshold1_V_10_U;
    dut_threshold1_V_11* threshold1_V_11_U;
    dut_threshold1_V_12* threshold1_V_12_U;
    dut_threshold1_V_1* threshold1_V_13_U;
    dut_threshold1_V_1* threshold1_V_14_U;
    dut_threshold1_V_1* threshold1_V_15_U;
    dut_threshold2_V_0* threshold2_V_0_U;
    dut_threshold2_V_1* threshold2_V_1_U;
    dut_threshold2_V_2* threshold2_V_2_U;
    dut_threshold2_V_3* threshold2_V_3_U;
    dut_threshold2_V_4* threshold2_V_4_U;
    dut_threshold2_V_5* threshold2_V_5_U;
    dut_threshold2_V_6* threshold2_V_6_U;
    dut_threshold1_V_1* threshold2_V_7_U;
    dut_threshold1_V_1* threshold2_V_8_U;
    dut_threshold1_V_1* threshold2_V_9_U;
    dut_threshold1_V_1* threshold2_V_10_U;
    dut_threshold1_V_1* threshold2_V_11_U;
    dut_threshold1_V_1* threshold2_V_12_U;
    dut_threshold1_V_1* threshold2_V_13_U;
    dut_threshold1_V_1* threshold2_V_14_U;
    dut_threshold1_V_1* threshold2_V_15_U;
    dut_mem_conv1_0* mem_conv1_0_U;
    dut_mem_conv1_0* mem_conv1_1_U;
    dut_mem_conv1_0* mem_conv1_2_U;
    dut_mem_conv1_0* mem_conv1_3_U;
    dut_mem_conv1_0* mem_conv1_4_U;
    dut_mem_conv1_0* mem_conv1_5_U;
    dut_mem_conv1_0* mem_conv1_6_U;
    dut_mem_conv1_0* mem_conv1_7_U;
    dut_mem_conv1_0* mem_conv1_8_U;
    dut_mem_conv1_0* mem_conv1_9_U;
    dut_mem_conv1_0* mem_conv1_10_U;
    dut_mem_conv1_0* mem_conv1_11_U;
    dut_mem_conv1_0* mem_conv1_12_U;
    dut_mem_conv1_0* mem_conv1_13_U;
    dut_mem_conv1_0* mem_conv1_14_U;
    dut_mem_conv1_0* mem_conv1_15_U;
    dut_mem_conv1_0* mem_conv2_0_U;
    dut_mem_conv1_0* mem_conv2_1_U;
    dut_mem_conv1_0* mem_conv2_2_U;
    dut_mem_conv1_0* mem_conv2_3_U;
    dut_mem_conv1_0* mem_conv2_4_U;
    dut_mem_conv1_0* mem_conv2_5_U;
    dut_mem_conv1_0* mem_conv2_6_U;
    dut_mem_conv1_0* mem_conv2_7_U;
    dut_mem_conv1_0* mem_conv2_8_U;
    dut_mem_conv1_0* mem_conv2_9_U;
    dut_mem_conv1_0* mem_conv2_10_U;
    dut_mem_conv1_0* mem_conv2_11_U;
    dut_mem_conv1_0* mem_conv2_12_U;
    dut_mem_conv1_0* mem_conv2_13_U;
    dut_mem_conv1_0* mem_conv2_14_U;
    dut_mem_conv1_0* mem_conv2_15_U;
    dut_input_0* input_0_U;
    dut_input_1* input_1_U;
    dut_input_1* input_2_U;
    dut_input_1* input_3_U;
    dut_input_1* input_4_U;
    dut_input_1* input_5_U;
    dut_input_1* input_6_U;
    dut_input_1* input_7_U;
    dut_input_1* input_8_U;
    dut_input_1* input_9_U;
    dut_input_1* input_10_U;
    dut_input_1* input_11_U;
    dut_input_1* input_12_U;
    dut_input_1* input_13_U;
    dut_input_1* input_14_U;
    dut_input_1* input_15_U;
    dut_max_pool* grp_dut_max_pool_fu_437;
    dut_conv* grp_dut_conv_fu_479;
    dut_reshape* grp_dut_reshape_fu_579;
    dut_dense_1* grp_dut_dense_1_fu_587;
    dut_dense* grp_dut_dense_fu_612;
    dut_pad* grp_dut_pad_fu_622;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_37;
    sc_signal< sc_lv<8> > threshold1_V_0_q0;
    sc_signal< sc_lv<8> > threshold1_V_1_q0;
    sc_signal< sc_lv<8> > threshold1_V_2_q0;
    sc_signal< sc_lv<8> > threshold1_V_3_q0;
    sc_signal< sc_lv<8> > threshold1_V_4_q0;
    sc_signal< sc_lv<8> > threshold1_V_5_q0;
    sc_signal< sc_lv<8> > threshold1_V_6_q0;
    sc_signal< sc_lv<8> > threshold1_V_7_q0;
    sc_signal< sc_lv<8> > threshold1_V_8_q0;
    sc_signal< sc_lv<8> > threshold1_V_9_q0;
    sc_signal< sc_lv<8> > threshold1_V_10_q0;
    sc_signal< sc_lv<8> > threshold1_V_11_q0;
    sc_signal< sc_lv<8> > threshold1_V_12_q0;
    sc_signal< sc_lv<8> > threshold1_V_13_q0;
    sc_signal< sc_lv<8> > threshold1_V_14_q0;
    sc_signal< sc_lv<8> > threshold1_V_15_q0;
    sc_signal< sc_lv<8> > threshold2_V_0_q0;
    sc_signal< sc_lv<8> > threshold2_V_1_q0;
    sc_signal< sc_lv<8> > threshold2_V_2_q0;
    sc_signal< sc_lv<8> > threshold2_V_3_q0;
    sc_signal< sc_lv<8> > threshold2_V_4_q0;
    sc_signal< sc_lv<8> > threshold2_V_5_q0;
    sc_signal< sc_lv<8> > threshold2_V_6_q0;
    sc_signal< sc_lv<8> > threshold2_V_7_q0;
    sc_signal< sc_lv<8> > threshold2_V_8_q0;
    sc_signal< sc_lv<8> > threshold2_V_9_q0;
    sc_signal< sc_lv<8> > threshold2_V_10_q0;
    sc_signal< sc_lv<8> > threshold2_V_11_q0;
    sc_signal< sc_lv<8> > threshold2_V_12_q0;
    sc_signal< sc_lv<8> > threshold2_V_13_q0;
    sc_signal< sc_lv<8> > threshold2_V_14_q0;
    sc_signal< sc_lv<8> > threshold2_V_15_q0;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_302;
    sc_signal< sc_lv<1> > exitcond1_fu_664_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_314;
    sc_signal< sc_lv<1> > exitcond_i_fu_730_p2;
    sc_signal< sc_lv<4> > i_2_fu_670_p2;
    sc_signal< sc_lv<4> > i_2_reg_757;
    sc_signal< bool > ap_sig_324;
    sc_signal< sc_lv<32> > tmp_V_1_reg_762;
    sc_signal< sc_lv<8> > tmp_s_fu_680_p3;
    sc_signal< sc_lv<8> > tmp_s_reg_767;
    sc_signal< sc_lv<6> > j_fu_702_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_339;
    sc_signal< sc_lv<32> > max_id_V_cast2_fu_726_p1;
    sc_signal< sc_lv<32> > max_id_V_cast2_reg_780;
    sc_signal< bool > ap_sig_345;
    sc_signal< sc_lv<4> > i_3_fu_741_p2;
    sc_signal< sc_lv<4> > i_3_reg_793;
    sc_signal< sc_lv<32> > phitmp_i_fu_747_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_360;
    sc_signal< sc_lv<9> > mem_conv1_0_address0;
    sc_signal< sc_logic > mem_conv1_0_ce0;
    sc_signal< sc_logic > mem_conv1_0_we0;
    sc_signal< sc_lv<1> > mem_conv1_0_d0;
    sc_signal< sc_lv<1> > mem_conv1_0_q0;
    sc_signal< sc_lv<9> > mem_conv1_0_address1;
    sc_signal< sc_logic > mem_conv1_0_ce1;
    sc_signal< sc_logic > mem_conv1_0_we1;
    sc_signal< sc_lv<1> > mem_conv1_0_d1;
    sc_signal< sc_lv<1> > mem_conv1_0_q1;
    sc_signal< sc_lv<9> > mem_conv1_1_address0;
    sc_signal< sc_logic > mem_conv1_1_ce0;
    sc_signal< sc_logic > mem_conv1_1_we0;
    sc_signal< sc_lv<1> > mem_conv1_1_d0;
    sc_signal< sc_lv<1> > mem_conv1_1_q0;
    sc_signal< sc_lv<9> > mem_conv1_1_address1;
    sc_signal< sc_logic > mem_conv1_1_ce1;
    sc_signal< sc_logic > mem_conv1_1_we1;
    sc_signal< sc_lv<1> > mem_conv1_1_d1;
    sc_signal< sc_lv<1> > mem_conv1_1_q1;
    sc_signal< sc_lv<9> > mem_conv1_2_address0;
    sc_signal< sc_logic > mem_conv1_2_ce0;
    sc_signal< sc_logic > mem_conv1_2_we0;
    sc_signal< sc_lv<1> > mem_conv1_2_d0;
    sc_signal< sc_lv<1> > mem_conv1_2_q0;
    sc_signal< sc_lv<9> > mem_conv1_2_address1;
    sc_signal< sc_logic > mem_conv1_2_ce1;
    sc_signal< sc_logic > mem_conv1_2_we1;
    sc_signal< sc_lv<1> > mem_conv1_2_q1;
    sc_signal< sc_lv<9> > mem_conv1_3_address0;
    sc_signal< sc_logic > mem_conv1_3_ce0;
    sc_signal< sc_logic > mem_conv1_3_we0;
    sc_signal< sc_lv<1> > mem_conv1_3_d0;
    sc_signal< sc_lv<1> > mem_conv1_3_q0;
    sc_signal< sc_lv<9> > mem_conv1_3_address1;
    sc_signal< sc_logic > mem_conv1_3_ce1;
    sc_signal< sc_logic > mem_conv1_3_we1;
    sc_signal< sc_lv<1> > mem_conv1_3_q1;
    sc_signal< sc_lv<9> > mem_conv1_4_address0;
    sc_signal< sc_logic > mem_conv1_4_ce0;
    sc_signal< sc_logic > mem_conv1_4_we0;
    sc_signal< sc_lv<1> > mem_conv1_4_d0;
    sc_signal< sc_lv<1> > mem_conv1_4_q0;
    sc_signal< sc_lv<9> > mem_conv1_4_address1;
    sc_signal< sc_logic > mem_conv1_4_ce1;
    sc_signal< sc_logic > mem_conv1_4_we1;
    sc_signal< sc_lv<1> > mem_conv1_4_q1;
    sc_signal< sc_lv<9> > mem_conv1_5_address0;
    sc_signal< sc_logic > mem_conv1_5_ce0;
    sc_signal< sc_logic > mem_conv1_5_we0;
    sc_signal< sc_lv<1> > mem_conv1_5_d0;
    sc_signal< sc_lv<1> > mem_conv1_5_q0;
    sc_signal< sc_lv<9> > mem_conv1_5_address1;
    sc_signal< sc_logic > mem_conv1_5_ce1;
    sc_signal< sc_logic > mem_conv1_5_we1;
    sc_signal< sc_lv<1> > mem_conv1_5_q1;
    sc_signal< sc_lv<9> > mem_conv1_6_address0;
    sc_signal< sc_logic > mem_conv1_6_ce0;
    sc_signal< sc_logic > mem_conv1_6_we0;
    sc_signal< sc_lv<1> > mem_conv1_6_d0;
    sc_signal< sc_lv<1> > mem_conv1_6_q0;
    sc_signal< sc_lv<9> > mem_conv1_6_address1;
    sc_signal< sc_logic > mem_conv1_6_ce1;
    sc_signal< sc_logic > mem_conv1_6_we1;
    sc_signal< sc_lv<1> > mem_conv1_6_q1;
    sc_signal< sc_lv<9> > mem_conv1_7_address0;
    sc_signal< sc_logic > mem_conv1_7_ce0;
    sc_signal< sc_logic > mem_conv1_7_we0;
    sc_signal< sc_lv<1> > mem_conv1_7_d0;
    sc_signal< sc_lv<1> > mem_conv1_7_q0;
    sc_signal< sc_lv<9> > mem_conv1_7_address1;
    sc_signal< sc_logic > mem_conv1_7_ce1;
    sc_signal< sc_logic > mem_conv1_7_we1;
    sc_signal< sc_lv<1> > mem_conv1_7_q1;
    sc_signal< sc_lv<9> > mem_conv1_8_address0;
    sc_signal< sc_logic > mem_conv1_8_ce0;
    sc_signal< sc_logic > mem_conv1_8_we0;
    sc_signal< sc_lv<1> > mem_conv1_8_d0;
    sc_signal< sc_lv<1> > mem_conv1_8_q0;
    sc_signal< sc_lv<9> > mem_conv1_8_address1;
    sc_signal< sc_logic > mem_conv1_8_ce1;
    sc_signal< sc_logic > mem_conv1_8_we1;
    sc_signal< sc_lv<1> > mem_conv1_8_q1;
    sc_signal< sc_lv<9> > mem_conv1_9_address0;
    sc_signal< sc_logic > mem_conv1_9_ce0;
    sc_signal< sc_logic > mem_conv1_9_we0;
    sc_signal< sc_lv<1> > mem_conv1_9_d0;
    sc_signal< sc_lv<1> > mem_conv1_9_q0;
    sc_signal< sc_lv<9> > mem_conv1_9_address1;
    sc_signal< sc_logic > mem_conv1_9_ce1;
    sc_signal< sc_logic > mem_conv1_9_we1;
    sc_signal< sc_lv<1> > mem_conv1_9_q1;
    sc_signal< sc_lv<9> > mem_conv1_10_address0;
    sc_signal< sc_logic > mem_conv1_10_ce0;
    sc_signal< sc_logic > mem_conv1_10_we0;
    sc_signal< sc_lv<1> > mem_conv1_10_d0;
    sc_signal< sc_lv<1> > mem_conv1_10_q0;
    sc_signal< sc_lv<9> > mem_conv1_10_address1;
    sc_signal< sc_logic > mem_conv1_10_ce1;
    sc_signal< sc_logic > mem_conv1_10_we1;
    sc_signal< sc_lv<1> > mem_conv1_10_q1;
    sc_signal< sc_lv<9> > mem_conv1_11_address0;
    sc_signal< sc_logic > mem_conv1_11_ce0;
    sc_signal< sc_logic > mem_conv1_11_we0;
    sc_signal< sc_lv<1> > mem_conv1_11_d0;
    sc_signal< sc_lv<1> > mem_conv1_11_q0;
    sc_signal< sc_lv<9> > mem_conv1_11_address1;
    sc_signal< sc_logic > mem_conv1_11_ce1;
    sc_signal< sc_logic > mem_conv1_11_we1;
    sc_signal< sc_lv<1> > mem_conv1_11_q1;
    sc_signal< sc_lv<9> > mem_conv1_12_address0;
    sc_signal< sc_logic > mem_conv1_12_ce0;
    sc_signal< sc_logic > mem_conv1_12_we0;
    sc_signal< sc_lv<1> > mem_conv1_12_d0;
    sc_signal< sc_lv<1> > mem_conv1_12_q0;
    sc_signal< sc_lv<9> > mem_conv1_12_address1;
    sc_signal< sc_logic > mem_conv1_12_ce1;
    sc_signal< sc_logic > mem_conv1_12_we1;
    sc_signal< sc_lv<1> > mem_conv1_12_q1;
    sc_signal< sc_lv<9> > mem_conv1_13_address0;
    sc_signal< sc_logic > mem_conv1_13_ce0;
    sc_signal< sc_logic > mem_conv1_13_we0;
    sc_signal< sc_lv<1> > mem_conv1_13_d0;
    sc_signal< sc_lv<1> > mem_conv1_13_q0;
    sc_signal< sc_lv<9> > mem_conv1_13_address1;
    sc_signal< sc_logic > mem_conv1_13_ce1;
    sc_signal< sc_logic > mem_conv1_13_we1;
    sc_signal< sc_lv<1> > mem_conv1_13_q1;
    sc_signal< sc_lv<9> > mem_conv1_14_address0;
    sc_signal< sc_logic > mem_conv1_14_ce0;
    sc_signal< sc_logic > mem_conv1_14_we0;
    sc_signal< sc_lv<1> > mem_conv1_14_d0;
    sc_signal< sc_lv<1> > mem_conv1_14_q0;
    sc_signal< sc_lv<9> > mem_conv1_14_address1;
    sc_signal< sc_logic > mem_conv1_14_ce1;
    sc_signal< sc_logic > mem_conv1_14_we1;
    sc_signal< sc_lv<1> > mem_conv1_14_q1;
    sc_signal< sc_lv<9> > mem_conv1_15_address0;
    sc_signal< sc_logic > mem_conv1_15_ce0;
    sc_signal< sc_logic > mem_conv1_15_we0;
    sc_signal< sc_lv<1> > mem_conv1_15_d0;
    sc_signal< sc_lv<1> > mem_conv1_15_q0;
    sc_signal< sc_lv<9> > mem_conv1_15_address1;
    sc_signal< sc_logic > mem_conv1_15_ce1;
    sc_signal< sc_logic > mem_conv1_15_we1;
    sc_signal< sc_lv<1> > mem_conv1_15_q1;
    sc_signal< sc_lv<9> > mem_conv2_0_address0;
    sc_signal< sc_logic > mem_conv2_0_ce0;
    sc_signal< sc_logic > mem_conv2_0_we0;
    sc_signal< sc_lv<1> > mem_conv2_0_d0;
    sc_signal< sc_lv<1> > mem_conv2_0_q0;
    sc_signal< sc_lv<9> > mem_conv2_0_address1;
    sc_signal< sc_logic > mem_conv2_0_ce1;
    sc_signal< sc_logic > mem_conv2_0_we1;
    sc_signal< sc_lv<1> > mem_conv2_0_q1;
    sc_signal< sc_lv<9> > mem_conv2_1_address0;
    sc_signal< sc_logic > mem_conv2_1_ce0;
    sc_signal< sc_logic > mem_conv2_1_we0;
    sc_signal< sc_lv<1> > mem_conv2_1_d0;
    sc_signal< sc_lv<1> > mem_conv2_1_q0;
    sc_signal< sc_lv<9> > mem_conv2_1_address1;
    sc_signal< sc_logic > mem_conv2_1_ce1;
    sc_signal< sc_logic > mem_conv2_1_we1;
    sc_signal< sc_lv<1> > mem_conv2_1_q1;
    sc_signal< sc_lv<9> > mem_conv2_2_address0;
    sc_signal< sc_logic > mem_conv2_2_ce0;
    sc_signal< sc_logic > mem_conv2_2_we0;
    sc_signal< sc_lv<1> > mem_conv2_2_d0;
    sc_signal< sc_lv<1> > mem_conv2_2_q0;
    sc_signal< sc_lv<9> > mem_conv2_2_address1;
    sc_signal< sc_logic > mem_conv2_2_ce1;
    sc_signal< sc_logic > mem_conv2_2_we1;
    sc_signal< sc_lv<1> > mem_conv2_2_q1;
    sc_signal< sc_lv<9> > mem_conv2_3_address0;
    sc_signal< sc_logic > mem_conv2_3_ce0;
    sc_signal< sc_logic > mem_conv2_3_we0;
    sc_signal< sc_lv<1> > mem_conv2_3_d0;
    sc_signal< sc_lv<1> > mem_conv2_3_q0;
    sc_signal< sc_lv<9> > mem_conv2_3_address1;
    sc_signal< sc_logic > mem_conv2_3_ce1;
    sc_signal< sc_logic > mem_conv2_3_we1;
    sc_signal< sc_lv<1> > mem_conv2_3_q1;
    sc_signal< sc_lv<9> > mem_conv2_4_address0;
    sc_signal< sc_logic > mem_conv2_4_ce0;
    sc_signal< sc_logic > mem_conv2_4_we0;
    sc_signal< sc_lv<1> > mem_conv2_4_d0;
    sc_signal< sc_lv<1> > mem_conv2_4_q0;
    sc_signal< sc_lv<9> > mem_conv2_4_address1;
    sc_signal< sc_logic > mem_conv2_4_ce1;
    sc_signal< sc_logic > mem_conv2_4_we1;
    sc_signal< sc_lv<1> > mem_conv2_4_q1;
    sc_signal< sc_lv<9> > mem_conv2_5_address0;
    sc_signal< sc_logic > mem_conv2_5_ce0;
    sc_signal< sc_logic > mem_conv2_5_we0;
    sc_signal< sc_lv<1> > mem_conv2_5_d0;
    sc_signal< sc_lv<1> > mem_conv2_5_q0;
    sc_signal< sc_lv<9> > mem_conv2_5_address1;
    sc_signal< sc_logic > mem_conv2_5_ce1;
    sc_signal< sc_logic > mem_conv2_5_we1;
    sc_signal< sc_lv<1> > mem_conv2_5_q1;
    sc_signal< sc_lv<9> > mem_conv2_6_address0;
    sc_signal< sc_logic > mem_conv2_6_ce0;
    sc_signal< sc_logic > mem_conv2_6_we0;
    sc_signal< sc_lv<1> > mem_conv2_6_d0;
    sc_signal< sc_lv<1> > mem_conv2_6_q0;
    sc_signal< sc_lv<9> > mem_conv2_6_address1;
    sc_signal< sc_logic > mem_conv2_6_ce1;
    sc_signal< sc_logic > mem_conv2_6_we1;
    sc_signal< sc_lv<1> > mem_conv2_6_q1;
    sc_signal< sc_lv<9> > mem_conv2_7_address0;
    sc_signal< sc_logic > mem_conv2_7_ce0;
    sc_signal< sc_logic > mem_conv2_7_we0;
    sc_signal< sc_lv<1> > mem_conv2_7_d0;
    sc_signal< sc_lv<1> > mem_conv2_7_q0;
    sc_signal< sc_lv<9> > mem_conv2_7_address1;
    sc_signal< sc_logic > mem_conv2_7_ce1;
    sc_signal< sc_logic > mem_conv2_7_we1;
    sc_signal< sc_lv<1> > mem_conv2_7_q1;
    sc_signal< sc_lv<9> > mem_conv2_8_address0;
    sc_signal< sc_logic > mem_conv2_8_ce0;
    sc_signal< sc_logic > mem_conv2_8_we0;
    sc_signal< sc_lv<1> > mem_conv2_8_d0;
    sc_signal< sc_lv<1> > mem_conv2_8_q0;
    sc_signal< sc_lv<9> > mem_conv2_8_address1;
    sc_signal< sc_logic > mem_conv2_8_ce1;
    sc_signal< sc_logic > mem_conv2_8_we1;
    sc_signal< sc_lv<1> > mem_conv2_8_q1;
    sc_signal< sc_lv<9> > mem_conv2_9_address0;
    sc_signal< sc_logic > mem_conv2_9_ce0;
    sc_signal< sc_logic > mem_conv2_9_we0;
    sc_signal< sc_lv<1> > mem_conv2_9_d0;
    sc_signal< sc_lv<1> > mem_conv2_9_q0;
    sc_signal< sc_lv<9> > mem_conv2_9_address1;
    sc_signal< sc_logic > mem_conv2_9_ce1;
    sc_signal< sc_logic > mem_conv2_9_we1;
    sc_signal< sc_lv<1> > mem_conv2_9_q1;
    sc_signal< sc_lv<9> > mem_conv2_10_address0;
    sc_signal< sc_logic > mem_conv2_10_ce0;
    sc_signal< sc_logic > mem_conv2_10_we0;
    sc_signal< sc_lv<1> > mem_conv2_10_d0;
    sc_signal< sc_lv<1> > mem_conv2_10_q0;
    sc_signal< sc_lv<9> > mem_conv2_10_address1;
    sc_signal< sc_logic > mem_conv2_10_ce1;
    sc_signal< sc_logic > mem_conv2_10_we1;
    sc_signal< sc_lv<1> > mem_conv2_10_q1;
    sc_signal< sc_lv<9> > mem_conv2_11_address0;
    sc_signal< sc_logic > mem_conv2_11_ce0;
    sc_signal< sc_logic > mem_conv2_11_we0;
    sc_signal< sc_lv<1> > mem_conv2_11_d0;
    sc_signal< sc_lv<1> > mem_conv2_11_q0;
    sc_signal< sc_lv<9> > mem_conv2_11_address1;
    sc_signal< sc_logic > mem_conv2_11_ce1;
    sc_signal< sc_logic > mem_conv2_11_we1;
    sc_signal< sc_lv<1> > mem_conv2_11_q1;
    sc_signal< sc_lv<9> > mem_conv2_12_address0;
    sc_signal< sc_logic > mem_conv2_12_ce0;
    sc_signal< sc_logic > mem_conv2_12_we0;
    sc_signal< sc_lv<1> > mem_conv2_12_d0;
    sc_signal< sc_lv<1> > mem_conv2_12_q0;
    sc_signal< sc_lv<9> > mem_conv2_12_address1;
    sc_signal< sc_logic > mem_conv2_12_ce1;
    sc_signal< sc_logic > mem_conv2_12_we1;
    sc_signal< sc_lv<1> > mem_conv2_12_q1;
    sc_signal< sc_lv<9> > mem_conv2_13_address0;
    sc_signal< sc_logic > mem_conv2_13_ce0;
    sc_signal< sc_logic > mem_conv2_13_we0;
    sc_signal< sc_lv<1> > mem_conv2_13_d0;
    sc_signal< sc_lv<1> > mem_conv2_13_q0;
    sc_signal< sc_lv<9> > mem_conv2_13_address1;
    sc_signal< sc_logic > mem_conv2_13_ce1;
    sc_signal< sc_logic > mem_conv2_13_we1;
    sc_signal< sc_lv<1> > mem_conv2_13_q1;
    sc_signal< sc_lv<9> > mem_conv2_14_address0;
    sc_signal< sc_logic > mem_conv2_14_ce0;
    sc_signal< sc_logic > mem_conv2_14_we0;
    sc_signal< sc_lv<1> > mem_conv2_14_d0;
    sc_signal< sc_lv<1> > mem_conv2_14_q0;
    sc_signal< sc_lv<9> > mem_conv2_14_address1;
    sc_signal< sc_logic > mem_conv2_14_ce1;
    sc_signal< sc_logic > mem_conv2_14_we1;
    sc_signal< sc_lv<1> > mem_conv2_14_q1;
    sc_signal< sc_lv<9> > mem_conv2_15_address0;
    sc_signal< sc_logic > mem_conv2_15_ce0;
    sc_signal< sc_logic > mem_conv2_15_we0;
    sc_signal< sc_lv<1> > mem_conv2_15_d0;
    sc_signal< sc_lv<1> > mem_conv2_15_q0;
    sc_signal< sc_lv<9> > mem_conv2_15_address1;
    sc_signal< sc_logic > mem_conv2_15_ce1;
    sc_signal< sc_logic > mem_conv2_15_we1;
    sc_signal< sc_lv<1> > mem_conv2_15_q1;
    sc_signal< sc_lv<9> > input_0_address0;
    sc_signal< sc_logic > input_0_ce0;
    sc_signal< sc_logic > input_0_we0;
    sc_signal< sc_lv<1> > input_0_d0;
    sc_signal< sc_lv<1> > input_0_q0;
    sc_signal< sc_lv<1> > input_1_q0;
    sc_signal< sc_lv<1> > input_2_q0;
    sc_signal< sc_lv<1> > input_3_q0;
    sc_signal< sc_lv<1> > input_4_q0;
    sc_signal< sc_lv<1> > input_5_q0;
    sc_signal< sc_lv<1> > input_6_q0;
    sc_signal< sc_lv<1> > input_7_q0;
    sc_signal< sc_lv<1> > input_8_q0;
    sc_signal< sc_lv<1> > input_9_q0;
    sc_signal< sc_lv<1> > input_10_q0;
    sc_signal< sc_lv<1> > input_11_q0;
    sc_signal< sc_lv<1> > input_12_q0;
    sc_signal< sc_lv<1> > input_13_q0;
    sc_signal< sc_lv<1> > input_14_q0;
    sc_signal< sc_lv<1> > input_15_q0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_ap_start;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_ap_done;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_ap_idle;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_0_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_0_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_0_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_1_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_1_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_1_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_2_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_2_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_2_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_2_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_3_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_3_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_3_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_3_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_4_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_4_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_4_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_4_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_4_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_4_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_5_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_5_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_5_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_5_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_5_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_5_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_6_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_6_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_6_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_6_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_6_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_6_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_7_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_7_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_7_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_7_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_7_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_7_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_8_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_8_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_8_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_8_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_8_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_8_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_9_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_9_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_9_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_9_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_9_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_9_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_10_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_10_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_10_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_10_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_10_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_10_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_11_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_11_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_11_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_11_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_11_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_11_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_12_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_12_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_12_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_12_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_12_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_12_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_13_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_13_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_13_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_13_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_13_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_13_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_14_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_14_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_14_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_14_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_14_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_14_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_15_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_15_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_15_q0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_input_15_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_input_15_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_input_15_q1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_0_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_0_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_0_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_0_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_1_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_1_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_1_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_1_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_1_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_2_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_2_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_2_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_2_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_2_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_2_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_3_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_3_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_3_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_3_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_3_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_3_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_4_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_4_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_4_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_4_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_4_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_4_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_4_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_4_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_5_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_5_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_5_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_5_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_5_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_5_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_5_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_5_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_6_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_6_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_6_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_6_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_6_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_6_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_6_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_6_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_7_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_7_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_7_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_7_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_7_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_7_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_7_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_7_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_8_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_8_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_8_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_8_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_8_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_8_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_8_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_8_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_9_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_9_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_9_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_9_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_9_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_9_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_9_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_9_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_10_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_10_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_10_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_10_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_10_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_10_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_10_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_10_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_11_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_11_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_11_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_11_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_11_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_11_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_11_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_11_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_12_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_12_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_12_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_12_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_12_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_12_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_12_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_12_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_13_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_13_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_13_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_13_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_13_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_13_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_13_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_13_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_14_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_14_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_14_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_14_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_14_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_14_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_14_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_14_d1;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_15_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_15_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_15_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_15_d0;
    sc_signal< sc_lv<9> > grp_dut_max_pool_fu_437_output_15_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_15_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_437_output_15_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_437_output_15_d1;
    sc_signal< sc_lv<7> > grp_dut_max_pool_fu_437_M;
    sc_signal< sc_lv<6> > grp_dut_max_pool_fu_437_I;
    sc_signal< sc_logic > grp_dut_conv_fu_479_ap_start;
    sc_signal< sc_logic > grp_dut_conv_fu_479_ap_done;
    sc_signal< sc_logic > grp_dut_conv_fu_479_ap_idle;
    sc_signal< sc_logic > grp_dut_conv_fu_479_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_0_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_0_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_0_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_0_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_1_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_1_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_1_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_1_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_2_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_2_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_2_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_2_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_2_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_3_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_3_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_3_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_3_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_3_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_4_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_4_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_4_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_4_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_4_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_4_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_5_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_5_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_5_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_5_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_5_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_5_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_6_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_6_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_6_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_6_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_6_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_6_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_7_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_7_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_7_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_7_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_7_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_7_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_8_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_8_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_8_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_8_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_8_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_8_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_9_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_9_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_9_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_9_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_9_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_9_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_10_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_10_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_10_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_10_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_10_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_10_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_11_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_11_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_11_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_11_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_11_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_11_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_12_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_12_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_12_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_12_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_12_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_12_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_13_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_13_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_13_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_13_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_13_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_13_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_14_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_14_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_14_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_14_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_14_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_14_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_15_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_15_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_15_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_input_15_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_479_input_15_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_input_15_q1;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_0_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_0_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_1_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_1_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_2_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_2_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_2_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_3_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_3_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_3_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_4_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_4_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_4_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_4_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_5_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_5_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_5_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_5_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_6_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_6_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_6_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_6_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_7_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_7_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_7_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_7_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_8_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_8_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_8_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_8_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_9_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_9_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_9_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_9_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_10_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_10_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_10_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_10_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_11_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_11_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_11_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_11_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_12_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_12_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_12_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_12_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_13_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_13_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_13_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_13_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_14_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_14_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_14_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_14_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_output_15_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_15_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_output_15_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_output_15_d0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_0_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_0_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_0_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_1_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_1_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_1_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_2_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_2_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_2_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_3_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_3_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_3_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_4_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_4_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_4_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_5_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_5_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_5_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_6_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_6_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_6_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_7_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_7_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_7_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_8_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_8_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_8_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_9_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_9_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_9_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_10_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_10_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_10_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_11_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_11_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_11_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_12_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_12_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_12_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_13_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_13_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_13_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_14_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_14_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_14_V_q0;
    sc_signal< sc_lv<9> > grp_dut_conv_fu_479_threshold_15_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_479_threshold_15_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_479_threshold_15_V_q0;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_479_M;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_479_N;
    sc_signal< sc_lv<6> > grp_dut_conv_fu_479_I;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_479_L;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_ap_start;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_ap_done;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_ap_idle;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_input_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_input_0_ce0;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_input_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_input_0_ce1;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_input_1_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_input_1_ce0;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_input_1_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_input_1_ce1;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_output_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_0_ce0;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_579_output_0_d0;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_output_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_0_ce1;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_579_output_0_d1;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_output_1_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_1_ce0;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_579_output_1_d0;
    sc_signal< sc_lv<9> > grp_dut_reshape_fu_579_output_1_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_1_ce1;
    sc_signal< sc_logic > grp_dut_reshape_fu_579_output_1_we1;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_579_output_1_d1;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_ap_start;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_ap_done;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input_r_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input_r_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input1_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input1_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input2_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input2_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input3_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input3_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input4_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input4_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input5_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input5_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input6_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input6_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input7_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input7_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input8_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input8_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input9_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input9_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input10_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input10_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input11_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input11_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input12_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input12_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input13_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input13_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input14_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input14_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_input15_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_input15_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_1_fu_587_output_r_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_output_r_ce0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_587_output_r_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_1_fu_587_output_r_d0;
    sc_signal< sc_logic > grp_dut_dense_fu_612_ap_start;
    sc_signal< sc_logic > grp_dut_dense_fu_612_ap_done;
    sc_signal< sc_logic > grp_dut_dense_fu_612_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_fu_612_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_dense_fu_612_input_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_612_input_0_ce0;
    sc_signal< sc_lv<9> > grp_dut_dense_fu_612_output_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_612_output_0_ce0;
    sc_signal< sc_logic > grp_dut_dense_fu_612_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_fu_612_output_0_d0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_ap_start;
    sc_signal< sc_logic > grp_dut_pad_fu_622_ap_done;
    sc_signal< sc_logic > grp_dut_pad_fu_622_ap_idle;
    sc_signal< sc_logic > grp_dut_pad_fu_622_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_0_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_1_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_2_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_2_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_3_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_3_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_4_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_4_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_4_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_5_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_5_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_5_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_6_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_6_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_6_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_7_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_7_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_7_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_8_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_8_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_8_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_9_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_9_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_9_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_10_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_10_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_10_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_11_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_11_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_11_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_12_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_12_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_12_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_13_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_13_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_13_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_14_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_14_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_14_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_input_15_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_input_15_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_input_15_q0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_0_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_0_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_1_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_1_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_2_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_2_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_2_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_3_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_3_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_3_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_4_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_4_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_4_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_4_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_5_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_5_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_5_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_5_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_6_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_6_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_6_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_6_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_7_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_7_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_7_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_7_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_8_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_8_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_8_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_8_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_9_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_9_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_9_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_9_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_10_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_10_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_10_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_10_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_11_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_11_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_11_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_11_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_12_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_12_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_12_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_12_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_13_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_13_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_13_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_13_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_14_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_14_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_14_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_14_d0;
    sc_signal< sc_lv<9> > grp_dut_pad_fu_622_output_15_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_15_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_622_output_15_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_622_output_15_d0;
    sc_signal< sc_lv<7> > grp_dut_pad_fu_622_M;
    sc_signal< sc_lv<6> > grp_dut_pad_fu_622_I;
    sc_signal< sc_lv<4> > i_reg_391;
    sc_signal< sc_lv<1> > exitcond_fu_696_p2;
    sc_signal< sc_lv<6> > Hi_assign_reg_402;
    sc_signal< sc_lv<32> > output_V_reg_413;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_1623;
    sc_signal< sc_lv<4> > max_id_V_reg_426;
    sc_signal< sc_logic > ap_reg_grp_dut_max_pool_fu_437_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_1638;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_1645;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_1653;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_1660;
    sc_signal< sc_logic > ap_reg_grp_dut_conv_fu_479_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_1673;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_1680;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_1688;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_1695;
    sc_signal< sc_logic > ap_reg_grp_dut_reshape_fu_579_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_1738;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_1745;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_1_fu_587_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_1754;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_17;
    sc_signal< bool > ap_sig_1761;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_fu_612_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_18;
    sc_signal< bool > ap_sig_1786;
    sc_signal< sc_logic > ap_reg_grp_dut_pad_fu_622_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_1813;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_1821;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_1828;
    sc_signal< sc_lv<64> > newIndex1_fu_721_p1;
    sc_signal< sc_lv<64> > newIndex32_i_fu_736_p1;
    sc_signal< sc_lv<3> > tmp_fu_676_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast3_fu_692_p1;
    sc_signal< sc_lv<8> > Hi_assign_cast4_fu_688_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_716_p2;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_st1_fsm_0;
    static const sc_lv<22> ap_ST_st2_fsm_1;
    static const sc_lv<22> ap_ST_st3_fsm_2;
    static const sc_lv<22> ap_ST_st4_fsm_3;
    static const sc_lv<22> ap_ST_st5_fsm_4;
    static const sc_lv<22> ap_ST_st6_fsm_5;
    static const sc_lv<22> ap_ST_st7_fsm_6;
    static const sc_lv<22> ap_ST_st8_fsm_7;
    static const sc_lv<22> ap_ST_st9_fsm_8;
    static const sc_lv<22> ap_ST_st10_fsm_9;
    static const sc_lv<22> ap_ST_st11_fsm_10;
    static const sc_lv<22> ap_ST_st12_fsm_11;
    static const sc_lv<22> ap_ST_st13_fsm_12;
    static const sc_lv<22> ap_ST_st14_fsm_13;
    static const sc_lv<22> ap_ST_st15_fsm_14;
    static const sc_lv<22> ap_ST_st16_fsm_15;
    static const sc_lv<22> ap_ST_st17_fsm_16;
    static const sc_lv<22> ap_ST_st18_fsm_17;
    static const sc_lv<22> ap_ST_st19_fsm_18;
    static const sc_lv<22> ap_ST_st20_fsm_19;
    static const sc_lv<22> ap_ST_st21_fsm_20;
    static const sc_lv<22> ap_ST_st22_fsm_21;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<4> ap_const_lv4_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast3_fu_692_p1();
    void thread_Hi_assign_cast4_fu_688_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_1623();
    void thread_ap_sig_1638();
    void thread_ap_sig_1645();
    void thread_ap_sig_1653();
    void thread_ap_sig_1660();
    void thread_ap_sig_1673();
    void thread_ap_sig_1680();
    void thread_ap_sig_1688();
    void thread_ap_sig_1695();
    void thread_ap_sig_1738();
    void thread_ap_sig_1745();
    void thread_ap_sig_1754();
    void thread_ap_sig_1761();
    void thread_ap_sig_1786();
    void thread_ap_sig_1813();
    void thread_ap_sig_1821();
    void thread_ap_sig_1828();
    void thread_ap_sig_302();
    void thread_ap_sig_314();
    void thread_ap_sig_324();
    void thread_ap_sig_339();
    void thread_ap_sig_345();
    void thread_ap_sig_360();
    void thread_ap_sig_37();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st18_fsm_17();
    void thread_ap_sig_cseq_ST_st19_fsm_18();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond1_fu_664_p2();
    void thread_exitcond_fu_696_p2();
    void thread_exitcond_i_fu_730_p2();
    void thread_grp_dut_conv_fu_479_I();
    void thread_grp_dut_conv_fu_479_L();
    void thread_grp_dut_conv_fu_479_M();
    void thread_grp_dut_conv_fu_479_N();
    void thread_grp_dut_conv_fu_479_ap_start();
    void thread_grp_dut_conv_fu_479_input_0_q0();
    void thread_grp_dut_conv_fu_479_input_0_q1();
    void thread_grp_dut_conv_fu_479_input_10_q0();
    void thread_grp_dut_conv_fu_479_input_10_q1();
    void thread_grp_dut_conv_fu_479_input_11_q0();
    void thread_grp_dut_conv_fu_479_input_11_q1();
    void thread_grp_dut_conv_fu_479_input_12_q0();
    void thread_grp_dut_conv_fu_479_input_12_q1();
    void thread_grp_dut_conv_fu_479_input_13_q0();
    void thread_grp_dut_conv_fu_479_input_13_q1();
    void thread_grp_dut_conv_fu_479_input_14_q0();
    void thread_grp_dut_conv_fu_479_input_14_q1();
    void thread_grp_dut_conv_fu_479_input_15_q0();
    void thread_grp_dut_conv_fu_479_input_15_q1();
    void thread_grp_dut_conv_fu_479_input_1_q0();
    void thread_grp_dut_conv_fu_479_input_1_q1();
    void thread_grp_dut_conv_fu_479_input_2_q0();
    void thread_grp_dut_conv_fu_479_input_2_q1();
    void thread_grp_dut_conv_fu_479_input_3_q0();
    void thread_grp_dut_conv_fu_479_input_3_q1();
    void thread_grp_dut_conv_fu_479_input_4_q0();
    void thread_grp_dut_conv_fu_479_input_4_q1();
    void thread_grp_dut_conv_fu_479_input_5_q0();
    void thread_grp_dut_conv_fu_479_input_5_q1();
    void thread_grp_dut_conv_fu_479_input_6_q0();
    void thread_grp_dut_conv_fu_479_input_6_q1();
    void thread_grp_dut_conv_fu_479_input_7_q0();
    void thread_grp_dut_conv_fu_479_input_7_q1();
    void thread_grp_dut_conv_fu_479_input_8_q0();
    void thread_grp_dut_conv_fu_479_input_8_q1();
    void thread_grp_dut_conv_fu_479_input_9_q0();
    void thread_grp_dut_conv_fu_479_input_9_q1();
    void thread_grp_dut_conv_fu_479_threshold_0_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_10_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_11_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_12_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_13_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_14_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_15_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_1_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_2_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_3_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_4_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_5_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_6_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_7_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_8_V_q0();
    void thread_grp_dut_conv_fu_479_threshold_9_V_q0();
    void thread_grp_dut_dense_1_fu_587_ap_start();
    void thread_grp_dut_dense_fu_612_ap_start();
    void thread_grp_dut_max_pool_fu_437_I();
    void thread_grp_dut_max_pool_fu_437_M();
    void thread_grp_dut_max_pool_fu_437_ap_start();
    void thread_grp_dut_max_pool_fu_437_input_0_q0();
    void thread_grp_dut_max_pool_fu_437_input_0_q1();
    void thread_grp_dut_max_pool_fu_437_input_10_q0();
    void thread_grp_dut_max_pool_fu_437_input_10_q1();
    void thread_grp_dut_max_pool_fu_437_input_11_q0();
    void thread_grp_dut_max_pool_fu_437_input_11_q1();
    void thread_grp_dut_max_pool_fu_437_input_12_q0();
    void thread_grp_dut_max_pool_fu_437_input_12_q1();
    void thread_grp_dut_max_pool_fu_437_input_13_q0();
    void thread_grp_dut_max_pool_fu_437_input_13_q1();
    void thread_grp_dut_max_pool_fu_437_input_14_q0();
    void thread_grp_dut_max_pool_fu_437_input_14_q1();
    void thread_grp_dut_max_pool_fu_437_input_15_q0();
    void thread_grp_dut_max_pool_fu_437_input_15_q1();
    void thread_grp_dut_max_pool_fu_437_input_1_q0();
    void thread_grp_dut_max_pool_fu_437_input_1_q1();
    void thread_grp_dut_max_pool_fu_437_input_2_q0();
    void thread_grp_dut_max_pool_fu_437_input_2_q1();
    void thread_grp_dut_max_pool_fu_437_input_3_q0();
    void thread_grp_dut_max_pool_fu_437_input_3_q1();
    void thread_grp_dut_max_pool_fu_437_input_4_q0();
    void thread_grp_dut_max_pool_fu_437_input_4_q1();
    void thread_grp_dut_max_pool_fu_437_input_5_q0();
    void thread_grp_dut_max_pool_fu_437_input_5_q1();
    void thread_grp_dut_max_pool_fu_437_input_6_q0();
    void thread_grp_dut_max_pool_fu_437_input_6_q1();
    void thread_grp_dut_max_pool_fu_437_input_7_q0();
    void thread_grp_dut_max_pool_fu_437_input_7_q1();
    void thread_grp_dut_max_pool_fu_437_input_8_q0();
    void thread_grp_dut_max_pool_fu_437_input_8_q1();
    void thread_grp_dut_max_pool_fu_437_input_9_q0();
    void thread_grp_dut_max_pool_fu_437_input_9_q1();
    void thread_grp_dut_pad_fu_622_I();
    void thread_grp_dut_pad_fu_622_M();
    void thread_grp_dut_pad_fu_622_ap_start();
    void thread_grp_dut_pad_fu_622_input_0_q0();
    void thread_grp_dut_pad_fu_622_input_10_q0();
    void thread_grp_dut_pad_fu_622_input_11_q0();
    void thread_grp_dut_pad_fu_622_input_12_q0();
    void thread_grp_dut_pad_fu_622_input_13_q0();
    void thread_grp_dut_pad_fu_622_input_14_q0();
    void thread_grp_dut_pad_fu_622_input_15_q0();
    void thread_grp_dut_pad_fu_622_input_1_q0();
    void thread_grp_dut_pad_fu_622_input_2_q0();
    void thread_grp_dut_pad_fu_622_input_3_q0();
    void thread_grp_dut_pad_fu_622_input_4_q0();
    void thread_grp_dut_pad_fu_622_input_5_q0();
    void thread_grp_dut_pad_fu_622_input_6_q0();
    void thread_grp_dut_pad_fu_622_input_7_q0();
    void thread_grp_dut_pad_fu_622_input_8_q0();
    void thread_grp_dut_pad_fu_622_input_9_q0();
    void thread_grp_dut_reshape_fu_579_ap_start();
    void thread_i_2_fu_670_p2();
    void thread_i_3_fu_741_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_0_d0();
    void thread_input_0_we0();
    void thread_j_fu_702_p2();
    void thread_max_id_V_cast2_fu_726_p1();
    void thread_mem_conv1_0_address0();
    void thread_mem_conv1_0_address1();
    void thread_mem_conv1_0_ce0();
    void thread_mem_conv1_0_ce1();
    void thread_mem_conv1_0_d0();
    void thread_mem_conv1_0_d1();
    void thread_mem_conv1_0_we0();
    void thread_mem_conv1_0_we1();
    void thread_mem_conv1_10_address0();
    void thread_mem_conv1_10_address1();
    void thread_mem_conv1_10_ce0();
    void thread_mem_conv1_10_ce1();
    void thread_mem_conv1_10_d0();
    void thread_mem_conv1_10_we0();
    void thread_mem_conv1_10_we1();
    void thread_mem_conv1_11_address0();
    void thread_mem_conv1_11_address1();
    void thread_mem_conv1_11_ce0();
    void thread_mem_conv1_11_ce1();
    void thread_mem_conv1_11_d0();
    void thread_mem_conv1_11_we0();
    void thread_mem_conv1_11_we1();
    void thread_mem_conv1_12_address0();
    void thread_mem_conv1_12_address1();
    void thread_mem_conv1_12_ce0();
    void thread_mem_conv1_12_ce1();
    void thread_mem_conv1_12_d0();
    void thread_mem_conv1_12_we0();
    void thread_mem_conv1_12_we1();
    void thread_mem_conv1_13_address0();
    void thread_mem_conv1_13_address1();
    void thread_mem_conv1_13_ce0();
    void thread_mem_conv1_13_ce1();
    void thread_mem_conv1_13_d0();
    void thread_mem_conv1_13_we0();
    void thread_mem_conv1_13_we1();
    void thread_mem_conv1_14_address0();
    void thread_mem_conv1_14_address1();
    void thread_mem_conv1_14_ce0();
    void thread_mem_conv1_14_ce1();
    void thread_mem_conv1_14_d0();
    void thread_mem_conv1_14_we0();
    void thread_mem_conv1_14_we1();
    void thread_mem_conv1_15_address0();
    void thread_mem_conv1_15_address1();
    void thread_mem_conv1_15_ce0();
    void thread_mem_conv1_15_ce1();
    void thread_mem_conv1_15_d0();
    void thread_mem_conv1_15_we0();
    void thread_mem_conv1_15_we1();
    void thread_mem_conv1_1_address0();
    void thread_mem_conv1_1_address1();
    void thread_mem_conv1_1_ce0();
    void thread_mem_conv1_1_ce1();
    void thread_mem_conv1_1_d0();
    void thread_mem_conv1_1_d1();
    void thread_mem_conv1_1_we0();
    void thread_mem_conv1_1_we1();
    void thread_mem_conv1_2_address0();
    void thread_mem_conv1_2_address1();
    void thread_mem_conv1_2_ce0();
    void thread_mem_conv1_2_ce1();
    void thread_mem_conv1_2_d0();
    void thread_mem_conv1_2_we0();
    void thread_mem_conv1_2_we1();
    void thread_mem_conv1_3_address0();
    void thread_mem_conv1_3_address1();
    void thread_mem_conv1_3_ce0();
    void thread_mem_conv1_3_ce1();
    void thread_mem_conv1_3_d0();
    void thread_mem_conv1_3_we0();
    void thread_mem_conv1_3_we1();
    void thread_mem_conv1_4_address0();
    void thread_mem_conv1_4_address1();
    void thread_mem_conv1_4_ce0();
    void thread_mem_conv1_4_ce1();
    void thread_mem_conv1_4_d0();
    void thread_mem_conv1_4_we0();
    void thread_mem_conv1_4_we1();
    void thread_mem_conv1_5_address0();
    void thread_mem_conv1_5_address1();
    void thread_mem_conv1_5_ce0();
    void thread_mem_conv1_5_ce1();
    void thread_mem_conv1_5_d0();
    void thread_mem_conv1_5_we0();
    void thread_mem_conv1_5_we1();
    void thread_mem_conv1_6_address0();
    void thread_mem_conv1_6_address1();
    void thread_mem_conv1_6_ce0();
    void thread_mem_conv1_6_ce1();
    void thread_mem_conv1_6_d0();
    void thread_mem_conv1_6_we0();
    void thread_mem_conv1_6_we1();
    void thread_mem_conv1_7_address0();
    void thread_mem_conv1_7_address1();
    void thread_mem_conv1_7_ce0();
    void thread_mem_conv1_7_ce1();
    void thread_mem_conv1_7_d0();
    void thread_mem_conv1_7_we0();
    void thread_mem_conv1_7_we1();
    void thread_mem_conv1_8_address0();
    void thread_mem_conv1_8_address1();
    void thread_mem_conv1_8_ce0();
    void thread_mem_conv1_8_ce1();
    void thread_mem_conv1_8_d0();
    void thread_mem_conv1_8_we0();
    void thread_mem_conv1_8_we1();
    void thread_mem_conv1_9_address0();
    void thread_mem_conv1_9_address1();
    void thread_mem_conv1_9_ce0();
    void thread_mem_conv1_9_ce1();
    void thread_mem_conv1_9_d0();
    void thread_mem_conv1_9_we0();
    void thread_mem_conv1_9_we1();
    void thread_mem_conv2_0_address0();
    void thread_mem_conv2_0_address1();
    void thread_mem_conv2_0_ce0();
    void thread_mem_conv2_0_ce1();
    void thread_mem_conv2_0_d0();
    void thread_mem_conv2_0_we0();
    void thread_mem_conv2_0_we1();
    void thread_mem_conv2_10_address0();
    void thread_mem_conv2_10_address1();
    void thread_mem_conv2_10_ce0();
    void thread_mem_conv2_10_ce1();
    void thread_mem_conv2_10_d0();
    void thread_mem_conv2_10_we0();
    void thread_mem_conv2_10_we1();
    void thread_mem_conv2_11_address0();
    void thread_mem_conv2_11_address1();
    void thread_mem_conv2_11_ce0();
    void thread_mem_conv2_11_ce1();
    void thread_mem_conv2_11_d0();
    void thread_mem_conv2_11_we0();
    void thread_mem_conv2_11_we1();
    void thread_mem_conv2_12_address0();
    void thread_mem_conv2_12_address1();
    void thread_mem_conv2_12_ce0();
    void thread_mem_conv2_12_ce1();
    void thread_mem_conv2_12_d0();
    void thread_mem_conv2_12_we0();
    void thread_mem_conv2_12_we1();
    void thread_mem_conv2_13_address0();
    void thread_mem_conv2_13_address1();
    void thread_mem_conv2_13_ce0();
    void thread_mem_conv2_13_ce1();
    void thread_mem_conv2_13_d0();
    void thread_mem_conv2_13_we0();
    void thread_mem_conv2_13_we1();
    void thread_mem_conv2_14_address0();
    void thread_mem_conv2_14_address1();
    void thread_mem_conv2_14_ce0();
    void thread_mem_conv2_14_ce1();
    void thread_mem_conv2_14_d0();
    void thread_mem_conv2_14_we0();
    void thread_mem_conv2_14_we1();
    void thread_mem_conv2_15_address0();
    void thread_mem_conv2_15_address1();
    void thread_mem_conv2_15_ce0();
    void thread_mem_conv2_15_ce1();
    void thread_mem_conv2_15_d0();
    void thread_mem_conv2_15_we0();
    void thread_mem_conv2_15_we1();
    void thread_mem_conv2_1_address0();
    void thread_mem_conv2_1_address1();
    void thread_mem_conv2_1_ce0();
    void thread_mem_conv2_1_ce1();
    void thread_mem_conv2_1_d0();
    void thread_mem_conv2_1_we0();
    void thread_mem_conv2_1_we1();
    void thread_mem_conv2_2_address0();
    void thread_mem_conv2_2_address1();
    void thread_mem_conv2_2_ce0();
    void thread_mem_conv2_2_ce1();
    void thread_mem_conv2_2_d0();
    void thread_mem_conv2_2_we0();
    void thread_mem_conv2_2_we1();
    void thread_mem_conv2_3_address0();
    void thread_mem_conv2_3_address1();
    void thread_mem_conv2_3_ce0();
    void thread_mem_conv2_3_ce1();
    void thread_mem_conv2_3_d0();
    void thread_mem_conv2_3_we0();
    void thread_mem_conv2_3_we1();
    void thread_mem_conv2_4_address0();
    void thread_mem_conv2_4_address1();
    void thread_mem_conv2_4_ce0();
    void thread_mem_conv2_4_ce1();
    void thread_mem_conv2_4_d0();
    void thread_mem_conv2_4_we0();
    void thread_mem_conv2_4_we1();
    void thread_mem_conv2_5_address0();
    void thread_mem_conv2_5_address1();
    void thread_mem_conv2_5_ce0();
    void thread_mem_conv2_5_ce1();
    void thread_mem_conv2_5_d0();
    void thread_mem_conv2_5_we0();
    void thread_mem_conv2_5_we1();
    void thread_mem_conv2_6_address0();
    void thread_mem_conv2_6_address1();
    void thread_mem_conv2_6_ce0();
    void thread_mem_conv2_6_ce1();
    void thread_mem_conv2_6_d0();
    void thread_mem_conv2_6_we0();
    void thread_mem_conv2_6_we1();
    void thread_mem_conv2_7_address0();
    void thread_mem_conv2_7_address1();
    void thread_mem_conv2_7_ce0();
    void thread_mem_conv2_7_ce1();
    void thread_mem_conv2_7_d0();
    void thread_mem_conv2_7_we0();
    void thread_mem_conv2_7_we1();
    void thread_mem_conv2_8_address0();
    void thread_mem_conv2_8_address1();
    void thread_mem_conv2_8_ce0();
    void thread_mem_conv2_8_ce1();
    void thread_mem_conv2_8_d0();
    void thread_mem_conv2_8_we0();
    void thread_mem_conv2_8_we1();
    void thread_mem_conv2_9_address0();
    void thread_mem_conv2_9_address1();
    void thread_mem_conv2_9_ce0();
    void thread_mem_conv2_9_ce1();
    void thread_mem_conv2_9_d0();
    void thread_mem_conv2_9_we0();
    void thread_mem_conv2_9_we1();
    void thread_newIndex1_fu_721_p1();
    void thread_newIndex32_i_fu_736_p1();
    void thread_phitmp_i_fu_747_p3();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_tmp_7_fu_716_p2();
    void thread_tmp_fu_676_p1();
    void thread_tmp_s_fu_680_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
