// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s_HH_
#define _relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s : public sc_module {
    // Port declarations 17
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > data_0_V_read;
    sc_in< sc_lv<32> > data_1_V_read;
    sc_in< sc_lv<32> > data_2_V_read;
    sc_in< sc_lv<32> > data_3_V_read;
    sc_in< sc_lv<32> > data_4_V_read;
    sc_in< sc_lv<32> > data_5_V_read;
    sc_in< sc_lv<32> > data_6_V_read;
    sc_in< sc_lv<32> > data_7_V_read;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_out< sc_lv<32> > ap_return_4;
    sc_out< sc_lv<32> > ap_return_5;
    sc_out< sc_lv<32> > ap_return_6;
    sc_out< sc_lv<32> > ap_return_7;


    // Module declarations
    relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s(sc_module_name name);
    SC_HAS_PROCESS(relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s);

    ~relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > tmp_2_fu_80_p2;
    sc_signal< sc_lv<31> > tmp_fu_86_p1;
    sc_signal< sc_lv<31> > res_0_V_write_assign_fu_90_p3;
    sc_signal< sc_lv<1> > tmp_2_1_fu_102_p2;
    sc_signal< sc_lv<31> > tmp_10_fu_108_p1;
    sc_signal< sc_lv<31> > res_1_V_write_assign_fu_112_p3;
    sc_signal< sc_lv<1> > tmp_2_2_fu_124_p2;
    sc_signal< sc_lv<31> > tmp_11_fu_130_p1;
    sc_signal< sc_lv<31> > res_2_V_write_assign_fu_134_p3;
    sc_signal< sc_lv<1> > tmp_2_3_fu_146_p2;
    sc_signal< sc_lv<31> > tmp_12_fu_152_p1;
    sc_signal< sc_lv<31> > res_3_V_write_assign_fu_156_p3;
    sc_signal< sc_lv<1> > tmp_2_4_fu_168_p2;
    sc_signal< sc_lv<31> > tmp_13_fu_174_p1;
    sc_signal< sc_lv<31> > res_4_V_write_assign_fu_178_p3;
    sc_signal< sc_lv<1> > tmp_2_5_fu_190_p2;
    sc_signal< sc_lv<31> > tmp_14_fu_196_p1;
    sc_signal< sc_lv<31> > res_5_V_write_assign_fu_200_p3;
    sc_signal< sc_lv<1> > tmp_2_6_fu_212_p2;
    sc_signal< sc_lv<31> > tmp_15_fu_218_p1;
    sc_signal< sc_lv<31> > res_6_V_write_assign_fu_222_p3;
    sc_signal< sc_lv<1> > tmp_2_7_fu_234_p2;
    sc_signal< sc_lv<31> > tmp_16_fu_240_p1;
    sc_signal< sc_lv<31> > res_7_V_write_assign_fu_244_p3;
    sc_signal< sc_lv<32> > res_0_V_write_assign_cast_fu_98_p1;
    sc_signal< sc_lv<32> > res_1_V_write_assign_cast_fu_120_p1;
    sc_signal< sc_lv<32> > res_2_V_write_assign_cast_fu_142_p1;
    sc_signal< sc_lv<32> > res_3_V_write_assign_cast_fu_164_p1;
    sc_signal< sc_lv<32> > res_4_V_write_assign_cast_fu_186_p1;
    sc_signal< sc_lv<32> > res_5_V_write_assign_cast_fu_208_p1;
    sc_signal< sc_lv<32> > res_6_V_write_assign_cast_fu_230_p1;
    sc_signal< sc_lv<32> > res_7_V_write_assign_cast_fu_252_p1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_res_0_V_write_assign_cast_fu_98_p1();
    void thread_res_0_V_write_assign_fu_90_p3();
    void thread_res_1_V_write_assign_cast_fu_120_p1();
    void thread_res_1_V_write_assign_fu_112_p3();
    void thread_res_2_V_write_assign_cast_fu_142_p1();
    void thread_res_2_V_write_assign_fu_134_p3();
    void thread_res_3_V_write_assign_cast_fu_164_p1();
    void thread_res_3_V_write_assign_fu_156_p3();
    void thread_res_4_V_write_assign_cast_fu_186_p1();
    void thread_res_4_V_write_assign_fu_178_p3();
    void thread_res_5_V_write_assign_cast_fu_208_p1();
    void thread_res_5_V_write_assign_fu_200_p3();
    void thread_res_6_V_write_assign_cast_fu_230_p1();
    void thread_res_6_V_write_assign_fu_222_p3();
    void thread_res_7_V_write_assign_cast_fu_252_p1();
    void thread_res_7_V_write_assign_fu_244_p3();
    void thread_tmp_10_fu_108_p1();
    void thread_tmp_11_fu_130_p1();
    void thread_tmp_12_fu_152_p1();
    void thread_tmp_13_fu_174_p1();
    void thread_tmp_14_fu_196_p1();
    void thread_tmp_15_fu_218_p1();
    void thread_tmp_16_fu_240_p1();
    void thread_tmp_2_1_fu_102_p2();
    void thread_tmp_2_2_fu_124_p2();
    void thread_tmp_2_3_fu_146_p2();
    void thread_tmp_2_4_fu_168_p2();
    void thread_tmp_2_5_fu_190_p2();
    void thread_tmp_2_6_fu_212_p2();
    void thread_tmp_2_7_fu_234_p2();
    void thread_tmp_2_fu_80_p2();
    void thread_tmp_fu_86_p1();
};

}

using namespace ap_rtl;

#endif
