TOPLEVEL = Merge
MODULE = merge_test
VERILOG_SOURCES = $(WORKDIR)/gen/Merge.v $(WORKDIR)/gen/DelayElementSim_*.v
include $(shell cocotb-config --makefiles)/Makefile.sim