![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg)

Example to show that it is possible to use [Logisim Evolution](https://github.com/logisim-evolution/logisim-evolution) to create chip layouts for TinyTapeout.

This example implements the following circuit:

![circuit](https://raw.githubusercontent.com/89Mods/tt02-logisim-example/main/circuit.png)

After exporting the project from Logisim as Verilog, only a few lines of code need to be modified on the export to make it usable with TinyTapeout.

## TODO
 - Document the changes needed on the export to make it work
