// Seed: 441900485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  integer id_8 (
      .id_0(id_7),
      .id_1(id_3),
      .id_2(id_6),
      .id_3(1 == id_4),
      .id_4(1),
      .id_5(id_1)
  );
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  logic id_2,
    output logic id_3
);
  supply0 id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  notif1 primCall (id_1, id_2, id_5);
  always @* begin : LABEL_0
    id_1 <= 1;
  end
  reg  id_6 = 1;
  wire id_7;
  always @(posedge 1 or posedge id_2) begin : LABEL_0
    id_5 = id_5;
  end
  initial begin : LABEL_0
    id_1 <= 1;
    id_3 <= id_2;
    id_7 += id_5;
    id_6 <= 1;
  end
endmodule
