// Seed: 3128722482
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7,
    output tri1 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri id_11,
    output supply1 id_12,
    input tri1 id_13,
    output wire id_14,
    output tri1 id_15,
    input uwire id_16,
    output wand id_17,
    output wire id_18,
    output tri1 id_19,
    input wand id_20,
    output tri id_21,
    input wand id_22,
    output supply0 id_23,
    output uwire id_24,
    output uwire id_25,
    input uwire id_26,
    input wire id_27,
    input uwire id_28,
    input uwire id_29,
    input tri id_30,
    output wire id_31,
    output wand id_32,
    input wand id_33,
    output uwire id_34,
    output wand id_35
);
  assign id_34 = id_28;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6,
    input supply1 id_7
);
  assign id_5 = id_3;
  wire id_9;
  module_0(
      id_4,
      id_1,
      id_1,
      id_4,
      id_3,
      id_5,
      id_5,
      id_1,
      id_5,
      id_4,
      id_4,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_2,
      id_4,
      id_4,
      id_5,
      id_2,
      id_4,
      id_2,
      id_5,
      id_4,
      id_5,
      id_3,
      id_6,
      id_3,
      id_0,
      id_2,
      id_5,
      id_5,
      id_6,
      id_4,
      id_5
  );
endmodule
