<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › include › mach › defBF544.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF544.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF544_H</span>
<span class="cp">#define _DEF_BF544_H</span>

<span class="cm">/* Include defBF54x_base.h for the set of #defines that are common to all ADSP-BF54x processors */</span>
<span class="cp">#include &quot;defBF54x_base.h&quot;</span>

<span class="cm">/* The following are the #defines needed by ADSP-BF544 that are not in the common header */</span>

<span class="cm">/* Timer Registers */</span>

<span class="cp">#define                    TIMER8_CONFIG  0xffc00600   </span><span class="cm">/* Timer 8 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER8_COUNTER  0xffc00604   </span><span class="cm">/* Timer 8 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER8_PERIOD  0xffc00608   </span><span class="cm">/* Timer 8 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER8_WIDTH  0xffc0060c   </span><span class="cm">/* Timer 8 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER9_CONFIG  0xffc00610   </span><span class="cm">/* Timer 9 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER9_COUNTER  0xffc00614   </span><span class="cm">/* Timer 9 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER9_PERIOD  0xffc00618   </span><span class="cm">/* Timer 9 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER9_WIDTH  0xffc0061c   </span><span class="cm">/* Timer 9 Width Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER10_CONFIG  0xffc00620   </span><span class="cm">/* Timer 10 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  TIMER10_COUNTER  0xffc00624   </span><span class="cm">/* Timer 10 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER10_PERIOD  0xffc00628   </span><span class="cm">/* Timer 10 Period Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER10_WIDTH  0xffc0062c   </span><span class="cm">/* Timer 10 Width Register */</span><span class="cp"></span>

<span class="cm">/* Timer Group of 3 Registers */</span>

<span class="cp">#define                    TIMER_ENABLE1  0xffc00640   </span><span class="cm">/* Timer Group of 3 Enable Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER_DISABLE1  0xffc00644   </span><span class="cm">/* Timer Group of 3 Disable Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER_STATUS1  0xffc00648   </span><span class="cm">/* Timer Group of 3 Status Register */</span><span class="cp"></span>

<span class="cm">/* EPPI0 Registers */</span>

<span class="cp">#define                     EPPI0_STATUS  0xffc01000   </span><span class="cm">/* EPPI0 Status Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_HCOUNT  0xffc01004   </span><span class="cm">/* EPPI0 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_HDELAY  0xffc01008   </span><span class="cm">/* EPPI0 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_VCOUNT  0xffc0100c   </span><span class="cm">/* EPPI0 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_VDELAY  0xffc01010   </span><span class="cm">/* EPPI0 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                      EPPI0_FRAME  0xffc01014   </span><span class="cm">/* EPPI0 Lines per Frame Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI0_LINE  0xffc01018   </span><span class="cm">/* EPPI0 Samples per Line Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_CLKDIV  0xffc0101c   </span><span class="cm">/* EPPI0 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define                    EPPI0_CONTROL  0xffc01020   </span><span class="cm">/* EPPI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI0_FS1W_HBL  0xffc01024   </span><span class="cm">/* EPPI0 FS1 Width Register / EPPI0 Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI0_FS1P_AVPL  0xffc01028   </span><span class="cm">/* EPPI0 FS1 Period Register / EPPI0 Active Video Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI0_FS2W_LVB  0xffc0102c   </span><span class="cm">/* EPPI0 FS2 Width Register / EPPI0 Lines of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI0_FS2P_LAVF  0xffc01030   </span><span class="cm">/* EPPI0 FS2 Period Register/ EPPI0 Lines of Active Video Per Field Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI0_CLIP  0xffc01034   </span><span class="cm">/* EPPI0 Clipping Register */</span><span class="cp"></span>

<span class="cm">/* Two Wire Interface Registers (TWI1) */</span>

<span class="cp">#define                     TWI1_REGBASE  0xffc02200</span>
<span class="cp">#define                      TWI1_CLKDIV  0xffc02200   </span><span class="cm">/* Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                     TWI1_CONTROL  0xffc02204   </span><span class="cm">/* TWI Control Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_SLAVE_CTL  0xffc02208   </span><span class="cm">/* TWI Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_SLAVE_STAT  0xffc0220c   </span><span class="cm">/* TWI Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_SLAVE_ADDR  0xffc02210   </span><span class="cm">/* TWI Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_MASTER_CTL  0xffc02214   </span><span class="cm">/* TWI Master Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                 TWI1_MASTER_STAT  0xffc02218   </span><span class="cm">/* TWI Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define                 TWI1_MASTER_ADDR  0xffc0221c   </span><span class="cm">/* TWI Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI1_INT_STAT  0xffc02220   </span><span class="cm">/* TWI Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI1_INT_MASK  0xffc02224   </span><span class="cm">/* TWI Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI1_FIFO_CTL  0xffc02228   </span><span class="cm">/* TWI FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_FIFO_STAT  0xffc0222c   </span><span class="cm">/* TWI FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_XMT_DATA8  0xffc02280   </span><span class="cm">/* TWI FIFO Transmit Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_XMT_DATA16  0xffc02284   </span><span class="cm">/* TWI FIFO Transmit Data Double Byte Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_RCV_DATA8  0xffc02288   </span><span class="cm">/* TWI FIFO Receive Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_RCV_DATA16  0xffc0228c   </span><span class="cm">/* TWI FIFO Receive Data Double Byte Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Config 1 Registers */</span>

<span class="cp">#define                         CAN1_MC1  0xffc03200   </span><span class="cm">/* CAN Controller 1 Mailbox Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_MD1  0xffc03204   </span><span class="cm">/* CAN Controller 1 Mailbox Direction Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_TRS1  0xffc03208   </span><span class="cm">/* CAN Controller 1 Transmit Request Set Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_TRR1  0xffc0320c   </span><span class="cm">/* CAN Controller 1 Transmit Request Reset Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_TA1  0xffc03210   </span><span class="cm">/* CAN Controller 1 Transmit Acknowledge Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_AA1  0xffc03214   </span><span class="cm">/* CAN Controller 1 Abort Acknowledge Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_RMP1  0xffc03218   </span><span class="cm">/* CAN Controller 1 Receive Message Pending Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_RML1  0xffc0321c   </span><span class="cm">/* CAN Controller 1 Receive Message Lost Register 1 */</span><span class="cp"></span>
<span class="cp">#define                      CAN1_MBTIF1  0xffc03220   </span><span class="cm">/* CAN Controller 1 Mailbox Transmit Interrupt Flag Register 1 */</span><span class="cp"></span>
<span class="cp">#define                      CAN1_MBRIF1  0xffc03224   </span><span class="cm">/* CAN Controller 1 Mailbox Receive Interrupt Flag Register 1 */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_MBIM1  0xffc03228   </span><span class="cm">/* CAN Controller 1 Mailbox Interrupt Mask Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_RFH1  0xffc0322c   </span><span class="cm">/* CAN Controller 1 Remote Frame Handling Enable Register 1 */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_OPSS1  0xffc03230   </span><span class="cm">/* CAN Controller 1 Overwrite Protection Single Shot Transmit Register 1 */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Config 2 Registers */</span>

<span class="cp">#define                         CAN1_MC2  0xffc03240   </span><span class="cm">/* CAN Controller 1 Mailbox Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_MD2  0xffc03244   </span><span class="cm">/* CAN Controller 1 Mailbox Direction Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_TRS2  0xffc03248   </span><span class="cm">/* CAN Controller 1 Transmit Request Set Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_TRR2  0xffc0324c   </span><span class="cm">/* CAN Controller 1 Transmit Request Reset Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_TA2  0xffc03250   </span><span class="cm">/* CAN Controller 1 Transmit Acknowledge Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_AA2  0xffc03254   </span><span class="cm">/* CAN Controller 1 Abort Acknowledge Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_RMP2  0xffc03258   </span><span class="cm">/* CAN Controller 1 Receive Message Pending Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_RML2  0xffc0325c   </span><span class="cm">/* CAN Controller 1 Receive Message Lost Register 2 */</span><span class="cp"></span>
<span class="cp">#define                      CAN1_MBTIF2  0xffc03260   </span><span class="cm">/* CAN Controller 1 Mailbox Transmit Interrupt Flag Register 2 */</span><span class="cp"></span>
<span class="cp">#define                      CAN1_MBRIF2  0xffc03264   </span><span class="cm">/* CAN Controller 1 Mailbox Receive Interrupt Flag Register 2 */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_MBIM2  0xffc03268   </span><span class="cm">/* CAN Controller 1 Mailbox Interrupt Mask Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_RFH2  0xffc0326c   </span><span class="cm">/* CAN Controller 1 Remote Frame Handling Enable Register 2 */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_OPSS2  0xffc03270   </span><span class="cm">/* CAN Controller 1 Overwrite Protection Single Shot Transmit Register 2 */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Clock/Interrupt/Counter Registers */</span>

<span class="cp">#define                       CAN1_CLOCK  0xffc03280   </span><span class="cm">/* CAN Controller 1 Clock Register */</span><span class="cp"></span>
<span class="cp">#define                      CAN1_TIMING  0xffc03284   </span><span class="cm">/* CAN Controller 1 Timing Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_DEBUG  0xffc03288   </span><span class="cm">/* CAN Controller 1 Debug Register */</span><span class="cp"></span>
<span class="cp">#define                      CAN1_STATUS  0xffc0328c   </span><span class="cm">/* CAN Controller 1 Global Status Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_CEC  0xffc03290   </span><span class="cm">/* CAN Controller 1 Error Counter Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_GIS  0xffc03294   </span><span class="cm">/* CAN Controller 1 Global Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_GIM  0xffc03298   </span><span class="cm">/* CAN Controller 1 Global Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_GIF  0xffc0329c   </span><span class="cm">/* CAN Controller 1 Global Interrupt Flag Register */</span><span class="cp"></span>
<span class="cp">#define                     CAN1_CONTROL  0xffc032a0   </span><span class="cm">/* CAN Controller 1 Master Control Register */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_INTR  0xffc032a4   </span><span class="cm">/* CAN Controller 1 Interrupt Pending Register */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_MBTD  0xffc032ac   </span><span class="cm">/* CAN Controller 1 Mailbox Temporary Disable Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_EWR  0xffc032b0   </span><span class="cm">/* CAN Controller 1 Programmable Warning Level Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN1_ESR  0xffc032b4   </span><span class="cm">/* CAN Controller 1 Error Status Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_UCCNT  0xffc032c4   </span><span class="cm">/* CAN Controller 1 Universal Counter Register */</span><span class="cp"></span>
<span class="cp">#define                        CAN1_UCRC  0xffc032c8   </span><span class="cm">/* CAN Controller 1 Universal Counter Force Reload Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_UCCNF  0xffc032cc   </span><span class="cm">/* CAN Controller 1 Universal Counter Configuration Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Mailbox Acceptance Registers */</span>

<span class="cp">#define                       CAN1_AM00L  0xffc03300   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM00H  0xffc03304   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM01L  0xffc03308   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM01H  0xffc0330c   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM02L  0xffc03310   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM02H  0xffc03314   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM03L  0xffc03318   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM03H  0xffc0331c   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM04L  0xffc03320   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM04H  0xffc03324   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM05L  0xffc03328   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM05H  0xffc0332c   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM06L  0xffc03330   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM06H  0xffc03334   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM07L  0xffc03338   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM07H  0xffc0333c   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM08L  0xffc03340   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM08H  0xffc03344   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM09L  0xffc03348   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM09H  0xffc0334c   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM10L  0xffc03350   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM10H  0xffc03354   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM11L  0xffc03358   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM11H  0xffc0335c   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM12L  0xffc03360   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM12H  0xffc03364   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM13L  0xffc03368   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM13H  0xffc0336c   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM14L  0xffc03370   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM14H  0xffc03374   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM15L  0xffc03378   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM15H  0xffc0337c   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Acceptance Mask Low Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Mailbox Acceptance Registers */</span>

<span class="cp">#define                       CAN1_AM16L  0xffc03380   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM16H  0xffc03384   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM17L  0xffc03388   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM17H  0xffc0338c   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM18L  0xffc03390   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM18H  0xffc03394   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM19L  0xffc03398   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM19H  0xffc0339c   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM20L  0xffc033a0   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM20H  0xffc033a4   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM21L  0xffc033a8   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM21H  0xffc033ac   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM22L  0xffc033b0   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM22H  0xffc033b4   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM23L  0xffc033b8   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM23H  0xffc033bc   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM24L  0xffc033c0   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM24H  0xffc033c4   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM25L  0xffc033c8   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM25H  0xffc033cc   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM26L  0xffc033d0   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM26H  0xffc033d4   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM27L  0xffc033d8   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM27H  0xffc033dc   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM28L  0xffc033e0   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM28H  0xffc033e4   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM29L  0xffc033e8   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM29H  0xffc033ec   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM30L  0xffc033f0   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM30H  0xffc033f4   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM31L  0xffc033f8   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN1_AM31H  0xffc033fc   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Acceptance Mask Low Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Mailbox Data Registers */</span>

<span class="cp">#define                  CAN1_MB00_DATA0  0xffc03400   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB00_DATA1  0xffc03404   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB00_DATA2  0xffc03408   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB00_DATA3  0xffc0340c   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB00_LENGTH  0xffc03410   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB00_TIMESTAMP  0xffc03414   </span><span class="cm">/* CAN Controller 1 Mailbox 0 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB00_ID0  0xffc03418   </span><span class="cm">/* CAN Controller 1 Mailbox 0 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB00_ID1  0xffc0341c   </span><span class="cm">/* CAN Controller 1 Mailbox 0 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB01_DATA0  0xffc03420   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB01_DATA1  0xffc03424   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB01_DATA2  0xffc03428   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB01_DATA3  0xffc0342c   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB01_LENGTH  0xffc03430   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB01_TIMESTAMP  0xffc03434   </span><span class="cm">/* CAN Controller 1 Mailbox 1 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB01_ID0  0xffc03438   </span><span class="cm">/* CAN Controller 1 Mailbox 1 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB01_ID1  0xffc0343c   </span><span class="cm">/* CAN Controller 1 Mailbox 1 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB02_DATA0  0xffc03440   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB02_DATA1  0xffc03444   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB02_DATA2  0xffc03448   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB02_DATA3  0xffc0344c   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB02_LENGTH  0xffc03450   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB02_TIMESTAMP  0xffc03454   </span><span class="cm">/* CAN Controller 1 Mailbox 2 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB02_ID0  0xffc03458   </span><span class="cm">/* CAN Controller 1 Mailbox 2 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB02_ID1  0xffc0345c   </span><span class="cm">/* CAN Controller 1 Mailbox 2 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB03_DATA0  0xffc03460   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB03_DATA1  0xffc03464   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB03_DATA2  0xffc03468   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB03_DATA3  0xffc0346c   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB03_LENGTH  0xffc03470   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB03_TIMESTAMP  0xffc03474   </span><span class="cm">/* CAN Controller 1 Mailbox 3 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB03_ID0  0xffc03478   </span><span class="cm">/* CAN Controller 1 Mailbox 3 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB03_ID1  0xffc0347c   </span><span class="cm">/* CAN Controller 1 Mailbox 3 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB04_DATA0  0xffc03480   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB04_DATA1  0xffc03484   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB04_DATA2  0xffc03488   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB04_DATA3  0xffc0348c   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB04_LENGTH  0xffc03490   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB04_TIMESTAMP  0xffc03494   </span><span class="cm">/* CAN Controller 1 Mailbox 4 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB04_ID0  0xffc03498   </span><span class="cm">/* CAN Controller 1 Mailbox 4 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB04_ID1  0xffc0349c   </span><span class="cm">/* CAN Controller 1 Mailbox 4 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB05_DATA0  0xffc034a0   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB05_DATA1  0xffc034a4   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB05_DATA2  0xffc034a8   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB05_DATA3  0xffc034ac   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB05_LENGTH  0xffc034b0   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB05_TIMESTAMP  0xffc034b4   </span><span class="cm">/* CAN Controller 1 Mailbox 5 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB05_ID0  0xffc034b8   </span><span class="cm">/* CAN Controller 1 Mailbox 5 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB05_ID1  0xffc034bc   </span><span class="cm">/* CAN Controller 1 Mailbox 5 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB06_DATA0  0xffc034c0   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB06_DATA1  0xffc034c4   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB06_DATA2  0xffc034c8   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB06_DATA3  0xffc034cc   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB06_LENGTH  0xffc034d0   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB06_TIMESTAMP  0xffc034d4   </span><span class="cm">/* CAN Controller 1 Mailbox 6 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB06_ID0  0xffc034d8   </span><span class="cm">/* CAN Controller 1 Mailbox 6 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB06_ID1  0xffc034dc   </span><span class="cm">/* CAN Controller 1 Mailbox 6 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB07_DATA0  0xffc034e0   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB07_DATA1  0xffc034e4   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB07_DATA2  0xffc034e8   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB07_DATA3  0xffc034ec   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB07_LENGTH  0xffc034f0   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB07_TIMESTAMP  0xffc034f4   </span><span class="cm">/* CAN Controller 1 Mailbox 7 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB07_ID0  0xffc034f8   </span><span class="cm">/* CAN Controller 1 Mailbox 7 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB07_ID1  0xffc034fc   </span><span class="cm">/* CAN Controller 1 Mailbox 7 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB08_DATA0  0xffc03500   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB08_DATA1  0xffc03504   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB08_DATA2  0xffc03508   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB08_DATA3  0xffc0350c   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB08_LENGTH  0xffc03510   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB08_TIMESTAMP  0xffc03514   </span><span class="cm">/* CAN Controller 1 Mailbox 8 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB08_ID0  0xffc03518   </span><span class="cm">/* CAN Controller 1 Mailbox 8 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB08_ID1  0xffc0351c   </span><span class="cm">/* CAN Controller 1 Mailbox 8 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB09_DATA0  0xffc03520   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB09_DATA1  0xffc03524   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB09_DATA2  0xffc03528   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB09_DATA3  0xffc0352c   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB09_LENGTH  0xffc03530   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB09_TIMESTAMP  0xffc03534   </span><span class="cm">/* CAN Controller 1 Mailbox 9 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB09_ID0  0xffc03538   </span><span class="cm">/* CAN Controller 1 Mailbox 9 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB09_ID1  0xffc0353c   </span><span class="cm">/* CAN Controller 1 Mailbox 9 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB10_DATA0  0xffc03540   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB10_DATA1  0xffc03544   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB10_DATA2  0xffc03548   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB10_DATA3  0xffc0354c   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB10_LENGTH  0xffc03550   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB10_TIMESTAMP  0xffc03554   </span><span class="cm">/* CAN Controller 1 Mailbox 10 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB10_ID0  0xffc03558   </span><span class="cm">/* CAN Controller 1 Mailbox 10 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB10_ID1  0xffc0355c   </span><span class="cm">/* CAN Controller 1 Mailbox 10 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB11_DATA0  0xffc03560   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB11_DATA1  0xffc03564   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB11_DATA2  0xffc03568   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB11_DATA3  0xffc0356c   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB11_LENGTH  0xffc03570   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB11_TIMESTAMP  0xffc03574   </span><span class="cm">/* CAN Controller 1 Mailbox 11 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB11_ID0  0xffc03578   </span><span class="cm">/* CAN Controller 1 Mailbox 11 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB11_ID1  0xffc0357c   </span><span class="cm">/* CAN Controller 1 Mailbox 11 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB12_DATA0  0xffc03580   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB12_DATA1  0xffc03584   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB12_DATA2  0xffc03588   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB12_DATA3  0xffc0358c   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB12_LENGTH  0xffc03590   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB12_TIMESTAMP  0xffc03594   </span><span class="cm">/* CAN Controller 1 Mailbox 12 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB12_ID0  0xffc03598   </span><span class="cm">/* CAN Controller 1 Mailbox 12 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB12_ID1  0xffc0359c   </span><span class="cm">/* CAN Controller 1 Mailbox 12 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB13_DATA0  0xffc035a0   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB13_DATA1  0xffc035a4   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB13_DATA2  0xffc035a8   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB13_DATA3  0xffc035ac   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB13_LENGTH  0xffc035b0   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB13_TIMESTAMP  0xffc035b4   </span><span class="cm">/* CAN Controller 1 Mailbox 13 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB13_ID0  0xffc035b8   </span><span class="cm">/* CAN Controller 1 Mailbox 13 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB13_ID1  0xffc035bc   </span><span class="cm">/* CAN Controller 1 Mailbox 13 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB14_DATA0  0xffc035c0   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB14_DATA1  0xffc035c4   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB14_DATA2  0xffc035c8   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB14_DATA3  0xffc035cc   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB14_LENGTH  0xffc035d0   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB14_TIMESTAMP  0xffc035d4   </span><span class="cm">/* CAN Controller 1 Mailbox 14 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB14_ID0  0xffc035d8   </span><span class="cm">/* CAN Controller 1 Mailbox 14 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB14_ID1  0xffc035dc   </span><span class="cm">/* CAN Controller 1 Mailbox 14 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB15_DATA0  0xffc035e0   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB15_DATA1  0xffc035e4   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB15_DATA2  0xffc035e8   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB15_DATA3  0xffc035ec   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB15_LENGTH  0xffc035f0   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB15_TIMESTAMP  0xffc035f4   </span><span class="cm">/* CAN Controller 1 Mailbox 15 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB15_ID0  0xffc035f8   </span><span class="cm">/* CAN Controller 1 Mailbox 15 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB15_ID1  0xffc035fc   </span><span class="cm">/* CAN Controller 1 Mailbox 15 ID1 Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 1 Mailbox Data Registers */</span>

<span class="cp">#define                  CAN1_MB16_DATA0  0xffc03600   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB16_DATA1  0xffc03604   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB16_DATA2  0xffc03608   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB16_DATA3  0xffc0360c   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB16_LENGTH  0xffc03610   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB16_TIMESTAMP  0xffc03614   </span><span class="cm">/* CAN Controller 1 Mailbox 16 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB16_ID0  0xffc03618   </span><span class="cm">/* CAN Controller 1 Mailbox 16 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB16_ID1  0xffc0361c   </span><span class="cm">/* CAN Controller 1 Mailbox 16 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB17_DATA0  0xffc03620   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB17_DATA1  0xffc03624   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB17_DATA2  0xffc03628   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB17_DATA3  0xffc0362c   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB17_LENGTH  0xffc03630   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB17_TIMESTAMP  0xffc03634   </span><span class="cm">/* CAN Controller 1 Mailbox 17 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB17_ID0  0xffc03638   </span><span class="cm">/* CAN Controller 1 Mailbox 17 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB17_ID1  0xffc0363c   </span><span class="cm">/* CAN Controller 1 Mailbox 17 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB18_DATA0  0xffc03640   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB18_DATA1  0xffc03644   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB18_DATA2  0xffc03648   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB18_DATA3  0xffc0364c   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB18_LENGTH  0xffc03650   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB18_TIMESTAMP  0xffc03654   </span><span class="cm">/* CAN Controller 1 Mailbox 18 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB18_ID0  0xffc03658   </span><span class="cm">/* CAN Controller 1 Mailbox 18 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB18_ID1  0xffc0365c   </span><span class="cm">/* CAN Controller 1 Mailbox 18 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB19_DATA0  0xffc03660   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB19_DATA1  0xffc03664   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB19_DATA2  0xffc03668   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB19_DATA3  0xffc0366c   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB19_LENGTH  0xffc03670   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB19_TIMESTAMP  0xffc03674   </span><span class="cm">/* CAN Controller 1 Mailbox 19 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB19_ID0  0xffc03678   </span><span class="cm">/* CAN Controller 1 Mailbox 19 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB19_ID1  0xffc0367c   </span><span class="cm">/* CAN Controller 1 Mailbox 19 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB20_DATA0  0xffc03680   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB20_DATA1  0xffc03684   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB20_DATA2  0xffc03688   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB20_DATA3  0xffc0368c   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB20_LENGTH  0xffc03690   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB20_TIMESTAMP  0xffc03694   </span><span class="cm">/* CAN Controller 1 Mailbox 20 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB20_ID0  0xffc03698   </span><span class="cm">/* CAN Controller 1 Mailbox 20 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB20_ID1  0xffc0369c   </span><span class="cm">/* CAN Controller 1 Mailbox 20 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB21_DATA0  0xffc036a0   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB21_DATA1  0xffc036a4   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB21_DATA2  0xffc036a8   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB21_DATA3  0xffc036ac   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB21_LENGTH  0xffc036b0   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB21_TIMESTAMP  0xffc036b4   </span><span class="cm">/* CAN Controller 1 Mailbox 21 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB21_ID0  0xffc036b8   </span><span class="cm">/* CAN Controller 1 Mailbox 21 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB21_ID1  0xffc036bc   </span><span class="cm">/* CAN Controller 1 Mailbox 21 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB22_DATA0  0xffc036c0   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB22_DATA1  0xffc036c4   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB22_DATA2  0xffc036c8   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB22_DATA3  0xffc036cc   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB22_LENGTH  0xffc036d0   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB22_TIMESTAMP  0xffc036d4   </span><span class="cm">/* CAN Controller 1 Mailbox 22 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB22_ID0  0xffc036d8   </span><span class="cm">/* CAN Controller 1 Mailbox 22 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB22_ID1  0xffc036dc   </span><span class="cm">/* CAN Controller 1 Mailbox 22 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB23_DATA0  0xffc036e0   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB23_DATA1  0xffc036e4   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB23_DATA2  0xffc036e8   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB23_DATA3  0xffc036ec   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB23_LENGTH  0xffc036f0   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB23_TIMESTAMP  0xffc036f4   </span><span class="cm">/* CAN Controller 1 Mailbox 23 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB23_ID0  0xffc036f8   </span><span class="cm">/* CAN Controller 1 Mailbox 23 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB23_ID1  0xffc036fc   </span><span class="cm">/* CAN Controller 1 Mailbox 23 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB24_DATA0  0xffc03700   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB24_DATA1  0xffc03704   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB24_DATA2  0xffc03708   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB24_DATA3  0xffc0370c   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB24_LENGTH  0xffc03710   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB24_TIMESTAMP  0xffc03714   </span><span class="cm">/* CAN Controller 1 Mailbox 24 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB24_ID0  0xffc03718   </span><span class="cm">/* CAN Controller 1 Mailbox 24 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB24_ID1  0xffc0371c   </span><span class="cm">/* CAN Controller 1 Mailbox 24 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB25_DATA0  0xffc03720   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB25_DATA1  0xffc03724   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB25_DATA2  0xffc03728   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB25_DATA3  0xffc0372c   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB25_LENGTH  0xffc03730   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB25_TIMESTAMP  0xffc03734   </span><span class="cm">/* CAN Controller 1 Mailbox 25 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB25_ID0  0xffc03738   </span><span class="cm">/* CAN Controller 1 Mailbox 25 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB25_ID1  0xffc0373c   </span><span class="cm">/* CAN Controller 1 Mailbox 25 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB26_DATA0  0xffc03740   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB26_DATA1  0xffc03744   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB26_DATA2  0xffc03748   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB26_DATA3  0xffc0374c   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB26_LENGTH  0xffc03750   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB26_TIMESTAMP  0xffc03754   </span><span class="cm">/* CAN Controller 1 Mailbox 26 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB26_ID0  0xffc03758   </span><span class="cm">/* CAN Controller 1 Mailbox 26 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB26_ID1  0xffc0375c   </span><span class="cm">/* CAN Controller 1 Mailbox 26 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB27_DATA0  0xffc03760   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB27_DATA1  0xffc03764   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB27_DATA2  0xffc03768   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB27_DATA3  0xffc0376c   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB27_LENGTH  0xffc03770   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB27_TIMESTAMP  0xffc03774   </span><span class="cm">/* CAN Controller 1 Mailbox 27 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB27_ID0  0xffc03778   </span><span class="cm">/* CAN Controller 1 Mailbox 27 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB27_ID1  0xffc0377c   </span><span class="cm">/* CAN Controller 1 Mailbox 27 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB28_DATA0  0xffc03780   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB28_DATA1  0xffc03784   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB28_DATA2  0xffc03788   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB28_DATA3  0xffc0378c   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB28_LENGTH  0xffc03790   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB28_TIMESTAMP  0xffc03794   </span><span class="cm">/* CAN Controller 1 Mailbox 28 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB28_ID0  0xffc03798   </span><span class="cm">/* CAN Controller 1 Mailbox 28 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB28_ID1  0xffc0379c   </span><span class="cm">/* CAN Controller 1 Mailbox 28 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB29_DATA0  0xffc037a0   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB29_DATA1  0xffc037a4   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB29_DATA2  0xffc037a8   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB29_DATA3  0xffc037ac   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB29_LENGTH  0xffc037b0   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB29_TIMESTAMP  0xffc037b4   </span><span class="cm">/* CAN Controller 1 Mailbox 29 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB29_ID0  0xffc037b8   </span><span class="cm">/* CAN Controller 1 Mailbox 29 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB29_ID1  0xffc037bc   </span><span class="cm">/* CAN Controller 1 Mailbox 29 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB30_DATA0  0xffc037c0   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB30_DATA1  0xffc037c4   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB30_DATA2  0xffc037c8   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB30_DATA3  0xffc037cc   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB30_LENGTH  0xffc037d0   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB30_TIMESTAMP  0xffc037d4   </span><span class="cm">/* CAN Controller 1 Mailbox 30 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB30_ID0  0xffc037d8   </span><span class="cm">/* CAN Controller 1 Mailbox 30 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB30_ID1  0xffc037dc   </span><span class="cm">/* CAN Controller 1 Mailbox 30 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB31_DATA0  0xffc037e0   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB31_DATA1  0xffc037e4   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB31_DATA2  0xffc037e8   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN1_MB31_DATA3  0xffc037ec   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN1_MB31_LENGTH  0xffc037f0   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN1_MB31_TIMESTAMP  0xffc037f4   </span><span class="cm">/* CAN Controller 1 Mailbox 31 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB31_ID0  0xffc037f8   </span><span class="cm">/* CAN Controller 1 Mailbox 31 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN1_MB31_ID1  0xffc037fc   </span><span class="cm">/* CAN Controller 1 Mailbox 31 ID1 Register */</span><span class="cp"></span>

<span class="cm">/* HOST Port Registers */</span>

<span class="cp">#define                     HOST_CONTROL  0xffc03a00   </span><span class="cm">/* HOST Control Register */</span><span class="cp"></span>
<span class="cp">#define                      HOST_STATUS  0xffc03a04   </span><span class="cm">/* HOST Status Register */</span><span class="cp"></span>
<span class="cp">#define                     HOST_TIMEOUT  0xffc03a08   </span><span class="cm">/* HOST Acknowledge Mode Timeout Register */</span><span class="cp"></span>

<span class="cm">/* Pixel Compositor (PIXC) Registers */</span>

<span class="cp">#define                         PIXC_CTL  0xffc04400   </span><span class="cm">/* Overlay enable, resampling mode, I/O data format, transparency enable, watermark level, FIFO status */</span><span class="cp"></span>
<span class="cp">#define                         PIXC_PPL  0xffc04404   </span><span class="cm">/* Holds the number of pixels per line of the display */</span><span class="cp"></span>
<span class="cp">#define                         PIXC_LPF  0xffc04408   </span><span class="cm">/* Holds the number of lines per frame of the display */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_AHSTART  0xffc0440c   </span><span class="cm">/* Contains horizontal start pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_AHEND  0xffc04410   </span><span class="cm">/* Contains horizontal end pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_AVSTART  0xffc04414   </span><span class="cm">/* Contains vertical start pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_AVEND  0xffc04418   </span><span class="cm">/* Contains vertical end pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_ATRANSP  0xffc0441c   </span><span class="cm">/* Contains the transparency ratio (set A) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_BHSTART  0xffc04420   </span><span class="cm">/* Contains horizontal start pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_BHEND  0xffc04424   </span><span class="cm">/* Contains horizontal end pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_BVSTART  0xffc04428   </span><span class="cm">/* Contains vertical start pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_BVEND  0xffc0442c   </span><span class="cm">/* Contains vertical end pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_BTRANSP  0xffc04430   </span><span class="cm">/* Contains the transparency ratio (set B) */</span><span class="cp"></span>
<span class="cp">#define                    PIXC_INTRSTAT  0xffc0443c   </span><span class="cm">/* Overlay interrupt configuration/status */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_RYCON  0xffc04440   </span><span class="cm">/* Color space conversion matrix register. Contains the R/Y conversion coefficients */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_GUCON  0xffc04444   </span><span class="cm">/* Color space conversion matrix register. Contains the G/U conversion coefficients */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_BVCON  0xffc04448   </span><span class="cm">/* Color space conversion matrix register. Contains the B/V conversion coefficients */</span><span class="cp"></span>
<span class="cp">#define                      PIXC_CCBIAS  0xffc0444c   </span><span class="cm">/* Bias values for the color space conversion matrix */</span><span class="cp"></span>
<span class="cp">#define                          PIXC_TC  0xffc04450   </span><span class="cm">/* Holds the transparent color value */</span><span class="cp"></span>

<span class="cm">/* Handshake MDMA 0 Registers */</span>

<span class="cp">#define                   HMDMA0_CONTROL  0xffc04500   </span><span class="cm">/* Handshake MDMA0 Control Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_ECINIT  0xffc04504   </span><span class="cm">/* Handshake MDMA0 Initial Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_BCINIT  0xffc04508   </span><span class="cm">/* Handshake MDMA0 Initial Block Count Register */</span><span class="cp"></span>
<span class="cp">#define                  HMDMA0_ECURGENT  0xffc0450c   </span><span class="cm">/* Handshake MDMA0 Urgent Edge Count Threshold Register */</span><span class="cp"></span>
<span class="cp">#define                HMDMA0_ECOVERFLOW  0xffc04510   </span><span class="cm">/* Handshake MDMA0 Edge Count Overflow Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_ECOUNT  0xffc04514   </span><span class="cm">/* Handshake MDMA0 Current Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_BCOUNT  0xffc04518   </span><span class="cm">/* Handshake MDMA0 Current Block Count Register */</span><span class="cp"></span>

<span class="cm">/* Handshake MDMA 1 Registers */</span>

<span class="cp">#define                   HMDMA1_CONTROL  0xffc04540   </span><span class="cm">/* Handshake MDMA1 Control Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_ECINIT  0xffc04544   </span><span class="cm">/* Handshake MDMA1 Initial Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_BCINIT  0xffc04548   </span><span class="cm">/* Handshake MDMA1 Initial Block Count Register */</span><span class="cp"></span>
<span class="cp">#define                  HMDMA1_ECURGENT  0xffc0454c   </span><span class="cm">/* Handshake MDMA1 Urgent Edge Count Threshold Register */</span><span class="cp"></span>
<span class="cp">#define                HMDMA1_ECOVERFLOW  0xffc04550   </span><span class="cm">/* Handshake MDMA1 Edge Count Overflow Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_ECOUNT  0xffc04554   </span><span class="cm">/* Handshake MDMA1 Current Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_BCOUNT  0xffc04558   </span><span class="cm">/* Handshake MDMA1 Current Block Count Register */</span><span class="cp"></span>


<span class="cm">/* ********************************************************** */</span>
<span class="cm">/*     SINGLE BIT MACRO PAIRS (bit mask and negated one)      */</span>
<span class="cm">/*     and MULTI BIT READ MACROS                              */</span>
<span class="cm">/* ********************************************************** */</span>

<span class="cm">/* Bit masks for PIXC_CTL */</span>

<span class="cp">#define                   PIXC_EN  0x1        </span><span class="cm">/* Pixel Compositor Enable */</span><span class="cp"></span>
<span class="cp">#define                  OVR_A_EN  0x2        </span><span class="cm">/* Overlay A Enable */</span><span class="cp"></span>
<span class="cp">#define                  OVR_B_EN  0x4        </span><span class="cm">/* Overlay B Enable */</span><span class="cp"></span>
<span class="cp">#define                  IMG_FORM  0x8        </span><span class="cm">/* Image Data Format */</span><span class="cp"></span>
<span class="cp">#define                  OVR_FORM  0x10       </span><span class="cm">/* Overlay Data Format */</span><span class="cp"></span>
<span class="cp">#define                  OUT_FORM  0x20       </span><span class="cm">/* Output Data Format */</span><span class="cp"></span>
<span class="cp">#define                   UDS_MOD  0x40       </span><span class="cm">/* Resampling Mode */</span><span class="cp"></span>
<span class="cp">#define                     TC_EN  0x80       </span><span class="cm">/* Transparent Color Enable */</span><span class="cp"></span>
<span class="cp">#define                  IMG_STAT  0x300      </span><span class="cm">/* Image FIFO Status */</span><span class="cp"></span>
<span class="cp">#define                  OVR_STAT  0xc00      </span><span class="cm">/* Overlay FIFO Status */</span><span class="cp"></span>
<span class="cp">#define                    WM_LVL  0x3000     </span><span class="cm">/* FIFO Watermark Level */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AHSTART */</span>

<span class="cp">#define                  A_HSTART  0xfff      </span><span class="cm">/* Horizontal Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AHEND */</span>

<span class="cp">#define                    A_HEND  0xfff      </span><span class="cm">/* Horizontal End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AVSTART */</span>

<span class="cp">#define                  A_VSTART  0x3ff      </span><span class="cm">/* Vertical Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AVEND */</span>

<span class="cp">#define                    A_VEND  0x3ff      </span><span class="cm">/* Vertical End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_ATRANSP */</span>

<span class="cp">#define                  A_TRANSP  0xf        </span><span class="cm">/* Transparency Value */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BHSTART */</span>

<span class="cp">#define                  B_HSTART  0xfff      </span><span class="cm">/* Horizontal Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BHEND */</span>

<span class="cp">#define                    B_HEND  0xfff      </span><span class="cm">/* Horizontal End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BVSTART */</span>

<span class="cp">#define                  B_VSTART  0x3ff      </span><span class="cm">/* Vertical Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BVEND */</span>

<span class="cp">#define                    B_VEND  0x3ff      </span><span class="cm">/* Vertical End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BTRANSP */</span>

<span class="cp">#define                  B_TRANSP  0xf        </span><span class="cm">/* Transparency Value */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_INTRSTAT */</span>

<span class="cp">#define                OVR_INT_EN  0x1        </span><span class="cm">/* Interrupt at End of Last Valid Overlay */</span><span class="cp"></span>
<span class="cp">#define                FRM_INT_EN  0x2        </span><span class="cm">/* Interrupt at End of Frame */</span><span class="cp"></span>
<span class="cp">#define              OVR_INT_STAT  0x4        </span><span class="cm">/* Overlay Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define              FRM_INT_STAT  0x8        </span><span class="cm">/* Frame Interrupt Status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_RYCON */</span>

<span class="cp">#define                       A11  0x3ff      </span><span class="cm">/* A11 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A12  0xffc00    </span><span class="cm">/* A12 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A13  0x3ff00000 </span><span class="cm">/* A13 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                  RY_MULT4  0x40000000 </span><span class="cm">/* Multiply Row by 4 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_GUCON */</span>

<span class="cp">#define                       A21  0x3ff      </span><span class="cm">/* A21 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A22  0xffc00    </span><span class="cm">/* A22 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A23  0x3ff00000 </span><span class="cm">/* A23 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                  GU_MULT4  0x40000000 </span><span class="cm">/* Multiply Row by 4 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BVCON */</span>

<span class="cp">#define                       A31  0x3ff      </span><span class="cm">/* A31 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A32  0xffc00    </span><span class="cm">/* A32 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A33  0x3ff00000 </span><span class="cm">/* A33 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                  BV_MULT4  0x40000000 </span><span class="cm">/* Multiply Row by 4 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_CCBIAS */</span>

<span class="cp">#define                       A14  0x3ff      </span><span class="cm">/* A14 in the Bias Vector */</span><span class="cp"></span>
<span class="cp">#define                       A24  0xffc00    </span><span class="cm">/* A24 in the Bias Vector */</span><span class="cp"></span>
<span class="cp">#define                       A34  0x3ff00000 </span><span class="cm">/* A34 in the Bias Vector */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_TC */</span>

<span class="cp">#define                  RY_TRANS  0xff       </span><span class="cm">/* Transparent Color - R/Y Component */</span><span class="cp"></span>
<span class="cp">#define                  GU_TRANS  0xff00     </span><span class="cm">/* Transparent Color - G/U Component */</span><span class="cp"></span>
<span class="cp">#define                  BV_TRANS  0xff0000   </span><span class="cm">/* Transparent Color - B/V Component */</span><span class="cp"></span>

<span class="cm">/* Bit masks for HOST_CONTROL */</span>

<span class="cp">#define                   HOST_EN  0x1        </span><span class="cm">/* Host Enable */</span><span class="cp"></span>
<span class="cp">#define                  HOST_END  0x2        </span><span class="cm">/* Host Endianess */</span><span class="cp"></span>
<span class="cp">#define                 DATA_SIZE  0x4        </span><span class="cm">/* Data Size */</span><span class="cp"></span>
<span class="cp">#define                  HOST_RST  0x8        </span><span class="cm">/* Host Reset */</span><span class="cp"></span>
<span class="cp">#define                  HRDY_OVR  0x20       </span><span class="cm">/* Host Ready Override */</span><span class="cp"></span>
<span class="cp">#define                  INT_MODE  0x40       </span><span class="cm">/* Interrupt Mode */</span><span class="cp"></span>
<span class="cp">#define                     BT_EN  0x80       </span><span class="cm">/* Bus Timeout Enable */</span><span class="cp"></span>
<span class="cp">#define                       EHW  0x100      </span><span class="cm">/* Enable Host Write */</span><span class="cp"></span>
<span class="cp">#define                       EHR  0x200      </span><span class="cm">/* Enable Host Read */</span><span class="cp"></span>
<span class="cp">#define                       BDR  0x400      </span><span class="cm">/* Burst DMA Requests */</span><span class="cp"></span>

<span class="cm">/* Bit masks for HOST_STATUS */</span>

<span class="cp">#define                 DMA_READY  0x1        </span><span class="cm">/* DMA Ready */</span><span class="cp"></span>
<span class="cp">#define                  FIFOFULL  0x2        </span><span class="cm">/* FIFO Full */</span><span class="cp"></span>
<span class="cp">#define                 FIFOEMPTY  0x4        </span><span class="cm">/* FIFO Empty */</span><span class="cp"></span>
<span class="cp">#define              DMA_COMPLETE  0x8        </span><span class="cm">/* DMA Complete */</span><span class="cp"></span>
<span class="cp">#define                      HSHK  0x10       </span><span class="cm">/* Host Handshake */</span><span class="cp"></span>
<span class="cp">#define                 HSTIMEOUT  0x20       </span><span class="cm">/* Host Timeout */</span><span class="cp"></span>
<span class="cp">#define                      HIRQ  0x40       </span><span class="cm">/* Host Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define                ALLOW_CNFG  0x80       </span><span class="cm">/* Allow New Configuration */</span><span class="cp"></span>
<span class="cp">#define                   DMA_DIR  0x100      </span><span class="cm">/* DMA Direction */</span><span class="cp"></span>
<span class="cp">#define                       BTE  0x200      </span><span class="cm">/* Bus Timeout Enabled */</span><span class="cp"></span>

<span class="cm">/* Bit masks for HOST_TIMEOUT */</span>

<span class="cp">#define             COUNT_TIMEOUT  0x7ff      </span><span class="cm">/* Host Timeout count */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_ENABLE1 */</span>

<span class="cp">#define                    TIMEN8  0x1        </span><span class="cm">/* Timer 8 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN9  0x2        </span><span class="cm">/* Timer 9 Enable */</span><span class="cp"></span>
<span class="cp">#define                   TIMEN10  0x4        </span><span class="cm">/* Timer 10 Enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_DISABLE1 */</span>

<span class="cp">#define                   TIMDIS8  0x1        </span><span class="cm">/* Timer 8 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS9  0x2        </span><span class="cm">/* Timer 9 Disable */</span><span class="cp"></span>
<span class="cp">#define                  TIMDIS10  0x4        </span><span class="cm">/* Timer 10 Disable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_STATUS1 */</span>

<span class="cp">#define                    TIMIL8  0x1        </span><span class="cm">/* Timer 8 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL9  0x2        </span><span class="cm">/* Timer 9 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                   TIMIL10  0x4        </span><span class="cm">/* Timer 10 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR8  0x10       </span><span class="cm">/* Timer 8 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR9  0x20       </span><span class="cm">/* Timer 9 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                TOVF_ERR10  0x40       </span><span class="cm">/* Timer 10 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                     TRUN8  0x1000     </span><span class="cm">/* Timer 8 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN9  0x2000     </span><span class="cm">/* Timer 9 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                    TRUN10  0x4000     </span><span class="cm">/* Timer 10 Slave Enable Status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EPPI0 are obtained from common base header for EPPIx (EPPI1 and EPPI2) */</span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF544_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
