INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port data2 is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:13]
INFO: [VRFC 10-311] analyzing module forward
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:44]
INFO: [VRFC 10-311] analyzing module stalling
WARNING: [VRFC 10-1315] redeclaration of ansi port isStalled is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:94]
INFO: [VRFC 10-311] analyzing module flushing
WARNING: [VRFC 10-1315] redeclaration of ansi port IFID_Flush is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:176]
WARNING: [VRFC 10-1315] redeclaration of ansi port IDEX_Flush is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:177]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCsrc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:178]
WARNING: [VRFC 10-1315] redeclaration of ansi port update is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:183]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_update is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:184]
WARNING: [VRFC 10-1315] redeclaration of ansi port target_addr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:185]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchMissPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:207]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:212]
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:217]
INFO: [VRFC 10-311] analyzing module targetAddress
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:302]
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpRAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:303]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:304]
INFO: [VRFC 10-311] analyzing module halt
WARNING: [VRFC 10-1315] redeclaration of ansi port is_halted is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/modules.v:347]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/latches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/latches.v:17]
INFO: [VRFC 10-311] analyzing module latch2
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/latches.v:42]
INFO: [VRFC 10-311] analyzing module latch1
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/latches.v:68]
INFO: [VRFC 10-311] analyzing module latch4
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/latches.v:92]
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-1315] redeclaration of ansi port to_output_port is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-1315] redeclaration of ansi port is_halted is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-1315] redeclaration of ansi port isStalled is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:89]
WARNING: [VRFC 10-1315] redeclaration of ansi port IDEX_Flush is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:91]
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:106]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_in is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:115]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port ID_pc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:125]
WARNING: [VRFC 10-1315] redeclaration of ansi port EX_pc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:148]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCsrc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:191]
WARNING: [VRFC 10-1315] redeclaration of ansi port EX_Branch is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:214]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_next is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:305]
WARNING: [VRFC 10-1315] redeclaration of ansi port ID_pc_pred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:314]
WARNING: [VRFC 10-1315] redeclaration of ansi port EX_pc_pred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:329]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:330]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchMissPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:331]
WARNING: [VRFC 10-1315] redeclaration of ansi port b_cond is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:332]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readM is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:379]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_writeM is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:380]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_address is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:381]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_data is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:382]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_readM is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:394]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_writeM is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:395]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_address is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:396]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_data is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/datapath.v:397]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDist is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port Alucode is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port JumpR is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Halt is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port isFetched is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port WWD is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/new/control.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:63]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:95]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_next is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:96]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_in is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:97]
WARNING: [VRFC 10-1315] redeclaration of ansi port ID_pc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ID_pc_pred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port EX_pc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:102]
WARNING: [VRFC 10-1315] redeclaration of ansi port EX_pc_pred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:103]
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:105]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchAddr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:106]
WARNING: [VRFC 10-1315] redeclaration of ansi port jumpPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:109]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:110]
WARNING: [VRFC 10-1315] redeclaration of ansi port branchMissPred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:111]
WARNING: [VRFC 10-1315] redeclaration of ansi port EX_Branch is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:113]
WARNING: [VRFC 10-1315] redeclaration of ansi port b_cond is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:114]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCsrc is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:115]
WARNING: [VRFC 10-1315] redeclaration of ansi port BHSR is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port valid is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port tag is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_tag is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:120]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:125]
INFO: [VRFC 10-2458] undeclared symbol Halt, assumed default net type wire [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:172]
INFO: [VRFC 10-311] analyzing module brenchPred
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_pred is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:262]
INFO: [VRFC 10-311] analyzing module btb
WARNING: [VRFC 10-1315] redeclaration of ansi port valid is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:351]
WARNING: [VRFC 10-1315] redeclaration of ansi port tag is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:352]
WARNING: [VRFC 10-1315] redeclaration of ansi port addr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:353]
INFO: [VRFC 10-311] analyzing module btbLine
WARNING: [VRFC 10-1315] redeclaration of ansi port valid is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:422]
WARNING: [VRFC 10-1315] redeclaration of ansi port tag is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:423]
WARNING: [VRFC 10-1315] redeclaration of ansi port addr is not allowed [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:424]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sim_1/imports/HW5/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_outputData, assumed default net type wire [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sim_1/imports/HW5/cpu_TB.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
