Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd"
Output Format                      : NGC
Target Device                      : xc2s200-5-pq208

---- Source Options
Top Module Name                    : lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : lcd.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LcdWrite.v"
Module <LcdWrite> compiled
Compiling verilog file "lcd.v"
Module <lcd> compiled
No errors in compilation
Analysis of file <"lcd.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd>.
	COMM = <u>0
	DATA = <u>1
	DLY4pt1ms = 90685
	DLY100us = 2212
	DLY40us = 885
	DLY1pt64ms = 36275
	FUNC_SET = <u>00111000
	ENTR_SET = <u>00000110
	DISP_SET = <u>00001100
	DISP_CLR = <u>00000001
	ROW1 = <u>10000000
	ROW2 = <u>11000000
	ROW3 = <u>10010100
	ROW4 = <u>11010100
	COL1 = <u>00000000
	COL2 = <u>00000001
	COL3 = <u>00000010
	COL4 = <u>00000011
	COL5 = <u>00000100
	COL6 = <u>00000101
	COL7 = <u>00000110
	COL8 = <u>00000111
	COL9 = <u>00001000
	COL10 = <u>00001001
	COL11 = <u>00001010
	COL12 = <u>00001011
	COL13 = <u>00001100
	COL14 = <u>00001101
	COL15 = <u>00001110
	COL16 = <u>00001111
	COL17 = <u>00010000
	COL18 = <u>00010001
	COL19 = <u>00010010
	COL20 = <u>00010011
Module <lcd> is correct for synthesis.
 
Analyzing module <LcdWrite>.
Module <LcdWrite> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LcdWrite>.
    Related source file is "LcdWrite.v".
WARNING:Xst:646 - Signal <shift<3>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 101                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout>.
    Found 19-bit subtractor for signal <$n0000> created at line 74.
    Found 17-bit comparator equal for signal <$n0007> created at line 69.
    Found 19-bit comparator equal for signal <$n0009> created at line 74.
    Found 4-bit comparator greatequal for signal <$n0013> created at line 89.
    Found 4-bit comparator lessequal for signal <$n0014> created at line 89.
    Found 17-bit register for signal <delay>.
    Found 17-bit up counter for signal <dly_cntr>.
    Found 4-bit up counter for signal <en_cntr>.
    Found 4-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <LcdWrite> synthesized.


Synthesizing Unit <lcd>.
    Related source file is "lcd.v".
    Found 32x26-bit ROM for signal <din>.
    Found 5-bit comparator less for signal <$n0001> created at line 44.
    Found 5-bit up counter for signal <addr>.
    Found 3-bit register for signal <shift>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <lcd> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 010
 001   | 001
 010   | 011
 011   | 100
 100   | 101
 101   | 000
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 32x26-bit ROM                     : 1
# Adders/Subtractors               : 1
 19-bit subtractor                 : 1
# Counters                         : 3
 17-bit up counter                 : 1
 4-bit up counter                  : 1
 5-bit up counter                  : 1
# Registers                        : 10
 1-bit register                    : 8
 17-bit register                   : 1
 8-bit register                    : 1
# Comparators                      : 5
 17-bit comparator equal           : 1
 19-bit comparator equal           : 1
 4-bit comparator greatequal       : 1
 4-bit comparator lessequal        : 1
 5-bit comparator less             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lcd> ...

Optimizing unit <LcdWrite> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx7.1.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <LcdWriteInst/delay_12> (without init value) has a constant value of 0 in block <lcd>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd, actual ratio is 4.
Register <LcdWriteInst/delay_3> equivalent to <LcdWriteInst/delay_16> has been removed
Register <LcdWriteInst/delay_13> equivalent to <LcdWriteInst/delay_16> has been removed
Register <LcdWriteInst/delay_15> equivalent to <LcdWriteInst/delay_1> has been removed
Register <LcdWriteInst/delay_11> equivalent to <LcdWriteInst/delay_7> has been removed
Register <LcdWriteInst/delay_14> equivalent to <LcdWriteInst/delay_16> has been removed
Register <LcdWriteInst/delay_4> equivalent to <LcdWriteInst/delay_0> has been removed
Register <LcdWriteInst/delay_10> equivalent to <LcdWriteInst/delay_1> has been removed

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd.ngr
Top Level Output File Name         : lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 13

Macro Statistics :
# ROMs                             : 1
#      32x26-bit ROM               : 1
# Registers                        : 9
#      1-bit register              : 5
#      17-bit register             : 1
#      5-bit register              : 2
#      8-bit register              : 1
# Counters                         : 1
#      4-bit up counter            : 1
# Adders/Subtractors               : 3
#      19-bit subtractor           : 1
#      5-bit adder                 : 2
# Comparators                      : 5
#      17-bit comparator equal     : 1
#      19-bit comparator equal     : 1
#      4-bit comparator greatequal : 1
#      4-bit comparator lessequal  : 1
#      5-bit comparator less       : 1

Cell Usage :
# BELS                             : 255
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 7
#      LUT1_L                      : 15
#      LUT2                        : 18
#      LUT2_D                      : 4
#      LUT2_L                      : 5
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 28
#      LUT4_D                      : 1
#      LUT4_L                      : 41
#      MUXCY                       : 60
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 51
#      FDC                         : 16
#      FDCE                        : 9
#      FDCPE                       : 21
#      FDPE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      79  out of   2352     3%  
 Number of Slice Flip Flops:            51  out of   4704     1%  
 Number of 4 input LUTs:               126  out of   4704     2%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.225ns (Maximum Frequency: 81.800MHz)
   Minimum input arrival time before clock: 8.030ns
   Maximum output required time after clock: 12.430ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.225ns (frequency: 81.800MHz)
  Total number of paths / destination ports: 1477 / 85
-------------------------------------------------------------------------
Delay:               12.225ns (Levels of Logic = 21)
  Source:            LcdWriteInst/delay_16 (FF)
  Destination:       LcdWriteInst/state_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: LcdWriteInst/delay_16 to LcdWriteInst/state_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   1.292   2.600  LcdWriteInst/delay_16 (LcdWriteInst/delay_16)
     INV:I->O              1   0.653   0.000  LcdWriteInst/LcdWrite__n0000<3>lut_INV_0 (LcdWriteInst/N15)
     MUXCY:S->O            1   0.784   0.000  LcdWriteInst/LcdWrite__n0000<3>cy (LcdWriteInst/LcdWrite__n0000<3>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<4>cy (LcdWriteInst/LcdWrite__n0000<4>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<5>cy (LcdWriteInst/LcdWrite__n0000<5>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<6>cy (LcdWriteInst/LcdWrite__n0000<6>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<7>cy (LcdWriteInst/LcdWrite__n0000<7>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<8>cy (LcdWriteInst/LcdWrite__n0000<8>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<9>cy (LcdWriteInst/LcdWrite__n0000<9>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<10>cy (LcdWriteInst/LcdWrite__n0000<10>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<11>cy (LcdWriteInst/LcdWrite__n0000<11>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<12>cy (LcdWriteInst/LcdWrite__n0000<12>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<13>cy (LcdWriteInst/LcdWrite__n0000<13>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<14>cy (LcdWriteInst/LcdWrite__n0000<14>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<15>cy (LcdWriteInst/LcdWrite__n0000<15>_cyo)
     MUXCY:CI->O           1   0.050   0.000  LcdWriteInst/LcdWrite__n0000<16>cy (LcdWriteInst/LcdWrite__n0000<16>_cyo)
     MUXCY:CI->O           0   0.050   0.000  LcdWriteInst/LcdWrite__n0000<17>cy (LcdWriteInst/LcdWrite__n0000<17>_cyo)
     XORCY:CI->O           1   0.500   1.150  LcdWriteInst/LcdWrite__n0000<18>_xor (LcdWriteInst/_n0000<18>)
     INV:I->O              1   0.653   0.000  LcdWriteInst/Eq_stagelut181_INV_0 (LcdWriteInst/N38)
     MUXCY:S->O            2   0.784   1.340  LcdWriteInst/Eq_stagecy_rn_17 (LcdWriteInst/dly_done)
     LUT4_L:I3->LO         1   0.653   0.000  LcdWriteInst/state_FFd3-In_rn_0111_G (N90)
     MUXF5:I1->O           1   0.363   0.000  LcdWriteInst/state_FFd3-In_rn_0111 (LcdWriteInst/state_FFd3-In)
     FDC:D                     0.753          LcdWriteInst/state_FFd3
    ----------------------------------------
    Total                     12.225ns (7.135ns logic, 5.090ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              8.030ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       LcdWriteInst/dly_cntr_16 (FF)
  Destination Clock: clk rising

  Data Path: rst to LcdWriteInst/dly_cntr_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   0.924   5.700  rst_IBUF (rst_IBUF)
     LUT4_L:I0->LO         1   0.653   0.000  LcdWriteInst/dly_cntr_3__n00002 (LcdWriteInst/dly_cntr_0_3__n0000)
     FDCPE:D                   0.753          LcdWriteInst/dly_cntr_3
    ----------------------------------------
    Total                      8.030ns (2.330ns logic, 5.700ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 10
-------------------------------------------------------------------------
Offset:              12.430ns (Levels of Logic = 2)
  Source:            addr_4 (FF)
  Destination:       rs (PAD)
  Source Clock:      clk rising

  Data Path: addr_4 to rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            25   1.292   3.450  addr_4 (addr_4)
     MUXF5:S->O            1   0.981   1.150  Mrom_din_inst_mux_f5_8 (din<8>)
     OBUF:I->O                 5.557          rs_OBUF (rs)
    ----------------------------------------
    Total                     12.430ns (7.830ns logic, 4.600ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
CPU : 10.31 / 10.98 s | Elapsed : 10.00 / 11.00 s
 
--> 

Total memory usage is 89536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

