

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Jul 28 14:24:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.125|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2647|  2647|  2647|  2647|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     8|     8|         1|          -|          -|     8|    no    |
        |- Loop 2     |  2632|  2632|       329|          -|          -|     8|    no    |
        | + Loop 2.1  |   320|   320|        40|          -|          -|     8|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    357|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      6|    1070|   1038|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    409|    -|
|Register         |        -|      -|     915|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      6|    1985|   1804|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U        |kernel_control_s_axi       |        0|      0|  226|  360|    0|
    |kernel_gmem_m_axi_U           |kernel_gmem_m_axi          |        2|      0|  512|  580|    0|
    |kernel_mul_32s_32s_32_3_1_U1  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|   49|    0|
    |kernel_mul_32s_32s_32_3_1_U2  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|   49|    0|
    +------------------------------+---------------------------+---------+-------+-----+-----+-----+
    |Total                         |                           |        2|      6| 1070| 1038|    0|
    +------------------------------+---------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln209_1_fu_480_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_462_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_433_p2  |     +    |      0|  0|  38|          31|          31|
    |add_ln215_fu_358_p2    |     +    |      0|  0|  38|          31|          31|
    |add_ln30_fu_428_p2     |     +    |      0|  0|  38|          31|          31|
    |add_ln321_fu_353_p2    |     +    |      0|  0|  38|          31|          31|
    |add_ln32_1_fu_423_p2   |     +    |      0|  0|  38|          31|          31|
    |add_ln32_fu_414_p2     |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_343_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_331_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_400_p2            |     +    |      0|  0|  13|           4|           1|
    |ap_block_state3_io     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_325_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln22_fu_337_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln27_fu_394_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 357|         252|         246|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  241|         56|    1|         56|
    |gmem_ARADDR    |   33|          6|   32|        192|
    |gmem_AWADDR    |   27|          5|   32|        160|
    |gmem_AWLEN     |   15|          3|   32|         96|
    |gmem_WDATA     |   21|          4|   32|        128|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    |gmem_blk_n_R   |    9|          2|    1|          2|
    |gmem_blk_n_W   |    9|          2|    1|          2|
    |i1_0_reg_227   |    9|          2|    4|          8|
    |i_0_reg_216    |    9|          2|    4|          8|
    |j_0_reg_239    |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  409|         90|  146|        666|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |A_i_j_V_reg_632           |  32|   0|   32|          0|
    |add_ln209_1_reg_669       |  32|   0|   32|          0|
    |add_ln209_reg_648         |  32|   0|   32|          0|
    |add_ln215_1_reg_604       |  31|   0|   31|          0|
    |add_ln215_reg_562         |  31|   0|   31|          0|
    |add_ln30_reg_599          |  31|   0|   31|          0|
    |add_ln321_reg_557         |  31|   0|   31|          0|
    |add_ln32_1_reg_594        |  31|   0|   31|          0|
    |ap_CS_fsm                 |  55|   0|   55|          0|
    |gmem_addr_1_reg_567       |  31|   0|   32|          1|
    |gmem_addr_2_read_reg_638  |  32|   0|   32|          0|
    |gmem_addr_2_reg_580       |  31|   0|   32|          1|
    |gmem_addr_4_reg_609       |  31|   0|   32|          1|
    |gmem_addr_5_read_reg_659  |  32|   0|   32|          0|
    |i1_0_reg_227              |   4|   0|    4|          0|
    |i_0_reg_216               |   4|   0|    4|          0|
    |i_1_reg_552               |   4|   0|    4|          0|
    |j_0_reg_239               |   4|   0|    4|          0|
    |j_reg_589                 |   4|   0|    4|          0|
    |mul_ln209_1_reg_664       |  32|   0|   32|          0|
    |mul_ln209_reg_643         |  32|   0|   32|          0|
    |p_cast13_reg_525          |  30|   0|   31|          1|
    |p_cast14_reg_520          |  30|   0|   31|          1|
    |p_cast15_reg_515          |  30|   0|   31|          1|
    |p_cast16_reg_510          |  30|   0|   31|          1|
    |p_cast_reg_536            |  30|   0|   31|          1|
    |q0_V_reg_627              |  32|   0|   32|          0|
    |s0_V_reg_622              |  32|   0|   32|          0|
    |s_V3_reg_499              |  30|   0|   30|          0|
    |tmp_2_reg_484             |  30|   0|   30|          0|
    |tmp_3_reg_489             |  30|   0|   30|          0|
    |tmp_4_reg_494             |  30|   0|   30|          0|
    |tmp_5_reg_505             |  30|   0|   30|          0|
    |zext_ln321_reg_575        |   4|   0|    8|          4|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 915|   0|  927|         12|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

