library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity A_Q3 is
    port(
        a, b, c : in  bit;
        y       : out bit
    );
end A_Q3;

architecture Behavioral of A_Q3 is
    signal tmp1 : bit := '0';
begin
    process(a, c)              -- ×©×™×?/×™ ×œ×‘: b ×œ×? ×‘-sensitivity list
        variable tmp2 : bit := '1';
    begin
        tmp1 <= a xor b;       -- tmp1 ×”×•×? SIGNAL
        tmp2 := tmp1 and c;    -- tmp2 ×”×•×? VARIABLE, ×ž×©×ª×ž×© ×‘-tmp1 "×”×™×©×Ÿ"
        y    <= tmp1 xor tmp2; -- ×’×? y ×ž×©×ª×ž×© ×‘-tmp1 "×”×™×©×Ÿ"
    end process;
end Behavioral;