# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/debouncer.vhd" \
"../../../../lab5.srcs/sources_1/imports/Lab 5/dff.vhd" \
"../../../../lab5.srcs/sources_1/new/fifo.vhd" \

# Do not sort compile order
nosort
