-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_15_ce0 : OUT STD_LOGIC;
    output_15_we0 : OUT STD_LOGIC;
    output_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_14_ce0 : OUT STD_LOGIC;
    output_14_we0 : OUT STD_LOGIC;
    output_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_13_ce0 : OUT STD_LOGIC;
    output_13_we0 : OUT STD_LOGIC;
    output_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_12_ce0 : OUT STD_LOGIC;
    output_12_we0 : OUT STD_LOGIC;
    output_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_11_ce0 : OUT STD_LOGIC;
    output_11_we0 : OUT STD_LOGIC;
    output_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_10_ce0 : OUT STD_LOGIC;
    output_10_we0 : OUT STD_LOGIC;
    output_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_9_ce0 : OUT STD_LOGIC;
    output_9_we0 : OUT STD_LOGIC;
    output_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_8_ce0 : OUT STD_LOGIC;
    output_8_we0 : OUT STD_LOGIC;
    output_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_7_ce0 : OUT STD_LOGIC;
    output_7_we0 : OUT STD_LOGIC;
    output_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_6_ce0 : OUT STD_LOGIC;
    output_6_we0 : OUT STD_LOGIC;
    output_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_5_ce0 : OUT STD_LOGIC;
    output_5_we0 : OUT STD_LOGIC;
    output_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_4_ce0 : OUT STD_LOGIC;
    output_4_we0 : OUT STD_LOGIC;
    output_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_3_ce0 : OUT STD_LOGIC;
    output_3_we0 : OUT STD_LOGIC;
    output_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_2_ce0 : OUT STD_LOGIC;
    output_2_we0 : OUT STD_LOGIC;
    output_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_1_ce0 : OUT STD_LOGIC;
    output_1_we0 : OUT STD_LOGIC;
    output_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_ce0 : OUT STD_LOGIC;
    frame_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_ce1 : OUT STD_LOGIC;
    frame_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_ce2 : OUT STD_LOGIC;
    frame_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_1_ce0 : OUT STD_LOGIC;
    frame_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_1_ce1 : OUT STD_LOGIC;
    frame_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_1_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_1_ce2 : OUT STD_LOGIC;
    frame_1_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_2_ce0 : OUT STD_LOGIC;
    frame_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_2_ce1 : OUT STD_LOGIC;
    frame_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_2_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_2_ce2 : OUT STD_LOGIC;
    frame_2_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_3_ce0 : OUT STD_LOGIC;
    frame_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_3_ce1 : OUT STD_LOGIC;
    frame_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_3_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_3_ce2 : OUT STD_LOGIC;
    frame_3_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_4_ce0 : OUT STD_LOGIC;
    frame_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_4_ce1 : OUT STD_LOGIC;
    frame_4_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_4_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_4_ce2 : OUT STD_LOGIC;
    frame_4_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_5_ce0 : OUT STD_LOGIC;
    frame_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_5_ce1 : OUT STD_LOGIC;
    frame_5_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_5_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_5_ce2 : OUT STD_LOGIC;
    frame_5_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_6_ce0 : OUT STD_LOGIC;
    frame_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_6_ce1 : OUT STD_LOGIC;
    frame_6_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_6_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_6_ce2 : OUT STD_LOGIC;
    frame_6_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_7_ce0 : OUT STD_LOGIC;
    frame_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_7_ce1 : OUT STD_LOGIC;
    frame_7_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_7_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_7_ce2 : OUT STD_LOGIC;
    frame_7_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_8_ce0 : OUT STD_LOGIC;
    frame_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_8_ce1 : OUT STD_LOGIC;
    frame_8_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_8_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_8_ce2 : OUT STD_LOGIC;
    frame_8_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_9_ce0 : OUT STD_LOGIC;
    frame_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_9_ce1 : OUT STD_LOGIC;
    frame_9_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_9_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_9_ce2 : OUT STD_LOGIC;
    frame_9_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_10_ce0 : OUT STD_LOGIC;
    frame_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_10_ce1 : OUT STD_LOGIC;
    frame_10_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_10_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_10_ce2 : OUT STD_LOGIC;
    frame_10_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_11_ce0 : OUT STD_LOGIC;
    frame_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_11_ce1 : OUT STD_LOGIC;
    frame_11_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_11_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_11_ce2 : OUT STD_LOGIC;
    frame_11_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_12_ce0 : OUT STD_LOGIC;
    frame_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_12_ce1 : OUT STD_LOGIC;
    frame_12_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_12_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_12_ce2 : OUT STD_LOGIC;
    frame_12_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_13_ce0 : OUT STD_LOGIC;
    frame_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_13_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_13_ce1 : OUT STD_LOGIC;
    frame_13_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_13_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_13_ce2 : OUT STD_LOGIC;
    frame_13_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_14_ce0 : OUT STD_LOGIC;
    frame_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_14_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_14_ce1 : OUT STD_LOGIC;
    frame_14_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_14_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_14_ce2 : OUT STD_LOGIC;
    frame_14_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_15_ce0 : OUT STD_LOGIC;
    frame_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_15_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_15_ce1 : OUT STD_LOGIC;
    frame_15_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_15_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_15_ce2 : OUT STD_LOGIC;
    frame_15_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_16_ce0 : OUT STD_LOGIC;
    frame_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_16_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_16_ce1 : OUT STD_LOGIC;
    frame_16_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_16_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_16_ce2 : OUT STD_LOGIC;
    frame_16_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_17_ce0 : OUT STD_LOGIC;
    frame_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_17_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_17_ce1 : OUT STD_LOGIC;
    frame_17_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_17_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_17_ce2 : OUT STD_LOGIC;
    frame_17_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_18_ce0 : OUT STD_LOGIC;
    frame_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_18_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_18_ce1 : OUT STD_LOGIC;
    frame_18_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_18_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_18_ce2 : OUT STD_LOGIC;
    frame_18_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_19_ce0 : OUT STD_LOGIC;
    frame_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_19_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_19_ce1 : OUT STD_LOGIC;
    frame_19_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_19_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_19_ce2 : OUT STD_LOGIC;
    frame_19_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_20_ce0 : OUT STD_LOGIC;
    frame_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_20_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_20_ce1 : OUT STD_LOGIC;
    frame_20_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_20_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_20_ce2 : OUT STD_LOGIC;
    frame_20_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_21_ce0 : OUT STD_LOGIC;
    frame_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_21_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_21_ce1 : OUT STD_LOGIC;
    frame_21_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_21_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_21_ce2 : OUT STD_LOGIC;
    frame_21_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_22_ce0 : OUT STD_LOGIC;
    frame_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_22_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_22_ce1 : OUT STD_LOGIC;
    frame_22_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_22_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_22_ce2 : OUT STD_LOGIC;
    frame_22_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_23_ce0 : OUT STD_LOGIC;
    frame_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_23_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_23_ce1 : OUT STD_LOGIC;
    frame_23_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_23_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_23_ce2 : OUT STD_LOGIC;
    frame_23_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_24_ce0 : OUT STD_LOGIC;
    frame_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_24_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_24_ce1 : OUT STD_LOGIC;
    frame_24_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_24_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_24_ce2 : OUT STD_LOGIC;
    frame_24_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_25_ce0 : OUT STD_LOGIC;
    frame_25_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_25_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_25_ce1 : OUT STD_LOGIC;
    frame_25_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_25_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_25_ce2 : OUT STD_LOGIC;
    frame_25_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_26_ce0 : OUT STD_LOGIC;
    frame_26_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_26_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_26_ce1 : OUT STD_LOGIC;
    frame_26_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_26_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_26_ce2 : OUT STD_LOGIC;
    frame_26_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_27_ce0 : OUT STD_LOGIC;
    frame_27_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_27_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_27_ce1 : OUT STD_LOGIC;
    frame_27_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_27_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_27_ce2 : OUT STD_LOGIC;
    frame_27_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_28_ce0 : OUT STD_LOGIC;
    frame_28_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_28_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_28_ce1 : OUT STD_LOGIC;
    frame_28_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_28_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_28_ce2 : OUT STD_LOGIC;
    frame_28_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_29_ce0 : OUT STD_LOGIC;
    frame_29_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_29_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_29_ce1 : OUT STD_LOGIC;
    frame_29_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_29_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_29_ce2 : OUT STD_LOGIC;
    frame_29_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_30_ce0 : OUT STD_LOGIC;
    frame_30_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_30_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_30_ce1 : OUT STD_LOGIC;
    frame_30_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_30_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_30_ce2 : OUT STD_LOGIC;
    frame_30_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_31_ce0 : OUT STD_LOGIC;
    frame_31_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_31_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_31_ce1 : OUT STD_LOGIC;
    frame_31_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_31_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_31_ce2 : OUT STD_LOGIC;
    frame_31_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_32_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_32_ce0 : OUT STD_LOGIC;
    frame_32_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_32_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_32_ce1 : OUT STD_LOGIC;
    frame_32_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_32_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_32_ce2 : OUT STD_LOGIC;
    frame_32_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_33_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_33_ce0 : OUT STD_LOGIC;
    frame_33_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_33_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_33_ce1 : OUT STD_LOGIC;
    frame_33_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_33_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_33_ce2 : OUT STD_LOGIC;
    frame_33_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_34_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_34_ce0 : OUT STD_LOGIC;
    frame_34_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_34_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_34_ce1 : OUT STD_LOGIC;
    frame_34_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_34_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_34_ce2 : OUT STD_LOGIC;
    frame_34_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_35_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_35_ce0 : OUT STD_LOGIC;
    frame_35_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_35_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_35_ce1 : OUT STD_LOGIC;
    frame_35_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_35_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_35_ce2 : OUT STD_LOGIC;
    frame_35_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_36_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_36_ce0 : OUT STD_LOGIC;
    frame_36_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_36_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_36_ce1 : OUT STD_LOGIC;
    frame_36_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_36_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_36_ce2 : OUT STD_LOGIC;
    frame_36_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_37_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_37_ce0 : OUT STD_LOGIC;
    frame_37_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_37_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_37_ce1 : OUT STD_LOGIC;
    frame_37_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_37_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_37_ce2 : OUT STD_LOGIC;
    frame_37_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_38_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_38_ce0 : OUT STD_LOGIC;
    frame_38_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_38_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_38_ce1 : OUT STD_LOGIC;
    frame_38_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_38_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_38_ce2 : OUT STD_LOGIC;
    frame_38_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_39_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_39_ce0 : OUT STD_LOGIC;
    frame_39_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_39_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_39_ce1 : OUT STD_LOGIC;
    frame_39_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_39_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_39_ce2 : OUT STD_LOGIC;
    frame_39_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_40_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_40_ce0 : OUT STD_LOGIC;
    frame_40_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_40_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_40_ce1 : OUT STD_LOGIC;
    frame_40_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_40_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_40_ce2 : OUT STD_LOGIC;
    frame_40_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_41_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_41_ce0 : OUT STD_LOGIC;
    frame_41_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_41_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_41_ce1 : OUT STD_LOGIC;
    frame_41_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_41_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_41_ce2 : OUT STD_LOGIC;
    frame_41_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_42_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_42_ce0 : OUT STD_LOGIC;
    frame_42_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_42_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_42_ce1 : OUT STD_LOGIC;
    frame_42_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_42_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_42_ce2 : OUT STD_LOGIC;
    frame_42_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_43_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_43_ce0 : OUT STD_LOGIC;
    frame_43_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_43_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_43_ce1 : OUT STD_LOGIC;
    frame_43_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_43_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_43_ce2 : OUT STD_LOGIC;
    frame_43_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_44_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_44_ce0 : OUT STD_LOGIC;
    frame_44_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_44_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_44_ce1 : OUT STD_LOGIC;
    frame_44_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_44_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_44_ce2 : OUT STD_LOGIC;
    frame_44_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_45_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_45_ce0 : OUT STD_LOGIC;
    frame_45_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_45_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_45_ce1 : OUT STD_LOGIC;
    frame_45_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_45_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_45_ce2 : OUT STD_LOGIC;
    frame_45_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_46_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_46_ce0 : OUT STD_LOGIC;
    frame_46_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_46_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_46_ce1 : OUT STD_LOGIC;
    frame_46_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_46_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_46_ce2 : OUT STD_LOGIC;
    frame_46_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_47_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_47_ce0 : OUT STD_LOGIC;
    frame_47_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_47_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_47_ce1 : OUT STD_LOGIC;
    frame_47_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    frame_47_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_47_ce2 : OUT STD_LOGIC;
    frame_47_q2 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FC04 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000000100";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv17_156 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101010110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln40_fu_4170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln40_fu_4194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_reg_8120_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_fu_4222_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln40_2_reg_8125_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_fu_4236_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_reg_8133_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_1_reg_8140_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_fu_4256_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_3_reg_8146_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_2_reg_8153_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_146_cast_reg_8160 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_146_cast_reg_8160_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln40_fu_4305_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_reg_8167 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_reg_8167_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln45_fu_4314_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln45_reg_8299 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln5_reg_8306 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln5_reg_8306_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_147_reg_10233 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln50_fu_8037_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln50_reg_10238 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_1_fu_4379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln45_2_fu_4438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_4_fu_4497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_6_fu_4556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_7_fu_4615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_14_fu_4673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_15_fu_4731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_16_fu_4789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_fu_8047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_236 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln45_1_fu_4250_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_240 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten6_fu_244 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln40_fu_4176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln50_fu_8072_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln41_fu_4188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_2_fu_4202_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_3_fu_4208_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4230_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4230_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln40_1_fu_4214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_fu_4274_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_fu_4274_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_fu_4274_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4230_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln45_fu_4309_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln40_fu_4331_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln40_fu_4331_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln40_fu_4331_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln40_1_fu_4347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln45_fu_4356_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln45_fu_4356_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln45_fu_4356_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_139_cast_fu_4362_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_fu_4372_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_138_cast_fu_4337_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_137_fu_4431_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_138_fu_4490_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_140_fu_4549_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_141_fu_4608_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_142_fu_4667_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_143_fu_4725_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_144_fu_4783_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_4841_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_4860_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_4879_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_4898_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_4917_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_4936_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_4955_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_4974_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_4993_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_5012_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_5031_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_5050_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_5069_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_5088_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_5107_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_5126_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_4841_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_4860_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_4879_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_4898_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_4917_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_4936_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_4955_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_4974_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_4993_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_5012_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_5031_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_5050_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_5069_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_5088_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_5107_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_5126_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_5145_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_5145_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_5220_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_5239_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_5258_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_5277_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_5296_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_5315_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_5334_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_5353_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_5372_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_5391_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_5410_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_5429_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_5448_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_5467_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_5486_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_5505_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_5220_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_5239_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_5258_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_5277_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_5296_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_5315_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_5334_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_5353_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_5372_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_5391_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_5410_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_5429_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_5448_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_5467_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_5486_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_5505_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_5524_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_5524_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_5599_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_5618_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_5637_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_5656_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_5675_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_5694_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_5713_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_5732_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_5751_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_5770_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_5789_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_5808_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_5827_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_5846_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_5865_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_5884_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_5599_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_5618_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_5637_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_5656_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_5675_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_5694_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_5713_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_5732_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_5751_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_5770_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_5789_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_5808_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_5827_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_5846_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_5865_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_5884_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_5903_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_5903_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_5982_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_6001_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_6020_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_6039_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_6058_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_6077_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_6096_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_6115_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_6134_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_6153_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_6172_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_6191_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_6210_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_6229_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_6248_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_6267_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_5982_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_6001_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_6020_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_6039_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_6058_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_6077_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_6096_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_6115_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_6134_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_6153_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_6172_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_6191_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_6210_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_6229_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_6248_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_6267_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_6286_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_6286_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_6361_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_6380_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_6399_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_6418_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_6437_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_6456_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_6475_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_6494_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_6513_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_6532_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_6551_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_6570_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_6589_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_6608_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_6627_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_6646_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_6361_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_6380_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_6399_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_6418_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_6437_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_6456_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_6475_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_6494_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_6513_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_6532_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_6551_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_6570_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_6589_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_6608_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_6627_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_6646_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_6665_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_6665_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_6740_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_86_fu_6759_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_6778_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_6797_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_6816_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_fu_6835_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_6854_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_6873_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_6892_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_6911_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_fu_6930_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_6949_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_97_fu_6968_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_98_fu_6987_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_7006_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_fu_7025_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_6740_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_86_fu_6759_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_6778_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_6797_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_6816_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_fu_6835_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_6854_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_6873_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_6892_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_6911_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_fu_6930_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_6949_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_97_fu_6968_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_98_fu_6987_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_7006_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_fu_7025_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_fu_7044_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_fu_7044_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_fu_7123_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_7142_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_fu_7161_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_7180_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_7199_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_107_fu_7218_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_7237_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_7256_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_7275_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_7294_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_7313_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_fu_7332_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_7351_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_7370_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_7389_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_7408_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_fu_7123_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_7142_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_fu_7161_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_7180_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_7199_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_107_fu_7218_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_7237_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_7256_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_7275_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_7294_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_7313_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_fu_7332_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_7351_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_7370_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_7389_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_7408_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_7427_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_7427_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_7502_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_7521_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_7540_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_7559_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_7578_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_7597_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_fu_7616_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_fu_7635_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_7654_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_128_fu_7673_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_fu_7692_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_7711_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_7730_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_7749_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_7768_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_7787_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_7502_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_7521_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_7540_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_7559_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_7578_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_7597_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_fu_7616_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_fu_7635_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_7654_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_128_fu_7673_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_fu_7692_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_7711_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_7730_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_7749_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_7768_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_7787_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_7806_p33 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_7806_p35 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_13_fu_7877_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_3_fu_5216_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln45_fu_7881_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln42_fu_6736_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_9_fu_6357_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_7891_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_145_fu_7897_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln45_fu_7905_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln45_10_fu_5974_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln45_2_fu_7909_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln45_17_fu_7115_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln45_1_fu_7915_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln45_cast1_fu_7887_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln45_12_fu_7498_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_5_fu_5595_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp6_fu_7927_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_146_fu_7933_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln45_11_fu_7119_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_8_fu_5978_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln46_fu_7945_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln46_fu_7941_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln46_fu_7955_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln46_1_fu_7951_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal px_fu_7921_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal abscond_fu_7973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_fu_7967_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal abs_fu_7979_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal py_fu_7961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal abscond3_fu_7997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg2_fu_7991_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal abs4_fu_8003_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln49_fu_8011_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal abs_cast_fu_7987_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal magnitude_fu_8021_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln49_fu_8015_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_139_fu_8041_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln50_fu_8067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln40_fu_4331_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln42_fu_4274_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln45_fu_4356_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_condition_5165 : BOOLEAN;
    signal ap_condition_5168 : BOOLEAN;
    signal ap_condition_5171 : BOOLEAN;
    signal ap_condition_5174 : BOOLEAN;
    signal ap_condition_5177 : BOOLEAN;
    signal ap_condition_5180 : BOOLEAN;
    signal ap_condition_5183 : BOOLEAN;
    signal ap_condition_5186 : BOOLEAN;
    signal ap_condition_5189 : BOOLEAN;
    signal ap_condition_5192 : BOOLEAN;
    signal ap_condition_5195 : BOOLEAN;
    signal ap_condition_5198 : BOOLEAN;
    signal ap_condition_5201 : BOOLEAN;
    signal ap_condition_5204 : BOOLEAN;
    signal ap_condition_5207 : BOOLEAN;
    signal ap_condition_5210 : BOOLEAN;
    signal ap_condition_5213 : BOOLEAN;
    signal ap_condition_5216 : BOOLEAN;
    signal ap_condition_5219 : BOOLEAN;
    signal ap_condition_5222 : BOOLEAN;
    signal ap_condition_5225 : BOOLEAN;
    signal ap_condition_5228 : BOOLEAN;
    signal ap_condition_5231 : BOOLEAN;
    signal ap_condition_5234 : BOOLEAN;
    signal ap_condition_5237 : BOOLEAN;
    signal ap_condition_5240 : BOOLEAN;
    signal ap_condition_5243 : BOOLEAN;
    signal ap_condition_5246 : BOOLEAN;
    signal ap_condition_5249 : BOOLEAN;
    signal ap_condition_5252 : BOOLEAN;
    signal ap_condition_5255 : BOOLEAN;
    signal ap_condition_5258 : BOOLEAN;
    signal tmp_1_fu_4841_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_4841_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_4841_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_4860_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_4860_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_4860_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_4879_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_4879_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_4879_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_4898_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_4898_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_4898_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_4917_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_4917_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_4917_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_4936_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_4936_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_4936_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_4955_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_4955_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_4955_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_4974_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_4974_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_4974_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_4993_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_4993_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_4993_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_5012_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_5012_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_5012_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_5031_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_5031_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_5031_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_5050_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_5050_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_5050_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_5069_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_5069_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_5069_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_5088_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_5088_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_5088_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_5107_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_5107_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_5107_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_5126_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_5126_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_5126_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_5145_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_5145_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_5220_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_5220_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_5220_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_5239_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_5239_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_5239_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_5258_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_5258_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_5258_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_5277_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_5277_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_5277_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_5296_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_5296_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_5296_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_5315_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_5315_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_5315_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_5334_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_5334_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_5334_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_5353_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_5353_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_5353_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_5372_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_5372_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_5372_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_5391_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_5391_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_5391_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_5410_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_5410_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_5410_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_5429_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_5429_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_5429_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_5448_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_5448_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_5448_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_5467_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_5467_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_5467_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_5486_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_5486_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_5486_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_5505_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_5505_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_5505_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_5524_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_fu_5524_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_34_fu_5599_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_5599_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_5599_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_5618_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_5618_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_5618_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_5637_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_5637_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_5637_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_5656_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_5656_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_5656_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_5675_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_5675_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_5675_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_5694_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_5694_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_5694_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_5713_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_5713_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_5713_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_5732_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_5732_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_5732_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_5751_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_5751_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_5751_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_5770_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_5770_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_5770_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_5789_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_5789_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_5789_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_5808_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_5808_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_5808_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_5827_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_5827_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_5827_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_5846_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_5846_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_5846_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_5865_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_5865_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_5865_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_5884_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_5884_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_5884_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_5903_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_50_fu_5903_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_51_fu_5982_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_5982_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_5982_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_6001_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_6001_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_6001_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_6020_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_6020_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_6020_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_6039_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_6039_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_6039_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_6058_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_6058_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_6058_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_6077_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_6077_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_6077_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_6096_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_6096_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_6096_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_fu_6115_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_fu_6115_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_fu_6115_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_6134_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_6134_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_6134_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_6153_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_6153_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_6153_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_6172_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_6172_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_6172_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_6191_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_6191_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_6191_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_6210_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_6210_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_6210_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_6229_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_6229_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_6229_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_fu_6248_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_fu_6248_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_fu_6248_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_6267_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_6267_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_6267_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_fu_6286_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_6286_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_68_fu_6361_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_6361_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_6361_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_fu_6380_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_fu_6380_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_fu_6380_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_6399_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_6399_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_6399_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_fu_6418_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_fu_6418_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_fu_6418_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_fu_6437_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_fu_6437_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_fu_6437_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_fu_6456_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_fu_6456_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_fu_6456_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_74_fu_6475_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_74_fu_6475_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_74_fu_6475_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_fu_6494_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_fu_6494_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_fu_6494_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_fu_6513_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_fu_6513_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_fu_6513_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_fu_6532_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_fu_6532_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_fu_6532_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_fu_6551_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_fu_6551_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_fu_6551_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_79_fu_6570_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_79_fu_6570_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_79_fu_6570_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_fu_6589_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_fu_6589_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_fu_6589_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_fu_6608_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_fu_6608_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_fu_6608_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_82_fu_6627_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_82_fu_6627_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_82_fu_6627_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_fu_6646_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_fu_6646_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_fu_6646_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_84_fu_6665_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_84_fu_6665_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_85_fu_6740_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_85_fu_6740_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_85_fu_6740_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_fu_6759_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_fu_6759_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_fu_6759_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_87_fu_6778_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_87_fu_6778_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_87_fu_6778_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_88_fu_6797_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_88_fu_6797_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_88_fu_6797_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_fu_6816_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_fu_6816_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_fu_6816_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_90_fu_6835_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_90_fu_6835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_90_fu_6835_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_91_fu_6854_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_91_fu_6854_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_91_fu_6854_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_92_fu_6873_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_92_fu_6873_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_92_fu_6873_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_fu_6892_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_fu_6892_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_fu_6892_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_fu_6911_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_fu_6911_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_fu_6911_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_fu_6930_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_fu_6930_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_fu_6930_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_fu_6949_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_fu_6949_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_fu_6949_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_6968_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_6968_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_6968_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_98_fu_6987_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_98_fu_6987_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_98_fu_6987_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_99_fu_7006_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_99_fu_7006_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_99_fu_7006_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_7025_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_7025_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_7025_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_101_fu_7044_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_101_fu_7044_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_102_fu_7123_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_102_fu_7123_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_102_fu_7123_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_fu_7142_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_fu_7142_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_fu_7142_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_fu_7161_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_fu_7161_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_fu_7161_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_fu_7180_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_fu_7180_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_fu_7180_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_fu_7199_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_fu_7199_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_fu_7199_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_7218_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_7218_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_7218_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_fu_7237_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_fu_7237_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_fu_7237_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_fu_7256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_fu_7256_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_fu_7256_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_fu_7275_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_fu_7275_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_fu_7275_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_fu_7294_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_fu_7294_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_fu_7294_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_7313_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_7313_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_7313_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_fu_7332_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_fu_7332_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_fu_7332_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_fu_7351_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_fu_7351_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_fu_7351_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_fu_7370_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_fu_7370_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_fu_7370_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_116_fu_7389_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_116_fu_7389_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_116_fu_7389_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_fu_7408_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_fu_7408_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_fu_7408_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_fu_7427_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_118_fu_7427_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_119_fu_7502_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_119_fu_7502_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_119_fu_7502_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_fu_7521_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_fu_7521_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_fu_7521_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_fu_7540_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_fu_7540_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_fu_7540_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_fu_7559_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_fu_7559_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_fu_7559_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_123_fu_7578_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_123_fu_7578_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_123_fu_7578_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_124_fu_7597_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_124_fu_7597_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_124_fu_7597_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_fu_7616_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_fu_7616_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_fu_7616_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_fu_7635_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_fu_7635_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_fu_7635_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_fu_7654_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_fu_7654_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_fu_7654_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_fu_7673_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_fu_7673_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_fu_7673_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_fu_7692_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_fu_7692_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_fu_7692_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_fu_7711_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_fu_7711_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_fu_7711_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_fu_7730_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_fu_7730_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_fu_7730_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_fu_7749_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_fu_7749_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_fu_7749_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_fu_7768_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_fu_7768_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_fu_7768_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_fu_7787_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_fu_7787_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_fu_7787_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_135_fu_7806_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_fu_7806_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component sobel_hls_urem_8ns_3ns_2_12_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component sobel_hls_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component sobel_hls_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_hls_sparsemux_33_4_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_8ns_3ns_2_12_1_U57 : component sobel_hls_urem_8ns_3ns_2_12_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4230_p0,
        din1 => grp_fu_4230_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4230_p2);

    mul_8ns_10ns_17_1_1_U58 : component sobel_hls_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln42_fu_4274_p0,
        din1 => mul_ln42_fu_4274_p1,
        dout => mul_ln42_fu_4274_p2);

    mul_8ns_10ns_17_1_1_U59 : component sobel_hls_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln40_fu_4331_p0,
        din1 => mul_ln40_fu_4331_p1,
        dout => mul_ln40_fu_4331_p2);

    mul_8ns_10ns_17_1_1_U60 : component sobel_hls_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln45_fu_4356_p0,
        din1 => mul_ln45_fu_4356_p1,
        dout => mul_ln45_fu_4356_p2);

    sparsemux_7_2_8_1_1_U61 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q2,
        din1 => frame_1_q2,
        din2 => frame_2_q2,
        def => tmp_1_fu_4841_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_1_fu_4841_p9);

    sparsemux_7_2_8_1_1_U62 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q2,
        din1 => frame_4_q2,
        din2 => frame_5_q2,
        def => tmp_2_fu_4860_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_2_fu_4860_p9);

    sparsemux_7_2_8_1_1_U63 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q2,
        din1 => frame_7_q2,
        din2 => frame_8_q2,
        def => tmp_3_fu_4879_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_3_fu_4879_p9);

    sparsemux_7_2_8_1_1_U64 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q2,
        din1 => frame_10_q2,
        din2 => frame_11_q2,
        def => tmp_4_fu_4898_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_4_fu_4898_p9);

    sparsemux_7_2_8_1_1_U65 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q2,
        din1 => frame_13_q2,
        din2 => frame_14_q2,
        def => tmp_5_fu_4917_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_5_fu_4917_p9);

    sparsemux_7_2_8_1_1_U66 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q2,
        din1 => frame_16_q2,
        din2 => frame_17_q2,
        def => tmp_6_fu_4936_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_6_fu_4936_p9);

    sparsemux_7_2_8_1_1_U67 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q2,
        din1 => frame_19_q2,
        din2 => frame_20_q2,
        def => tmp_7_fu_4955_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_7_fu_4955_p9);

    sparsemux_7_2_8_1_1_U68 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q2,
        din1 => frame_22_q2,
        din2 => frame_23_q2,
        def => tmp_8_fu_4974_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_8_fu_4974_p9);

    sparsemux_7_2_8_1_1_U69 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q2,
        din1 => frame_25_q2,
        din2 => frame_26_q2,
        def => tmp_9_fu_4993_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_9_fu_4993_p9);

    sparsemux_7_2_8_1_1_U70 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q2,
        din1 => frame_28_q2,
        din2 => frame_29_q2,
        def => tmp_s_fu_5012_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_s_fu_5012_p9);

    sparsemux_7_2_8_1_1_U71 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q2,
        din1 => frame_31_q2,
        din2 => frame_32_q2,
        def => tmp_10_fu_5031_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_10_fu_5031_p9);

    sparsemux_7_2_8_1_1_U72 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q2,
        din1 => frame_34_q2,
        din2 => frame_35_q2,
        def => tmp_11_fu_5050_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_11_fu_5050_p9);

    sparsemux_7_2_8_1_1_U73 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q2,
        din1 => frame_37_q2,
        din2 => frame_38_q2,
        def => tmp_12_fu_5069_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_12_fu_5069_p9);

    sparsemux_7_2_8_1_1_U74 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q2,
        din1 => frame_40_q2,
        din2 => frame_41_q2,
        def => tmp_13_fu_5088_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_13_fu_5088_p9);

    sparsemux_7_2_8_1_1_U75 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q2,
        din1 => frame_43_q2,
        din2 => frame_44_q2,
        def => tmp_14_fu_5107_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_14_fu_5107_p9);

    sparsemux_7_2_8_1_1_U76 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q2,
        din1 => frame_46_q2,
        din2 => frame_47_q2,
        def => tmp_15_fu_5126_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_15_fu_5126_p9);

    sparsemux_33_4_8_1_1_U77 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_1_fu_4841_p9,
        din1 => tmp_2_fu_4860_p9,
        din2 => tmp_3_fu_4879_p9,
        din3 => tmp_4_fu_4898_p9,
        din4 => tmp_5_fu_4917_p9,
        din5 => tmp_6_fu_4936_p9,
        din6 => tmp_7_fu_4955_p9,
        din7 => tmp_8_fu_4974_p9,
        din8 => tmp_9_fu_4993_p9,
        din9 => tmp_s_fu_5012_p9,
        din10 => tmp_10_fu_5031_p9,
        din11 => tmp_11_fu_5050_p9,
        din12 => tmp_12_fu_5069_p9,
        din13 => tmp_13_fu_5088_p9,
        din14 => tmp_14_fu_5107_p9,
        din15 => tmp_15_fu_5126_p9,
        def => tmp_16_fu_5145_p33,
        sel => trunc_ln5_reg_8306_pp0_iter12_reg,
        dout => tmp_16_fu_5145_p35);

    sparsemux_7_2_8_1_1_U78 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q1,
        din1 => frame_1_q1,
        din2 => frame_2_q1,
        def => tmp_17_fu_5220_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_17_fu_5220_p9);

    sparsemux_7_2_8_1_1_U79 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q1,
        din1 => frame_4_q1,
        din2 => frame_5_q1,
        def => tmp_18_fu_5239_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_18_fu_5239_p9);

    sparsemux_7_2_8_1_1_U80 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q1,
        din1 => frame_7_q1,
        din2 => frame_8_q1,
        def => tmp_19_fu_5258_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_19_fu_5258_p9);

    sparsemux_7_2_8_1_1_U81 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q1,
        din1 => frame_10_q1,
        din2 => frame_11_q1,
        def => tmp_20_fu_5277_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_20_fu_5277_p9);

    sparsemux_7_2_8_1_1_U82 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q1,
        din1 => frame_13_q1,
        din2 => frame_14_q1,
        def => tmp_21_fu_5296_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_21_fu_5296_p9);

    sparsemux_7_2_8_1_1_U83 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q1,
        din1 => frame_16_q1,
        din2 => frame_17_q1,
        def => tmp_22_fu_5315_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_22_fu_5315_p9);

    sparsemux_7_2_8_1_1_U84 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q1,
        din1 => frame_19_q1,
        din2 => frame_20_q1,
        def => tmp_23_fu_5334_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_23_fu_5334_p9);

    sparsemux_7_2_8_1_1_U85 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q1,
        din1 => frame_22_q1,
        din2 => frame_23_q1,
        def => tmp_24_fu_5353_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_24_fu_5353_p9);

    sparsemux_7_2_8_1_1_U86 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q1,
        din1 => frame_25_q1,
        din2 => frame_26_q1,
        def => tmp_25_fu_5372_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_25_fu_5372_p9);

    sparsemux_7_2_8_1_1_U87 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q1,
        din1 => frame_28_q1,
        din2 => frame_29_q1,
        def => tmp_26_fu_5391_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_26_fu_5391_p9);

    sparsemux_7_2_8_1_1_U88 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q1,
        din1 => frame_31_q1,
        din2 => frame_32_q1,
        def => tmp_27_fu_5410_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_27_fu_5410_p9);

    sparsemux_7_2_8_1_1_U89 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q1,
        din1 => frame_34_q1,
        din2 => frame_35_q1,
        def => tmp_28_fu_5429_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_28_fu_5429_p9);

    sparsemux_7_2_8_1_1_U90 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q1,
        din1 => frame_37_q1,
        din2 => frame_38_q1,
        def => tmp_29_fu_5448_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_29_fu_5448_p9);

    sparsemux_7_2_8_1_1_U91 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q1,
        din1 => frame_40_q1,
        din2 => frame_41_q1,
        def => tmp_30_fu_5467_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_30_fu_5467_p9);

    sparsemux_7_2_8_1_1_U92 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q1,
        din1 => frame_43_q1,
        din2 => frame_44_q1,
        def => tmp_31_fu_5486_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_31_fu_5486_p9);

    sparsemux_7_2_8_1_1_U93 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q1,
        din1 => frame_46_q1,
        din2 => frame_47_q1,
        def => tmp_32_fu_5505_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_32_fu_5505_p9);

    sparsemux_33_4_8_1_1_U94 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_17_fu_5220_p9,
        din1 => tmp_18_fu_5239_p9,
        din2 => tmp_19_fu_5258_p9,
        din3 => tmp_20_fu_5277_p9,
        din4 => tmp_21_fu_5296_p9,
        din5 => tmp_22_fu_5315_p9,
        din6 => tmp_23_fu_5334_p9,
        din7 => tmp_24_fu_5353_p9,
        din8 => tmp_25_fu_5372_p9,
        din9 => tmp_26_fu_5391_p9,
        din10 => tmp_27_fu_5410_p9,
        din11 => tmp_28_fu_5429_p9,
        din12 => tmp_29_fu_5448_p9,
        din13 => tmp_30_fu_5467_p9,
        din14 => tmp_31_fu_5486_p9,
        din15 => tmp_32_fu_5505_p9,
        def => tmp_33_fu_5524_p33,
        sel => trunc_ln45_1_reg_8140_pp0_iter12_reg,
        dout => tmp_33_fu_5524_p35);

    sparsemux_7_2_8_1_1_U95 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q0,
        din1 => frame_1_q0,
        din2 => frame_2_q0,
        def => tmp_34_fu_5599_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_34_fu_5599_p9);

    sparsemux_7_2_8_1_1_U96 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q0,
        din1 => frame_4_q0,
        din2 => frame_5_q0,
        def => tmp_35_fu_5618_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_35_fu_5618_p9);

    sparsemux_7_2_8_1_1_U97 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q0,
        din1 => frame_7_q0,
        din2 => frame_8_q0,
        def => tmp_36_fu_5637_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_36_fu_5637_p9);

    sparsemux_7_2_8_1_1_U98 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q0,
        din1 => frame_10_q0,
        din2 => frame_11_q0,
        def => tmp_37_fu_5656_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_37_fu_5656_p9);

    sparsemux_7_2_8_1_1_U99 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q0,
        din1 => frame_13_q0,
        din2 => frame_14_q0,
        def => tmp_38_fu_5675_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_38_fu_5675_p9);

    sparsemux_7_2_8_1_1_U100 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q0,
        din1 => frame_16_q0,
        din2 => frame_17_q0,
        def => tmp_39_fu_5694_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_39_fu_5694_p9);

    sparsemux_7_2_8_1_1_U101 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q0,
        din1 => frame_19_q0,
        din2 => frame_20_q0,
        def => tmp_40_fu_5713_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_40_fu_5713_p9);

    sparsemux_7_2_8_1_1_U102 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q0,
        din1 => frame_22_q0,
        din2 => frame_23_q0,
        def => tmp_41_fu_5732_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_41_fu_5732_p9);

    sparsemux_7_2_8_1_1_U103 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q0,
        din1 => frame_25_q0,
        din2 => frame_26_q0,
        def => tmp_42_fu_5751_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_42_fu_5751_p9);

    sparsemux_7_2_8_1_1_U104 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q0,
        din1 => frame_28_q0,
        din2 => frame_29_q0,
        def => tmp_43_fu_5770_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_43_fu_5770_p9);

    sparsemux_7_2_8_1_1_U105 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q0,
        din1 => frame_31_q0,
        din2 => frame_32_q0,
        def => tmp_44_fu_5789_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_44_fu_5789_p9);

    sparsemux_7_2_8_1_1_U106 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q0,
        din1 => frame_34_q0,
        din2 => frame_35_q0,
        def => tmp_45_fu_5808_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_45_fu_5808_p9);

    sparsemux_7_2_8_1_1_U107 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q0,
        din1 => frame_37_q0,
        din2 => frame_38_q0,
        def => tmp_46_fu_5827_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_46_fu_5827_p9);

    sparsemux_7_2_8_1_1_U108 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q0,
        din1 => frame_40_q0,
        din2 => frame_41_q0,
        def => tmp_47_fu_5846_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_47_fu_5846_p9);

    sparsemux_7_2_8_1_1_U109 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q0,
        din1 => frame_43_q0,
        din2 => frame_44_q0,
        def => tmp_48_fu_5865_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_48_fu_5865_p9);

    sparsemux_7_2_8_1_1_U110 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q0,
        din1 => frame_46_q0,
        din2 => frame_47_q0,
        def => tmp_49_fu_5884_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_49_fu_5884_p9);

    sparsemux_33_4_8_1_1_U111 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_34_fu_5599_p9,
        din1 => tmp_35_fu_5618_p9,
        din2 => tmp_36_fu_5637_p9,
        din3 => tmp_37_fu_5656_p9,
        din4 => tmp_38_fu_5675_p9,
        din5 => tmp_39_fu_5694_p9,
        din6 => tmp_40_fu_5713_p9,
        din7 => tmp_41_fu_5732_p9,
        din8 => tmp_42_fu_5751_p9,
        din9 => tmp_43_fu_5770_p9,
        din10 => tmp_44_fu_5789_p9,
        din11 => tmp_45_fu_5808_p9,
        din12 => tmp_46_fu_5827_p9,
        din13 => tmp_47_fu_5846_p9,
        din14 => tmp_48_fu_5865_p9,
        din15 => tmp_49_fu_5884_p9,
        def => tmp_50_fu_5903_p33,
        sel => trunc_ln45_2_reg_8153_pp0_iter12_reg,
        dout => tmp_50_fu_5903_p35);

    sparsemux_7_2_8_1_1_U112 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q1,
        din1 => frame_1_q1,
        din2 => frame_2_q1,
        def => tmp_51_fu_5982_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_51_fu_5982_p9);

    sparsemux_7_2_8_1_1_U113 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q1,
        din1 => frame_4_q1,
        din2 => frame_5_q1,
        def => tmp_52_fu_6001_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_52_fu_6001_p9);

    sparsemux_7_2_8_1_1_U114 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q1,
        din1 => frame_7_q1,
        din2 => frame_8_q1,
        def => tmp_53_fu_6020_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_53_fu_6020_p9);

    sparsemux_7_2_8_1_1_U115 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q1,
        din1 => frame_10_q1,
        din2 => frame_11_q1,
        def => tmp_54_fu_6039_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_54_fu_6039_p9);

    sparsemux_7_2_8_1_1_U116 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q1,
        din1 => frame_13_q1,
        din2 => frame_14_q1,
        def => tmp_55_fu_6058_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_55_fu_6058_p9);

    sparsemux_7_2_8_1_1_U117 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q1,
        din1 => frame_16_q1,
        din2 => frame_17_q1,
        def => tmp_56_fu_6077_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_56_fu_6077_p9);

    sparsemux_7_2_8_1_1_U118 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q1,
        din1 => frame_19_q1,
        din2 => frame_20_q1,
        def => tmp_57_fu_6096_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_57_fu_6096_p9);

    sparsemux_7_2_8_1_1_U119 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q1,
        din1 => frame_22_q1,
        din2 => frame_23_q1,
        def => tmp_58_fu_6115_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_58_fu_6115_p9);

    sparsemux_7_2_8_1_1_U120 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q1,
        din1 => frame_25_q1,
        din2 => frame_26_q1,
        def => tmp_59_fu_6134_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_59_fu_6134_p9);

    sparsemux_7_2_8_1_1_U121 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q1,
        din1 => frame_28_q1,
        din2 => frame_29_q1,
        def => tmp_60_fu_6153_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_60_fu_6153_p9);

    sparsemux_7_2_8_1_1_U122 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q1,
        din1 => frame_31_q1,
        din2 => frame_32_q1,
        def => tmp_61_fu_6172_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_61_fu_6172_p9);

    sparsemux_7_2_8_1_1_U123 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q1,
        din1 => frame_34_q1,
        din2 => frame_35_q1,
        def => tmp_62_fu_6191_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_62_fu_6191_p9);

    sparsemux_7_2_8_1_1_U124 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q1,
        din1 => frame_37_q1,
        din2 => frame_38_q1,
        def => tmp_63_fu_6210_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_63_fu_6210_p9);

    sparsemux_7_2_8_1_1_U125 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q1,
        din1 => frame_40_q1,
        din2 => frame_41_q1,
        def => tmp_64_fu_6229_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_64_fu_6229_p9);

    sparsemux_7_2_8_1_1_U126 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q1,
        din1 => frame_43_q1,
        din2 => frame_44_q1,
        def => tmp_65_fu_6248_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_65_fu_6248_p9);

    sparsemux_7_2_8_1_1_U127 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q1,
        din1 => frame_46_q1,
        din2 => frame_47_q1,
        def => tmp_66_fu_6267_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_66_fu_6267_p9);

    sparsemux_33_4_8_1_1_U128 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_51_fu_5982_p9,
        din1 => tmp_52_fu_6001_p9,
        din2 => tmp_53_fu_6020_p9,
        din3 => tmp_54_fu_6039_p9,
        din4 => tmp_55_fu_6058_p9,
        din5 => tmp_56_fu_6077_p9,
        din6 => tmp_57_fu_6096_p9,
        din7 => tmp_58_fu_6115_p9,
        din8 => tmp_59_fu_6134_p9,
        din9 => tmp_60_fu_6153_p9,
        din10 => tmp_61_fu_6172_p9,
        din11 => tmp_62_fu_6191_p9,
        din12 => tmp_63_fu_6210_p9,
        din13 => tmp_64_fu_6229_p9,
        din14 => tmp_65_fu_6248_p9,
        din15 => tmp_66_fu_6267_p9,
        def => tmp_67_fu_6286_p33,
        sel => trunc_ln5_reg_8306_pp0_iter12_reg,
        dout => tmp_67_fu_6286_p35);

    sparsemux_7_2_8_1_1_U129 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q0,
        din1 => frame_1_q0,
        din2 => frame_2_q0,
        def => tmp_68_fu_6361_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_68_fu_6361_p9);

    sparsemux_7_2_8_1_1_U130 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q0,
        din1 => frame_4_q0,
        din2 => frame_5_q0,
        def => tmp_69_fu_6380_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_69_fu_6380_p9);

    sparsemux_7_2_8_1_1_U131 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q0,
        din1 => frame_7_q0,
        din2 => frame_8_q0,
        def => tmp_70_fu_6399_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_70_fu_6399_p9);

    sparsemux_7_2_8_1_1_U132 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q0,
        din1 => frame_10_q0,
        din2 => frame_11_q0,
        def => tmp_71_fu_6418_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_71_fu_6418_p9);

    sparsemux_7_2_8_1_1_U133 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q0,
        din1 => frame_13_q0,
        din2 => frame_14_q0,
        def => tmp_72_fu_6437_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_72_fu_6437_p9);

    sparsemux_7_2_8_1_1_U134 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q0,
        din1 => frame_16_q0,
        din2 => frame_17_q0,
        def => tmp_73_fu_6456_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_73_fu_6456_p9);

    sparsemux_7_2_8_1_1_U135 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q0,
        din1 => frame_19_q0,
        din2 => frame_20_q0,
        def => tmp_74_fu_6475_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_74_fu_6475_p9);

    sparsemux_7_2_8_1_1_U136 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q0,
        din1 => frame_22_q0,
        din2 => frame_23_q0,
        def => tmp_75_fu_6494_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_75_fu_6494_p9);

    sparsemux_7_2_8_1_1_U137 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q0,
        din1 => frame_25_q0,
        din2 => frame_26_q0,
        def => tmp_76_fu_6513_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_76_fu_6513_p9);

    sparsemux_7_2_8_1_1_U138 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q0,
        din1 => frame_28_q0,
        din2 => frame_29_q0,
        def => tmp_77_fu_6532_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_77_fu_6532_p9);

    sparsemux_7_2_8_1_1_U139 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q0,
        din1 => frame_31_q0,
        din2 => frame_32_q0,
        def => tmp_78_fu_6551_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_78_fu_6551_p9);

    sparsemux_7_2_8_1_1_U140 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q0,
        din1 => frame_34_q0,
        din2 => frame_35_q0,
        def => tmp_79_fu_6570_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_79_fu_6570_p9);

    sparsemux_7_2_8_1_1_U141 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q0,
        din1 => frame_37_q0,
        din2 => frame_38_q0,
        def => tmp_80_fu_6589_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_80_fu_6589_p9);

    sparsemux_7_2_8_1_1_U142 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q0,
        din1 => frame_40_q0,
        din2 => frame_41_q0,
        def => tmp_81_fu_6608_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_81_fu_6608_p9);

    sparsemux_7_2_8_1_1_U143 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q0,
        din1 => frame_43_q0,
        din2 => frame_44_q0,
        def => tmp_82_fu_6627_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_82_fu_6627_p9);

    sparsemux_7_2_8_1_1_U144 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q0,
        din1 => frame_46_q0,
        din2 => frame_47_q0,
        def => tmp_83_fu_6646_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_83_fu_6646_p9);

    sparsemux_33_4_8_1_1_U145 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_68_fu_6361_p9,
        din1 => tmp_69_fu_6380_p9,
        din2 => tmp_70_fu_6399_p9,
        din3 => tmp_71_fu_6418_p9,
        din4 => tmp_72_fu_6437_p9,
        din5 => tmp_73_fu_6456_p9,
        din6 => tmp_74_fu_6475_p9,
        din7 => tmp_75_fu_6494_p9,
        din8 => tmp_76_fu_6513_p9,
        din9 => tmp_77_fu_6532_p9,
        din10 => tmp_78_fu_6551_p9,
        din11 => tmp_79_fu_6570_p9,
        din12 => tmp_80_fu_6589_p9,
        din13 => tmp_81_fu_6608_p9,
        din14 => tmp_82_fu_6627_p9,
        din15 => tmp_83_fu_6646_p9,
        def => tmp_84_fu_6665_p33,
        sel => trunc_ln45_2_reg_8153_pp0_iter12_reg,
        dout => tmp_84_fu_6665_p35);

    sparsemux_7_2_8_1_1_U146 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q2,
        din1 => frame_1_q2,
        din2 => frame_2_q2,
        def => tmp_85_fu_6740_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_85_fu_6740_p9);

    sparsemux_7_2_8_1_1_U147 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q2,
        din1 => frame_4_q2,
        din2 => frame_5_q2,
        def => tmp_86_fu_6759_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_86_fu_6759_p9);

    sparsemux_7_2_8_1_1_U148 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q2,
        din1 => frame_7_q2,
        din2 => frame_8_q2,
        def => tmp_87_fu_6778_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_87_fu_6778_p9);

    sparsemux_7_2_8_1_1_U149 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q2,
        din1 => frame_10_q2,
        din2 => frame_11_q2,
        def => tmp_88_fu_6797_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_88_fu_6797_p9);

    sparsemux_7_2_8_1_1_U150 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q2,
        din1 => frame_13_q2,
        din2 => frame_14_q2,
        def => tmp_89_fu_6816_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_89_fu_6816_p9);

    sparsemux_7_2_8_1_1_U151 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q2,
        din1 => frame_16_q2,
        din2 => frame_17_q2,
        def => tmp_90_fu_6835_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_90_fu_6835_p9);

    sparsemux_7_2_8_1_1_U152 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q2,
        din1 => frame_19_q2,
        din2 => frame_20_q2,
        def => tmp_91_fu_6854_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_91_fu_6854_p9);

    sparsemux_7_2_8_1_1_U153 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q2,
        din1 => frame_22_q2,
        din2 => frame_23_q2,
        def => tmp_92_fu_6873_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_92_fu_6873_p9);

    sparsemux_7_2_8_1_1_U154 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q2,
        din1 => frame_25_q2,
        din2 => frame_26_q2,
        def => tmp_93_fu_6892_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_93_fu_6892_p9);

    sparsemux_7_2_8_1_1_U155 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q2,
        din1 => frame_28_q2,
        din2 => frame_29_q2,
        def => tmp_94_fu_6911_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_94_fu_6911_p9);

    sparsemux_7_2_8_1_1_U156 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q2,
        din1 => frame_31_q2,
        din2 => frame_32_q2,
        def => tmp_95_fu_6930_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_95_fu_6930_p9);

    sparsemux_7_2_8_1_1_U157 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q2,
        din1 => frame_34_q2,
        din2 => frame_35_q2,
        def => tmp_96_fu_6949_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_96_fu_6949_p9);

    sparsemux_7_2_8_1_1_U158 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q2,
        din1 => frame_37_q2,
        din2 => frame_38_q2,
        def => tmp_97_fu_6968_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_97_fu_6968_p9);

    sparsemux_7_2_8_1_1_U159 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q2,
        din1 => frame_40_q2,
        din2 => frame_41_q2,
        def => tmp_98_fu_6987_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_98_fu_6987_p9);

    sparsemux_7_2_8_1_1_U160 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q2,
        din1 => frame_43_q2,
        din2 => frame_44_q2,
        def => tmp_99_fu_7006_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_99_fu_7006_p9);

    sparsemux_7_2_8_1_1_U161 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q2,
        din1 => frame_46_q2,
        din2 => frame_47_q2,
        def => tmp_100_fu_7025_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_100_fu_7025_p9);

    sparsemux_33_4_8_1_1_U162 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_85_fu_6740_p9,
        din1 => tmp_86_fu_6759_p9,
        din2 => tmp_87_fu_6778_p9,
        din3 => tmp_88_fu_6797_p9,
        din4 => tmp_89_fu_6816_p9,
        din5 => tmp_90_fu_6835_p9,
        din6 => tmp_91_fu_6854_p9,
        din7 => tmp_92_fu_6873_p9,
        din8 => tmp_93_fu_6892_p9,
        din9 => tmp_94_fu_6911_p9,
        din10 => tmp_95_fu_6930_p9,
        din11 => tmp_96_fu_6949_p9,
        din12 => tmp_97_fu_6968_p9,
        din13 => tmp_98_fu_6987_p9,
        din14 => tmp_99_fu_7006_p9,
        din15 => tmp_100_fu_7025_p9,
        def => tmp_101_fu_7044_p33,
        sel => trunc_ln5_reg_8306_pp0_iter12_reg,
        dout => tmp_101_fu_7044_p35);

    sparsemux_7_2_8_1_1_U163 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q1,
        din1 => frame_1_q1,
        din2 => frame_2_q1,
        def => tmp_102_fu_7123_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_102_fu_7123_p9);

    sparsemux_7_2_8_1_1_U164 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q1,
        din1 => frame_4_q1,
        din2 => frame_5_q1,
        def => tmp_103_fu_7142_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_103_fu_7142_p9);

    sparsemux_7_2_8_1_1_U165 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q1,
        din1 => frame_7_q1,
        din2 => frame_8_q1,
        def => tmp_104_fu_7161_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_104_fu_7161_p9);

    sparsemux_7_2_8_1_1_U166 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q1,
        din1 => frame_10_q1,
        din2 => frame_11_q1,
        def => tmp_105_fu_7180_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_105_fu_7180_p9);

    sparsemux_7_2_8_1_1_U167 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q1,
        din1 => frame_13_q1,
        din2 => frame_14_q1,
        def => tmp_106_fu_7199_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_106_fu_7199_p9);

    sparsemux_7_2_8_1_1_U168 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q1,
        din1 => frame_16_q1,
        din2 => frame_17_q1,
        def => tmp_107_fu_7218_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_107_fu_7218_p9);

    sparsemux_7_2_8_1_1_U169 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q1,
        din1 => frame_19_q1,
        din2 => frame_20_q1,
        def => tmp_108_fu_7237_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_108_fu_7237_p9);

    sparsemux_7_2_8_1_1_U170 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q1,
        din1 => frame_22_q1,
        din2 => frame_23_q1,
        def => tmp_109_fu_7256_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_109_fu_7256_p9);

    sparsemux_7_2_8_1_1_U171 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q1,
        din1 => frame_25_q1,
        din2 => frame_26_q1,
        def => tmp_110_fu_7275_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_110_fu_7275_p9);

    sparsemux_7_2_8_1_1_U172 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q1,
        din1 => frame_28_q1,
        din2 => frame_29_q1,
        def => tmp_111_fu_7294_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_111_fu_7294_p9);

    sparsemux_7_2_8_1_1_U173 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q1,
        din1 => frame_31_q1,
        din2 => frame_32_q1,
        def => tmp_112_fu_7313_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_112_fu_7313_p9);

    sparsemux_7_2_8_1_1_U174 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q1,
        din1 => frame_34_q1,
        din2 => frame_35_q1,
        def => tmp_113_fu_7332_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_113_fu_7332_p9);

    sparsemux_7_2_8_1_1_U175 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q1,
        din1 => frame_37_q1,
        din2 => frame_38_q1,
        def => tmp_114_fu_7351_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_114_fu_7351_p9);

    sparsemux_7_2_8_1_1_U176 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q1,
        din1 => frame_40_q1,
        din2 => frame_41_q1,
        def => tmp_115_fu_7370_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_115_fu_7370_p9);

    sparsemux_7_2_8_1_1_U177 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q1,
        din1 => frame_43_q1,
        din2 => frame_44_q1,
        def => tmp_116_fu_7389_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_116_fu_7389_p9);

    sparsemux_7_2_8_1_1_U178 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q1,
        din1 => frame_46_q1,
        din2 => frame_47_q1,
        def => tmp_117_fu_7408_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_117_fu_7408_p9);

    sparsemux_33_4_8_1_1_U179 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_102_fu_7123_p9,
        din1 => tmp_103_fu_7142_p9,
        din2 => tmp_104_fu_7161_p9,
        din3 => tmp_105_fu_7180_p9,
        din4 => tmp_106_fu_7199_p9,
        din5 => tmp_107_fu_7218_p9,
        din6 => tmp_108_fu_7237_p9,
        din7 => tmp_109_fu_7256_p9,
        din8 => tmp_110_fu_7275_p9,
        din9 => tmp_111_fu_7294_p9,
        din10 => tmp_112_fu_7313_p9,
        din11 => tmp_113_fu_7332_p9,
        din12 => tmp_114_fu_7351_p9,
        din13 => tmp_115_fu_7370_p9,
        din14 => tmp_116_fu_7389_p9,
        din15 => tmp_117_fu_7408_p9,
        def => tmp_118_fu_7427_p33,
        sel => trunc_ln45_1_reg_8140_pp0_iter12_reg,
        dout => tmp_118_fu_7427_p35);

    sparsemux_7_2_8_1_1_U180 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_q0,
        din1 => frame_1_q0,
        din2 => frame_2_q0,
        def => tmp_119_fu_7502_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_119_fu_7502_p9);

    sparsemux_7_2_8_1_1_U181 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_3_q0,
        din1 => frame_4_q0,
        din2 => frame_5_q0,
        def => tmp_120_fu_7521_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_120_fu_7521_p9);

    sparsemux_7_2_8_1_1_U182 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_6_q0,
        din1 => frame_7_q0,
        din2 => frame_8_q0,
        def => tmp_121_fu_7540_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_121_fu_7540_p9);

    sparsemux_7_2_8_1_1_U183 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_9_q0,
        din1 => frame_10_q0,
        din2 => frame_11_q0,
        def => tmp_122_fu_7559_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_122_fu_7559_p9);

    sparsemux_7_2_8_1_1_U184 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_12_q0,
        din1 => frame_13_q0,
        din2 => frame_14_q0,
        def => tmp_123_fu_7578_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_123_fu_7578_p9);

    sparsemux_7_2_8_1_1_U185 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_15_q0,
        din1 => frame_16_q0,
        din2 => frame_17_q0,
        def => tmp_124_fu_7597_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_124_fu_7597_p9);

    sparsemux_7_2_8_1_1_U186 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_18_q0,
        din1 => frame_19_q0,
        din2 => frame_20_q0,
        def => tmp_125_fu_7616_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_125_fu_7616_p9);

    sparsemux_7_2_8_1_1_U187 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_21_q0,
        din1 => frame_22_q0,
        din2 => frame_23_q0,
        def => tmp_126_fu_7635_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_126_fu_7635_p9);

    sparsemux_7_2_8_1_1_U188 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_24_q0,
        din1 => frame_25_q0,
        din2 => frame_26_q0,
        def => tmp_127_fu_7654_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_127_fu_7654_p9);

    sparsemux_7_2_8_1_1_U189 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_27_q0,
        din1 => frame_28_q0,
        din2 => frame_29_q0,
        def => tmp_128_fu_7673_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_128_fu_7673_p9);

    sparsemux_7_2_8_1_1_U190 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_30_q0,
        din1 => frame_31_q0,
        din2 => frame_32_q0,
        def => tmp_129_fu_7692_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_129_fu_7692_p9);

    sparsemux_7_2_8_1_1_U191 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_33_q0,
        din1 => frame_34_q0,
        din2 => frame_35_q0,
        def => tmp_130_fu_7711_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_130_fu_7711_p9);

    sparsemux_7_2_8_1_1_U192 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_36_q0,
        din1 => frame_37_q0,
        din2 => frame_38_q0,
        def => tmp_131_fu_7730_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_131_fu_7730_p9);

    sparsemux_7_2_8_1_1_U193 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_39_q0,
        din1 => frame_40_q0,
        din2 => frame_41_q0,
        def => tmp_132_fu_7749_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_132_fu_7749_p9);

    sparsemux_7_2_8_1_1_U194 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_42_q0,
        din1 => frame_43_q0,
        din2 => frame_44_q0,
        def => tmp_133_fu_7768_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_133_fu_7768_p9);

    sparsemux_7_2_8_1_1_U195 : component sobel_hls_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => frame_45_q0,
        din1 => frame_46_q0,
        din2 => frame_47_q0,
        def => tmp_134_fu_7787_p7,
        sel => trunc_ln40_reg_8167_pp0_iter12_reg,
        dout => tmp_134_fu_7787_p9);

    sparsemux_33_4_8_1_1_U196 : component sobel_hls_sparsemux_33_4_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 8,
        CASE1 => "0001",
        din1_WIDTH => 8,
        CASE2 => "0010",
        din2_WIDTH => 8,
        CASE3 => "0011",
        din3_WIDTH => 8,
        CASE4 => "0100",
        din4_WIDTH => 8,
        CASE5 => "0101",
        din5_WIDTH => 8,
        CASE6 => "0110",
        din6_WIDTH => 8,
        CASE7 => "0111",
        din7_WIDTH => 8,
        CASE8 => "1000",
        din8_WIDTH => 8,
        CASE9 => "1001",
        din9_WIDTH => 8,
        CASE10 => "1010",
        din10_WIDTH => 8,
        CASE11 => "1011",
        din11_WIDTH => 8,
        CASE12 => "1100",
        din12_WIDTH => 8,
        CASE13 => "1101",
        din13_WIDTH => 8,
        CASE14 => "1110",
        din14_WIDTH => 8,
        CASE15 => "1111",
        din15_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_119_fu_7502_p9,
        din1 => tmp_120_fu_7521_p9,
        din2 => tmp_121_fu_7540_p9,
        din3 => tmp_122_fu_7559_p9,
        din4 => tmp_123_fu_7578_p9,
        din5 => tmp_124_fu_7597_p9,
        din6 => tmp_125_fu_7616_p9,
        din7 => tmp_126_fu_7635_p9,
        din8 => tmp_127_fu_7654_p9,
        din9 => tmp_128_fu_7673_p9,
        din10 => tmp_129_fu_7692_p9,
        din11 => tmp_130_fu_7711_p9,
        din12 => tmp_131_fu_7730_p9,
        din13 => tmp_132_fu_7749_p9,
        din14 => tmp_133_fu_7768_p9,
        din15 => tmp_134_fu_7787_p9,
        def => tmp_135_fu_7806_p33,
        sel => trunc_ln45_2_reg_8153_pp0_iter12_reg,
        dout => tmp_135_fu_7806_p35);

    flow_control_loop_pipe_sequential_init_U : component sobel_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln40_fu_4170_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_244 <= add_ln40_fu_4176_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_244 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln40_fu_4170_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_236 <= add_ln45_1_fu_4250_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_236 <= ap_const_lv8_1;
                end if;
            end if; 
        end if;
    end process;

    y_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln40_fu_4170_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_240 <= select_ln40_2_fu_4222_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_240 <= ap_const_lv8_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                select_ln40_2_reg_8125_pp0_iter10_reg <= select_ln40_2_reg_8125_pp0_iter9_reg;
                select_ln40_2_reg_8125_pp0_iter11_reg <= select_ln40_2_reg_8125_pp0_iter10_reg;
                select_ln40_2_reg_8125_pp0_iter12_reg <= select_ln40_2_reg_8125_pp0_iter11_reg;
                select_ln40_2_reg_8125_pp0_iter13_reg <= select_ln40_2_reg_8125_pp0_iter12_reg;
                select_ln40_2_reg_8125_pp0_iter2_reg <= select_ln40_2_reg_8125_pp0_iter1_reg;
                select_ln40_2_reg_8125_pp0_iter3_reg <= select_ln40_2_reg_8125_pp0_iter2_reg;
                select_ln40_2_reg_8125_pp0_iter4_reg <= select_ln40_2_reg_8125_pp0_iter3_reg;
                select_ln40_2_reg_8125_pp0_iter5_reg <= select_ln40_2_reg_8125_pp0_iter4_reg;
                select_ln40_2_reg_8125_pp0_iter6_reg <= select_ln40_2_reg_8125_pp0_iter5_reg;
                select_ln40_2_reg_8125_pp0_iter7_reg <= select_ln40_2_reg_8125_pp0_iter6_reg;
                select_ln40_2_reg_8125_pp0_iter8_reg <= select_ln40_2_reg_8125_pp0_iter7_reg;
                select_ln40_2_reg_8125_pp0_iter9_reg <= select_ln40_2_reg_8125_pp0_iter8_reg;
                select_ln40_reg_8120_pp0_iter10_reg <= select_ln40_reg_8120_pp0_iter9_reg;
                select_ln40_reg_8120_pp0_iter2_reg <= select_ln40_reg_8120_pp0_iter1_reg;
                select_ln40_reg_8120_pp0_iter3_reg <= select_ln40_reg_8120_pp0_iter2_reg;
                select_ln40_reg_8120_pp0_iter4_reg <= select_ln40_reg_8120_pp0_iter3_reg;
                select_ln40_reg_8120_pp0_iter5_reg <= select_ln40_reg_8120_pp0_iter4_reg;
                select_ln40_reg_8120_pp0_iter6_reg <= select_ln40_reg_8120_pp0_iter5_reg;
                select_ln40_reg_8120_pp0_iter7_reg <= select_ln40_reg_8120_pp0_iter6_reg;
                select_ln40_reg_8120_pp0_iter8_reg <= select_ln40_reg_8120_pp0_iter7_reg;
                select_ln40_reg_8120_pp0_iter9_reg <= select_ln40_reg_8120_pp0_iter8_reg;
                tmp_146_cast_reg_8160_pp0_iter10_reg <= tmp_146_cast_reg_8160_pp0_iter9_reg;
                tmp_146_cast_reg_8160_pp0_iter11_reg <= tmp_146_cast_reg_8160_pp0_iter10_reg;
                tmp_146_cast_reg_8160_pp0_iter2_reg <= tmp_146_cast_reg_8160_pp0_iter1_reg;
                tmp_146_cast_reg_8160_pp0_iter3_reg <= tmp_146_cast_reg_8160_pp0_iter2_reg;
                tmp_146_cast_reg_8160_pp0_iter4_reg <= tmp_146_cast_reg_8160_pp0_iter3_reg;
                tmp_146_cast_reg_8160_pp0_iter5_reg <= tmp_146_cast_reg_8160_pp0_iter4_reg;
                tmp_146_cast_reg_8160_pp0_iter6_reg <= tmp_146_cast_reg_8160_pp0_iter5_reg;
                tmp_146_cast_reg_8160_pp0_iter7_reg <= tmp_146_cast_reg_8160_pp0_iter6_reg;
                tmp_146_cast_reg_8160_pp0_iter8_reg <= tmp_146_cast_reg_8160_pp0_iter7_reg;
                tmp_146_cast_reg_8160_pp0_iter9_reg <= tmp_146_cast_reg_8160_pp0_iter8_reg;
                tmp_147_reg_10233 <= magnitude_fu_8021_p2(11 downto 8);
                trunc_ln40_reg_8167 <= trunc_ln40_fu_4305_p1;
                trunc_ln40_reg_8167_pp0_iter12_reg <= trunc_ln40_reg_8167;
                trunc_ln41_reg_8133_pp0_iter10_reg <= trunc_ln41_reg_8133_pp0_iter9_reg;
                trunc_ln41_reg_8133_pp0_iter11_reg <= trunc_ln41_reg_8133_pp0_iter10_reg;
                trunc_ln41_reg_8133_pp0_iter12_reg <= trunc_ln41_reg_8133_pp0_iter11_reg;
                trunc_ln41_reg_8133_pp0_iter13_reg <= trunc_ln41_reg_8133_pp0_iter12_reg;
                trunc_ln41_reg_8133_pp0_iter2_reg <= trunc_ln41_reg_8133_pp0_iter1_reg;
                trunc_ln41_reg_8133_pp0_iter3_reg <= trunc_ln41_reg_8133_pp0_iter2_reg;
                trunc_ln41_reg_8133_pp0_iter4_reg <= trunc_ln41_reg_8133_pp0_iter3_reg;
                trunc_ln41_reg_8133_pp0_iter5_reg <= trunc_ln41_reg_8133_pp0_iter4_reg;
                trunc_ln41_reg_8133_pp0_iter6_reg <= trunc_ln41_reg_8133_pp0_iter5_reg;
                trunc_ln41_reg_8133_pp0_iter7_reg <= trunc_ln41_reg_8133_pp0_iter6_reg;
                trunc_ln41_reg_8133_pp0_iter8_reg <= trunc_ln41_reg_8133_pp0_iter7_reg;
                trunc_ln41_reg_8133_pp0_iter9_reg <= trunc_ln41_reg_8133_pp0_iter8_reg;
                trunc_ln45_1_reg_8140_pp0_iter10_reg <= trunc_ln45_1_reg_8140_pp0_iter9_reg;
                trunc_ln45_1_reg_8140_pp0_iter11_reg <= trunc_ln45_1_reg_8140_pp0_iter10_reg;
                trunc_ln45_1_reg_8140_pp0_iter12_reg <= trunc_ln45_1_reg_8140_pp0_iter11_reg;
                trunc_ln45_1_reg_8140_pp0_iter13_reg <= trunc_ln45_1_reg_8140_pp0_iter12_reg;
                trunc_ln45_1_reg_8140_pp0_iter2_reg <= trunc_ln45_1_reg_8140_pp0_iter1_reg;
                trunc_ln45_1_reg_8140_pp0_iter3_reg <= trunc_ln45_1_reg_8140_pp0_iter2_reg;
                trunc_ln45_1_reg_8140_pp0_iter4_reg <= trunc_ln45_1_reg_8140_pp0_iter3_reg;
                trunc_ln45_1_reg_8140_pp0_iter5_reg <= trunc_ln45_1_reg_8140_pp0_iter4_reg;
                trunc_ln45_1_reg_8140_pp0_iter6_reg <= trunc_ln45_1_reg_8140_pp0_iter5_reg;
                trunc_ln45_1_reg_8140_pp0_iter7_reg <= trunc_ln45_1_reg_8140_pp0_iter6_reg;
                trunc_ln45_1_reg_8140_pp0_iter8_reg <= trunc_ln45_1_reg_8140_pp0_iter7_reg;
                trunc_ln45_1_reg_8140_pp0_iter9_reg <= trunc_ln45_1_reg_8140_pp0_iter8_reg;
                trunc_ln45_2_reg_8153_pp0_iter10_reg <= trunc_ln45_2_reg_8153_pp0_iter9_reg;
                trunc_ln45_2_reg_8153_pp0_iter11_reg <= trunc_ln45_2_reg_8153_pp0_iter10_reg;
                trunc_ln45_2_reg_8153_pp0_iter12_reg <= trunc_ln45_2_reg_8153_pp0_iter11_reg;
                trunc_ln45_2_reg_8153_pp0_iter2_reg <= trunc_ln45_2_reg_8153_pp0_iter1_reg;
                trunc_ln45_2_reg_8153_pp0_iter3_reg <= trunc_ln45_2_reg_8153_pp0_iter2_reg;
                trunc_ln45_2_reg_8153_pp0_iter4_reg <= trunc_ln45_2_reg_8153_pp0_iter3_reg;
                trunc_ln45_2_reg_8153_pp0_iter5_reg <= trunc_ln45_2_reg_8153_pp0_iter4_reg;
                trunc_ln45_2_reg_8153_pp0_iter6_reg <= trunc_ln45_2_reg_8153_pp0_iter5_reg;
                trunc_ln45_2_reg_8153_pp0_iter7_reg <= trunc_ln45_2_reg_8153_pp0_iter6_reg;
                trunc_ln45_2_reg_8153_pp0_iter8_reg <= trunc_ln45_2_reg_8153_pp0_iter7_reg;
                trunc_ln45_2_reg_8153_pp0_iter9_reg <= trunc_ln45_2_reg_8153_pp0_iter8_reg;
                trunc_ln45_3_reg_8146_pp0_iter10_reg <= trunc_ln45_3_reg_8146_pp0_iter9_reg;
                trunc_ln45_3_reg_8146_pp0_iter11_reg <= trunc_ln45_3_reg_8146_pp0_iter10_reg;
                trunc_ln45_3_reg_8146_pp0_iter2_reg <= trunc_ln45_3_reg_8146_pp0_iter1_reg;
                trunc_ln45_3_reg_8146_pp0_iter3_reg <= trunc_ln45_3_reg_8146_pp0_iter2_reg;
                trunc_ln45_3_reg_8146_pp0_iter4_reg <= trunc_ln45_3_reg_8146_pp0_iter3_reg;
                trunc_ln45_3_reg_8146_pp0_iter5_reg <= trunc_ln45_3_reg_8146_pp0_iter4_reg;
                trunc_ln45_3_reg_8146_pp0_iter6_reg <= trunc_ln45_3_reg_8146_pp0_iter5_reg;
                trunc_ln45_3_reg_8146_pp0_iter7_reg <= trunc_ln45_3_reg_8146_pp0_iter6_reg;
                trunc_ln45_3_reg_8146_pp0_iter8_reg <= trunc_ln45_3_reg_8146_pp0_iter7_reg;
                trunc_ln45_3_reg_8146_pp0_iter9_reg <= trunc_ln45_3_reg_8146_pp0_iter8_reg;
                trunc_ln45_reg_8299 <= trunc_ln45_fu_4314_p1;
                trunc_ln50_reg_10238 <= trunc_ln50_fu_8037_p1;
                trunc_ln5_reg_8306 <= add_ln45_fu_4309_p2(7 downto 4);
                trunc_ln5_reg_8306_pp0_iter12_reg <= trunc_ln5_reg_8306;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                select_ln40_2_reg_8125 <= select_ln40_2_fu_4222_p3;
                select_ln40_2_reg_8125_pp0_iter1_reg <= select_ln40_2_reg_8125;
                select_ln40_reg_8120 <= select_ln40_fu_4194_p3;
                select_ln40_reg_8120_pp0_iter1_reg <= select_ln40_reg_8120;
                tmp_146_cast_reg_8160 <= mul_ln42_fu_4274_p2(16 downto 10);
                tmp_146_cast_reg_8160_pp0_iter1_reg <= tmp_146_cast_reg_8160;
                trunc_ln41_reg_8133 <= trunc_ln41_fu_4236_p1;
                trunc_ln41_reg_8133_pp0_iter1_reg <= trunc_ln41_reg_8133;
                trunc_ln45_1_reg_8140 <= select_ln40_fu_4194_p3(7 downto 4);
                trunc_ln45_1_reg_8140_pp0_iter1_reg <= trunc_ln45_1_reg_8140;
                trunc_ln45_2_reg_8153 <= add_ln45_1_fu_4250_p2(7 downto 4);
                trunc_ln45_2_reg_8153_pp0_iter1_reg <= trunc_ln45_2_reg_8153;
                trunc_ln45_3_reg_8146 <= trunc_ln45_3_fu_4256_p1;
                trunc_ln45_3_reg_8146_pp0_iter1_reg <= trunc_ln45_3_reg_8146;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    abs4_fu_8003_p3 <= 
        py_fu_7961_p2 when (abscond3_fu_7997_p2(0) = '1') else 
        neg2_fu_7991_p2;
        abs_cast_fu_7987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(abs_fu_7979_p3),12));

    abs_fu_7979_p3 <= 
        px_fu_7921_p2 when (abscond_fu_7973_p2(0) = '1') else 
        neg_fu_7967_p2;
    abscond3_fu_7997_p2 <= "1" when (signed(py_fu_7961_p2) > signed(ap_const_lv11_0)) else "0";
    abscond_fu_7973_p2 <= "1" when (signed(px_fu_7921_p2) > signed(ap_const_lv11_0)) else "0";
    add_ln40_1_fu_4347_p2 <= std_logic_vector(unsigned(select_ln40_2_reg_8125_pp0_iter11_reg) + unsigned(ap_const_lv8_FF));
    add_ln40_2_fu_4202_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv8_2));
    add_ln40_3_fu_4208_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv8_1));
    add_ln40_fu_4176_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv16_1));
    add_ln45_1_fu_4250_p2 <= std_logic_vector(unsigned(select_ln40_fu_4194_p3) + unsigned(ap_const_lv8_1));
    add_ln45_2_fu_7909_p2 <= std_logic_vector(signed(sext_ln45_fu_7905_p1) + signed(zext_ln45_10_fu_5974_p1));
    add_ln45_fu_4309_p2 <= std_logic_vector(unsigned(select_ln40_reg_8120_pp0_iter10_reg) + unsigned(ap_const_lv8_FF));
    add_ln46_fu_7955_p2 <= std_logic_vector(signed(sext_ln46_fu_7941_p1) + signed(sub_ln45_cast1_fu_7887_p1));
    add_ln49_fu_8015_p2 <= std_logic_vector(signed(abs4_fu_8003_p3) + signed(abs_fu_7979_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_5165_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5165 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3));
    end process;


    ap_condition_5168_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5168 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3));
    end process;


    ap_condition_5171_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5171 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4));
    end process;


    ap_condition_5174_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5174 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4));
    end process;


    ap_condition_5177_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5177 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5));
    end process;


    ap_condition_5180_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5180 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5));
    end process;


    ap_condition_5183_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5183 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6));
    end process;


    ap_condition_5186_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5186 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6));
    end process;


    ap_condition_5189_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5189 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0));
    end process;


    ap_condition_5192_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5192 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0));
    end process;


    ap_condition_5195_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5195 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7));
    end process;


    ap_condition_5198_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5198 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7));
    end process;


    ap_condition_5201_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5201 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8));
    end process;


    ap_condition_5204_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5204 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8));
    end process;


    ap_condition_5207_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5207 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9));
    end process;


    ap_condition_5210_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5210 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9));
    end process;


    ap_condition_5213_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5213 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A));
    end process;


    ap_condition_5216_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5216 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A));
    end process;


    ap_condition_5219_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5219 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B));
    end process;


    ap_condition_5222_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5222 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B));
    end process;


    ap_condition_5225_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5225 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C));
    end process;


    ap_condition_5228_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5228 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C));
    end process;


    ap_condition_5231_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5231 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D));
    end process;


    ap_condition_5234_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5234 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D));
    end process;


    ap_condition_5237_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5237 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1));
    end process;


    ap_condition_5240_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5240 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1));
    end process;


    ap_condition_5243_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5243 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E));
    end process;


    ap_condition_5246_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5246 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E));
    end process;


    ap_condition_5249_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5249 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F));
    end process;


    ap_condition_5252_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5252 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F));
    end process;


    ap_condition_5255_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_2_reg_8153_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
                ap_condition_5255 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2));
    end process;


    ap_condition_5258_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln5_reg_8306, ap_block_pp0_stage0)
    begin
                ap_condition_5258 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln40_fu_4170_p2)
    begin
        if (((icmp_ln40_fu_4170_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten6_fu_244)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_244;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_236, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv8_1;
        else 
            ap_sig_allocacmp_x_load <= x_fu_236;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, y_fu_240)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv8_1;
        else 
            ap_sig_allocacmp_y_load <= y_fu_240;
        end if; 
    end process;


    frame_10_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5165)
    begin
        if ((ap_const_boolean_1 = ap_condition_5165)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_10_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_10_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_10_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_10_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_10_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3))) then 
                frame_10_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_10_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3))) then 
                frame_10_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_10_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_10_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_10_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5168)
    begin
        if ((ap_const_boolean_1 = ap_condition_5168)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_10_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_10_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_10_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_10_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)))) then 
            frame_10_ce0 <= ap_const_logic_1;
        else 
            frame_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3)))) then 
            frame_10_ce1 <= ap_const_logic_1;
        else 
            frame_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_10_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_10_ce2 <= ap_const_logic_1;
        else 
            frame_10_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_11_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5165)
    begin
        if ((ap_const_boolean_1 = ap_condition_5165)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_11_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_11_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_11_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_11_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_11_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_11_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3))) then 
                frame_11_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_11_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3))) then 
                frame_11_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_11_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_11_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_11_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5168)
    begin
        if ((ap_const_boolean_1 = ap_condition_5168)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_11_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_11_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_11_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_11_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)))) then 
            frame_11_ce0 <= ap_const_logic_1;
        else 
            frame_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3)))) then 
            frame_11_ce1 <= ap_const_logic_1;
        else 
            frame_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_11_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_11_ce2 <= ap_const_logic_1;
        else 
            frame_11_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_12_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5171)
    begin
        if ((ap_const_boolean_1 = ap_condition_5171)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_12_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_12_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_12_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_12_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_12_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_12_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4))) then 
                frame_12_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_12_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4))) then 
                frame_12_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_12_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_12_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_12_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5174)
    begin
        if ((ap_const_boolean_1 = ap_condition_5174)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_12_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_12_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_12_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_12_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)))) then 
            frame_12_ce0 <= ap_const_logic_1;
        else 
            frame_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4)))) then 
            frame_12_ce1 <= ap_const_logic_1;
        else 
            frame_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_12_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_12_ce2 <= ap_const_logic_1;
        else 
            frame_12_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_13_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5171)
    begin
        if ((ap_const_boolean_1 = ap_condition_5171)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_13_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_13_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_13_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_13_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_13_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_13_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4))) then 
                frame_13_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_13_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4))) then 
                frame_13_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_13_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_13_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_13_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5174)
    begin
        if ((ap_const_boolean_1 = ap_condition_5174)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_13_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_13_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_13_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_13_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)))) then 
            frame_13_ce0 <= ap_const_logic_1;
        else 
            frame_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4)))) then 
            frame_13_ce1 <= ap_const_logic_1;
        else 
            frame_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_13_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_13_ce2 <= ap_const_logic_1;
        else 
            frame_13_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_14_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5171)
    begin
        if ((ap_const_boolean_1 = ap_condition_5171)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_14_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_14_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_14_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_14_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_14_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_14_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4))) then 
                frame_14_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_14_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4))) then 
                frame_14_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_14_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_14_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_14_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5174)
    begin
        if ((ap_const_boolean_1 = ap_condition_5174)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_14_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_14_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_14_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_14_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_4)))) then 
            frame_14_ce0 <= ap_const_logic_1;
        else 
            frame_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_4)))) then 
            frame_14_ce1 <= ap_const_logic_1;
        else 
            frame_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_14_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_4) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_14_ce2 <= ap_const_logic_1;
        else 
            frame_14_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_15_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5177)
    begin
        if ((ap_const_boolean_1 = ap_condition_5177)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_15_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_15_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_15_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_15_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_15_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_15_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5))) then 
                frame_15_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_15_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5))) then 
                frame_15_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_15_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_15_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_15_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5180)
    begin
        if ((ap_const_boolean_1 = ap_condition_5180)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_15_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_15_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_15_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_15_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)))) then 
            frame_15_ce0 <= ap_const_logic_1;
        else 
            frame_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5)))) then 
            frame_15_ce1 <= ap_const_logic_1;
        else 
            frame_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_15_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_15_ce2 <= ap_const_logic_1;
        else 
            frame_15_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_16_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5177)
    begin
        if ((ap_const_boolean_1 = ap_condition_5177)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_16_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_16_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_16_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_16_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_16_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_16_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5))) then 
                frame_16_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_16_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5))) then 
                frame_16_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_16_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_16_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_16_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5180)
    begin
        if ((ap_const_boolean_1 = ap_condition_5180)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_16_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_16_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_16_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_16_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)))) then 
            frame_16_ce0 <= ap_const_logic_1;
        else 
            frame_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5)))) then 
            frame_16_ce1 <= ap_const_logic_1;
        else 
            frame_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_16_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_16_ce2 <= ap_const_logic_1;
        else 
            frame_16_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_17_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5177)
    begin
        if ((ap_const_boolean_1 = ap_condition_5177)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_17_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_17_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_17_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_17_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_17_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_17_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5))) then 
                frame_17_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_17_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5))) then 
                frame_17_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_17_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_17_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_17_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5180)
    begin
        if ((ap_const_boolean_1 = ap_condition_5180)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_17_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_17_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_17_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_17_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_5)))) then 
            frame_17_ce0 <= ap_const_logic_1;
        else 
            frame_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_17_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_5)))) then 
            frame_17_ce1 <= ap_const_logic_1;
        else 
            frame_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_17_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_5) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_17_ce2 <= ap_const_logic_1;
        else 
            frame_17_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_18_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5183)
    begin
        if ((ap_const_boolean_1 = ap_condition_5183)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_18_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_18_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_18_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_18_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_18_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_18_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6))) then 
                frame_18_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_18_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6))) then 
                frame_18_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_18_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_18_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_18_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5186)
    begin
        if ((ap_const_boolean_1 = ap_condition_5186)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_18_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_18_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_18_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_18_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)))) then 
            frame_18_ce0 <= ap_const_logic_1;
        else 
            frame_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6)))) then 
            frame_18_ce1 <= ap_const_logic_1;
        else 
            frame_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_18_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_18_ce2 <= ap_const_logic_1;
        else 
            frame_18_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_19_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5183)
    begin
        if ((ap_const_boolean_1 = ap_condition_5183)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_19_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_19_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_19_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_19_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_19_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_19_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6))) then 
                frame_19_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_19_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6))) then 
                frame_19_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_19_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_19_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_19_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5186)
    begin
        if ((ap_const_boolean_1 = ap_condition_5186)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_19_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_19_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_19_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_19_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)))) then 
            frame_19_ce0 <= ap_const_logic_1;
        else 
            frame_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_19_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6)))) then 
            frame_19_ce1 <= ap_const_logic_1;
        else 
            frame_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_19_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_19_ce2 <= ap_const_logic_1;
        else 
            frame_19_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_1_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5189)
    begin
        if ((ap_const_boolean_1 = ap_condition_5189)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_1_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_1_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_1_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_1_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0))) then 
                frame_1_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_1_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0))) then 
                frame_1_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_1_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5192)
    begin
        if ((ap_const_boolean_1 = ap_condition_5192)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_1_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_1_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_1_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_1_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)))) then 
            frame_1_ce0 <= ap_const_logic_1;
        else 
            frame_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_1_ce1 <= ap_const_logic_1;
        else 
            frame_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_1_ce2 <= ap_const_logic_1;
        else 
            frame_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_20_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5183)
    begin
        if ((ap_const_boolean_1 = ap_condition_5183)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_20_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_20_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_20_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_20_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_20_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_20_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6))) then 
                frame_20_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_20_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6))) then 
                frame_20_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_20_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_20_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_20_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5186)
    begin
        if ((ap_const_boolean_1 = ap_condition_5186)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_20_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_20_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_20_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_20_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_6)))) then 
            frame_20_ce0 <= ap_const_logic_1;
        else 
            frame_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_20_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_6)))) then 
            frame_20_ce1 <= ap_const_logic_1;
        else 
            frame_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_20_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_6) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_20_ce2 <= ap_const_logic_1;
        else 
            frame_20_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_21_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5195)
    begin
        if ((ap_const_boolean_1 = ap_condition_5195)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_21_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_21_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_21_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_21_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_21_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_21_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7))) then 
                frame_21_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_21_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7))) then 
                frame_21_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_21_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_21_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_21_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5198)
    begin
        if ((ap_const_boolean_1 = ap_condition_5198)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_21_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_21_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_21_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_21_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)))) then 
            frame_21_ce0 <= ap_const_logic_1;
        else 
            frame_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_21_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7)))) then 
            frame_21_ce1 <= ap_const_logic_1;
        else 
            frame_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_21_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_21_ce2 <= ap_const_logic_1;
        else 
            frame_21_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_22_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5195)
    begin
        if ((ap_const_boolean_1 = ap_condition_5195)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_22_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_22_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_22_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_22_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_22_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_22_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7))) then 
                frame_22_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_22_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7))) then 
                frame_22_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_22_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_22_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_22_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5198)
    begin
        if ((ap_const_boolean_1 = ap_condition_5198)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_22_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_22_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_22_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_22_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)))) then 
            frame_22_ce0 <= ap_const_logic_1;
        else 
            frame_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_22_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7)))) then 
            frame_22_ce1 <= ap_const_logic_1;
        else 
            frame_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_22_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_22_ce2 <= ap_const_logic_1;
        else 
            frame_22_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_23_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5195)
    begin
        if ((ap_const_boolean_1 = ap_condition_5195)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_23_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_23_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_23_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_23_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_23_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_23_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7))) then 
                frame_23_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_23_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7))) then 
                frame_23_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_23_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_23_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_23_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5198)
    begin
        if ((ap_const_boolean_1 = ap_condition_5198)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_23_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_23_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_23_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_23_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_7)))) then 
            frame_23_ce0 <= ap_const_logic_1;
        else 
            frame_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_23_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_7)))) then 
            frame_23_ce1 <= ap_const_logic_1;
        else 
            frame_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_23_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_7) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_23_ce2 <= ap_const_logic_1;
        else 
            frame_23_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_24_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5201)
    begin
        if ((ap_const_boolean_1 = ap_condition_5201)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_24_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_24_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_24_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_24_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_24_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_24_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8))) then 
                frame_24_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_24_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8))) then 
                frame_24_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_24_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_24_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_24_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5204)
    begin
        if ((ap_const_boolean_1 = ap_condition_5204)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_24_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_24_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_24_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_24_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)))) then 
            frame_24_ce0 <= ap_const_logic_1;
        else 
            frame_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_24_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8)))) then 
            frame_24_ce1 <= ap_const_logic_1;
        else 
            frame_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_24_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_24_ce2 <= ap_const_logic_1;
        else 
            frame_24_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_25_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5201)
    begin
        if ((ap_const_boolean_1 = ap_condition_5201)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_25_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_25_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_25_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_25_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_25_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_25_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8))) then 
                frame_25_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_25_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8))) then 
                frame_25_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_25_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_25_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_25_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5204)
    begin
        if ((ap_const_boolean_1 = ap_condition_5204)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_25_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_25_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_25_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_25_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)))) then 
            frame_25_ce0 <= ap_const_logic_1;
        else 
            frame_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_25_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8)))) then 
            frame_25_ce1 <= ap_const_logic_1;
        else 
            frame_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_25_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_25_ce2 <= ap_const_logic_1;
        else 
            frame_25_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_26_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5201)
    begin
        if ((ap_const_boolean_1 = ap_condition_5201)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_26_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_26_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_26_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_26_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_26_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_26_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8))) then 
                frame_26_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_26_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8))) then 
                frame_26_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_26_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_26_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_26_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5204)
    begin
        if ((ap_const_boolean_1 = ap_condition_5204)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_26_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_26_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_26_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_26_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_8)))) then 
            frame_26_ce0 <= ap_const_logic_1;
        else 
            frame_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_26_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_8)))) then 
            frame_26_ce1 <= ap_const_logic_1;
        else 
            frame_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_26_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_8) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_26_ce2 <= ap_const_logic_1;
        else 
            frame_26_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_27_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5207)
    begin
        if ((ap_const_boolean_1 = ap_condition_5207)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_27_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_27_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_27_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_27_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_27_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_27_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9))) then 
                frame_27_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_27_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9))) then 
                frame_27_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_27_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_27_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_27_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5210)
    begin
        if ((ap_const_boolean_1 = ap_condition_5210)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_27_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_27_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_27_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_27_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)))) then 
            frame_27_ce0 <= ap_const_logic_1;
        else 
            frame_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_27_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9)))) then 
            frame_27_ce1 <= ap_const_logic_1;
        else 
            frame_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_27_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_27_ce2 <= ap_const_logic_1;
        else 
            frame_27_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_28_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5207)
    begin
        if ((ap_const_boolean_1 = ap_condition_5207)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_28_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_28_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_28_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_28_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_28_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_28_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9))) then 
                frame_28_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_28_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9))) then 
                frame_28_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_28_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_28_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_28_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5210)
    begin
        if ((ap_const_boolean_1 = ap_condition_5210)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_28_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_28_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_28_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_28_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)))) then 
            frame_28_ce0 <= ap_const_logic_1;
        else 
            frame_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_28_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9)))) then 
            frame_28_ce1 <= ap_const_logic_1;
        else 
            frame_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_28_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_28_ce2 <= ap_const_logic_1;
        else 
            frame_28_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_29_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5207)
    begin
        if ((ap_const_boolean_1 = ap_condition_5207)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_29_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_29_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_29_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_29_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_29_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_29_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9))) then 
                frame_29_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_29_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9))) then 
                frame_29_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_29_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_29_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_29_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5210)
    begin
        if ((ap_const_boolean_1 = ap_condition_5210)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_29_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_29_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_29_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_29_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_9)))) then 
            frame_29_ce0 <= ap_const_logic_1;
        else 
            frame_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_29_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_9)))) then 
            frame_29_ce1 <= ap_const_logic_1;
        else 
            frame_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_29_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_9) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_29_ce2 <= ap_const_logic_1;
        else 
            frame_29_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_2_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5189)
    begin
        if ((ap_const_boolean_1 = ap_condition_5189)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_2_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_2_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_2_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_2_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0))) then 
                frame_2_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_2_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0))) then 
                frame_2_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_2_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_2_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5192)
    begin
        if ((ap_const_boolean_1 = ap_condition_5192)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_2_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_2_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_2_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_2_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)))) then 
            frame_2_ce0 <= ap_const_logic_1;
        else 
            frame_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_2)))) then 
            frame_2_ce1 <= ap_const_logic_1;
        else 
            frame_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_2_ce2 <= ap_const_logic_1;
        else 
            frame_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_30_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5213)
    begin
        if ((ap_const_boolean_1 = ap_condition_5213)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_30_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_30_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_30_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_30_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_30_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_30_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A))) then 
                frame_30_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_30_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A))) then 
                frame_30_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_30_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_30_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_30_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5216)
    begin
        if ((ap_const_boolean_1 = ap_condition_5216)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_30_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_30_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_30_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_30_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)))) then 
            frame_30_ce0 <= ap_const_logic_1;
        else 
            frame_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_30_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A)))) then 
            frame_30_ce1 <= ap_const_logic_1;
        else 
            frame_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_30_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_30_ce2 <= ap_const_logic_1;
        else 
            frame_30_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_31_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5213)
    begin
        if ((ap_const_boolean_1 = ap_condition_5213)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_31_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_31_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_31_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_31_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_31_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_31_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A))) then 
                frame_31_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_31_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A))) then 
                frame_31_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_31_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_31_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_31_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5216)
    begin
        if ((ap_const_boolean_1 = ap_condition_5216)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_31_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_31_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_31_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_31_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)))) then 
            frame_31_ce0 <= ap_const_logic_1;
        else 
            frame_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_31_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A)))) then 
            frame_31_ce1 <= ap_const_logic_1;
        else 
            frame_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_31_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_31_ce2 <= ap_const_logic_1;
        else 
            frame_31_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_32_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5213)
    begin
        if ((ap_const_boolean_1 = ap_condition_5213)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_32_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_32_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_32_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_32_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_32_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_32_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A))) then 
                frame_32_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_32_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A))) then 
                frame_32_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_32_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_32_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_32_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5216)
    begin
        if ((ap_const_boolean_1 = ap_condition_5216)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_32_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_32_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_32_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_32_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_32_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_A)))) then 
            frame_32_ce0 <= ap_const_logic_1;
        else 
            frame_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_32_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_A)))) then 
            frame_32_ce1 <= ap_const_logic_1;
        else 
            frame_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_32_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_A) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_32_ce2 <= ap_const_logic_1;
        else 
            frame_32_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_33_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5219)
    begin
        if ((ap_const_boolean_1 = ap_condition_5219)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_33_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_33_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_33_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_33_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_33_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_33_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B))) then 
                frame_33_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_33_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B))) then 
                frame_33_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_33_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_33_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_33_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5222)
    begin
        if ((ap_const_boolean_1 = ap_condition_5222)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_33_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_33_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_33_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_33_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_33_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)))) then 
            frame_33_ce0 <= ap_const_logic_1;
        else 
            frame_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_33_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B)))) then 
            frame_33_ce1 <= ap_const_logic_1;
        else 
            frame_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_33_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_33_ce2 <= ap_const_logic_1;
        else 
            frame_33_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_34_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5219)
    begin
        if ((ap_const_boolean_1 = ap_condition_5219)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_34_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_34_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_34_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_34_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_34_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_34_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B))) then 
                frame_34_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_34_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B))) then 
                frame_34_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_34_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_34_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_34_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5222)
    begin
        if ((ap_const_boolean_1 = ap_condition_5222)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_34_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_34_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_34_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_34_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_34_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)))) then 
            frame_34_ce0 <= ap_const_logic_1;
        else 
            frame_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_34_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B)))) then 
            frame_34_ce1 <= ap_const_logic_1;
        else 
            frame_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_34_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_34_ce2 <= ap_const_logic_1;
        else 
            frame_34_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_35_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5219)
    begin
        if ((ap_const_boolean_1 = ap_condition_5219)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_35_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_35_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_35_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_35_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_35_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_35_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B))) then 
                frame_35_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_35_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B))) then 
                frame_35_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_35_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_35_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_35_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5222)
    begin
        if ((ap_const_boolean_1 = ap_condition_5222)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_35_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_35_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_35_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_35_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_B)))) then 
            frame_35_ce0 <= ap_const_logic_1;
        else 
            frame_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_35_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_B)))) then 
            frame_35_ce1 <= ap_const_logic_1;
        else 
            frame_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_35_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_B) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_35_ce2 <= ap_const_logic_1;
        else 
            frame_35_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_36_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5225)
    begin
        if ((ap_const_boolean_1 = ap_condition_5225)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_36_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_36_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_36_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_36_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_36_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_36_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C))) then 
                frame_36_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_36_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C))) then 
                frame_36_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_36_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_36_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_36_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5228)
    begin
        if ((ap_const_boolean_1 = ap_condition_5228)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_36_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_36_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_36_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_36_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_36_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)))) then 
            frame_36_ce0 <= ap_const_logic_1;
        else 
            frame_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_36_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C)))) then 
            frame_36_ce1 <= ap_const_logic_1;
        else 
            frame_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_36_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_36_ce2 <= ap_const_logic_1;
        else 
            frame_36_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_37_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5225)
    begin
        if ((ap_const_boolean_1 = ap_condition_5225)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_37_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_37_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_37_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_37_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_37_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_37_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C))) then 
                frame_37_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_37_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C))) then 
                frame_37_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_37_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_37_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_37_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5228)
    begin
        if ((ap_const_boolean_1 = ap_condition_5228)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_37_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_37_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_37_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_37_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)))) then 
            frame_37_ce0 <= ap_const_logic_1;
        else 
            frame_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_37_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C)))) then 
            frame_37_ce1 <= ap_const_logic_1;
        else 
            frame_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_37_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_37_ce2 <= ap_const_logic_1;
        else 
            frame_37_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_38_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5225)
    begin
        if ((ap_const_boolean_1 = ap_condition_5225)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_38_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_38_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_38_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_38_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_38_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_38_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C))) then 
                frame_38_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_38_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C))) then 
                frame_38_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_38_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_38_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_38_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5228)
    begin
        if ((ap_const_boolean_1 = ap_condition_5228)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_38_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_38_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_38_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_38_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_C)))) then 
            frame_38_ce0 <= ap_const_logic_1;
        else 
            frame_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_38_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_C)))) then 
            frame_38_ce1 <= ap_const_logic_1;
        else 
            frame_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_38_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_C) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_38_ce2 <= ap_const_logic_1;
        else 
            frame_38_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_39_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5231)
    begin
        if ((ap_const_boolean_1 = ap_condition_5231)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_39_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_39_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_39_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_39_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_39_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_39_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D))) then 
                frame_39_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_39_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D))) then 
                frame_39_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_39_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_39_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_39_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5234)
    begin
        if ((ap_const_boolean_1 = ap_condition_5234)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_39_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_39_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_39_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_39_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)))) then 
            frame_39_ce0 <= ap_const_logic_1;
        else 
            frame_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_39_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D)))) then 
            frame_39_ce1 <= ap_const_logic_1;
        else 
            frame_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_39_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_39_ce2 <= ap_const_logic_1;
        else 
            frame_39_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_3_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5237)
    begin
        if ((ap_const_boolean_1 = ap_condition_5237)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_3_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_3_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_3_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_3_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_3_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1))) then 
                frame_3_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_3_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1))) then 
                frame_3_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_3_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_3_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5240)
    begin
        if ((ap_const_boolean_1 = ap_condition_5240)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_3_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_3_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_3_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_3_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)))) then 
            frame_3_ce0 <= ap_const_logic_1;
        else 
            frame_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1)))) then 
            frame_3_ce1 <= ap_const_logic_1;
        else 
            frame_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_3_ce2 <= ap_const_logic_1;
        else 
            frame_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_40_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5231)
    begin
        if ((ap_const_boolean_1 = ap_condition_5231)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_40_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_40_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_40_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_40_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_40_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_40_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D))) then 
                frame_40_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_40_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D))) then 
                frame_40_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_40_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_40_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_40_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5234)
    begin
        if ((ap_const_boolean_1 = ap_condition_5234)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_40_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_40_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_40_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_40_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)))) then 
            frame_40_ce0 <= ap_const_logic_1;
        else 
            frame_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_40_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D)))) then 
            frame_40_ce1 <= ap_const_logic_1;
        else 
            frame_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_40_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_40_ce2 <= ap_const_logic_1;
        else 
            frame_40_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_41_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5231)
    begin
        if ((ap_const_boolean_1 = ap_condition_5231)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_41_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_41_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_41_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_41_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_41_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_41_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D))) then 
                frame_41_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_41_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D))) then 
                frame_41_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_41_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_41_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_41_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5234)
    begin
        if ((ap_const_boolean_1 = ap_condition_5234)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_41_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_41_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_41_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_41_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_D)))) then 
            frame_41_ce0 <= ap_const_logic_1;
        else 
            frame_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_41_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_D)))) then 
            frame_41_ce1 <= ap_const_logic_1;
        else 
            frame_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_41_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_D) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_41_ce2 <= ap_const_logic_1;
        else 
            frame_41_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_42_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5243)
    begin
        if ((ap_const_boolean_1 = ap_condition_5243)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_42_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_42_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_42_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_42_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_42_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_42_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E))) then 
                frame_42_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_42_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E))) then 
                frame_42_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_42_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_42_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_42_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5246)
    begin
        if ((ap_const_boolean_1 = ap_condition_5246)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_42_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_42_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_42_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_42_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)))) then 
            frame_42_ce0 <= ap_const_logic_1;
        else 
            frame_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_42_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E)))) then 
            frame_42_ce1 <= ap_const_logic_1;
        else 
            frame_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_42_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_42_ce2 <= ap_const_logic_1;
        else 
            frame_42_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_43_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5243)
    begin
        if ((ap_const_boolean_1 = ap_condition_5243)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_43_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_43_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_43_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_43_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_43_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_43_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E))) then 
                frame_43_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_43_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E))) then 
                frame_43_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_43_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_43_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_43_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5246)
    begin
        if ((ap_const_boolean_1 = ap_condition_5246)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_43_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_43_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_43_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_43_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)))) then 
            frame_43_ce0 <= ap_const_logic_1;
        else 
            frame_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_43_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E)))) then 
            frame_43_ce1 <= ap_const_logic_1;
        else 
            frame_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_43_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_43_ce2 <= ap_const_logic_1;
        else 
            frame_43_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_44_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5243)
    begin
        if ((ap_const_boolean_1 = ap_condition_5243)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_44_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_44_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_44_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_44_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_44_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_44_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E))) then 
                frame_44_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_44_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E))) then 
                frame_44_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_44_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_44_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_44_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5246)
    begin
        if ((ap_const_boolean_1 = ap_condition_5246)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_44_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_44_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_44_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_44_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_E)))) then 
            frame_44_ce0 <= ap_const_logic_1;
        else 
            frame_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_44_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_E)))) then 
            frame_44_ce1 <= ap_const_logic_1;
        else 
            frame_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_44_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_E) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_44_ce2 <= ap_const_logic_1;
        else 
            frame_44_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_45_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5249)
    begin
        if ((ap_const_boolean_1 = ap_condition_5249)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_45_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_45_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_45_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_45_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_45_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_45_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F))) then 
                frame_45_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_45_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F))) then 
                frame_45_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_45_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_45_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_45_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5252)
    begin
        if ((ap_const_boolean_1 = ap_condition_5252)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_45_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_45_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_45_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_45_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)))) then 
            frame_45_ce0 <= ap_const_logic_1;
        else 
            frame_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_45_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F)))) then 
            frame_45_ce1 <= ap_const_logic_1;
        else 
            frame_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_45_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_45_ce2 <= ap_const_logic_1;
        else 
            frame_45_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_46_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5249)
    begin
        if ((ap_const_boolean_1 = ap_condition_5249)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_46_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_46_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_46_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_46_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_46_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_46_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F))) then 
                frame_46_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_46_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F))) then 
                frame_46_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_46_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_46_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_46_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5252)
    begin
        if ((ap_const_boolean_1 = ap_condition_5252)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_46_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_46_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_46_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_46_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)))) then 
            frame_46_ce0 <= ap_const_logic_1;
        else 
            frame_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_46_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F)))) then 
            frame_46_ce1 <= ap_const_logic_1;
        else 
            frame_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_46_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_46_ce2 <= ap_const_logic_1;
        else 
            frame_46_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_47_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5249)
    begin
        if ((ap_const_boolean_1 = ap_condition_5249)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_47_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_47_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_47_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_47_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_47_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_47_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F))) then 
                frame_47_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_47_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F))) then 
                frame_47_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_47_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_47_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_47_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5252)
    begin
        if ((ap_const_boolean_1 = ap_condition_5252)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_47_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_47_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_47_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_47_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_F)))) then 
            frame_47_ce0 <= ap_const_logic_1;
        else 
            frame_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_47_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_F)))) then 
            frame_47_ce1 <= ap_const_logic_1;
        else 
            frame_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_47_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_F) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_47_ce2 <= ap_const_logic_1;
        else 
            frame_47_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_4_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5237)
    begin
        if ((ap_const_boolean_1 = ap_condition_5237)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_4_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_4_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_4_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_4_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_4_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1))) then 
                frame_4_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_4_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1))) then 
                frame_4_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_4_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_4_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_4_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5240)
    begin
        if ((ap_const_boolean_1 = ap_condition_5240)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_4_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_4_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_4_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_4_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)))) then 
            frame_4_ce0 <= ap_const_logic_1;
        else 
            frame_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1)))) then 
            frame_4_ce1 <= ap_const_logic_1;
        else 
            frame_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_4_ce2 <= ap_const_logic_1;
        else 
            frame_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_5_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5237)
    begin
        if ((ap_const_boolean_1 = ap_condition_5237)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_5_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_5_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_5_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_5_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_5_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1))) then 
                frame_5_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_5_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1))) then 
                frame_5_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_5_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_5_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_5_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5240)
    begin
        if ((ap_const_boolean_1 = ap_condition_5240)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_5_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_5_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_5_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_5_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_1)))) then 
            frame_5_ce0 <= ap_const_logic_1;
        else 
            frame_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_1)))) then 
            frame_5_ce1 <= ap_const_logic_1;
        else 
            frame_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_5_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_5_ce2 <= ap_const_logic_1;
        else 
            frame_5_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_6_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5255)
    begin
        if ((ap_const_boolean_1 = ap_condition_5255)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_6_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_6_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_6_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_6_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_6_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2))) then 
                frame_6_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_6_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2))) then 
                frame_6_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_6_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_6_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_6_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5258)
    begin
        if ((ap_const_boolean_1 = ap_condition_5258)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_6_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_6_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_6_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_6_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)))) then 
            frame_6_ce0 <= ap_const_logic_1;
        else 
            frame_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2)))) then 
            frame_6_ce1 <= ap_const_logic_1;
        else 
            frame_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_6_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_6_ce2 <= ap_const_logic_1;
        else 
            frame_6_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_7_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5255)
    begin
        if ((ap_const_boolean_1 = ap_condition_5255)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_7_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_7_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_7_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_7_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_7_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2))) then 
                frame_7_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_1))) then 
                frame_7_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2))) then 
                frame_7_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_7_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_7_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_7_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5258)
    begin
        if ((ap_const_boolean_1 = ap_condition_5258)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_7_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_7_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_7_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_7_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)))) then 
            frame_7_ce0 <= ap_const_logic_1;
        else 
            frame_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2)))) then 
            frame_7_ce1 <= ap_const_logic_1;
        else 
            frame_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_7_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_7_ce2 <= ap_const_logic_1;
        else 
            frame_7_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_8_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5255)
    begin
        if ((ap_const_boolean_1 = ap_condition_5255)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_8_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_8_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_8_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_8_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_8_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2))) then 
                frame_8_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_2))) then 
                frame_8_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2))) then 
                frame_8_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_8_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_8_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_8_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5258)
    begin
        if ((ap_const_boolean_1 = ap_condition_5258)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_8_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_8_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_8_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_8_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_2)))) then 
            frame_8_ce0 <= ap_const_logic_1;
        else 
            frame_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_2)))) then 
            frame_8_ce1 <= ap_const_logic_1;
        else 
            frame_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_8_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_2) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_8_ce2 <= ap_const_logic_1;
        else 
            frame_8_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_9_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5165)
    begin
        if ((ap_const_boolean_1 = ap_condition_5165)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_9_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_9_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_9_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_9_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_9_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3))) then 
                frame_9_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_9_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3))) then 
                frame_9_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_9_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_9_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_9_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5168)
    begin
        if ((ap_const_boolean_1 = ap_condition_5168)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_9_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_9_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_9_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_9_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_3)))) then 
            frame_9_ce0 <= ap_const_logic_1;
        else 
            frame_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_3)))) then 
            frame_9_ce1 <= ap_const_logic_1;
        else 
            frame_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_9_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_3) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_9_ce2 <= ap_const_logic_1;
        else 
            frame_9_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    frame_address0_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_6_fu_4556_p1, zext_ln45_7_fu_4615_p1, zext_ln45_16_fu_4789_p1, ap_condition_5189)
    begin
        if ((ap_const_boolean_1 = ap_condition_5189)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_address0 <= zext_ln45_16_fu_4789_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_0)) then 
                frame_address0 <= zext_ln45_7_fu_4615_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_address0 <= zext_ln45_6_fu_4556_p1(11 - 1 downto 0);
            else 
                frame_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_address1_assign_proc : process(ap_enable_reg_pp0_iter12, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306, ap_block_pp0_stage0, zext_ln45_2_fu_4438_p1, zext_ln45_4_fu_4497_p1, zext_ln45_15_fu_4731_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
            if (((trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0))) then 
                frame_address1 <= zext_ln45_15_fu_4731_p1(11 - 1 downto 0);
            elsif (((trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_0))) then 
                frame_address1 <= zext_ln45_2_fu_4438_p1(11 - 1 downto 0);
            elsif (((trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0))) then 
                frame_address1 <= zext_ln45_4_fu_4497_p1(11 - 1 downto 0);
            else 
                frame_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_address2_assign_proc : process(trunc_ln40_reg_8167, zext_ln45_1_fu_4379_p1, zext_ln45_14_fu_4673_p1, ap_condition_5192)
    begin
        if ((ap_const_boolean_1 = ap_condition_5192)) then
            if ((trunc_ln40_reg_8167 = ap_const_lv2_2)) then 
                frame_address2 <= zext_ln45_14_fu_4673_p1(11 - 1 downto 0);
            elsif ((trunc_ln40_reg_8167 = ap_const_lv2_1)) then 
                frame_address2 <= zext_ln45_1_fu_4379_p1(11 - 1 downto 0);
            else 
                frame_address2 <= "XXXXXXXXXXX";
            end if;
        else 
            frame_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    frame_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_2_reg_8153_pp0_iter11_reg, trunc_ln40_reg_8167)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_0) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_2_reg_8153_pp0_iter11_reg = ap_const_lv4_0)))) then 
            frame_ce0 <= ap_const_logic_1;
        else 
            frame_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_ce1_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter11_reg, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_2) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln40_reg_8167 = ap_const_lv2_1) and (trunc_ln45_1_reg_8140_pp0_iter11_reg = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_0)))) then 
            frame_ce1 <= ap_const_logic_1;
        else 
            frame_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    frame_ce2_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001, trunc_ln40_reg_8167, trunc_ln5_reg_8306)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (trunc_ln5_reg_8306 = ap_const_lv4_0) and (trunc_ln40_reg_8167 = ap_const_lv2_1)))) then 
            frame_ce2 <= ap_const_logic_1;
        else 
            frame_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4230_p0 <= 
        add_ln40_3_fu_4208_p2 when (icmp_ln41_fu_4188_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    grp_fu_4230_p1 <= ap_const_lv8_3(3 - 1 downto 0);
    icmp_ln40_fu_4170_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv16_FC04) else "0";
    icmp_ln41_fu_4188_p2 <= "1" when (ap_sig_allocacmp_x_load = ap_const_lv8_FF) else "0";
    icmp_ln50_fu_8067_p2 <= "1" when (signed(tmp_147_reg_10233) > signed(ap_const_lv4_0)) else "0";
    magnitude_fu_8021_p2 <= std_logic_vector(signed(sext_ln49_fu_8011_p1) + signed(abs_cast_fu_7987_p1));
    mul_ln40_fu_4331_p0 <= mul_ln40_fu_4331_p00(8 - 1 downto 0);
    mul_ln40_fu_4331_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_2_reg_8125_pp0_iter11_reg),17));
    mul_ln40_fu_4331_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln42_fu_4274_p0 <= mul_ln42_fu_4274_p00(8 - 1 downto 0);
    mul_ln42_fu_4274_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_1_fu_4214_p3),17));
    mul_ln42_fu_4274_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln45_fu_4356_p0 <= mul_ln45_fu_4356_p00(8 - 1 downto 0);
    mul_ln45_fu_4356_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_1_fu_4347_p2),17));
    mul_ln45_fu_4356_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    neg2_fu_7991_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(py_fu_7961_p2));
    neg_fu_7967_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(px_fu_7921_p2));
    output_10_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_10_ce0 <= ap_const_logic_1;
        else 
            output_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_10_d0 <= select_ln50_fu_8072_p3;

    output_10_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_A))) then 
            output_10_we0 <= ap_const_logic_1;
        else 
            output_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_11_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_11_ce0 <= ap_const_logic_1;
        else 
            output_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_11_d0 <= select_ln50_fu_8072_p3;

    output_11_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_B))) then 
            output_11_we0 <= ap_const_logic_1;
        else 
            output_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_12_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_12_ce0 <= ap_const_logic_1;
        else 
            output_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_12_d0 <= select_ln50_fu_8072_p3;

    output_12_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_C))) then 
            output_12_we0 <= ap_const_logic_1;
        else 
            output_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_13_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_13_ce0 <= ap_const_logic_1;
        else 
            output_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_13_d0 <= select_ln50_fu_8072_p3;

    output_13_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_D))) then 
            output_13_we0 <= ap_const_logic_1;
        else 
            output_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_14_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_14_ce0 <= ap_const_logic_1;
        else 
            output_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_14_d0 <= select_ln50_fu_8072_p3;

    output_14_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_E))) then 
            output_14_we0 <= ap_const_logic_1;
        else 
            output_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_15_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_15_ce0 <= ap_const_logic_1;
        else 
            output_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_15_d0 <= select_ln50_fu_8072_p3;

    output_15_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_F))) then 
            output_15_we0 <= ap_const_logic_1;
        else 
            output_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_1_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_1_ce0 <= ap_const_logic_1;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_1_d0 <= select_ln50_fu_8072_p3;

    output_1_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_1))) then 
            output_1_we0 <= ap_const_logic_1;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_2_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_2_ce0 <= ap_const_logic_1;
        else 
            output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_2_d0 <= select_ln50_fu_8072_p3;

    output_2_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_2))) then 
            output_2_we0 <= ap_const_logic_1;
        else 
            output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_3_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_3_ce0 <= ap_const_logic_1;
        else 
            output_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_3_d0 <= select_ln50_fu_8072_p3;

    output_3_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_3))) then 
            output_3_we0 <= ap_const_logic_1;
        else 
            output_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_4_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_4_ce0 <= ap_const_logic_1;
        else 
            output_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_4_d0 <= select_ln50_fu_8072_p3;

    output_4_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_4))) then 
            output_4_we0 <= ap_const_logic_1;
        else 
            output_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_5_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_5_ce0 <= ap_const_logic_1;
        else 
            output_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_5_d0 <= select_ln50_fu_8072_p3;

    output_5_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_5))) then 
            output_5_we0 <= ap_const_logic_1;
        else 
            output_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_6_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_6_ce0 <= ap_const_logic_1;
        else 
            output_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_6_d0 <= select_ln50_fu_8072_p3;

    output_6_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_6))) then 
            output_6_we0 <= ap_const_logic_1;
        else 
            output_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_7_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_7_ce0 <= ap_const_logic_1;
        else 
            output_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_7_d0 <= select_ln50_fu_8072_p3;

    output_7_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_7))) then 
            output_7_we0 <= ap_const_logic_1;
        else 
            output_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_8_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_8_ce0 <= ap_const_logic_1;
        else 
            output_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_8_d0 <= select_ln50_fu_8072_p3;

    output_8_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_8))) then 
            output_8_we0 <= ap_const_logic_1;
        else 
            output_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_9_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_9_ce0 <= ap_const_logic_1;
        else 
            output_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_9_d0 <= select_ln50_fu_8072_p3;

    output_9_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_9))) then 
            output_9_we0 <= ap_const_logic_1;
        else 
            output_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_address0 <= zext_ln50_fu_8047_p1(12 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= select_ln50_fu_8072_p3;

    output_r_we0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln45_1_reg_8140_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (trunc_ln45_1_reg_8140_pp0_iter13_reg = ap_const_lv4_0))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    px_fu_7921_p2 <= std_logic_vector(unsigned(sub_ln45_1_fu_7915_p2) + unsigned(sub_ln45_cast1_fu_7887_p1));
    py_fu_7961_p2 <= std_logic_vector(unsigned(add_ln46_fu_7955_p2) + unsigned(sext_ln46_1_fu_7951_p1));
    select_ln40_1_fu_4214_p3 <= 
        add_ln40_2_fu_4202_p2 when (icmp_ln41_fu_4188_p2(0) = '1') else 
        add_ln40_3_fu_4208_p2;
    select_ln40_2_fu_4222_p3 <= 
        add_ln40_3_fu_4208_p2 when (icmp_ln41_fu_4188_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    select_ln40_fu_4194_p3 <= 
        ap_const_lv8_1 when (icmp_ln41_fu_4188_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln50_fu_8072_p3 <= 
        ap_const_lv8_FF when (icmp_ln50_fu_8067_p2(0) = '1') else 
        trunc_ln50_reg_10238;
        sext_ln45_fu_7905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_145_fu_7897_p3),11));

        sext_ln46_1_fu_7951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_fu_7945_p2),11));

        sext_ln46_fu_7941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_146_fu_7933_p3),11));

        sext_ln49_fu_8011_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(abs4_fu_8003_p3),12));

    sub_ln45_1_fu_7915_p2 <= std_logic_vector(unsigned(add_ln45_2_fu_7909_p2) - unsigned(zext_ln45_17_fu_7115_p1));
        sub_ln45_cast1_fu_7887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_fu_7881_p2),11));

    sub_ln45_fu_7881_p2 <= std_logic_vector(unsigned(zext_ln45_13_fu_7877_p1) - unsigned(zext_ln45_3_fu_5216_p1));
    sub_ln46_fu_7945_p2 <= std_logic_vector(unsigned(zext_ln45_11_fu_7119_p1) - unsigned(zext_ln45_8_fu_5978_p1));
    tmp6_fu_7927_p2 <= std_logic_vector(unsigned(zext_ln45_12_fu_7498_p1) - unsigned(zext_ln45_5_fu_5595_p1));
    tmp_100_fu_7025_p7 <= "XXXXXXXX";
    tmp_101_fu_7044_p33 <= "XXXXXXXX";
    tmp_102_fu_7123_p7 <= "XXXXXXXX";
    tmp_103_fu_7142_p7 <= "XXXXXXXX";
    tmp_104_fu_7161_p7 <= "XXXXXXXX";
    tmp_105_fu_7180_p7 <= "XXXXXXXX";
    tmp_106_fu_7199_p7 <= "XXXXXXXX";
    tmp_107_fu_7218_p7 <= "XXXXXXXX";
    tmp_108_fu_7237_p7 <= "XXXXXXXX";
    tmp_109_fu_7256_p7 <= "XXXXXXXX";
    tmp_10_fu_5031_p7 <= "XXXXXXXX";
    tmp_110_fu_7275_p7 <= "XXXXXXXX";
    tmp_111_fu_7294_p7 <= "XXXXXXXX";
    tmp_112_fu_7313_p7 <= "XXXXXXXX";
    tmp_113_fu_7332_p7 <= "XXXXXXXX";
    tmp_114_fu_7351_p7 <= "XXXXXXXX";
    tmp_115_fu_7370_p7 <= "XXXXXXXX";
    tmp_116_fu_7389_p7 <= "XXXXXXXX";
    tmp_117_fu_7408_p7 <= "XXXXXXXX";
    tmp_118_fu_7427_p33 <= "XXXXXXXX";
    tmp_119_fu_7502_p7 <= "XXXXXXXX";
    tmp_11_fu_5050_p7 <= "XXXXXXXX";
    tmp_120_fu_7521_p7 <= "XXXXXXXX";
    tmp_121_fu_7540_p7 <= "XXXXXXXX";
    tmp_122_fu_7559_p7 <= "XXXXXXXX";
    tmp_123_fu_7578_p7 <= "XXXXXXXX";
    tmp_124_fu_7597_p7 <= "XXXXXXXX";
    tmp_125_fu_7616_p7 <= "XXXXXXXX";
    tmp_126_fu_7635_p7 <= "XXXXXXXX";
    tmp_127_fu_7654_p7 <= "XXXXXXXX";
    tmp_128_fu_7673_p7 <= "XXXXXXXX";
    tmp_129_fu_7692_p7 <= "XXXXXXXX";
    tmp_12_fu_5069_p7 <= "XXXXXXXX";
    tmp_130_fu_7711_p7 <= "XXXXXXXX";
    tmp_131_fu_7730_p7 <= "XXXXXXXX";
    tmp_132_fu_7749_p7 <= "XXXXXXXX";
    tmp_133_fu_7768_p7 <= "XXXXXXXX";
    tmp_134_fu_7787_p7 <= "XXXXXXXX";
    tmp_135_fu_7806_p33 <= "XXXXXXXX";
    tmp_136_fu_4372_p3 <= (tmp_139_cast_fu_4362_p4 & trunc_ln45_reg_8299);
    tmp_137_fu_4431_p3 <= (tmp_138_cast_fu_4337_p4 & trunc_ln45_reg_8299);
    tmp_138_cast_fu_4337_p4 <= mul_ln40_fu_4331_p2(16 downto 10);
    tmp_138_fu_4490_p3 <= (tmp_139_cast_fu_4362_p4 & trunc_ln41_reg_8133_pp0_iter11_reg);
    tmp_139_cast_fu_4362_p4 <= mul_ln45_fu_4356_p2(16 downto 10);
    tmp_139_fu_8041_p3 <= (select_ln40_2_reg_8125_pp0_iter13_reg & trunc_ln41_reg_8133_pp0_iter13_reg);
    tmp_13_fu_5088_p7 <= "XXXXXXXX";
    tmp_140_fu_4549_p3 <= (tmp_139_cast_fu_4362_p4 & trunc_ln45_3_reg_8146_pp0_iter11_reg);
    tmp_141_fu_4608_p3 <= (tmp_138_cast_fu_4337_p4 & trunc_ln45_3_reg_8146_pp0_iter11_reg);
    tmp_142_fu_4667_p3 <= (tmp_146_cast_reg_8160_pp0_iter11_reg & trunc_ln45_reg_8299);
    tmp_143_fu_4725_p3 <= (tmp_146_cast_reg_8160_pp0_iter11_reg & trunc_ln41_reg_8133_pp0_iter11_reg);
    tmp_144_fu_4783_p3 <= (tmp_146_cast_reg_8160_pp0_iter11_reg & trunc_ln45_3_reg_8146_pp0_iter11_reg);
    tmp_145_fu_7897_p3 <= (tmp_fu_7891_p2 & ap_const_lv1_0);
    tmp_146_fu_7933_p3 <= (tmp6_fu_7927_p2 & ap_const_lv1_0);
    tmp_14_fu_5107_p7 <= "XXXXXXXX";
    tmp_15_fu_5126_p7 <= "XXXXXXXX";
    tmp_16_fu_5145_p33 <= "XXXXXXXX";
    tmp_17_fu_5220_p7 <= "XXXXXXXX";
    tmp_18_fu_5239_p7 <= "XXXXXXXX";
    tmp_19_fu_5258_p7 <= "XXXXXXXX";
    tmp_1_fu_4841_p7 <= "XXXXXXXX";
    tmp_20_fu_5277_p7 <= "XXXXXXXX";
    tmp_21_fu_5296_p7 <= "XXXXXXXX";
    tmp_22_fu_5315_p7 <= "XXXXXXXX";
    tmp_23_fu_5334_p7 <= "XXXXXXXX";
    tmp_24_fu_5353_p7 <= "XXXXXXXX";
    tmp_25_fu_5372_p7 <= "XXXXXXXX";
    tmp_26_fu_5391_p7 <= "XXXXXXXX";
    tmp_27_fu_5410_p7 <= "XXXXXXXX";
    tmp_28_fu_5429_p7 <= "XXXXXXXX";
    tmp_29_fu_5448_p7 <= "XXXXXXXX";
    tmp_2_fu_4860_p7 <= "XXXXXXXX";
    tmp_30_fu_5467_p7 <= "XXXXXXXX";
    tmp_31_fu_5486_p7 <= "XXXXXXXX";
    tmp_32_fu_5505_p7 <= "XXXXXXXX";
    tmp_33_fu_5524_p33 <= "XXXXXXXX";
    tmp_34_fu_5599_p7 <= "XXXXXXXX";
    tmp_35_fu_5618_p7 <= "XXXXXXXX";
    tmp_36_fu_5637_p7 <= "XXXXXXXX";
    tmp_37_fu_5656_p7 <= "XXXXXXXX";
    tmp_38_fu_5675_p7 <= "XXXXXXXX";
    tmp_39_fu_5694_p7 <= "XXXXXXXX";
    tmp_3_fu_4879_p7 <= "XXXXXXXX";
    tmp_40_fu_5713_p7 <= "XXXXXXXX";
    tmp_41_fu_5732_p7 <= "XXXXXXXX";
    tmp_42_fu_5751_p7 <= "XXXXXXXX";
    tmp_43_fu_5770_p7 <= "XXXXXXXX";
    tmp_44_fu_5789_p7 <= "XXXXXXXX";
    tmp_45_fu_5808_p7 <= "XXXXXXXX";
    tmp_46_fu_5827_p7 <= "XXXXXXXX";
    tmp_47_fu_5846_p7 <= "XXXXXXXX";
    tmp_48_fu_5865_p7 <= "XXXXXXXX";
    tmp_49_fu_5884_p7 <= "XXXXXXXX";
    tmp_4_fu_4898_p7 <= "XXXXXXXX";
    tmp_50_fu_5903_p33 <= "XXXXXXXX";
    tmp_51_fu_5982_p7 <= "XXXXXXXX";
    tmp_52_fu_6001_p7 <= "XXXXXXXX";
    tmp_53_fu_6020_p7 <= "XXXXXXXX";
    tmp_54_fu_6039_p7 <= "XXXXXXXX";
    tmp_55_fu_6058_p7 <= "XXXXXXXX";
    tmp_56_fu_6077_p7 <= "XXXXXXXX";
    tmp_57_fu_6096_p7 <= "XXXXXXXX";
    tmp_58_fu_6115_p7 <= "XXXXXXXX";
    tmp_59_fu_6134_p7 <= "XXXXXXXX";
    tmp_5_fu_4917_p7 <= "XXXXXXXX";
    tmp_60_fu_6153_p7 <= "XXXXXXXX";
    tmp_61_fu_6172_p7 <= "XXXXXXXX";
    tmp_62_fu_6191_p7 <= "XXXXXXXX";
    tmp_63_fu_6210_p7 <= "XXXXXXXX";
    tmp_64_fu_6229_p7 <= "XXXXXXXX";
    tmp_65_fu_6248_p7 <= "XXXXXXXX";
    tmp_66_fu_6267_p7 <= "XXXXXXXX";
    tmp_67_fu_6286_p33 <= "XXXXXXXX";
    tmp_68_fu_6361_p7 <= "XXXXXXXX";
    tmp_69_fu_6380_p7 <= "XXXXXXXX";
    tmp_6_fu_4936_p7 <= "XXXXXXXX";
    tmp_70_fu_6399_p7 <= "XXXXXXXX";
    tmp_71_fu_6418_p7 <= "XXXXXXXX";
    tmp_72_fu_6437_p7 <= "XXXXXXXX";
    tmp_73_fu_6456_p7 <= "XXXXXXXX";
    tmp_74_fu_6475_p7 <= "XXXXXXXX";
    tmp_75_fu_6494_p7 <= "XXXXXXXX";
    tmp_76_fu_6513_p7 <= "XXXXXXXX";
    tmp_77_fu_6532_p7 <= "XXXXXXXX";
    tmp_78_fu_6551_p7 <= "XXXXXXXX";
    tmp_79_fu_6570_p7 <= "XXXXXXXX";
    tmp_7_fu_4955_p7 <= "XXXXXXXX";
    tmp_80_fu_6589_p7 <= "XXXXXXXX";
    tmp_81_fu_6608_p7 <= "XXXXXXXX";
    tmp_82_fu_6627_p7 <= "XXXXXXXX";
    tmp_83_fu_6646_p7 <= "XXXXXXXX";
    tmp_84_fu_6665_p33 <= "XXXXXXXX";
    tmp_85_fu_6740_p7 <= "XXXXXXXX";
    tmp_86_fu_6759_p7 <= "XXXXXXXX";
    tmp_87_fu_6778_p7 <= "XXXXXXXX";
    tmp_88_fu_6797_p7 <= "XXXXXXXX";
    tmp_89_fu_6816_p7 <= "XXXXXXXX";
    tmp_8_fu_4974_p7 <= "XXXXXXXX";
    tmp_90_fu_6835_p7 <= "XXXXXXXX";
    tmp_91_fu_6854_p7 <= "XXXXXXXX";
    tmp_92_fu_6873_p7 <= "XXXXXXXX";
    tmp_93_fu_6892_p7 <= "XXXXXXXX";
    tmp_94_fu_6911_p7 <= "XXXXXXXX";
    tmp_95_fu_6930_p7 <= "XXXXXXXX";
    tmp_96_fu_6949_p7 <= "XXXXXXXX";
    tmp_97_fu_6968_p7 <= "XXXXXXXX";
    tmp_98_fu_6987_p7 <= "XXXXXXXX";
    tmp_99_fu_7006_p7 <= "XXXXXXXX";
    tmp_9_fu_4993_p7 <= "XXXXXXXX";
    tmp_fu_7891_p2 <= std_logic_vector(unsigned(zext_ln42_fu_6736_p1) - unsigned(zext_ln45_9_fu_6357_p1));
    tmp_s_fu_5012_p7 <= "XXXXXXXX";
    trunc_ln40_fu_4305_p1 <= grp_fu_4230_p2(2 - 1 downto 0);
    trunc_ln41_fu_4236_p1 <= select_ln40_fu_4194_p3(4 - 1 downto 0);
    trunc_ln45_3_fu_4256_p1 <= add_ln45_1_fu_4250_p2(4 - 1 downto 0);
    trunc_ln45_fu_4314_p1 <= add_ln45_fu_4309_p2(4 - 1 downto 0);
    trunc_ln50_fu_8037_p1 <= add_ln49_fu_8015_p2(8 - 1 downto 0);
    zext_ln42_fu_6736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_6665_p35),9));
    zext_ln45_10_fu_5974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_5903_p35),11));
    zext_ln45_11_fu_7119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_101_fu_7044_p35),9));
    zext_ln45_12_fu_7498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_118_fu_7427_p35),9));
    zext_ln45_13_fu_7877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_135_fu_7806_p35),9));
    zext_ln45_14_fu_4673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_142_fu_4667_p3),64));
    zext_ln45_15_fu_4731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_143_fu_4725_p3),64));
    zext_ln45_16_fu_4789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_144_fu_4783_p3),64));
    zext_ln45_17_fu_7115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_101_fu_7044_p35),11));
    zext_ln45_1_fu_4379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_136_fu_4372_p3),64));
    zext_ln45_2_fu_4438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_137_fu_4431_p3),64));
    zext_ln45_3_fu_5216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_5145_p35),9));
    zext_ln45_4_fu_4497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_138_fu_4490_p3),64));
    zext_ln45_5_fu_5595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_5524_p35),9));
    zext_ln45_6_fu_4556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_140_fu_4549_p3),64));
    zext_ln45_7_fu_4615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_141_fu_4608_p3),64));
    zext_ln45_8_fu_5978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_5903_p35),9));
    zext_ln45_9_fu_6357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_6286_p35),9));
    zext_ln50_fu_8047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_139_fu_8041_p3),64));
end behav;
