{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496489339334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496489339342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 08:28:59 2017 " "Processing started: Sat Jun 03 08:28:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496489339342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496489339342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BitTimingCAN -c BitTimingCAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off BitTimingCAN -c BitTimingCAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496489339342 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1496489340082 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "3 2 " "Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1496489340083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file can_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "can_crc.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496489356746 ""} { "Info" "ISGN_ENTITY_NAME" "2 can_decoder " "Found entity 2: can_decoder" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496489356746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496489356746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_de_stuff can_decoder.v(114) " "Verilog HDL Implicit Net warning at can_decoder.v(114): created implicit net for \"bit_de_stuff\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crc_initialize can_decoder.v(115) " "Verilog HDL Implicit Net warning at can_decoder.v(115): created implicit net for \"crc_initialize\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_bit_interframe can_decoder.v(161) " "Verilog HDL Implicit Net warning at can_decoder.v(161): created implicit net for \"last_bit_interframe\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_idle can_decoder.v(163) " "Verilog HDL Implicit Net warning at can_decoder.v(163): created implicit net for \"go_state_idle\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_id_a can_decoder.v(164) " "Verilog HDL Implicit Net warning at can_decoder.v(164): created implicit net for \"go_state_id_a\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_rtr_srr_temp can_decoder.v(165) " "Verilog HDL Implicit Net warning at can_decoder.v(165): created implicit net for \"go_state_rtr_srr_temp\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_ide can_decoder.v(166) " "Verilog HDL Implicit Net warning at can_decoder.v(166): created implicit net for \"go_state_ide\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_id_b can_decoder.v(167) " "Verilog HDL Implicit Net warning at can_decoder.v(167): created implicit net for \"go_state_id_b\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_rtr can_decoder.v(168) " "Verilog HDL Implicit Net warning at can_decoder.v(168): created implicit net for \"go_state_rtr\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_reserved1 can_decoder.v(169) " "Verilog HDL Implicit Net warning at can_decoder.v(169): created implicit net for \"go_state_reserved1\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_reserved0 can_decoder.v(170) " "Verilog HDL Implicit Net warning at can_decoder.v(170): created implicit net for \"go_state_reserved0\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_dlc can_decoder.v(171) " "Verilog HDL Implicit Net warning at can_decoder.v(171): created implicit net for \"go_state_dlc\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_data can_decoder.v(172) " "Verilog HDL Implicit Net warning at can_decoder.v(172): created implicit net for \"go_state_data\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_crc can_decoder.v(173) " "Verilog HDL Implicit Net warning at can_decoder.v(173): created implicit net for \"go_state_crc\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_crc_delimiter can_decoder.v(176) " "Verilog HDL Implicit Net warning at can_decoder.v(176): created implicit net for \"go_state_crc_delimiter\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_ack_slot can_decoder.v(177) " "Verilog HDL Implicit Net warning at can_decoder.v(177): created implicit net for \"go_state_ack_slot\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_ack_delimiter can_decoder.v(178) " "Verilog HDL Implicit Net warning at can_decoder.v(178): created implicit net for \"go_state_ack_delimiter\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_eof can_decoder.v(179) " "Verilog HDL Implicit Net warning at can_decoder.v(179): created implicit net for \"go_state_eof\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_interframe can_decoder.v(180) " "Verilog HDL Implicit Net warning at can_decoder.v(180): created implicit net for \"go_state_interframe\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_overload can_decoder.v(181) " "Verilog HDL Implicit Net warning at can_decoder.v(181): created implicit net for \"go_state_overload\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_srr can_decoder.v(183) " "Verilog HDL Implicit Net warning at can_decoder.v(183): created implicit net for \"bit_error_srr\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_crc_delimiter can_decoder.v(184) " "Verilog HDL Implicit Net warning at can_decoder.v(184): created implicit net for \"bit_error_crc_delimiter\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_ack_slot can_decoder.v(185) " "Verilog HDL Implicit Net warning at can_decoder.v(185): created implicit net for \"bit_error_ack_slot\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_ack_delimiter can_decoder.v(186) " "Verilog HDL Implicit Net warning at can_decoder.v(186): created implicit net for \"bit_error_ack_delimiter\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_eof can_decoder.v(187) " "Verilog HDL Implicit Net warning at can_decoder.v(187): created implicit net for \"bit_error_eof\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_interframe can_decoder.v(188) " "Verilog HDL Implicit Net warning at can_decoder.v(188): created implicit net for \"bit_error_interframe\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_crc_error can_decoder.v(189) " "Verilog HDL Implicit Net warning at can_decoder.v(189): created implicit net for \"bit_crc_error\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_error_bit_stuffing can_decoder.v(190) " "Verilog HDL Implicit Net warning at can_decoder.v(190): created implicit net for \"bit_error_bit_stuffing\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_state_error can_decoder.v(192) " "Verilog HDL Implicit Net warning at can_decoder.v(192): created implicit net for \"go_state_error\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_bitstuffing can_decoder.v(194) " "Verilog HDL Implicit Net warning at can_decoder.v(194): created implicit net for \"enable_bitstuffing\"" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496489356751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "can_decoder " "Elaborating entity \"can_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496489356892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go_state_overload can_decoder.v(181) " "Verilog HDL or VHDL warning at can_decoder.v(181): object \"go_state_overload\" assigned a value but never read" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496489356902 "|can_decoder"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_rtr_srr_temp can_decoder.v(93) " "Verilog HDL warning at can_decoder.v(93): object state_rtr_srr_temp used but never assigned" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 93 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1496489356903 "|can_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 can_decoder.v(397) " "Verilog HDL assignment warning at can_decoder.v(397): truncated value with size 32 to match size of target (4)" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496489356907 "|can_decoder"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "can_decoder.v(397) " "Verilog HDL warning at can_decoder.v(397): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 397 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1496489356907 "|can_decoder"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "can_decoder.v(428) " "Verilog HDL warning at can_decoder.v(428): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 428 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1496489356907 "|can_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 can_decoder.v(429) " "Verilog HDL assignment warning at can_decoder.v(429): truncated value with size 32 to match size of target (5)" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496489356908 "|can_decoder"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "can_decoder.v(429) " "Verilog HDL warning at can_decoder.v(429): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 429 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1496489356908 "|can_decoder"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "can_decoder.v(457) " "Verilog HDL warning at can_decoder.v(457): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 457 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1496489356908 "|can_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 can_decoder.v(467) " "Verilog HDL assignment warning at can_decoder.v(467): truncated value with size 32 to match size of target (3)" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496489356908 "|can_decoder"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "can_decoder.v(467) " "Verilog HDL warning at can_decoder.v(467): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 467 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1496489356908 "|can_decoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bit_de_stuff 0 can_decoder.v(114) " "Net \"bit_de_stuff\" at can_decoder.v(114) has no driver or initial value, using a default initial value '0'" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1496489356912 "|can_decoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state_rtr_srr_temp 0 can_decoder.v(93) " "Net \"state_rtr_srr_temp\" at can_decoder.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1496489356912 "|can_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error_out can_decoder.v(41) " "Output port \"error_out\" at can_decoder.v(41) has no driver" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1496489356912 "|can_decoder"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "field_rtr can_decoder.v(451) " "Can't resolve multiple constant drivers for net \"field_rtr\" at can_decoder.v(451)" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 451 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496489356918 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "can_decoder.v(437) " "Constant driver at can_decoder.v(437)" {  } { { "can_decoder.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v" 437 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496489356918 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496489356919 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496489356988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 03 08:29:16 2017 " "Processing ended: Sat Jun 03 08:29:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496489356988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496489356988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496489356988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496489356988 ""}
