{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711705759052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711705759052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:49:18 2024 " "Processing started: Fri Mar 29 12:49:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711705759052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705759052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDPANEL -c LEDPANEL " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDPANEL -c LEDPANEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705759052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711705759352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711705759352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fpga_led_pssr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fpga_led_pssr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED_PSSR " "Found entity 1: FPGA_LED_PSSR" {  } { { "sv files/FPGA_LED_PSSR.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/FPGA_LED_PSSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux1x32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x32 " "Found entity 1: demux1x32" {  } { { "demux1x32.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/demux1x32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fpga_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fpga_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_counter " "Found entity 1: FPGA_counter" {  } { { "sv files/FPGA_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/FPGA_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sn74hc139.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sn74hc139.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC139 " "Found entity 1: SN74HC139" {  } { { "sv files/SN74HC139.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC139.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cn74hc138.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cn74hc138.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CN74HC138 " "Found entity 1: CN74HC138" {  } { { "sv files/CN74HC138.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/CN74HC138.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sv files/andsix.sv " "Can't analyze file -- file sv files/andsix.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sn74ls74.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sn74ls74.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS74 " "Found entity 1: SN74LS74" {  } { { "sv files/SN74LS74.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74LS74.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74HC573.sv(18) " "Verilog HDL warning at SN74HC573.sv(18): extended using \"x\" or \"z\"" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sn74hc573.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sn74hc573.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC573 " "Found entity 1: SN74HC573" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sv files/andfour.sv " "Can't analyze file -- file sv files/andfour.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711705766717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sv files/andfive.sv " "Can't analyze file -- file sv files/andfive.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cd4024.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cd4024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CD4024 " "Found entity 1: CD4024" {  } { { "sv files/CD4024.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/CD4024.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristateN.sv(10) " "Verilog HDL warning at tristateN.sv(10): extended using \"x\" or \"z\"" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/tristaten.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/tristaten.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trisateN " "Found entity 1: trisateN" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/spsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/spsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPSR " "Found entity 1: SPSR" {  } { { "sv files/SPSR.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SPSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74hc595.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn74hc595.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC595 " "Found entity 1: SN74HC595" {  } { { "SN74HC595.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74ls04.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn74ls04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS04 " "Found entity 1: SN74LS04" {  } { { "SN74LS04.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74LS04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74hc08.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn74hc08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC08 " "Found entity 1: SN74HC08" {  } { { "SN74HC08.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd4075.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cd4075.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CD4075 " "Found entity 1: CD4075" {  } { { "CD4075.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/CD4075.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd4001.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cd4001.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CD4001 " "Found entity 1: CD4001" {  } { { "CD4001.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/CD4001.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766737 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "1x32DEMUX.bdf " "Can't analyze file -- file 1x32DEMUX.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711705766737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_controller_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led_controller_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller_32 " "Found entity 1: led_controller_32" {  } { { "led_controller_32.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/led_controller_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711705766737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711705766757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller_32 led_controller_32:inst " "Elaborating entity \"led_controller_32\" for hierarchy \"led_controller_32:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 736 240 424 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC08 led_controller_32:inst\|SN74HC08:inst12 " "Elaborating entity \"SN74HC08\" for hierarchy \"led_controller_32:inst\|SN74HC08:inst12\"" {  } { { "led_controller_32.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/led_controller_32.bdf" { { 616 1192 1288 808 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS04 led_controller_32:inst\|SN74LS04:inst9 " "Elaborating entity \"SN74LS04\" for hierarchy \"led_controller_32:inst\|SN74LS04:inst9\"" {  } { { "led_controller_32.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/led_controller_32.bdf" { { 424 936 1032 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS74 led_controller_32:inst\|SN74LS74:inst29 " "Elaborating entity \"SN74LS74\" for hierarchy \"led_controller_32:inst\|SN74LS74:inst29\"" {  } { { "led_controller_32.bdf" "inst29" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/led_controller_32.bdf" { { 616 1448 1584 728 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC573 led_controller_32:inst\|SN74HC573:inst21 " "Elaborating entity \"SN74HC573\" for hierarchy \"led_controller_32:inst\|SN74HC573:inst21\"" {  } { { "led_controller_32.bdf" "inst21" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/led_controller_32.bdf" { { 864 1192 1344 976 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SN74HC573.sv(18) " "Verilog HDL assignment warning at SN74HC573.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[0\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[1\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[2\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[3\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[4\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[5\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[6\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[7\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 "|TopLevel|SN74HC573:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC595 led_controller_32:inst\|SN74HC595:inst " "Elaborating entity \"SN74HC595\" for hierarchy \"led_controller_32:inst\|SN74HC595:inst\"" {  } { { "led_controller_32.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/led_controller_32.bdf" { { 224 592 760 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trisateN led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2 " "Elaborating entity \"trisateN\" for hierarchy \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\"" {  } { { "SN74HC595.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { { 536 336 504 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tristateN.sv(10) " "Verilog HDL assignment warning at tristateN.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|trisateN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN led_controller_32:inst\|SN74HC595:inst\|regN:inst1 " "Elaborating entity \"regN\" for hierarchy \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\"" {  } { { "SN74HC595.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { { 352 336 504 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regN.sv(45) " "Verilog HDL assignment warning at regN.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regN.sv(35) " "Verilog HDL Case Statement warning at regN.sv(35): incomplete case statement has no default case item" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regN.sv(35) " "Verilog HDL Case Statement information at regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_reg regN.sv(20) " "Verilog HDL Always Construct warning at regN.sv(20): inferring latch(es) for variable \"internal_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] regN.sv(20) " "Inferred latch for \"internal_reg\[0\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] regN.sv(20) " "Inferred latch for \"internal_reg\[1\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] regN.sv(20) " "Inferred latch for \"internal_reg\[2\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] regN.sv(20) " "Inferred latch for \"internal_reg\[3\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] regN.sv(20) " "Inferred latch for \"internal_reg\[4\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] regN.sv(20) " "Inferred latch for \"internal_reg\[5\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] regN.sv(20) " "Inferred latch for \"internal_reg\[6\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] regN.sv(20) " "Inferred latch for \"internal_reg\[7\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPSR led_controller_32:inst\|SN74HC595:inst\|SPSR:inst " "Elaborating entity \"SPSR\" for hierarchy \"led_controller_32:inst\|SN74HC595:inst\|SPSR:inst\"" {  } { { "SN74HC595.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { { 200 336 496 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CN74HC138 CN74HC138:inst1 " "Elaborating entity \"CN74HC138\" for hierarchy \"CN74HC138:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 728 -320 -160 840 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC139 SN74HC139:inst28 " "Elaborating entity \"SN74HC139\" for hierarchy \"SN74HC139:inst28\"" {  } { { "TopLevel.bdf" "inst28" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 808 -696 -536 888 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_LED_PSSR FPGA_LED_PSSR:inst4 " "Elaborating entity \"FPGA_LED_PSSR\" for hierarchy \"FPGA_LED_PSSR:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 1040 -1296 -1128 1216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_counter FPGA_counter:inst29 " "Elaborating entity \"FPGA_counter\" for hierarchy \"FPGA_counter:inst29\"" {  } { { "TopLevel.bdf" "inst29" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 888 -1168 -1032 968 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_counter.sv(23) " "Verilog HDL assignment warning at FPGA_counter.sv(23): truncated value with size 32 to match size of target (5)" {  } { { "sv files/FPGA_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/FPGA_counter.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711705766806 "|TopLevel|FPGA_counter:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4001 CD4001:inst43 " "Elaborating entity \"CD4001\" for hierarchy \"CD4001:inst43\"" {  } { { "TopLevel.bdf" "inst43" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 696 776 872 888 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4024 CD4024:inst34 " "Elaborating entity \"CD4024\" for hierarchy \"CD4024:inst34\"" {  } { { "TopLevel.bdf" "inst34" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 472 976 1112 552 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CD4024.sv(21) " "Verilog HDL assignment warning at CD4024.sv(21): truncated value with size 32 to match size of target (7)" {  } { { "sv files/CD4024.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/CD4024.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711705766816 "|TopLevel|CD4024:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4075 CD4075:inst35 " "Elaborating entity \"CD4075\" for hierarchy \"CD4075:inst35\"" {  } { { "TopLevel.bdf" "inst35" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 440 776 872 632 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705766816 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst4\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst3\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst2\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst30\|SN74HC595:inst\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst4\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst3\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst2\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst41\|SN74HC595:inst\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst4\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst3\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst2\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst40\|SN74HC595:inst\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst4\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst3\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst2\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[7\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[7\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[6\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[6\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[5\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[5\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[4\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[4\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[3\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[3\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[2\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[2\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[1\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[1\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[0\] " "Converted tri-state buffer \"led_controller_32:inst\|SN74HC595:inst\|trisateN:inst2\|q\[0\]\" feeding internal logic into a wire" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1711705767228 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1711705767228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst30\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst41\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst40\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst4\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst3\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst2\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[0\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[1\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[2\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[3\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[4\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[5\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[6\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\] " "LATCH primitive \"led_controller_32:inst\|SN74HC595:inst\|regN:inst1\|internal_reg\[7\]\" is permanently enabled" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711705767238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711705767529 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711705767719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/output_files/LEDPANEL.map.smsg " "Generated suppressed messages file C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/output_files/LEDPANEL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705767859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711705768179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711705768179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "665 " "Implemented 665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711705768412 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711705768412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "405 " "Implemented 405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711705768412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711705768412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 269 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711705768452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:49:28 2024 " "Processing ended: Fri Mar 29 12:49:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711705768452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711705768452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711705768452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711705768452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711705770266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711705770266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:49:29 2024 " "Processing started: Fri Mar 29 12:49:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711705770266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711705770266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LEDPANEL -c LEDPANEL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LEDPANEL -c LEDPANEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711705770266 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711705771418 ""}
{ "Info" "0" "" "Project  = LEDPANEL" {  } {  } 0 0 "Project  = LEDPANEL" 0 0 "Fitter" 0 0 1711705771418 ""}
{ "Info" "0" "" "Revision = LEDPANEL" {  } {  } 0 0 "Revision = LEDPANEL" 0 0 "Fitter" 0 0 1711705771418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711705771538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711705771538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LEDPANEL 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"LEDPANEL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711705771558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711705771598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711705771598 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711705771869 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711705771969 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711705772209 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "260 260 " "No exact pin location assignment(s) for 260 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711705772390 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "260 224 " "Design requires 260 user-specified I/O pins -- too many to fit in the 224 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "260 260 0 " "Current design requires 260 user-specified I/O pins -- 260 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1711705775885 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "224 196 28 " "Targeted device has 224 I/O pin locations available for user I/O -- 196 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1711705775885 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1711705775885 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1711705775885 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711705775895 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1711705776136 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5265 " "Peak virtual memory: 5265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711705776386 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 29 12:49:36 2024 " "Processing ended: Fri Mar 29 12:49:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711705776386 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711705776386 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711705776386 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711705776386 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 273 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 273 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711705777037 ""}
