
SAMD51.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007ff4  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000190  20000000  00007ff4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020190  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020190  2**0
                  CONTENTS
  4 .bss          00003ce8  20000190  00008190  00020190  2**4
                  ALLOC
  5 .stack        00010000  20003e78  0000be78  00020190  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000201be  2**0
                  CONTENTS, READONLY
  8 .debug_info   0005bba5  00000000  00000000  00020217  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000093f7  00000000  00000000  0007bdbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001a9b0  00000000  00000000  000851b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001b08  00000000  00000000  0009fb63  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000021d0  00000000  00000000  000a166b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001b27c  00000000  00000000  000a383b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002d937  00000000  00000000  000beab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001086ca  00000000  00000000  000ec3ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000484c  00000000  00000000  001f4ab8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 3e 01 20 b9 1d 00 00 b5 1d 00 00 b5 1d 00 00     x>. ............
      10:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 00 00 00 00     ................
	...
      2c:	31 42 00 00 b5 1d 00 00 00 00 00 00 d1 42 00 00     1B...........B..
      3c:	35 43 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     5C..............
      4c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      5c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      6c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      7c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      8c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      9c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      ac:	b5 1d 00 00 b5 1d 00 00 25 31 00 00 39 31 00 00     ........%1..91..
      bc:	b5 2e 00 00 c1 2e 00 00 cd 2e 00 00 d9 2e 00 00     ................
      cc:	e5 2e 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      dc:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
      ec:	b5 1d 00 00 00 00 00 00 35 32 00 00 b5 1d 00 00     ........52......
      fc:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     10c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     11c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 f9 12 00 00     ................
     12c:	05 13 00 00 11 13 00 00 b5 1d 00 00 b5 1d 00 00     ................
     13c:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     14c:	b5 1d 00 00 71 1c 00 00 b5 1d 00 00 00 00 00 00     ....q...........
	...
     180:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     190:	00 00 00 00 d5 37 00 00 b5 1d 00 00 b5 1d 00 00     .....7..........
     1a0:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     1b0:	e9 37 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     .7..............
     1c0:	b5 1d 00 00 fd 37 00 00 b5 1d 00 00 b5 1d 00 00     .....7..........
     1d0:	b5 1d 00 00 11 38 00 00 b5 1d 00 00 b5 1d 00 00     .....8..........
     1e0:	25 38 00 00 b5 1d 00 00 b5 1d 00 00 19 3d 00 00     %8...........=..
     1f0:	2d 3d 00 00 41 3d 00 00 55 3d 00 00 69 3d 00 00     -=..A=..U=..i=..
     200:	7d 3d 00 00 00 00 00 00 00 00 00 00 b5 1d 00 00     }=..............
     210:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     220:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     230:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     240:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     250:	b5 1d 00 00 b5 1d 00 00 b5 1d 00 00 b5 1d 00 00     ................
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000190 	.word	0x20000190
     280:	00000000 	.word	0x00000000
     284:	00007ff4 	.word	0x00007ff4

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00007ff4 	.word	0x00007ff4
     2c4:	20000194 	.word	0x20000194
     2c8:	00007ff4 	.word	0x00007ff4
     2cc:	00000000 	.word	0x00000000

000002d0 <vApplicationStackOverflowHook>:
 *  Author: anilj
 */ 
#include "Apps/Common/Common.h"

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
     2d0:	b500      	push	{lr}
     2d2:	b089      	sub	sp, #36	; 0x24
     2d4:	4606      	mov	r6, r0
	uint8_t dbgBuffer[30];
	memset(dbgBuffer,'0',30);
     2d6:	221e      	movs	r2, #30
     2d8:	2130      	movs	r1, #48	; 0x30
     2da:	4668      	mov	r0, sp
     2dc:	4b0c      	ldr	r3, [pc, #48]	; (310 <vApplicationStackOverflowHook+0x40>)
     2de:	4798      	blx	r3

	DEBUG_PRINT("**********************************************************");
     2e0:	4d0c      	ldr	r5, [pc, #48]	; (314 <vApplicationStackOverflowHook+0x44>)
     2e2:	4628      	mov	r0, r5
     2e4:	4c0c      	ldr	r4, [pc, #48]	; (318 <vApplicationStackOverflowHook+0x48>)
     2e6:	47a0      	blx	r4
	DEBUG_PRINT("***************STACK OVERFLOW DETECTED********************");
     2e8:	480c      	ldr	r0, [pc, #48]	; (31c <vApplicationStackOverflowHook+0x4c>)
     2ea:	47a0      	blx	r4
	DEBUG_PRINT("**********************************************************");
     2ec:	4628      	mov	r0, r5
     2ee:	47a0      	blx	r4
	DEBUG_PRINT("\r\n");
     2f0:	480b      	ldr	r0, [pc, #44]	; (320 <vApplicationStackOverflowHook+0x50>)
     2f2:	47a0      	blx	r4

	sprintf((int8_t*)dbgBuffer,"Task Handle - %d\r\n",xTask);
     2f4:	4632      	mov	r2, r6
     2f6:	490b      	ldr	r1, [pc, #44]	; (324 <vApplicationStackOverflowHook+0x54>)
     2f8:	4668      	mov	r0, sp
     2fa:	4b0b      	ldr	r3, [pc, #44]	; (328 <vApplicationStackOverflowHook+0x58>)
     2fc:	4798      	blx	r3
	SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
     2fe:	4668      	mov	r0, sp
     300:	4b0a      	ldr	r3, [pc, #40]	; (32c <vApplicationStackOverflowHook+0x5c>)
     302:	4798      	blx	r3
     304:	b281      	uxth	r1, r0
     306:	4668      	mov	r0, sp
     308:	4b09      	ldr	r3, [pc, #36]	; (330 <vApplicationStackOverflowHook+0x60>)
     30a:	4798      	blx	r3
     30c:	e7fe      	b.n	30c <vApplicationStackOverflowHook+0x3c>
     30e:	bf00      	nop
     310:	000061e1 	.word	0x000061e1
     314:	00006af0 	.word	0x00006af0
     318:	00001be1 	.word	0x00001be1
     31c:	00006b2c 	.word	0x00006b2c
     320:	00007924 	.word	0x00007924
     324:	00006b68 	.word	0x00006b68
     328:	00006369 	.word	0x00006369
     32c:	000063c1 	.word	0x000063c1
     330:	00001b9d 	.word	0x00001b9d

00000334 <DispatchTask>:
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/queue.h"
#include "Apps/SerialDebug/SerialDebug.h"


void DispatchTask( void *DispatchTaskParam)
{
     334:	b570      	push	{r4, r5, r6, lr}
     336:	b082      	sub	sp, #8
	TickType_t xLastWakeTime;
	const TickType_t xDelayMs = pdMS_TO_TICKS(700UL);
	const TickType_t xDebugPrintDelayMs = pdMS_TO_TICKS(500UL);
	xLastWakeTime = xTaskGetTickCount();
     338:	4b06      	ldr	r3, [pc, #24]	; (354 <DispatchTask+0x20>)
     33a:	4798      	blx	r3
     33c:	ac02      	add	r4, sp, #8
     33e:	f844 0d04 	str.w	r0, [r4, #-4]!

	while(1)
	{
		kickWatchDog();
     342:	4e05      	ldr	r6, [pc, #20]	; (358 <DispatchTask+0x24>)
		vTaskDelayUntil( &xLastWakeTime, xDelayMs);
     344:	4d05      	ldr	r5, [pc, #20]	; (35c <DispatchTask+0x28>)
		kickWatchDog();
     346:	47b0      	blx	r6
		vTaskDelayUntil( &xLastWakeTime, xDelayMs);
     348:	f44f 712f 	mov.w	r1, #700	; 0x2bc
     34c:	4620      	mov	r0, r4
     34e:	47a8      	blx	r5
     350:	e7f9      	b.n	346 <DispatchTask+0x12>
     352:	bf00      	nop
     354:	00005351 	.word	0x00005351
     358:	00001d69 	.word	0x00001d69
     35c:	00005591 	.word	0x00005591

00000360 <getModemCommandData>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void getModemCommandData(AT_CMD_TYPE cmd, MODEM_CMD_DATA* cmdData)
{
     360:	b430      	push	{r4, r5}
	*cmdData = ModemCmdData[cmd];
     362:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     366:	460d      	mov	r5, r1
     368:	4c04      	ldr	r4, [pc, #16]	; (37c <getModemCommandData+0x1c>)
     36a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
     36e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     370:	c50f      	stmia	r5!, {r0, r1, r2, r3}
     372:	6823      	ldr	r3, [r4, #0]
     374:	602b      	str	r3, [r5, #0]
}
     376:	bc30      	pop	{r4, r5}
     378:	4770      	bx	lr
     37a:	bf00      	nop
     37c:	00006b7c 	.word	0x00006b7c

00000380 <buildHttpHeaderWithActiveSessionID>:
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void buildHttpHeaderWithActiveSessionID(const uint8_t* activeSessionId)
{
	switch (*activeSessionId)
     380:	7803      	ldrb	r3, [r0, #0]
     382:	3b31      	subs	r3, #49	; 0x31
     384:	2b08      	cmp	r3, #8
     386:	d83b      	bhi.n	400 <buildHttpHeaderWithActiveSessionID+0x80>
     388:	e8df f003 	tbb	[pc, r3]
     38c:	17110b05 	.word	0x17110b05
     390:	2f29231d 	.word	0x2f29231d
     394:	35          	.byte	0x35
     395:	00          	.byte	0x00
	{
		case SESSION_ID_1:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '1';
     396:	4b1b      	ldr	r3, [pc, #108]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     398:	2231      	movs	r2, #49	; 0x31
     39a:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '1';
     39c:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3a0:	4770      	bx	lr

		case SESSION_ID_2:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '2';
     3a2:	4b18      	ldr	r3, [pc, #96]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3a4:	2232      	movs	r2, #50	; 0x32
     3a6:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '2';
     3a8:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3ac:	4770      	bx	lr

		case SESSION_ID_3:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '3';
     3ae:	4b15      	ldr	r3, [pc, #84]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3b0:	2233      	movs	r2, #51	; 0x33
     3b2:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '3';
     3b4:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3b8:	4770      	bx	lr

		case SESSION_ID_4:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '4';
     3ba:	4b12      	ldr	r3, [pc, #72]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3bc:	2234      	movs	r2, #52	; 0x34
     3be:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '4';
     3c0:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3c4:	4770      	bx	lr

		case SESSION_ID_5:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '5';
     3c6:	4b0f      	ldr	r3, [pc, #60]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3c8:	2235      	movs	r2, #53	; 0x35
     3ca:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '5';
     3cc:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3d0:	4770      	bx	lr

		case SESSION_ID_6:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '6';
     3d2:	4b0c      	ldr	r3, [pc, #48]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3d4:	2236      	movs	r2, #54	; 0x36
     3d6:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '6';
     3d8:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3dc:	4770      	bx	lr

		case SESSION_ID_7:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '7';
     3de:	4b09      	ldr	r3, [pc, #36]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3e0:	2237      	movs	r2, #55	; 0x37
     3e2:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '7';
     3e4:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3e8:	4770      	bx	lr

		case SESSION_ID_8:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '8';
     3ea:	4b06      	ldr	r3, [pc, #24]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3ec:	2238      	movs	r2, #56	; 0x38
     3ee:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '8';
     3f0:	f883 2020 	strb.w	r2, [r3, #32]
		}
		break;
     3f4:	4770      	bx	lr

		case SESSION_ID_9:
		{
			HttpHeaderString[SESSION_ID_POS_IN_HEADER] = '9';
     3f6:	4b03      	ldr	r3, [pc, #12]	; (404 <buildHttpHeaderWithActiveSessionID+0x84>)
     3f8:	2239      	movs	r2, #57	; 0x39
     3fa:	73da      	strb	r2, [r3, #15]
			kHttpGetString[SESSION_ID_POS_IN_GET_REQ]  = '9';
     3fc:	f883 2020 	strb.w	r2, [r3, #32]
     400:	4770      	bx	lr
     402:	bf00      	nop
     404:	20000000 	.word	0x20000000

00000408 <buildDataPacketsToServer>:
**
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void buildDataPacketsToServer(void)
{
     408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	strncpy(kHttpGetCompleteData,kHttpGetString,15);
     40a:	4c0f      	ldr	r4, [pc, #60]	; (448 <buildDataPacketsToServer+0x40>)
     40c:	220f      	movs	r2, #15
     40e:	490f      	ldr	r1, [pc, #60]	; (44c <buildDataPacketsToServer+0x44>)
     410:	4620      	mov	r0, r4
     412:	4b0f      	ldr	r3, [pc, #60]	; (450 <buildDataPacketsToServer+0x48>)
     414:	4798      	blx	r3
	strncat(kHttpGetCompleteData,"\"?i=359998070228764&d=A1Y52XA2Y36&b=36&s=2\"\r",44);
     416:	4620      	mov	r0, r4
     418:	4b0e      	ldr	r3, [pc, #56]	; (454 <buildDataPacketsToServer+0x4c>)
     41a:	4798      	blx	r3
     41c:	4d0e      	ldr	r5, [pc, #56]	; (458 <buildDataPacketsToServer+0x50>)
     41e:	4404      	add	r4, r0
     420:	f105 0720 	add.w	r7, r5, #32
     424:	462e      	mov	r6, r5
     426:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     428:	6020      	str	r0, [r4, #0]
     42a:	6061      	str	r1, [r4, #4]
     42c:	60a2      	str	r2, [r4, #8]
     42e:	60e3      	str	r3, [r4, #12]
     430:	4635      	mov	r5, r6
     432:	3410      	adds	r4, #16
     434:	42be      	cmp	r6, r7
     436:	d1f5      	bne.n	424 <buildDataPacketsToServer+0x1c>
     438:	cd07      	ldmia	r5!, {r0, r1, r2}
     43a:	6020      	str	r0, [r4, #0]
     43c:	6061      	str	r1, [r4, #4]
     43e:	60a2      	str	r2, [r4, #8]
     440:	782b      	ldrb	r3, [r5, #0]
     442:	7323      	strb	r3, [r4, #12]
     444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     446:	bf00      	nop
     448:	200001ac 	.word	0x200001ac
     44c:	20000014 	.word	0x20000014
     450:	000063f5 	.word	0x000063f5
     454:	000063c1 	.word	0x000063c1
     458:	0000702c 	.word	0x0000702c

0000045c <mdmParser_solicitedCmdParser>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
bool mdmParser_solicitedCmdParser(AT_CMD_TYPE cmd)
{
     45c:	b5f0      	push	{r4, r5, r6, r7, lr}
     45e:	b087      	sub	sp, #28
	uint8_t* responseBuffer = NULL;
	uint8_t* parsedDataBuffer = NULL;
	uint8_t parseCnt=0;
	MODEM_CMD_DATA cmdData;

	getModemCommandData(cmd, &cmdData);
     460:	a901      	add	r1, sp, #4
     462:	4b2e      	ldr	r3, [pc, #184]	; (51c <mdmParser_solicitedCmdParser+0xc0>)
     464:	4798      	blx	r3

	/* command length + /r/n */
	uint8_t dataStartIndex = (cmdData.CmdLength + 2);
     466:	f89d 700c 	ldrb.w	r7, [sp, #12]
	
	responseBuffer = (uint8_t*)pvPortMalloc((cmdData.ResponseLength)*(sizeof(uint8_t)));
     46a:	f8bd 0014 	ldrh.w	r0, [sp, #20]
     46e:	4b2c      	ldr	r3, [pc, #176]	; (520 <mdmParser_solicitedCmdParser+0xc4>)
     470:	4798      	blx	r3

	if(responseBuffer != NULL)
     472:	2800      	cmp	r0, #0
     474:	d04d      	beq.n	512 <mdmParser_solicitedCmdParser+0xb6>
     476:	4604      	mov	r4, r0
	{
		readStatus = mdmCtrlr_ReadResponseFromModem(responseBuffer,cmdData.ResponseLength);
     478:	f8bd 1014 	ldrh.w	r1, [sp, #20]
     47c:	4b29      	ldr	r3, [pc, #164]	; (524 <mdmParser_solicitedCmdParser+0xc8>)
     47e:	4798      	blx	r3

		if(readStatus != false)
     480:	4606      	mov	r6, r0
     482:	2800      	cmp	r0, #0
     484:	d041      	beq.n	50a <mdmParser_solicitedCmdParser+0xae>
		{
			if(VERIFIED_EQUAL == strncmp(cmdData.AtString, responseBuffer, cmdData.CmdLength))
     486:	f89d 200c 	ldrb.w	r2, [sp, #12]
     48a:	4621      	mov	r1, r4
     48c:	9802      	ldr	r0, [sp, #8]
     48e:	4b26      	ldr	r3, [pc, #152]	; (528 <mdmParser_solicitedCmdParser+0xcc>)
     490:	4798      	blx	r3
     492:	bb70      	cbnz	r0, 4f2 <mdmParser_solicitedCmdParser+0x96>
			{
				/* Command response is correctly identified. Allocate memory for parsed data */
				parsedDataBuffer = (uint8_t*)pvPortMalloc((((cmdData.validDataCnt)*(sizeof(uint8_t))) + 1));
     494:	f8bd 000e 	ldrh.w	r0, [sp, #14]
     498:	3001      	adds	r0, #1
     49a:	4b21      	ldr	r3, [pc, #132]	; (520 <mdmParser_solicitedCmdParser+0xc4>)
     49c:	4798      	blx	r3

				if(parsedDataBuffer != NULL)
     49e:	4605      	mov	r5, r0
     4a0:	b310      	cbz	r0, 4e8 <mdmParser_solicitedCmdParser+0x8c>
				{
					/* Extract the data part from modem response */
					while(parseCnt < cmdData.validDataCnt)
     4a2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
     4a6:	b1eb      	cbz	r3, 4e4 <mdmParser_solicitedCmdParser+0x88>
     4a8:	2300      	movs	r3, #0
	uint8_t dataStartIndex = (cmdData.CmdLength + 2);
     4aa:	1cb9      	adds	r1, r7, #2
					{
						parsedDataBuffer[parseCnt] = responseBuffer[dataStartIndex + parseCnt];
     4ac:	b2c9      	uxtb	r1, r1
     4ae:	18e2      	adds	r2, r4, r3
     4b0:	5c52      	ldrb	r2, [r2, r1]
     4b2:	54ea      	strb	r2, [r5, r3]
						parseCnt++;
     4b4:	3301      	adds	r3, #1
     4b6:	b2db      	uxtb	r3, r3
					while(parseCnt < cmdData.validDataCnt)
     4b8:	f8bd 200e 	ldrh.w	r2, [sp, #14]
     4bc:	429a      	cmp	r2, r3
     4be:	d8f6      	bhi.n	4ae <mdmParser_solicitedCmdParser+0x52>
					}
					parsedDataBuffer[parseCnt] = '\0';
     4c0:	2200      	movs	r2, #0
     4c2:	54ea      	strb	r2, [r5, r3]
					cmdData.respHandler(cmdData.AtCmd,parsedDataBuffer,cmdData.validDataCnt+1);
     4c4:	f8bd 200e 	ldrh.w	r2, [sp, #14]
     4c8:	3201      	adds	r2, #1
     4ca:	b292      	uxth	r2, r2
     4cc:	4629      	mov	r1, r5
     4ce:	f89d 0004 	ldrb.w	r0, [sp, #4]
     4d2:	9b04      	ldr	r3, [sp, #16]
     4d4:	4798      	blx	r3
					DEBUG_PRINT("\r\n");
     4d6:	4815      	ldr	r0, [pc, #84]	; (52c <mdmParser_solicitedCmdParser+0xd0>)
     4d8:	4b15      	ldr	r3, [pc, #84]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     4da:	4798      	blx	r3
					vPortFree(parsedDataBuffer);
     4dc:	4628      	mov	r0, r5
     4de:	4b15      	ldr	r3, [pc, #84]	; (534 <mdmParser_solicitedCmdParser+0xd8>)
     4e0:	4798      	blx	r3
     4e2:	e00a      	b.n	4fa <mdmParser_solicitedCmdParser+0x9e>
					while(parseCnt < cmdData.validDataCnt)
     4e4:	2300      	movs	r3, #0
     4e6:	e7eb      	b.n	4c0 <mdmParser_solicitedCmdParser+0x64>
					parseStatus = true;
				}
				else
				{
					DEBUG_PRINT("Error: Heap allocation for parse data buffer failed");
     4e8:	4813      	ldr	r0, [pc, #76]	; (538 <mdmParser_solicitedCmdParser+0xdc>)
     4ea:	4b11      	ldr	r3, [pc, #68]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     4ec:	4798      	blx	r3
	bool parseStatus = false;
     4ee:	2600      	movs	r6, #0
     4f0:	e003      	b.n	4fa <mdmParser_solicitedCmdParser+0x9e>
				}
			}
			else
			{
				parseStatus = false;
				DEBUG_PRINT("Error: Not able to verify the command string during parsing");
     4f2:	4812      	ldr	r0, [pc, #72]	; (53c <mdmParser_solicitedCmdParser+0xe0>)
     4f4:	4b0e      	ldr	r3, [pc, #56]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     4f6:	4798      	blx	r3
				parseStatus = false;
     4f8:	2600      	movs	r6, #0
		else
		{
			parseStatus = false;
			DEBUG_PRINT("Error: Not able to read data from receive ring buffer during parser");
		}
		vPortFree(responseBuffer);
     4fa:	4620      	mov	r0, r4
     4fc:	4b0d      	ldr	r3, [pc, #52]	; (534 <mdmParser_solicitedCmdParser+0xd8>)
     4fe:	4798      	blx	r3
	else
	{
		DEBUG_PRINT("Error: Heap allocation for response data buffer failed");
	}

	mdmCtrlr_FlushRxBuffer();
     500:	4b0f      	ldr	r3, [pc, #60]	; (540 <mdmParser_solicitedCmdParser+0xe4>)
     502:	4798      	blx	r3

	return parseStatus;
}
     504:	4630      	mov	r0, r6
     506:	b007      	add	sp, #28
     508:	bdf0      	pop	{r4, r5, r6, r7, pc}
			DEBUG_PRINT("Error: Not able to read data from receive ring buffer during parser");
     50a:	480e      	ldr	r0, [pc, #56]	; (544 <mdmParser_solicitedCmdParser+0xe8>)
     50c:	4b08      	ldr	r3, [pc, #32]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     50e:	4798      	blx	r3
     510:	e7f3      	b.n	4fa <mdmParser_solicitedCmdParser+0x9e>
		DEBUG_PRINT("Error: Heap allocation for response data buffer failed");
     512:	480d      	ldr	r0, [pc, #52]	; (548 <mdmParser_solicitedCmdParser+0xec>)
     514:	4b06      	ldr	r3, [pc, #24]	; (530 <mdmParser_solicitedCmdParser+0xd4>)
     516:	4798      	blx	r3
	bool parseStatus = false;
     518:	2600      	movs	r6, #0
     51a:	e7f1      	b.n	500 <mdmParser_solicitedCmdParser+0xa4>
     51c:	00000361 	.word	0x00000361
     520:	00004505 	.word	0x00004505
     524:	000013d9 	.word	0x000013d9
     528:	000063d1 	.word	0x000063d1
     52c:	00007924 	.word	0x00007924
     530:	00001be1 	.word	0x00001be1
     534:	000045d9 	.word	0x000045d9
     538:	00007238 	.word	0x00007238
     53c:	0000726c 	.word	0x0000726c
     540:	0000142d 	.word	0x0000142d
     544:	000072a8 	.word	0x000072a8
     548:	000072ec 	.word	0x000072ec

0000054c <mdmParser_SetLastCmdProcessed>:
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastCmdProcessed(bool status)
{
	isPrevCmdRespProcessed = status;
     54c:	4b01      	ldr	r3, [pc, #4]	; (554 <mdmParser_SetLastCmdProcessed+0x8>)
     54e:	7018      	strb	r0, [r3, #0]
     550:	4770      	bx	lr
     552:	bf00      	nop
     554:	20000023 	.word	0x20000023

00000558 <mdmParser_SetLastSentAtCommand>:
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastSentAtCommand(AT_CMD_TYPE cmd)
{
	lastSendATCommand = cmd;
     558:	4b01      	ldr	r3, [pc, #4]	; (560 <mdmParser_SetLastSentAtCommand+0x8>)
     55a:	7018      	strb	r0, [r3, #0]
     55c:	4770      	bx	lr
     55e:	bf00      	nop
     560:	200001e8 	.word	0x200001e8

00000564 <mdmParser_GetLastSentAtCommand>:
**
**===========================================================================*/
AT_CMD_TYPE mdmParser_GetLastSentAtCommand(void)
{
	return lastSendATCommand;
}
     564:	4b01      	ldr	r3, [pc, #4]	; (56c <mdmParser_GetLastSentAtCommand+0x8>)
     566:	7818      	ldrb	r0, [r3, #0]
     568:	4770      	bx	lr
     56a:	bf00      	nop
     56c:	200001e8 	.word	0x200001e8

00000570 <getCloseActiveSessionCmd>:
**===========================================================================*/
static AT_CMD_TYPE getCloseActiveSessionCmd(uint8_t sessionID)
{
	AT_CMD_TYPE sessionCloseCmd;

	switch(sessionID)
     570:	3801      	subs	r0, #1
     572:	2809      	cmp	r0, #9
     574:	d81a      	bhi.n	5ac <getCloseActiveSessionCmd+0x3c>
     576:	e8df f000 	tbb	[pc, r0]
     57a:	0705      	.short	0x0705
     57c:	0f0d0b09 	.word	0x0f0d0b09
     580:	17151311 	.word	0x17151311
	{
		case 1:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_1;
     584:	200a      	movs	r0, #10
     586:	4770      	bx	lr
		}
		break;

		case 2:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_2;
     588:	200b      	movs	r0, #11
		}
		break;
     58a:	4770      	bx	lr

		case 3:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_3;
     58c:	200c      	movs	r0, #12
		}
		break;
     58e:	4770      	bx	lr

		case 4:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_4;
     590:	200d      	movs	r0, #13
		}
		break;
     592:	4770      	bx	lr

		case 5:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_5;
     594:	200e      	movs	r0, #14
		}
		break;
     596:	4770      	bx	lr

		case 6:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_6;
     598:	200f      	movs	r0, #15
		}
		break;
     59a:	4770      	bx	lr

		case 7:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_7;
     59c:	2010      	movs	r0, #16
		}
		break;
     59e:	4770      	bx	lr

		case 8:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_8;
     5a0:	2011      	movs	r0, #17
		}
		break;
     5a2:	4770      	bx	lr

		case 9:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_9;
     5a4:	2012      	movs	r0, #18
		}
		break;
     5a6:	4770      	bx	lr

		case 10:
		{
			sessionCloseCmd = CMD_AT_KHTTP_CLOSE_10;
     5a8:	2013      	movs	r0, #19
		}
		break;
     5aa:	4770      	bx	lr
	switch(sessionID)
     5ac:	2000      	movs	r0, #0
		default:
		break;
	}
	
	return sessionCloseCmd;
}
     5ae:	4770      	bx	lr

000005b0 <MdmConnect_HttpConnectionInit>:
	gHttpConnectionState = MDM_HTTP_DISCONNECTED;
     5b0:	4b07      	ldr	r3, [pc, #28]	; (5d0 <MdmConnect_HttpConnectionInit+0x20>)
     5b2:	2200      	movs	r2, #0
     5b4:	701a      	strb	r2, [r3, #0]
	gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
     5b6:	705a      	strb	r2, [r3, #1]
	gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     5b8:	709a      	strb	r2, [r3, #2]
	gHttpConnectedSubState = CONNECTED_INITIALIZE_TRANSMISSION;
     5ba:	70da      	strb	r2, [r3, #3]
	gErrorRecoveryState = CLOSE_ALL_EXISTING_CONNECIONS;
     5bc:	711a      	strb	r2, [r3, #4]
	sessionIdCount = 5;
     5be:	2105      	movs	r1, #5
     5c0:	7159      	strb	r1, [r3, #5]
	ConnectionResponse.atCmd = CMD_AT_MAX;
     5c2:	721a      	strb	r2, [r3, #8]
	ConnectionResponse.length = 0;
     5c4:	815a      	strh	r2, [r3, #10]
	ConnectionResponse.response = NULL;
     5c6:	60da      	str	r2, [r3, #12]
	currentSessionId = '0';
     5c8:	2230      	movs	r2, #48	; 0x30
     5ca:	741a      	strb	r2, [r3, #16]
     5cc:	4770      	bx	lr
     5ce:	bf00      	nop
     5d0:	200001ec 	.word	0x200001ec

000005d4 <MdmCnct_ConnectInProgressSubStateMachine>:
{
     5d4:	b530      	push	{r4, r5, lr}
     5d6:	b083      	sub	sp, #12
	switch (gHttpConnectionInProgressSubstate)
     5d8:	4b8a      	ldr	r3, [pc, #552]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     5da:	785b      	ldrb	r3, [r3, #1]
     5dc:	2b05      	cmp	r3, #5
     5de:	f200 808b 	bhi.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
     5e2:	e8df f013 	tbh	[pc, r3, lsl #1]
     5e6:	0006      	.short	0x0006
     5e8:	00f10084 	.word	0x00f10084
     5ec:	01f9018c 	.word	0x01f9018c
     5f0:	0295      	.short	0x0295
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     5f2:	4b84      	ldr	r3, [pc, #528]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     5f4:	789b      	ldrb	r3, [r3, #2]
     5f6:	2b00      	cmp	r3, #0
     5f8:	d149      	bne.n	68e <MdmCnct_ConnectInProgressSubStateMachine+0xba>
        		if(sessionIdCount > 0)
     5fa:	4b82      	ldr	r3, [pc, #520]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     5fc:	795b      	ldrb	r3, [r3, #5]
     5fe:	2b00      	cmp	r3, #0
     600:	d03e      	beq.n	680 <MdmCnct_ConnectInProgressSubStateMachine+0xac>
        		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     602:	4b81      	ldr	r3, [pc, #516]	; (808 <MdmCnct_ConnectInProgressSubStateMachine+0x234>)
     604:	6818      	ldr	r0, [r3, #0]
     606:	4b81      	ldr	r3, [pc, #516]	; (80c <MdmCnct_ConnectInProgressSubStateMachine+0x238>)
     608:	4798      	blx	r3
     60a:	2800      	cmp	r0, #0
     60c:	d134      	bne.n	678 <MdmCnct_ConnectInProgressSubStateMachine+0xa4>
        		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     60e:	2100      	movs	r1, #0
     610:	4b7f      	ldr	r3, [pc, #508]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x23c>)
     612:	6818      	ldr	r0, [r3, #0]
     614:	4b7f      	ldr	r3, [pc, #508]	; (814 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     616:	4798      	blx	r3
     618:	2801      	cmp	r0, #1
     61a:	d003      	beq.n	624 <MdmCnct_ConnectInProgressSubStateMachine+0x50>
        		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     61c:	487e      	ldr	r0, [pc, #504]	; (818 <MdmCnct_ConnectInProgressSubStateMachine+0x244>)
     61e:	4b7f      	ldr	r3, [pc, #508]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     620:	4798      	blx	r3
     622:	e069      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                            TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     624:	2301      	movs	r3, #1
     626:	f88d 3000 	strb.w	r3, [sp]
                            TxMsgQueueData.atCmd = getCloseActiveSessionCmd(sessionIdCount);
     62a:	4b76      	ldr	r3, [pc, #472]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     62c:	7958      	ldrb	r0, [r3, #5]
     62e:	4b7c      	ldr	r3, [pc, #496]	; (820 <MdmCnct_ConnectInProgressSubStateMachine+0x24c>)
     630:	4798      	blx	r3
     632:	f88d 0001 	strb.w	r0, [sp, #1]
                            TxMsgQueueData.pData = NULL;
     636:	2300      	movs	r3, #0
     638:	9301      	str	r3, [sp, #4]
                            TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     63a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     63e:	4669      	mov	r1, sp
     640:	4871      	ldr	r0, [pc, #452]	; (808 <MdmCnct_ConnectInProgressSubStateMachine+0x234>)
     642:	6800      	ldr	r0, [r0, #0]
     644:	4c77      	ldr	r4, [pc, #476]	; (824 <MdmCnct_ConnectInProgressSubStateMachine+0x250>)
     646:	47a0      	blx	r4
                            if(TxQueuePushStatus == pdPASS)
     648:	2801      	cmp	r0, #1
     64a:	d007      	beq.n	65c <MdmCnct_ConnectInProgressSubStateMachine+0x88>
                                DEBUG_PRINT("Failed to sent the Session Close request to Tx Task");
     64c:	4876      	ldr	r0, [pc, #472]	; (828 <MdmCnct_ConnectInProgressSubStateMachine+0x254>)
     64e:	4b73      	ldr	r3, [pc, #460]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     650:	4798      	blx	r3
                                vTaskDelay(TransmitDelayMs);
     652:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     656:	4b75      	ldr	r3, [pc, #468]	; (82c <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     658:	4798      	blx	r3
     65a:	e04d      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                                xSemaphoreGive(AtTxQueueLoadSemaphore);
     65c:	2300      	movs	r3, #0
     65e:	461a      	mov	r2, r3
     660:	4619      	mov	r1, r3
     662:	486b      	ldr	r0, [pc, #428]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x23c>)
     664:	6800      	ldr	r0, [r0, #0]
     666:	47a0      	blx	r4
                                gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     668:	2201      	movs	r2, #1
     66a:	4b66      	ldr	r3, [pc, #408]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     66c:	709a      	strb	r2, [r3, #2]
                                vTaskDelay(TransmitDelayMs);
     66e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     672:	4b6e      	ldr	r3, [pc, #440]	; (82c <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     674:	4798      	blx	r3
     676:	e03f      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		    	DEBUG_PRINT("Transmit Queue is not empty");
     678:	486d      	ldr	r0, [pc, #436]	; (830 <MdmCnct_ConnectInProgressSubStateMachine+0x25c>)
     67a:	4b68      	ldr	r3, [pc, #416]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     67c:	4798      	blx	r3
     67e:	e03b      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        			DEBUG_PRINT("No More Active Connections to close");
     680:	486c      	ldr	r0, [pc, #432]	; (834 <MdmCnct_ConnectInProgressSubStateMachine+0x260>)
     682:	4b66      	ldr	r3, [pc, #408]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     684:	4798      	blx	r3
        			gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_EOF_PATTERN;
     686:	2201      	movs	r2, #1
     688:	4b5e      	ldr	r3, [pc, #376]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     68a:	705a      	strb	r2, [r3, #1]
     68c:	e034      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     68e:	2b01      	cmp	r3, #1
     690:	d132      	bne.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     692:	f44f 7296 	mov.w	r2, #300	; 0x12c
     696:	4968      	ldr	r1, [pc, #416]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x264>)
     698:	4b68      	ldr	r3, [pc, #416]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     69a:	6818      	ldr	r0, [r3, #0]
     69c:	4b68      	ldr	r3, [pc, #416]	; (840 <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     69e:	4798      	blx	r3
     6a0:	2801      	cmp	r0, #1
     6a2:	d129      	bne.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        		if(ConnectionResponse.atCmd == getCloseActiveSessionCmd(sessionIdCount))
     6a4:	4b57      	ldr	r3, [pc, #348]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     6a6:	7a1d      	ldrb	r5, [r3, #8]
     6a8:	795c      	ldrb	r4, [r3, #5]
     6aa:	4620      	mov	r0, r4
     6ac:	4b5c      	ldr	r3, [pc, #368]	; (820 <MdmCnct_ConnectInProgressSubStateMachine+0x24c>)
     6ae:	4798      	blx	r3
     6b0:	4285      	cmp	r5, r0
     6b2:	d112      	bne.n	6da <MdmCnct_ConnectInProgressSubStateMachine+0x106>
		        		if(sessionIdCount > 0)
     6b4:	b14c      	cbz	r4, 6ca <MdmCnct_ConnectInProgressSubStateMachine+0xf6>
			        		sessionIdCount--;
     6b6:	4b53      	ldr	r3, [pc, #332]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     6b8:	3c01      	subs	r4, #1
     6ba:	715c      	strb	r4, [r3, #5]
			        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     6bc:	2200      	movs	r2, #0
     6be:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     6c0:	4b50      	ldr	r3, [pc, #320]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     6c2:	68d8      	ldr	r0, [r3, #12]
     6c4:	4b5f      	ldr	r3, [pc, #380]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x270>)
     6c6:	4798      	blx	r3
     6c8:	e016      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
			        		gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_EOF_PATTERN;
     6ca:	2201      	movs	r2, #1
     6cc:	4b4d      	ldr	r3, [pc, #308]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     6ce:	705a      	strb	r2, [r3, #1]
			        		SerialDebugPrint("Closed All Active Connections\r\n",31);
     6d0:	211f      	movs	r1, #31
     6d2:	485d      	ldr	r0, [pc, #372]	; (848 <MdmCnct_ConnectInProgressSubStateMachine+0x274>)
     6d4:	4b5d      	ldr	r3, [pc, #372]	; (84c <MdmCnct_ConnectInProgressSubStateMachine+0x278>)
     6d6:	4798      	blx	r3
     6d8:	e7f2      	b.n	6c0 <MdmCnct_ConnectInProgressSubStateMachine+0xec>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     6da:	485d      	ldr	r0, [pc, #372]	; (850 <MdmCnct_ConnectInProgressSubStateMachine+0x27c>)
     6dc:	4b4f      	ldr	r3, [pc, #316]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     6de:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     6e0:	4b48      	ldr	r3, [pc, #288]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     6e2:	2200      	movs	r2, #0
     6e4:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     6e6:	68d8      	ldr	r0, [r3, #12]
     6e8:	4b56      	ldr	r3, [pc, #344]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x270>)
     6ea:	4798      	blx	r3
     6ec:	e004      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     6ee:	4b45      	ldr	r3, [pc, #276]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     6f0:	789b      	ldrb	r3, [r3, #2]
     6f2:	b11b      	cbz	r3, 6fc <MdmCnct_ConnectInProgressSubStateMachine+0x128>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     6f4:	2b01      	cmp	r3, #1
     6f6:	d03d      	beq.n	774 <MdmCnct_ConnectInProgressSubStateMachine+0x1a0>
}
     6f8:	b003      	add	sp, #12
     6fa:	bd30      	pop	{r4, r5, pc}
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     6fc:	4b42      	ldr	r3, [pc, #264]	; (808 <MdmCnct_ConnectInProgressSubStateMachine+0x234>)
     6fe:	6818      	ldr	r0, [r3, #0]
     700:	4b42      	ldr	r3, [pc, #264]	; (80c <MdmCnct_ConnectInProgressSubStateMachine+0x238>)
     702:	4798      	blx	r3
     704:	2800      	cmp	r0, #0
     706:	d131      	bne.n	76c <MdmCnct_ConnectInProgressSubStateMachine+0x198>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     708:	2100      	movs	r1, #0
     70a:	4b41      	ldr	r3, [pc, #260]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x23c>)
     70c:	6818      	ldr	r0, [r3, #0]
     70e:	4b41      	ldr	r3, [pc, #260]	; (814 <MdmCnct_ConnectInProgressSubStateMachine+0x240>)
     710:	4798      	blx	r3
     712:	2801      	cmp	r0, #1
     714:	d003      	beq.n	71e <MdmCnct_ConnectInProgressSubStateMachine+0x14a>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     716:	4840      	ldr	r0, [pc, #256]	; (818 <MdmCnct_ConnectInProgressSubStateMachine+0x244>)
     718:	4b40      	ldr	r3, [pc, #256]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     71a:	4798      	blx	r3
     71c:	e7ec      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     71e:	2301      	movs	r3, #1
     720:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KPATTERN;
     724:	2314      	movs	r3, #20
     726:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     72a:	2300      	movs	r3, #0
     72c:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     72e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     732:	4669      	mov	r1, sp
     734:	4834      	ldr	r0, [pc, #208]	; (808 <MdmCnct_ConnectInProgressSubStateMachine+0x234>)
     736:	6800      	ldr	r0, [r0, #0]
     738:	4c3a      	ldr	r4, [pc, #232]	; (824 <MdmCnct_ConnectInProgressSubStateMachine+0x250>)
     73a:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     73c:	2801      	cmp	r0, #1
     73e:	d007      	beq.n	750 <MdmCnct_ConnectInProgressSubStateMachine+0x17c>
                            DEBUG_PRINT("Failed to sent the EOF pattern to Tx Task");
     740:	4844      	ldr	r0, [pc, #272]	; (854 <MdmCnct_ConnectInProgressSubStateMachine+0x280>)
     742:	4b36      	ldr	r3, [pc, #216]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     744:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     746:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     74a:	4b38      	ldr	r3, [pc, #224]	; (82c <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     74c:	4798      	blx	r3
     74e:	e7d3      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     750:	2300      	movs	r3, #0
     752:	461a      	mov	r2, r3
     754:	4619      	mov	r1, r3
     756:	482e      	ldr	r0, [pc, #184]	; (810 <MdmCnct_ConnectInProgressSubStateMachine+0x23c>)
     758:	6800      	ldr	r0, [r0, #0]
     75a:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     75c:	2201      	movs	r2, #1
     75e:	4b29      	ldr	r3, [pc, #164]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     760:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     762:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     766:	4b31      	ldr	r3, [pc, #196]	; (82c <MdmCnct_ConnectInProgressSubStateMachine+0x258>)
     768:	4798      	blx	r3
     76a:	e7c5      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     76c:	4830      	ldr	r0, [pc, #192]	; (830 <MdmCnct_ConnectInProgressSubStateMachine+0x25c>)
     76e:	4b2b      	ldr	r3, [pc, #172]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     770:	4798      	blx	r3
     772:	e7c1      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     774:	f44f 7296 	mov.w	r2, #300	; 0x12c
     778:	492f      	ldr	r1, [pc, #188]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x264>)
     77a:	4b30      	ldr	r3, [pc, #192]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     77c:	6818      	ldr	r0, [r3, #0]
     77e:	4b30      	ldr	r3, [pc, #192]	; (840 <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     780:	4798      	blx	r3
     782:	2801      	cmp	r0, #1
     784:	d1b8      	bne.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        		if(ConnectionResponse.atCmd == CMD_AT_KPATTERN)
     786:	4b1f      	ldr	r3, [pc, #124]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     788:	7a1b      	ldrb	r3, [r3, #8]
     78a:	2b14      	cmp	r3, #20
     78c:	d009      	beq.n	7a2 <MdmCnct_ConnectInProgressSubStateMachine+0x1ce>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     78e:	4830      	ldr	r0, [pc, #192]	; (850 <MdmCnct_ConnectInProgressSubStateMachine+0x27c>)
     790:	4b22      	ldr	r3, [pc, #136]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     792:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     794:	4b1b      	ldr	r3, [pc, #108]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     796:	2200      	movs	r2, #0
     798:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     79a:	68d8      	ldr	r0, [r3, #12]
     79c:	4b29      	ldr	r3, [pc, #164]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x270>)
     79e:	4798      	blx	r3
     7a0:	e7aa      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        			SerialDebugPrint("EOF Pattern configured\r\n",24);
     7a2:	2118      	movs	r1, #24
     7a4:	482c      	ldr	r0, [pc, #176]	; (858 <MdmCnct_ConnectInProgressSubStateMachine+0x284>)
     7a6:	4d29      	ldr	r5, [pc, #164]	; (84c <MdmCnct_ConnectInProgressSubStateMachine+0x278>)
     7a8:	47a8      	blx	r5
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     7aa:	4c16      	ldr	r4, [pc, #88]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     7ac:	8961      	ldrh	r1, [r4, #10]
     7ae:	68e0      	ldr	r0, [r4, #12]
     7b0:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     7b2:	2102      	movs	r1, #2
     7b4:	4829      	ldr	r0, [pc, #164]	; (85c <MdmCnct_ConnectInProgressSubStateMachine+0x288>)
     7b6:	47a8      	blx	r5
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_ACCESS_POINT;
     7b8:	2302      	movs	r3, #2
     7ba:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     7bc:	2300      	movs	r3, #0
     7be:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     7c0:	68e0      	ldr	r0, [r4, #12]
     7c2:	4b20      	ldr	r3, [pc, #128]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x270>)
     7c4:	4798      	blx	r3
     7c6:	e797      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     7c8:	4b0e      	ldr	r3, [pc, #56]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     7ca:	789b      	ldrb	r3, [r3, #2]
     7cc:	2b00      	cmp	r3, #0
     7ce:	d047      	beq.n	860 <MdmCnct_ConnectInProgressSubStateMachine+0x28c>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     7d0:	2b01      	cmp	r3, #1
     7d2:	d191      	bne.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     7d4:	f44f 7296 	mov.w	r2, #300	; 0x12c
     7d8:	4917      	ldr	r1, [pc, #92]	; (838 <MdmCnct_ConnectInProgressSubStateMachine+0x264>)
     7da:	4b18      	ldr	r3, [pc, #96]	; (83c <MdmCnct_ConnectInProgressSubStateMachine+0x268>)
     7dc:	6818      	ldr	r0, [r3, #0]
     7de:	4b18      	ldr	r3, [pc, #96]	; (840 <MdmCnct_ConnectInProgressSubStateMachine+0x26c>)
     7e0:	4798      	blx	r3
     7e2:	2801      	cmp	r0, #1
     7e4:	d188      	bne.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        		if(ConnectionResponse.atCmd == CMD_AT_KCNXCFG)
     7e6:	4b07      	ldr	r3, [pc, #28]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     7e8:	7a1b      	ldrb	r3, [r3, #8]
     7ea:	2b15      	cmp	r3, #21
     7ec:	d074      	beq.n	8d8 <MdmCnct_ConnectInProgressSubStateMachine+0x304>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     7ee:	4818      	ldr	r0, [pc, #96]	; (850 <MdmCnct_ConnectInProgressSubStateMachine+0x27c>)
     7f0:	4b0a      	ldr	r3, [pc, #40]	; (81c <MdmCnct_ConnectInProgressSubStateMachine+0x248>)
     7f2:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     7f4:	4b03      	ldr	r3, [pc, #12]	; (804 <MdmCnct_ConnectInProgressSubStateMachine+0x230>)
     7f6:	2200      	movs	r2, #0
     7f8:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     7fa:	68d8      	ldr	r0, [r3, #12]
     7fc:	4b11      	ldr	r3, [pc, #68]	; (844 <MdmCnct_ConnectInProgressSubStateMachine+0x270>)
     7fe:	4798      	blx	r3
     800:	e77a      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
     802:	bf00      	nop
     804:	200001ec 	.word	0x200001ec
     808:	20003484 	.word	0x20003484
     80c:	00004f79 	.word	0x00004f79
     810:	2000348c 	.word	0x2000348c
     814:	00004d99 	.word	0x00004d99
     818:	00007358 	.word	0x00007358
     81c:	00001be1 	.word	0x00001be1
     820:	00000571 	.word	0x00000571
     824:	00004901 	.word	0x00004901
     828:	00007324 	.word	0x00007324
     82c:	0000563d 	.word	0x0000563d
     830:	00007384 	.word	0x00007384
     834:	000073a0 	.word	0x000073a0
     838:	200001f4 	.word	0x200001f4
     83c:	20003460 	.word	0x20003460
     840:	00004c11 	.word	0x00004c11
     844:	000045d9 	.word	0x000045d9
     848:	000073c4 	.word	0x000073c4
     84c:	00001b9d 	.word	0x00001b9d
     850:	000073e4 	.word	0x000073e4
     854:	00007418 	.word	0x00007418
     858:	00007444 	.word	0x00007444
     85c:	00007924 	.word	0x00007924
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     860:	4b95      	ldr	r3, [pc, #596]	; (ab8 <MdmCnct_ConnectInProgressSubStateMachine+0x4e4>)
     862:	6818      	ldr	r0, [r3, #0]
     864:	4b95      	ldr	r3, [pc, #596]	; (abc <MdmCnct_ConnectInProgressSubStateMachine+0x4e8>)
     866:	4798      	blx	r3
     868:	2800      	cmp	r0, #0
     86a:	d131      	bne.n	8d0 <MdmCnct_ConnectInProgressSubStateMachine+0x2fc>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     86c:	2100      	movs	r1, #0
     86e:	4b94      	ldr	r3, [pc, #592]	; (ac0 <MdmCnct_ConnectInProgressSubStateMachine+0x4ec>)
     870:	6818      	ldr	r0, [r3, #0]
     872:	4b94      	ldr	r3, [pc, #592]	; (ac4 <MdmCnct_ConnectInProgressSubStateMachine+0x4f0>)
     874:	4798      	blx	r3
     876:	2801      	cmp	r0, #1
     878:	d003      	beq.n	882 <MdmCnct_ConnectInProgressSubStateMachine+0x2ae>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     87a:	4893      	ldr	r0, [pc, #588]	; (ac8 <MdmCnct_ConnectInProgressSubStateMachine+0x4f4>)
     87c:	4b93      	ldr	r3, [pc, #588]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     87e:	4798      	blx	r3
     880:	e73a      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     882:	2301      	movs	r3, #1
     884:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KCNXCFG;
     888:	2315      	movs	r3, #21
     88a:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     88e:	2300      	movs	r3, #0
     890:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     892:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     896:	4669      	mov	r1, sp
     898:	4887      	ldr	r0, [pc, #540]	; (ab8 <MdmCnct_ConnectInProgressSubStateMachine+0x4e4>)
     89a:	6800      	ldr	r0, [r0, #0]
     89c:	4c8c      	ldr	r4, [pc, #560]	; (ad0 <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     89e:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     8a0:	2801      	cmp	r0, #1
     8a2:	d007      	beq.n	8b4 <MdmCnct_ConnectInProgressSubStateMachine+0x2e0>
                            DEBUG_PRINT("Failed to sent access point cmd to Tx Task");
     8a4:	488b      	ldr	r0, [pc, #556]	; (ad4 <MdmCnct_ConnectInProgressSubStateMachine+0x500>)
     8a6:	4b89      	ldr	r3, [pc, #548]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     8a8:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     8aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     8ae:	4b8a      	ldr	r3, [pc, #552]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     8b0:	4798      	blx	r3
     8b2:	e721      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     8b4:	2300      	movs	r3, #0
     8b6:	461a      	mov	r2, r3
     8b8:	4619      	mov	r1, r3
     8ba:	4881      	ldr	r0, [pc, #516]	; (ac0 <MdmCnct_ConnectInProgressSubStateMachine+0x4ec>)
     8bc:	6800      	ldr	r0, [r0, #0]
     8be:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     8c0:	2201      	movs	r2, #1
     8c2:	4b86      	ldr	r3, [pc, #536]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     8c4:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     8c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     8ca:	4b83      	ldr	r3, [pc, #524]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     8cc:	4798      	blx	r3
     8ce:	e713      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     8d0:	4883      	ldr	r0, [pc, #524]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x50c>)
     8d2:	4b7e      	ldr	r3, [pc, #504]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     8d4:	4798      	blx	r3
     8d6:	e70f      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        			SerialDebugPrint("Access Point configured\r\n",25);
     8d8:	2119      	movs	r1, #25
     8da:	4882      	ldr	r0, [pc, #520]	; (ae4 <MdmCnct_ConnectInProgressSubStateMachine+0x510>)
     8dc:	4d82      	ldr	r5, [pc, #520]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     8de:	47a8      	blx	r5
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     8e0:	4c7e      	ldr	r4, [pc, #504]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     8e2:	8961      	ldrh	r1, [r4, #10]
     8e4:	68e0      	ldr	r0, [r4, #12]
     8e6:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     8e8:	2102      	movs	r1, #2
     8ea:	4880      	ldr	r0, [pc, #512]	; (aec <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     8ec:	47a8      	blx	r5
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_CONNECT_TIMERS;
     8ee:	2303      	movs	r3, #3
     8f0:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     8f2:	2300      	movs	r3, #0
     8f4:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     8f6:	68e0      	ldr	r0, [r4, #12]
     8f8:	4b7d      	ldr	r3, [pc, #500]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     8fa:	4798      	blx	r3
     8fc:	e6fc      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     8fe:	4b77      	ldr	r3, [pc, #476]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     900:	789b      	ldrb	r3, [r3, #2]
     902:	b1d3      	cbz	r3, 93a <MdmCnct_ConnectInProgressSubStateMachine+0x366>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     904:	2b01      	cmp	r3, #1
     906:	f47f aef7 	bne.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     90a:	f44f 7296 	mov.w	r2, #300	; 0x12c
     90e:	4979      	ldr	r1, [pc, #484]	; (af4 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     910:	4b79      	ldr	r3, [pc, #484]	; (af8 <MdmCnct_ConnectInProgressSubStateMachine+0x524>)
     912:	6818      	ldr	r0, [r3, #0]
     914:	4b79      	ldr	r3, [pc, #484]	; (afc <MdmCnct_ConnectInProgressSubStateMachine+0x528>)
     916:	4798      	blx	r3
     918:	2801      	cmp	r0, #1
     91a:	f47f aeed 	bne.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        		if(ConnectionResponse.atCmd == CMD_AT_KCNXTIMER)
     91e:	4b6f      	ldr	r3, [pc, #444]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     920:	7a1b      	ldrb	r3, [r3, #8]
     922:	2b16      	cmp	r3, #22
     924:	d045      	beq.n	9b2 <MdmCnct_ConnectInProgressSubStateMachine+0x3de>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     926:	4876      	ldr	r0, [pc, #472]	; (b00 <MdmCnct_ConnectInProgressSubStateMachine+0x52c>)
     928:	4b68      	ldr	r3, [pc, #416]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     92a:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     92c:	4b6b      	ldr	r3, [pc, #428]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     92e:	2200      	movs	r2, #0
     930:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     932:	68d8      	ldr	r0, [r3, #12]
     934:	4b6e      	ldr	r3, [pc, #440]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     936:	4798      	blx	r3
     938:	e6de      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     93a:	4b5f      	ldr	r3, [pc, #380]	; (ab8 <MdmCnct_ConnectInProgressSubStateMachine+0x4e4>)
     93c:	6818      	ldr	r0, [r3, #0]
     93e:	4b5f      	ldr	r3, [pc, #380]	; (abc <MdmCnct_ConnectInProgressSubStateMachine+0x4e8>)
     940:	4798      	blx	r3
     942:	2800      	cmp	r0, #0
     944:	d131      	bne.n	9aa <MdmCnct_ConnectInProgressSubStateMachine+0x3d6>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     946:	2100      	movs	r1, #0
     948:	4b5d      	ldr	r3, [pc, #372]	; (ac0 <MdmCnct_ConnectInProgressSubStateMachine+0x4ec>)
     94a:	6818      	ldr	r0, [r3, #0]
     94c:	4b5d      	ldr	r3, [pc, #372]	; (ac4 <MdmCnct_ConnectInProgressSubStateMachine+0x4f0>)
     94e:	4798      	blx	r3
     950:	2801      	cmp	r0, #1
     952:	d003      	beq.n	95c <MdmCnct_ConnectInProgressSubStateMachine+0x388>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     954:	485c      	ldr	r0, [pc, #368]	; (ac8 <MdmCnct_ConnectInProgressSubStateMachine+0x4f4>)
     956:	4b5d      	ldr	r3, [pc, #372]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     958:	4798      	blx	r3
     95a:	e6cd      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     95c:	2301      	movs	r3, #1
     95e:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KCNXTIMER;
     962:	2316      	movs	r3, #22
     964:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     968:	2300      	movs	r3, #0
     96a:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     96c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     970:	4669      	mov	r1, sp
     972:	4851      	ldr	r0, [pc, #324]	; (ab8 <MdmCnct_ConnectInProgressSubStateMachine+0x4e4>)
     974:	6800      	ldr	r0, [r0, #0]
     976:	4c56      	ldr	r4, [pc, #344]	; (ad0 <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     978:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     97a:	2801      	cmp	r0, #1
     97c:	d007      	beq.n	98e <MdmCnct_ConnectInProgressSubStateMachine+0x3ba>
                            DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     97e:	4861      	ldr	r0, [pc, #388]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x530>)
     980:	4b52      	ldr	r3, [pc, #328]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     982:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     984:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     988:	4b53      	ldr	r3, [pc, #332]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     98a:	4798      	blx	r3
     98c:	e6b4      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     98e:	2300      	movs	r3, #0
     990:	461a      	mov	r2, r3
     992:	4619      	mov	r1, r3
     994:	484a      	ldr	r0, [pc, #296]	; (ac0 <MdmCnct_ConnectInProgressSubStateMachine+0x4ec>)
     996:	6800      	ldr	r0, [r0, #0]
     998:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     99a:	2201      	movs	r2, #1
     99c:	4b4f      	ldr	r3, [pc, #316]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     99e:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     9a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     9a4:	4b4c      	ldr	r3, [pc, #304]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     9a6:	4798      	blx	r3
     9a8:	e6a6      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     9aa:	484d      	ldr	r0, [pc, #308]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x50c>)
     9ac:	4b47      	ldr	r3, [pc, #284]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     9ae:	4798      	blx	r3
     9b0:	e6a2      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        			SerialDebugPrint("Connection Timers configured\r\n",30);
     9b2:	211e      	movs	r1, #30
     9b4:	4854      	ldr	r0, [pc, #336]	; (b08 <MdmCnct_ConnectInProgressSubStateMachine+0x534>)
     9b6:	4d4c      	ldr	r5, [pc, #304]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     9b8:	47a8      	blx	r5
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     9ba:	4c48      	ldr	r4, [pc, #288]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     9bc:	8961      	ldrh	r1, [r4, #10]
     9be:	68e0      	ldr	r0, [r4, #12]
     9c0:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     9c2:	2102      	movs	r1, #2
     9c4:	4849      	ldr	r0, [pc, #292]	; (aec <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     9c6:	47a8      	blx	r5
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_SERVER_ADDRESS;
     9c8:	2304      	movs	r3, #4
     9ca:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     9cc:	2300      	movs	r3, #0
     9ce:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     9d0:	68e0      	ldr	r0, [r4, #12]
     9d2:	4b47      	ldr	r3, [pc, #284]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     9d4:	4798      	blx	r3
     9d6:	e68f      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     9d8:	4b40      	ldr	r3, [pc, #256]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     9da:	789b      	ldrb	r3, [r3, #2]
     9dc:	b1d3      	cbz	r3, a14 <MdmCnct_ConnectInProgressSubStateMachine+0x440>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     9de:	2b01      	cmp	r3, #1
     9e0:	f47f ae8a 	bne.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     9e4:	f44f 7296 	mov.w	r2, #300	; 0x12c
     9e8:	4942      	ldr	r1, [pc, #264]	; (af4 <MdmCnct_ConnectInProgressSubStateMachine+0x520>)
     9ea:	4b43      	ldr	r3, [pc, #268]	; (af8 <MdmCnct_ConnectInProgressSubStateMachine+0x524>)
     9ec:	6818      	ldr	r0, [r3, #0]
     9ee:	4b43      	ldr	r3, [pc, #268]	; (afc <MdmCnct_ConnectInProgressSubStateMachine+0x528>)
     9f0:	4798      	blx	r3
     9f2:	2801      	cmp	r0, #1
     9f4:	f47f ae80 	bne.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        		if(ConnectionResponse.atCmd == CMD_AT_KHTTP_CFG)
     9f8:	4b38      	ldr	r3, [pc, #224]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     9fa:	7a1b      	ldrb	r3, [r3, #8]
     9fc:	2b09      	cmp	r3, #9
     9fe:	d045      	beq.n	a8c <MdmCnct_ConnectInProgressSubStateMachine+0x4b8>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     a00:	483f      	ldr	r0, [pc, #252]	; (b00 <MdmCnct_ConnectInProgressSubStateMachine+0x52c>)
     a02:	4b32      	ldr	r3, [pc, #200]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     a04:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     a06:	4b35      	ldr	r3, [pc, #212]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     a08:	2200      	movs	r2, #0
     a0a:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     a0c:	68d8      	ldr	r0, [r3, #12]
     a0e:	4b38      	ldr	r3, [pc, #224]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     a10:	4798      	blx	r3
     a12:	e671      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     a14:	4b28      	ldr	r3, [pc, #160]	; (ab8 <MdmCnct_ConnectInProgressSubStateMachine+0x4e4>)
     a16:	6818      	ldr	r0, [r3, #0]
     a18:	4b28      	ldr	r3, [pc, #160]	; (abc <MdmCnct_ConnectInProgressSubStateMachine+0x4e8>)
     a1a:	4798      	blx	r3
     a1c:	2800      	cmp	r0, #0
     a1e:	d131      	bne.n	a84 <MdmCnct_ConnectInProgressSubStateMachine+0x4b0>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     a20:	2100      	movs	r1, #0
     a22:	4b27      	ldr	r3, [pc, #156]	; (ac0 <MdmCnct_ConnectInProgressSubStateMachine+0x4ec>)
     a24:	6818      	ldr	r0, [r3, #0]
     a26:	4b27      	ldr	r3, [pc, #156]	; (ac4 <MdmCnct_ConnectInProgressSubStateMachine+0x4f0>)
     a28:	4798      	blx	r3
     a2a:	2801      	cmp	r0, #1
     a2c:	d003      	beq.n	a36 <MdmCnct_ConnectInProgressSubStateMachine+0x462>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     a2e:	4826      	ldr	r0, [pc, #152]	; (ac8 <MdmCnct_ConnectInProgressSubStateMachine+0x4f4>)
     a30:	4b26      	ldr	r3, [pc, #152]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     a32:	4798      	blx	r3
     a34:	e660      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     a36:	2301      	movs	r3, #1
     a38:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KHTTP_CFG;
     a3c:	2309      	movs	r3, #9
     a3e:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     a42:	2300      	movs	r3, #0
     a44:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     a46:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a4a:	4669      	mov	r1, sp
     a4c:	481a      	ldr	r0, [pc, #104]	; (ab8 <MdmCnct_ConnectInProgressSubStateMachine+0x4e4>)
     a4e:	6800      	ldr	r0, [r0, #0]
     a50:	4c1f      	ldr	r4, [pc, #124]	; (ad0 <MdmCnct_ConnectInProgressSubStateMachine+0x4fc>)
     a52:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     a54:	2801      	cmp	r0, #1
     a56:	d007      	beq.n	a68 <MdmCnct_ConnectInProgressSubStateMachine+0x494>
                            DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     a58:	482a      	ldr	r0, [pc, #168]	; (b04 <MdmCnct_ConnectInProgressSubStateMachine+0x530>)
     a5a:	4b1c      	ldr	r3, [pc, #112]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     a5c:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     a5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     a62:	4b1d      	ldr	r3, [pc, #116]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     a64:	4798      	blx	r3
     a66:	e647      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     a68:	2300      	movs	r3, #0
     a6a:	461a      	mov	r2, r3
     a6c:	4619      	mov	r1, r3
     a6e:	4814      	ldr	r0, [pc, #80]	; (ac0 <MdmCnct_ConnectInProgressSubStateMachine+0x4ec>)
     a70:	6800      	ldr	r0, [r0, #0]
     a72:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     a74:	2201      	movs	r2, #1
     a76:	4b19      	ldr	r3, [pc, #100]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     a78:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     a7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     a7e:	4b16      	ldr	r3, [pc, #88]	; (ad8 <MdmCnct_ConnectInProgressSubStateMachine+0x504>)
     a80:	4798      	blx	r3
     a82:	e639      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     a84:	4816      	ldr	r0, [pc, #88]	; (ae0 <MdmCnct_ConnectInProgressSubStateMachine+0x50c>)
     a86:	4b11      	ldr	r3, [pc, #68]	; (acc <MdmCnct_ConnectInProgressSubStateMachine+0x4f8>)
     a88:	4798      	blx	r3
     a8a:	e635      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        			SerialDebugPrint("Cloud Server configured\r\n",25);
     a8c:	2119      	movs	r1, #25
     a8e:	481f      	ldr	r0, [pc, #124]	; (b0c <MdmCnct_ConnectInProgressSubStateMachine+0x538>)
     a90:	4d15      	ldr	r5, [pc, #84]	; (ae8 <MdmCnct_ConnectInProgressSubStateMachine+0x514>)
     a92:	47a8      	blx	r5
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     a94:	4c11      	ldr	r4, [pc, #68]	; (adc <MdmCnct_ConnectInProgressSubStateMachine+0x508>)
     a96:	8961      	ldrh	r1, [r4, #10]
     a98:	68e0      	ldr	r0, [r4, #12]
     a9a:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     a9c:	2102      	movs	r1, #2
     a9e:	4813      	ldr	r0, [pc, #76]	; (aec <MdmCnct_ConnectInProgressSubStateMachine+0x518>)
     aa0:	47a8      	blx	r5
						MdmCnct_ExtractSessionIdFromConfigResponse(ConnectionResponse.response);
     aa2:	68e0      	ldr	r0, [r4, #12]
	currentSessionId = cfgResponse[SESSION_ID_POSITION];
     aa4:	7ac3      	ldrb	r3, [r0, #11]
     aa6:	7423      	strb	r3, [r4, #16]
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_SET_HTTP_HEADER;
     aa8:	2305      	movs	r3, #5
     aaa:	7063      	strb	r3, [r4, #1]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     aac:	2300      	movs	r3, #0
     aae:	70a3      	strb	r3, [r4, #2]
		        		vPortFree(ConnectionResponse.response);
     ab0:	4b0f      	ldr	r3, [pc, #60]	; (af0 <MdmCnct_ConnectInProgressSubStateMachine+0x51c>)
     ab2:	4798      	blx	r3
     ab4:	e620      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
     ab6:	bf00      	nop
     ab8:	20003484 	.word	0x20003484
     abc:	00004f79 	.word	0x00004f79
     ac0:	2000348c 	.word	0x2000348c
     ac4:	00004d99 	.word	0x00004d99
     ac8:	00007358 	.word	0x00007358
     acc:	00001be1 	.word	0x00001be1
     ad0:	00004901 	.word	0x00004901
     ad4:	00007460 	.word	0x00007460
     ad8:	0000563d 	.word	0x0000563d
     adc:	200001ec 	.word	0x200001ec
     ae0:	00007384 	.word	0x00007384
     ae4:	0000748c 	.word	0x0000748c
     ae8:	00001b9d 	.word	0x00001b9d
     aec:	00007924 	.word	0x00007924
     af0:	000045d9 	.word	0x000045d9
     af4:	200001f4 	.word	0x200001f4
     af8:	20003460 	.word	0x20003460
     afc:	00004c11 	.word	0x00004c11
     b00:	000073e4 	.word	0x000073e4
     b04:	000074a8 	.word	0x000074a8
     b08:	000074d8 	.word	0x000074d8
     b0c:	000074f8 	.word	0x000074f8
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     b10:	4b43      	ldr	r3, [pc, #268]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     b12:	789b      	ldrb	r3, [r3, #2]
     b14:	b1d3      	cbz	r3, b4c <MdmCnct_ConnectInProgressSubStateMachine+0x578>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     b16:	2b01      	cmp	r3, #1
     b18:	f47f adee 	bne.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     b1c:	f44f 7296 	mov.w	r2, #300	; 0x12c
     b20:	4940      	ldr	r1, [pc, #256]	; (c24 <MdmCnct_ConnectInProgressSubStateMachine+0x650>)
     b22:	4b41      	ldr	r3, [pc, #260]	; (c28 <MdmCnct_ConnectInProgressSubStateMachine+0x654>)
     b24:	6818      	ldr	r0, [r3, #0]
     b26:	4b41      	ldr	r3, [pc, #260]	; (c2c <MdmCnct_ConnectInProgressSubStateMachine+0x658>)
     b28:	4798      	blx	r3
     b2a:	2801      	cmp	r0, #1
     b2c:	f47f ade4 	bne.w	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
	        		if(ConnectionResponse.atCmd == CMD_AT_KHTTP_HEADER)
     b30:	4b3b      	ldr	r3, [pc, #236]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     b32:	7a1b      	ldrb	r3, [r3, #8]
     b34:	2b17      	cmp	r3, #23
     b36:	d048      	beq.n	bca <MdmCnct_ConnectInProgressSubStateMachine+0x5f6>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     b38:	483d      	ldr	r0, [pc, #244]	; (c30 <MdmCnct_ConnectInProgressSubStateMachine+0x65c>)
     b3a:	4b3e      	ldr	r3, [pc, #248]	; (c34 <MdmCnct_ConnectInProgressSubStateMachine+0x660>)
     b3c:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     b3e:	4b38      	ldr	r3, [pc, #224]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     b40:	2200      	movs	r2, #0
     b42:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     b44:	68d8      	ldr	r0, [r3, #12]
     b46:	4b3c      	ldr	r3, [pc, #240]	; (c38 <MdmCnct_ConnectInProgressSubStateMachine+0x664>)
     b48:	4798      	blx	r3
}
     b4a:	e5d5      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
        		buildHttpHeaderWithActiveSessionID(&currentSessionId);
     b4c:	483b      	ldr	r0, [pc, #236]	; (c3c <MdmCnct_ConnectInProgressSubStateMachine+0x668>)
     b4e:	4b3c      	ldr	r3, [pc, #240]	; (c40 <MdmCnct_ConnectInProgressSubStateMachine+0x66c>)
     b50:	4798      	blx	r3
    		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     b52:	4b3c      	ldr	r3, [pc, #240]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x670>)
     b54:	6818      	ldr	r0, [r3, #0]
     b56:	4b3c      	ldr	r3, [pc, #240]	; (c48 <MdmCnct_ConnectInProgressSubStateMachine+0x674>)
     b58:	4798      	blx	r3
     b5a:	2800      	cmp	r0, #0
     b5c:	d131      	bne.n	bc2 <MdmCnct_ConnectInProgressSubStateMachine+0x5ee>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     b5e:	2100      	movs	r1, #0
     b60:	4b3a      	ldr	r3, [pc, #232]	; (c4c <MdmCnct_ConnectInProgressSubStateMachine+0x678>)
     b62:	6818      	ldr	r0, [r3, #0]
     b64:	4b3a      	ldr	r3, [pc, #232]	; (c50 <MdmCnct_ConnectInProgressSubStateMachine+0x67c>)
     b66:	4798      	blx	r3
     b68:	2801      	cmp	r0, #1
     b6a:	d003      	beq.n	b74 <MdmCnct_ConnectInProgressSubStateMachine+0x5a0>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     b6c:	4839      	ldr	r0, [pc, #228]	; (c54 <MdmCnct_ConnectInProgressSubStateMachine+0x680>)
     b6e:	4b31      	ldr	r3, [pc, #196]	; (c34 <MdmCnct_ConnectInProgressSubStateMachine+0x660>)
     b70:	4798      	blx	r3
     b72:	e5c1      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     b74:	2301      	movs	r3, #1
     b76:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KHTTP_HEADER;
     b7a:	2317      	movs	r3, #23
     b7c:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
     b80:	2300      	movs	r3, #0
     b82:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     b84:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     b88:	4669      	mov	r1, sp
     b8a:	482e      	ldr	r0, [pc, #184]	; (c44 <MdmCnct_ConnectInProgressSubStateMachine+0x670>)
     b8c:	6800      	ldr	r0, [r0, #0]
     b8e:	4c32      	ldr	r4, [pc, #200]	; (c58 <MdmCnct_ConnectInProgressSubStateMachine+0x684>)
     b90:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
     b92:	2801      	cmp	r0, #1
     b94:	d007      	beq.n	ba6 <MdmCnct_ConnectInProgressSubStateMachine+0x5d2>
                            DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     b96:	4831      	ldr	r0, [pc, #196]	; (c5c <MdmCnct_ConnectInProgressSubStateMachine+0x688>)
     b98:	4b26      	ldr	r3, [pc, #152]	; (c34 <MdmCnct_ConnectInProgressSubStateMachine+0x660>)
     b9a:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
     b9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     ba0:	4b2f      	ldr	r3, [pc, #188]	; (c60 <MdmCnct_ConnectInProgressSubStateMachine+0x68c>)
     ba2:	4798      	blx	r3
     ba4:	e5a8      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
     ba6:	2300      	movs	r3, #0
     ba8:	461a      	mov	r2, r3
     baa:	4619      	mov	r1, r3
     bac:	4827      	ldr	r0, [pc, #156]	; (c4c <MdmCnct_ConnectInProgressSubStateMachine+0x678>)
     bae:	6800      	ldr	r0, [r0, #0]
     bb0:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     bb2:	2201      	movs	r2, #1
     bb4:	4b1a      	ldr	r3, [pc, #104]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     bb6:	709a      	strb	r2, [r3, #2]
                            vTaskDelay(TransmitDelayMs);
     bb8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     bbc:	4b28      	ldr	r3, [pc, #160]	; (c60 <MdmCnct_ConnectInProgressSubStateMachine+0x68c>)
     bbe:	4798      	blx	r3
     bc0:	e59a      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
     bc2:	4828      	ldr	r0, [pc, #160]	; (c64 <MdmCnct_ConnectInProgressSubStateMachine+0x690>)
     bc4:	4b1b      	ldr	r3, [pc, #108]	; (c34 <MdmCnct_ConnectInProgressSubStateMachine+0x660>)
     bc6:	4798      	blx	r3
     bc8:	e596      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     bca:	4c15      	ldr	r4, [pc, #84]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     bcc:	8961      	ldrh	r1, [r4, #10]
     bce:	68e0      	ldr	r0, [r4, #12]
     bd0:	4d25      	ldr	r5, [pc, #148]	; (c68 <MdmCnct_ConnectInProgressSubStateMachine+0x694>)
     bd2:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
     bd4:	2102      	movs	r1, #2
     bd6:	4825      	ldr	r0, [pc, #148]	; (c6c <MdmCnct_ConnectInProgressSubStateMachine+0x698>)
     bd8:	47a8      	blx	r5
    if(0==memcmp(response,"CONNECT",7))
     bda:	2207      	movs	r2, #7
     bdc:	4924      	ldr	r1, [pc, #144]	; (c70 <MdmCnct_ConnectInProgressSubStateMachine+0x69c>)
     bde:	68e0      	ldr	r0, [r4, #12]
     be0:	4b24      	ldr	r3, [pc, #144]	; (c74 <MdmCnct_ConnectInProgressSubStateMachine+0x6a0>)
     be2:	4798      	blx	r3
     be4:	b138      	cbz	r0, bf6 <MdmCnct_ConnectInProgressSubStateMachine+0x622>
							gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     be6:	2200      	movs	r2, #0
     be8:	4b0d      	ldr	r3, [pc, #52]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     bea:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     bec:	4b0c      	ldr	r3, [pc, #48]	; (c20 <MdmCnct_ConnectInProgressSubStateMachine+0x64c>)
     bee:	68d8      	ldr	r0, [r3, #12]
     bf0:	4b11      	ldr	r3, [pc, #68]	; (c38 <MdmCnct_ConnectInProgressSubStateMachine+0x664>)
     bf2:	4798      	blx	r3
     bf4:	e580      	b.n	6f8 <MdmCnct_ConnectInProgressSubStateMachine+0x124>
    	mdmCtrlr_SendDataToModem("--EOF--Pattern--",16);
     bf6:	2110      	movs	r1, #16
     bf8:	481f      	ldr	r0, [pc, #124]	; (c78 <MdmCnct_ConnectInProgressSubStateMachine+0x6a4>)
     bfa:	4b20      	ldr	r3, [pc, #128]	; (c7c <MdmCnct_ConnectInProgressSubStateMachine+0x6a8>)
     bfc:	4798      	blx	r3
    	mdmCtrlr_FlushRxBuffer();
     bfe:	4b20      	ldr	r3, [pc, #128]	; (c80 <MdmCnct_ConnectInProgressSubStateMachine+0x6ac>)
     c00:	4798      	blx	r3
							gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
     c02:	2200      	movs	r2, #0
     c04:	7062      	strb	r2, [r4, #1]
							gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     c06:	70a2      	strb	r2, [r4, #2]
							gHttpConnectionState = MDM_HTTP_CONNECTED;
     c08:	2102      	movs	r1, #2
     c0a:	7021      	strb	r1, [r4, #0]
							gHttpConnectedSubState = CONNECTED_INITIALIZE_TRANSMISSION;
     c0c:	70e2      	strb	r2, [r4, #3]
							SerialDebugPrint("Successfully Established the connection with server\r\n",53);
     c0e:	2135      	movs	r1, #53	; 0x35
     c10:	481c      	ldr	r0, [pc, #112]	; (c84 <MdmCnct_ConnectInProgressSubStateMachine+0x6b0>)
     c12:	47a8      	blx	r5
							vTaskDelay(PacketTransmitDelayMs);
     c14:	f240 50dc 	movw	r0, #1500	; 0x5dc
     c18:	4b11      	ldr	r3, [pc, #68]	; (c60 <MdmCnct_ConnectInProgressSubStateMachine+0x68c>)
     c1a:	4798      	blx	r3
     c1c:	e7e6      	b.n	bec <MdmCnct_ConnectInProgressSubStateMachine+0x618>
     c1e:	bf00      	nop
     c20:	200001ec 	.word	0x200001ec
     c24:	200001f4 	.word	0x200001f4
     c28:	20003460 	.word	0x20003460
     c2c:	00004c11 	.word	0x00004c11
     c30:	000073e4 	.word	0x000073e4
     c34:	00001be1 	.word	0x00001be1
     c38:	000045d9 	.word	0x000045d9
     c3c:	200001fc 	.word	0x200001fc
     c40:	00000381 	.word	0x00000381
     c44:	20003484 	.word	0x20003484
     c48:	00004f79 	.word	0x00004f79
     c4c:	2000348c 	.word	0x2000348c
     c50:	00004d99 	.word	0x00004d99
     c54:	00007358 	.word	0x00007358
     c58:	00004901 	.word	0x00004901
     c5c:	000074a8 	.word	0x000074a8
     c60:	0000563d 	.word	0x0000563d
     c64:	00007384 	.word	0x00007384
     c68:	00001b9d 	.word	0x00001b9d
     c6c:	00007924 	.word	0x00007924
     c70:	00007514 	.word	0x00007514
     c74:	00006179 	.word	0x00006179
     c78:	00007204 	.word	0x00007204
     c7c:	000013b1 	.word	0x000013b1
     c80:	0000142d 	.word	0x0000142d
     c84:	0000751c 	.word	0x0000751c

00000c88 <MdmConnect_HttpConnectionSchedule>:
{
     c88:	b530      	push	{r4, r5, lr}
     c8a:	b083      	sub	sp, #12
	switch (gHttpConnectionState)
     c8c:	4b9a      	ldr	r3, [pc, #616]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     c8e:	781b      	ldrb	r3, [r3, #0]
     c90:	2b01      	cmp	r3, #1
     c92:	d013      	beq.n	cbc <MdmConnect_HttpConnectionSchedule+0x34>
     c94:	b11b      	cbz	r3, c9e <MdmConnect_HttpConnectionSchedule+0x16>
     c96:	2b02      	cmp	r3, #2
     c98:	d013      	beq.n	cc2 <MdmConnect_HttpConnectionSchedule+0x3a>
}
     c9a:	b003      	add	sp, #12
     c9c:	bd30      	pop	{r4, r5, pc}
			if(isModemDiagDataBaseUpdated() != false)
     c9e:	4b97      	ldr	r3, [pc, #604]	; (efc <MdmConnect_HttpConnectionSchedule+0x274>)
     ca0:	4798      	blx	r3
     ca2:	2800      	cmp	r0, #0
     ca4:	d0f9      	beq.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
	        	gHttpConnectionState = MDM_HTTP_CONNECTION_IN_PROGRESS;
     ca6:	4b94      	ldr	r3, [pc, #592]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     ca8:	2201      	movs	r2, #1
     caa:	701a      	strb	r2, [r3, #0]
	        	gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
     cac:	2200      	movs	r2, #0
     cae:	705a      	strb	r2, [r3, #1]
	        	gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     cb0:	709a      	strb	r2, [r3, #2]
	        	SerialDebugPrint("Closing Active Connections\r\n",28);
     cb2:	211c      	movs	r1, #28
     cb4:	4892      	ldr	r0, [pc, #584]	; (f00 <MdmConnect_HttpConnectionSchedule+0x278>)
     cb6:	4b93      	ldr	r3, [pc, #588]	; (f04 <MdmConnect_HttpConnectionSchedule+0x27c>)
     cb8:	4798      	blx	r3
     cba:	e7ee      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        	MdmCnct_ConnectInProgressSubStateMachine();
     cbc:	4b92      	ldr	r3, [pc, #584]	; (f08 <MdmConnect_HttpConnectionSchedule+0x280>)
     cbe:	4798      	blx	r3
        break;
     cc0:	e7eb      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
	switch(gHttpConnectedSubState)
     cc2:	4b8d      	ldr	r3, [pc, #564]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     cc4:	78db      	ldrb	r3, [r3, #3]
     cc6:	2b06      	cmp	r3, #6
     cc8:	d8e7      	bhi.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
     cca:	a201      	add	r2, pc, #4	; (adr r2, cd0 <MdmConnect_HttpConnectionSchedule+0x48>)
     ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     cd0:	00000ced 	.word	0x00000ced
     cd4:	00000c9b 	.word	0x00000c9b
     cd8:	00000cf9 	.word	0x00000cf9
     cdc:	00000d0d 	.word	0x00000d0d
     ce0:	00000d85 	.word	0x00000d85
     ce4:	00000e1f 	.word	0x00000e1f
     ce8:	00000e47 	.word	0x00000e47
			mdmCtrlr_FlushRxBuffer();
     cec:	4b87      	ldr	r3, [pc, #540]	; (f0c <MdmConnect_HttpConnectionSchedule+0x284>)
     cee:	4798      	blx	r3
			gHttpConnectedSubState = CONNECTED_BUILD_DATA_PACKET_TO_SERVER;
     cf0:	2202      	movs	r2, #2
     cf2:	4b81      	ldr	r3, [pc, #516]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     cf4:	70da      	strb	r2, [r3, #3]
     cf6:	e7d0      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
			buildDataPacketsToServer();
     cf8:	4b85      	ldr	r3, [pc, #532]	; (f10 <MdmConnect_HttpConnectionSchedule+0x288>)
     cfa:	4798      	blx	r3
			gHttpConnectedSubState = CONNECTED_SEND_DATA_PACKETS_TO_SERVER;
     cfc:	2203      	movs	r2, #3
     cfe:	4b7e      	ldr	r3, [pc, #504]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     d00:	70da      	strb	r2, [r3, #3]
			vTaskDelay(BuildPacketDelayMs);
     d02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     d06:	4b83      	ldr	r3, [pc, #524]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     d08:	4798      	blx	r3
     d0a:	e7c6      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     d0c:	4b82      	ldr	r3, [pc, #520]	; (f18 <MdmConnect_HttpConnectionSchedule+0x290>)
     d0e:	6818      	ldr	r0, [r3, #0]
     d10:	4b82      	ldr	r3, [pc, #520]	; (f1c <MdmConnect_HttpConnectionSchedule+0x294>)
     d12:	4798      	blx	r3
     d14:	2800      	cmp	r0, #0
     d16:	d131      	bne.n	d7c <MdmConnect_HttpConnectionSchedule+0xf4>
		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     d18:	2100      	movs	r1, #0
     d1a:	4b81      	ldr	r3, [pc, #516]	; (f20 <MdmConnect_HttpConnectionSchedule+0x298>)
     d1c:	6818      	ldr	r0, [r3, #0]
     d1e:	4b81      	ldr	r3, [pc, #516]	; (f24 <MdmConnect_HttpConnectionSchedule+0x29c>)
     d20:	4798      	blx	r3
     d22:	2801      	cmp	r0, #1
     d24:	d003      	beq.n	d2e <MdmConnect_HttpConnectionSchedule+0xa6>
		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     d26:	4880      	ldr	r0, [pc, #512]	; (f28 <MdmConnect_HttpConnectionSchedule+0x2a0>)
     d28:	4b80      	ldr	r3, [pc, #512]	; (f2c <MdmConnect_HttpConnectionSchedule+0x2a4>)
     d2a:	4798      	blx	r3
     d2c:	e7b5      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                    TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     d2e:	2301      	movs	r3, #1
     d30:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_KHTTP_GET;
     d34:	2318      	movs	r3, #24
     d36:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
     d3a:	2300      	movs	r3, #0
     d3c:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     d3e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     d42:	4669      	mov	r1, sp
     d44:	4874      	ldr	r0, [pc, #464]	; (f18 <MdmConnect_HttpConnectionSchedule+0x290>)
     d46:	6800      	ldr	r0, [r0, #0]
     d48:	4c79      	ldr	r4, [pc, #484]	; (f30 <MdmConnect_HttpConnectionSchedule+0x2a8>)
     d4a:	47a0      	blx	r4
                    if(TxQueuePushStatus == pdPASS)
     d4c:	2801      	cmp	r0, #1
     d4e:	d007      	beq.n	d60 <MdmConnect_HttpConnectionSchedule+0xd8>
                        DEBUG_PRINT("Failed to sent connection timer cmd to Tx Task");
     d50:	4878      	ldr	r0, [pc, #480]	; (f34 <MdmConnect_HttpConnectionSchedule+0x2ac>)
     d52:	4b76      	ldr	r3, [pc, #472]	; (f2c <MdmConnect_HttpConnectionSchedule+0x2a4>)
     d54:	4798      	blx	r3
                        vTaskDelay(TransmitDelayMs);
     d56:	f640 10c4 	movw	r0, #2500	; 0x9c4
     d5a:	4b6e      	ldr	r3, [pc, #440]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     d5c:	4798      	blx	r3
     d5e:	e79c      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
     d60:	2300      	movs	r3, #0
     d62:	461a      	mov	r2, r3
     d64:	4619      	mov	r1, r3
     d66:	486e      	ldr	r0, [pc, #440]	; (f20 <MdmConnect_HttpConnectionSchedule+0x298>)
     d68:	6800      	ldr	r0, [r0, #0]
     d6a:	47a0      	blx	r4
                        gHttpConnectedSubState = CONNECTED_RECEIVE_RESPONSE_FROM_SERVER;
     d6c:	2204      	movs	r2, #4
     d6e:	4b62      	ldr	r3, [pc, #392]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     d70:	70da      	strb	r2, [r3, #3]
                        vTaskDelay(TransmitDelayMs);
     d72:	f640 10c4 	movw	r0, #2500	; 0x9c4
     d76:	4b67      	ldr	r3, [pc, #412]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     d78:	4798      	blx	r3
     d7a:	e78e      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
		    	DEBUG_PRINT("Transmit Queue is not empty");
     d7c:	486e      	ldr	r0, [pc, #440]	; (f38 <MdmConnect_HttpConnectionSchedule+0x2b0>)
     d7e:	4b6b      	ldr	r3, [pc, #428]	; (f2c <MdmConnect_HttpConnectionSchedule+0x2a4>)
     d80:	4798      	blx	r3
     d82:	e78a      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
    		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     d84:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
     d88:	496c      	ldr	r1, [pc, #432]	; (f3c <MdmConnect_HttpConnectionSchedule+0x2b4>)
     d8a:	4b6d      	ldr	r3, [pc, #436]	; (f40 <MdmConnect_HttpConnectionSchedule+0x2b8>)
     d8c:	6818      	ldr	r0, [r3, #0]
     d8e:	4b6d      	ldr	r3, [pc, #436]	; (f44 <MdmConnect_HttpConnectionSchedule+0x2bc>)
     d90:	4798      	blx	r3
     d92:	2801      	cmp	r0, #1
     d94:	d13b      	bne.n	e0e <MdmConnect_HttpConnectionSchedule+0x186>
        		if(ConnectionResponse.atCmd == CMD_AT_KHTTP_GET)
     d96:	4b58      	ldr	r3, [pc, #352]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     d98:	7a1b      	ldrb	r3, [r3, #8]
     d9a:	2b18      	cmp	r3, #24
     d9c:	d129      	bne.n	df2 <MdmConnect_HttpConnectionSchedule+0x16a>
					if(ConnectionResponse.length > 23)
     d9e:	4b56      	ldr	r3, [pc, #344]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     da0:	895c      	ldrh	r4, [r3, #10]
     da2:	2c17      	cmp	r4, #23
     da4:	d919      	bls.n	dda <MdmConnect_HttpConnectionSchedule+0x152>
	        			if(false != MdmCnct_validateServerResponse(ConnectionResponse.response))
     da6:	68dd      	ldr	r5, [r3, #12]
    if(0==memcmp(response,"CONNECT\r\nHTTP/1.1 200 OK",24))
     da8:	2218      	movs	r2, #24
     daa:	4967      	ldr	r1, [pc, #412]	; (f48 <MdmConnect_HttpConnectionSchedule+0x2c0>)
     dac:	4628      	mov	r0, r5
     dae:	4b67      	ldr	r3, [pc, #412]	; (f4c <MdmConnect_HttpConnectionSchedule+0x2c4>)
     db0:	4798      	blx	r3
	        			if(false != MdmCnct_validateServerResponse(ConnectionResponse.response))
     db2:	b118      	cbz	r0, dbc <MdmConnect_HttpConnectionSchedule+0x134>
		        			gHttpConnectedSubState = CONNECTED_FAULT_IN_PACKET_TRANSMISSION;
     db4:	2205      	movs	r2, #5
     db6:	4b50      	ldr	r3, [pc, #320]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     db8:	70da      	strb	r2, [r3, #3]
     dba:	e011      	b.n	de0 <MdmConnect_HttpConnectionSchedule+0x158>
		        			SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
     dbc:	4621      	mov	r1, r4
     dbe:	4628      	mov	r0, r5
     dc0:	4c50      	ldr	r4, [pc, #320]	; (f04 <MdmConnect_HttpConnectionSchedule+0x27c>)
     dc2:	47a0      	blx	r4
		        			SerialDebugPrint("\r\n",2);
     dc4:	4d62      	ldr	r5, [pc, #392]	; (f50 <MdmConnect_HttpConnectionSchedule+0x2c8>)
     dc6:	2102      	movs	r1, #2
     dc8:	4628      	mov	r0, r5
     dca:	47a0      	blx	r4
		        			SerialDebugPrint("\r\n",2);
     dcc:	2102      	movs	r1, #2
     dce:	4628      	mov	r0, r5
     dd0:	47a0      	blx	r4
		        			gHttpConnectedSubState = CONNECTED_SEND_DATA_PACKETS_TO_SERVER;
     dd2:	2203      	movs	r2, #3
     dd4:	4b48      	ldr	r3, [pc, #288]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     dd6:	70da      	strb	r2, [r3, #3]
     dd8:	e002      	b.n	de0 <MdmConnect_HttpConnectionSchedule+0x158>
						gHttpConnectedSubState = CONNECTED_FAULT_IN_PACKET_TRANSMISSION;
     dda:	2205      	movs	r2, #5
     ddc:	4b46      	ldr	r3, [pc, #280]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     dde:	70da      	strb	r2, [r3, #3]
	        		vPortFree(ConnectionResponse.response);
     de0:	4b45      	ldr	r3, [pc, #276]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     de2:	68d8      	ldr	r0, [r3, #12]
     de4:	4b5b      	ldr	r3, [pc, #364]	; (f54 <MdmConnect_HttpConnectionSchedule+0x2cc>)
     de6:	4798      	blx	r3
	        		vTaskDelay(reTransmissionDelayMs);
     de8:	f641 3058 	movw	r0, #7000	; 0x1b58
     dec:	4b49      	ldr	r3, [pc, #292]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     dee:	4798      	blx	r3
     df0:	e753      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
	        		DEBUG_PRINT("Failed to receive connection response in RX mode");
     df2:	4859      	ldr	r0, [pc, #356]	; (f58 <MdmConnect_HttpConnectionSchedule+0x2d0>)
     df4:	4b4d      	ldr	r3, [pc, #308]	; (f2c <MdmConnect_HttpConnectionSchedule+0x2a4>)
     df6:	4798      	blx	r3
	        		gHttpConnectedSubState = CONNECTED_FAULT_IN_PACKET_TRANSMISSION;
     df8:	4b3f      	ldr	r3, [pc, #252]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     dfa:	2205      	movs	r2, #5
     dfc:	70da      	strb	r2, [r3, #3]
	        		vPortFree(ConnectionResponse.response);
     dfe:	68d8      	ldr	r0, [r3, #12]
     e00:	4b54      	ldr	r3, [pc, #336]	; (f54 <MdmConnect_HttpConnectionSchedule+0x2cc>)
     e02:	4798      	blx	r3
	        		vTaskDelay(reTransmissionDelayMs);
     e04:	f641 3058 	movw	r0, #7000	; 0x1b58
     e08:	4b42      	ldr	r3, [pc, #264]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     e0a:	4798      	blx	r3
     e0c:	e745      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
    			gHttpConnectedSubState = CONNECTED_FAULT_IN_PACKET_TRANSMISSION;
     e0e:	2205      	movs	r2, #5
     e10:	4b39      	ldr	r3, [pc, #228]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     e12:	70da      	strb	r2, [r3, #3]
    			vTaskDelay(reTransmissionDelayMs);
     e14:	f641 3058 	movw	r0, #7000	; 0x1b58
     e18:	4b3e      	ldr	r3, [pc, #248]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     e1a:	4798      	blx	r3
     e1c:	e73d      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
			gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
     e1e:	4b36      	ldr	r3, [pc, #216]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     e20:	2206      	movs	r2, #6
     e22:	70da      	strb	r2, [r3, #3]
			gErrorRecoveryState = CLOSE_ALL_EXISTING_CONNECIONS;
     e24:	2200      	movs	r2, #0
     e26:	711a      	strb	r2, [r3, #4]
			sessionIdCount = 5;
     e28:	2105      	movs	r1, #5
     e2a:	7159      	strb	r1, [r3, #5]
			gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     e2c:	709a      	strb	r2, [r3, #2]
			SerialDebugPrint("\r\nPerforming the Error Recovery\r\n",31);
     e2e:	211f      	movs	r1, #31
     e30:	484a      	ldr	r0, [pc, #296]	; (f5c <MdmConnect_HttpConnectionSchedule+0x2d4>)
     e32:	4c34      	ldr	r4, [pc, #208]	; (f04 <MdmConnect_HttpConnectionSchedule+0x27c>)
     e34:	47a0      	blx	r4
			SerialDebugPrint("Closing the active connection.\r\n",33);
     e36:	2121      	movs	r1, #33	; 0x21
     e38:	4849      	ldr	r0, [pc, #292]	; (f60 <MdmConnect_HttpConnectionSchedule+0x2d8>)
     e3a:	47a0      	blx	r4
			vTaskDelay(QueuePushDelayMs);
     e3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     e40:	4b34      	ldr	r3, [pc, #208]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     e42:	4798      	blx	r3
     e44:	e729      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
	switch(gErrorRecoveryState)
     e46:	4b2c      	ldr	r3, [pc, #176]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     e48:	791b      	ldrb	r3, [r3, #4]
     e4a:	2b01      	cmp	r3, #1
     e4c:	f000 80e9 	beq.w	1022 <MdmConnect_HttpConnectionSchedule+0x39a>
     e50:	b1db      	cbz	r3, e8a <MdmConnect_HttpConnectionSchedule+0x202>
     e52:	2b02      	cmp	r3, #2
     e54:	f47f af21 	bne.w	c9a <MdmConnect_HttpConnectionSchedule+0x12>
			if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     e58:	4b27      	ldr	r3, [pc, #156]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     e5a:	789b      	ldrb	r3, [r3, #2]
     e5c:	2b00      	cmp	r3, #0
     e5e:	f000 8157 	beq.w	1110 <MdmConnect_HttpConnectionSchedule+0x488>
			else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     e62:	2b01      	cmp	r3, #1
     e64:	f47f af19 	bne.w	c9a <MdmConnect_HttpConnectionSchedule+0x12>
				if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     e68:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
     e6c:	4933      	ldr	r1, [pc, #204]	; (f3c <MdmConnect_HttpConnectionSchedule+0x2b4>)
     e6e:	4b34      	ldr	r3, [pc, #208]	; (f40 <MdmConnect_HttpConnectionSchedule+0x2b8>)
     e70:	6818      	ldr	r0, [r3, #0]
     e72:	4b34      	ldr	r3, [pc, #208]	; (f44 <MdmConnect_HttpConnectionSchedule+0x2bc>)
     e74:	4798      	blx	r3
     e76:	2801      	cmp	r0, #1
     e78:	f000 8188 	beq.w	118c <MdmConnect_HttpConnectionSchedule+0x504>
        			SerialDebugPrint("Problem in Auto Recovery. Rebooting the system....\r\n",41);
     e7c:	2129      	movs	r1, #41	; 0x29
     e7e:	4839      	ldr	r0, [pc, #228]	; (f64 <MdmConnect_HttpConnectionSchedule+0x2dc>)
     e80:	4b20      	ldr	r3, [pc, #128]	; (f04 <MdmConnect_HttpConnectionSchedule+0x27c>)
     e82:	4798      	blx	r3
        			requestWatchDogForcedReset();
     e84:	4b38      	ldr	r3, [pc, #224]	; (f68 <MdmConnect_HttpConnectionSchedule+0x2e0>)
     e86:	4798      	blx	r3
}
     e88:	e707      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        	if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
     e8a:	4b1b      	ldr	r3, [pc, #108]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     e8c:	789b      	ldrb	r3, [r3, #2]
     e8e:	2b00      	cmp	r3, #0
     e90:	f040 808d 	bne.w	fae <MdmConnect_HttpConnectionSchedule+0x326>
        		if(sessionIdCount > 0)
     e94:	4b18      	ldr	r3, [pc, #96]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     e96:	795b      	ldrb	r3, [r3, #5]
     e98:	2b00      	cmp	r3, #0
     e9a:	d07f      	beq.n	f9c <MdmConnect_HttpConnectionSchedule+0x314>
        		    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     e9c:	4b1e      	ldr	r3, [pc, #120]	; (f18 <MdmConnect_HttpConnectionSchedule+0x290>)
     e9e:	6818      	ldr	r0, [r3, #0]
     ea0:	4b1e      	ldr	r3, [pc, #120]	; (f1c <MdmConnect_HttpConnectionSchedule+0x294>)
     ea2:	4798      	blx	r3
     ea4:	2800      	cmp	r0, #0
     ea6:	d175      	bne.n	f94 <MdmConnect_HttpConnectionSchedule+0x30c>
        		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     ea8:	2100      	movs	r1, #0
     eaa:	4b1d      	ldr	r3, [pc, #116]	; (f20 <MdmConnect_HttpConnectionSchedule+0x298>)
     eac:	6818      	ldr	r0, [r3, #0]
     eae:	4b1d      	ldr	r3, [pc, #116]	; (f24 <MdmConnect_HttpConnectionSchedule+0x29c>)
     eb0:	4798      	blx	r3
     eb2:	2801      	cmp	r0, #1
     eb4:	d003      	beq.n	ebe <MdmConnect_HttpConnectionSchedule+0x236>
        		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
     eb6:	481c      	ldr	r0, [pc, #112]	; (f28 <MdmConnect_HttpConnectionSchedule+0x2a0>)
     eb8:	4b1c      	ldr	r3, [pc, #112]	; (f2c <MdmConnect_HttpConnectionSchedule+0x2a4>)
     eba:	4798      	blx	r3
     ebc:	e6ed      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                            TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
     ebe:	2301      	movs	r3, #1
     ec0:	f88d 3000 	strb.w	r3, [sp]
                            TxMsgQueueData.atCmd = getCloseActiveSessionCmd(sessionIdCount);
     ec4:	4b0c      	ldr	r3, [pc, #48]	; (ef8 <MdmConnect_HttpConnectionSchedule+0x270>)
     ec6:	7958      	ldrb	r0, [r3, #5]
     ec8:	4b28      	ldr	r3, [pc, #160]	; (f6c <MdmConnect_HttpConnectionSchedule+0x2e4>)
     eca:	4798      	blx	r3
     ecc:	f88d 0001 	strb.w	r0, [sp, #1]
                            TxMsgQueueData.pData = NULL;
     ed0:	2300      	movs	r3, #0
     ed2:	9301      	str	r3, [sp, #4]
                            TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     ed4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     ed8:	4669      	mov	r1, sp
     eda:	480f      	ldr	r0, [pc, #60]	; (f18 <MdmConnect_HttpConnectionSchedule+0x290>)
     edc:	6800      	ldr	r0, [r0, #0]
     ede:	4c14      	ldr	r4, [pc, #80]	; (f30 <MdmConnect_HttpConnectionSchedule+0x2a8>)
     ee0:	47a0      	blx	r4
                            if(TxQueuePushStatus == pdPASS)
     ee2:	2801      	cmp	r0, #1
     ee4:	d046      	beq.n	f74 <MdmConnect_HttpConnectionSchedule+0x2ec>
                                DEBUG_PRINT("Failed to sent the Session Close request to Tx Task");
     ee6:	4822      	ldr	r0, [pc, #136]	; (f70 <MdmConnect_HttpConnectionSchedule+0x2e8>)
     ee8:	4b10      	ldr	r3, [pc, #64]	; (f2c <MdmConnect_HttpConnectionSchedule+0x2a4>)
     eea:	4798      	blx	r3
                                vTaskDelay(TransmitDelayMs);
     eec:	f640 10c4 	movw	r0, #2500	; 0x9c4
     ef0:	4b08      	ldr	r3, [pc, #32]	; (f14 <MdmConnect_HttpConnectionSchedule+0x28c>)
     ef2:	4798      	blx	r3
     ef4:	e6d1      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
     ef6:	bf00      	nop
     ef8:	200001ec 	.word	0x200001ec
     efc:	000016c9 	.word	0x000016c9
     f00:	00007554 	.word	0x00007554
     f04:	00001b9d 	.word	0x00001b9d
     f08:	000005d5 	.word	0x000005d5
     f0c:	0000142d 	.word	0x0000142d
     f10:	00000409 	.word	0x00000409
     f14:	0000563d 	.word	0x0000563d
     f18:	20003484 	.word	0x20003484
     f1c:	00004f79 	.word	0x00004f79
     f20:	2000348c 	.word	0x2000348c
     f24:	00004d99 	.word	0x00004d99
     f28:	00007358 	.word	0x00007358
     f2c:	00001be1 	.word	0x00001be1
     f30:	00004901 	.word	0x00004901
     f34:	000074a8 	.word	0x000074a8
     f38:	00007384 	.word	0x00007384
     f3c:	200001f4 	.word	0x200001f4
     f40:	20003460 	.word	0x20003460
     f44:	00004c11 	.word	0x00004c11
     f48:	00007574 	.word	0x00007574
     f4c:	00006179 	.word	0x00006179
     f50:	00007924 	.word	0x00007924
     f54:	000045d9 	.word	0x000045d9
     f58:	000073e4 	.word	0x000073e4
     f5c:	00007590 	.word	0x00007590
     f60:	000075b4 	.word	0x000075b4
     f64:	000075d8 	.word	0x000075d8
     f68:	00001da9 	.word	0x00001da9
     f6c:	00000571 	.word	0x00000571
     f70:	00007324 	.word	0x00007324
                                xSemaphoreGive(AtTxQueueLoadSemaphore);
     f74:	2300      	movs	r3, #0
     f76:	461a      	mov	r2, r3
     f78:	4619      	mov	r1, r3
     f7a:	488c      	ldr	r0, [pc, #560]	; (11ac <MdmConnect_HttpConnectionSchedule+0x524>)
     f7c:	6800      	ldr	r0, [r0, #0]
     f7e:	47a0      	blx	r4
                                gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
     f80:	4b8b      	ldr	r3, [pc, #556]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
     f82:	2201      	movs	r2, #1
     f84:	709a      	strb	r2, [r3, #2]
                                gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
     f86:	2206      	movs	r2, #6
     f88:	70da      	strb	r2, [r3, #3]
                                vTaskDelay(TransmitDelayMs);
     f8a:	f640 10c4 	movw	r0, #2500	; 0x9c4
     f8e:	4b89      	ldr	r3, [pc, #548]	; (11b4 <MdmConnect_HttpConnectionSchedule+0x52c>)
     f90:	4798      	blx	r3
     f92:	e682      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        		    	DEBUG_PRINT("Transmit Queue is not empty");
     f94:	4888      	ldr	r0, [pc, #544]	; (11b8 <MdmConnect_HttpConnectionSchedule+0x530>)
     f96:	4b89      	ldr	r3, [pc, #548]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
     f98:	4798      	blx	r3
     f9a:	e67e      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        			DEBUG_PRINT("No More Active Connections to close");
     f9c:	4888      	ldr	r0, [pc, #544]	; (11c0 <MdmConnect_HttpConnectionSchedule+0x538>)
     f9e:	4b87      	ldr	r3, [pc, #540]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
     fa0:	4798      	blx	r3
        			gErrorRecoveryState = BRING_ACTIVE_PDP_CONNECTION_DOWN;
     fa2:	4b83      	ldr	r3, [pc, #524]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
     fa4:	2201      	movs	r2, #1
     fa6:	711a      	strb	r2, [r3, #4]
        			gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
     fa8:	2206      	movs	r2, #6
     faa:	70da      	strb	r2, [r3, #3]
     fac:	e675      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        	else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
     fae:	2b01      	cmp	r3, #1
     fb0:	f47f ae73 	bne.w	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        		if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
     fb4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
     fb8:	4982      	ldr	r1, [pc, #520]	; (11c4 <MdmConnect_HttpConnectionSchedule+0x53c>)
     fba:	4b83      	ldr	r3, [pc, #524]	; (11c8 <MdmConnect_HttpConnectionSchedule+0x540>)
     fbc:	6818      	ldr	r0, [r3, #0]
     fbe:	4b83      	ldr	r3, [pc, #524]	; (11cc <MdmConnect_HttpConnectionSchedule+0x544>)
     fc0:	4798      	blx	r3
     fc2:	2801      	cmp	r0, #1
     fc4:	d126      	bne.n	1014 <MdmConnect_HttpConnectionSchedule+0x38c>
	        		if(ConnectionResponse.atCmd == getCloseActiveSessionCmd(sessionIdCount))
     fc6:	4b7a      	ldr	r3, [pc, #488]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
     fc8:	7a1d      	ldrb	r5, [r3, #8]
     fca:	795c      	ldrb	r4, [r3, #5]
     fcc:	4620      	mov	r0, r4
     fce:	4b80      	ldr	r3, [pc, #512]	; (11d0 <MdmConnect_HttpConnectionSchedule+0x548>)
     fd0:	4798      	blx	r3
     fd2:	4285      	cmp	r5, r0
     fd4:	d114      	bne.n	1000 <MdmConnect_HttpConnectionSchedule+0x378>
		        		if(sessionIdCount > 0)
     fd6:	b14c      	cbz	r4, fec <MdmConnect_HttpConnectionSchedule+0x364>
			        		sessionIdCount--;
     fd8:	4b75      	ldr	r3, [pc, #468]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
     fda:	3c01      	subs	r4, #1
     fdc:	715c      	strb	r4, [r3, #5]
			        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
     fde:	2200      	movs	r2, #0
     fe0:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
     fe2:	4b73      	ldr	r3, [pc, #460]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
     fe4:	68d8      	ldr	r0, [r3, #12]
     fe6:	4b7b      	ldr	r3, [pc, #492]	; (11d4 <MdmConnect_HttpConnectionSchedule+0x54c>)
     fe8:	4798      	blx	r3
     fea:	e656      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
		        			gErrorRecoveryState = BRING_ACTIVE_PDP_CONNECTION_DOWN;
     fec:	4b70      	ldr	r3, [pc, #448]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
     fee:	2201      	movs	r2, #1
     ff0:	711a      	strb	r2, [r3, #4]
		        			gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
     ff2:	2206      	movs	r2, #6
     ff4:	70da      	strb	r2, [r3, #3]
			        		SerialDebugPrint("Closed All Active Connections\r\n",31);
     ff6:	211f      	movs	r1, #31
     ff8:	4877      	ldr	r0, [pc, #476]	; (11d8 <MdmConnect_HttpConnectionSchedule+0x550>)
     ffa:	4b78      	ldr	r3, [pc, #480]	; (11dc <MdmConnect_HttpConnectionSchedule+0x554>)
     ffc:	4798      	blx	r3
     ffe:	e7f0      	b.n	fe2 <MdmConnect_HttpConnectionSchedule+0x35a>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
    1000:	4877      	ldr	r0, [pc, #476]	; (11e0 <MdmConnect_HttpConnectionSchedule+0x558>)
    1002:	4b6e      	ldr	r3, [pc, #440]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    1004:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
    1006:	4b6a      	ldr	r3, [pc, #424]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    1008:	2200      	movs	r2, #0
    100a:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
    100c:	68d8      	ldr	r0, [r3, #12]
    100e:	4b71      	ldr	r3, [pc, #452]	; (11d4 <MdmConnect_HttpConnectionSchedule+0x54c>)
    1010:	4798      	blx	r3
    1012:	e642      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        			SerialDebugPrint("Problem in Auto Recovery. Rebooting the system....\r\n",41);
    1014:	2129      	movs	r1, #41	; 0x29
    1016:	4873      	ldr	r0, [pc, #460]	; (11e4 <MdmConnect_HttpConnectionSchedule+0x55c>)
    1018:	4b70      	ldr	r3, [pc, #448]	; (11dc <MdmConnect_HttpConnectionSchedule+0x554>)
    101a:	4798      	blx	r3
        			requestWatchDogForcedReset();
    101c:	4b72      	ldr	r3, [pc, #456]	; (11e8 <MdmConnect_HttpConnectionSchedule+0x560>)
    101e:	4798      	blx	r3
    1020:	e63b      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
			if(gHttpConnectOpMode == HTTP_CONNECT_OP_TX_MODE)
    1022:	4b63      	ldr	r3, [pc, #396]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    1024:	789b      	ldrb	r3, [r3, #2]
    1026:	b1cb      	cbz	r3, 105c <MdmConnect_HttpConnectionSchedule+0x3d4>
			else if(gHttpConnectOpMode == HTTP_CONNECT_OP_RX_MODE)
    1028:	2b01      	cmp	r3, #1
    102a:	f47f ae36 	bne.w	c9a <MdmConnect_HttpConnectionSchedule+0x12>
				if(pdPASS == xQueueReceive( CmdResponseQueue, &ConnectionResponse, ResponseWaitDelayMs))
    102e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1032:	4964      	ldr	r1, [pc, #400]	; (11c4 <MdmConnect_HttpConnectionSchedule+0x53c>)
    1034:	4b64      	ldr	r3, [pc, #400]	; (11c8 <MdmConnect_HttpConnectionSchedule+0x540>)
    1036:	6818      	ldr	r0, [r3, #0]
    1038:	4b64      	ldr	r3, [pc, #400]	; (11cc <MdmConnect_HttpConnectionSchedule+0x544>)
    103a:	4798      	blx	r3
    103c:	2801      	cmp	r0, #1
    103e:	d160      	bne.n	1102 <MdmConnect_HttpConnectionSchedule+0x47a>
	        		if(ConnectionResponse.atCmd == CMD_AT_KCNX_DOWN)
    1040:	4b5b      	ldr	r3, [pc, #364]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    1042:	7a1b      	ldrb	r3, [r3, #8]
    1044:	2b1a      	cmp	r3, #26
    1046:	d047      	beq.n	10d8 <MdmConnect_HttpConnectionSchedule+0x450>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
    1048:	4865      	ldr	r0, [pc, #404]	; (11e0 <MdmConnect_HttpConnectionSchedule+0x558>)
    104a:	4b5c      	ldr	r3, [pc, #368]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    104c:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
    104e:	4b58      	ldr	r3, [pc, #352]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    1050:	2200      	movs	r2, #0
    1052:	709a      	strb	r2, [r3, #2]
		        		vPortFree(ConnectionResponse.response);
    1054:	68d8      	ldr	r0, [r3, #12]
    1056:	4b5f      	ldr	r3, [pc, #380]	; (11d4 <MdmConnect_HttpConnectionSchedule+0x54c>)
    1058:	4798      	blx	r3
    105a:	e61e      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
				if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
    105c:	4b63      	ldr	r3, [pc, #396]	; (11ec <MdmConnect_HttpConnectionSchedule+0x564>)
    105e:	6818      	ldr	r0, [r3, #0]
    1060:	4b63      	ldr	r3, [pc, #396]	; (11f0 <MdmConnect_HttpConnectionSchedule+0x568>)
    1062:	4798      	blx	r3
    1064:	2800      	cmp	r0, #0
    1066:	d133      	bne.n	10d0 <MdmConnect_HttpConnectionSchedule+0x448>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
    1068:	2100      	movs	r1, #0
    106a:	4b50      	ldr	r3, [pc, #320]	; (11ac <MdmConnect_HttpConnectionSchedule+0x524>)
    106c:	6818      	ldr	r0, [r3, #0]
    106e:	4b61      	ldr	r3, [pc, #388]	; (11f4 <MdmConnect_HttpConnectionSchedule+0x56c>)
    1070:	4798      	blx	r3
    1072:	2801      	cmp	r0, #1
    1074:	d003      	beq.n	107e <MdmConnect_HttpConnectionSchedule+0x3f6>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
    1076:	4860      	ldr	r0, [pc, #384]	; (11f8 <MdmConnect_HttpConnectionSchedule+0x570>)
    1078:	4b50      	ldr	r3, [pc, #320]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    107a:	4798      	blx	r3
    107c:	e60d      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
    107e:	2301      	movs	r3, #1
    1080:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_KCNX_DOWN;
    1084:	231a      	movs	r3, #26
    1086:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
    108a:	2300      	movs	r3, #0
    108c:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    108e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1092:	4669      	mov	r1, sp
    1094:	4855      	ldr	r0, [pc, #340]	; (11ec <MdmConnect_HttpConnectionSchedule+0x564>)
    1096:	6800      	ldr	r0, [r0, #0]
    1098:	4c58      	ldr	r4, [pc, #352]	; (11fc <MdmConnect_HttpConnectionSchedule+0x574>)
    109a:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
    109c:	2801      	cmp	r0, #1
    109e:	d007      	beq.n	10b0 <MdmConnect_HttpConnectionSchedule+0x428>
                            DEBUG_PRINT("Failed to sent the Session Close request to Tx Task");
    10a0:	4857      	ldr	r0, [pc, #348]	; (1200 <MdmConnect_HttpConnectionSchedule+0x578>)
    10a2:	4b46      	ldr	r3, [pc, #280]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    10a4:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
    10a6:	f640 10c4 	movw	r0, #2500	; 0x9c4
    10aa:	4b42      	ldr	r3, [pc, #264]	; (11b4 <MdmConnect_HttpConnectionSchedule+0x52c>)
    10ac:	4798      	blx	r3
    10ae:	e5f4      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
    10b0:	2300      	movs	r3, #0
    10b2:	461a      	mov	r2, r3
    10b4:	4619      	mov	r1, r3
    10b6:	483d      	ldr	r0, [pc, #244]	; (11ac <MdmConnect_HttpConnectionSchedule+0x524>)
    10b8:	6800      	ldr	r0, [r0, #0]
    10ba:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
    10bc:	4b3c      	ldr	r3, [pc, #240]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    10be:	2201      	movs	r2, #1
    10c0:	709a      	strb	r2, [r3, #2]
                            gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
    10c2:	2206      	movs	r2, #6
    10c4:	70da      	strb	r2, [r3, #3]
                            vTaskDelay(TransmitDelayMs);
    10c6:	f640 10c4 	movw	r0, #2500	; 0x9c4
    10ca:	4b3a      	ldr	r3, [pc, #232]	; (11b4 <MdmConnect_HttpConnectionSchedule+0x52c>)
    10cc:	4798      	blx	r3
    10ce:	e5e4      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
    10d0:	4839      	ldr	r0, [pc, #228]	; (11b8 <MdmConnect_HttpConnectionSchedule+0x530>)
    10d2:	4b3a      	ldr	r3, [pc, #232]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    10d4:	4798      	blx	r3
    10d6:	e5e0      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
	        			SerialDebugPrint("Brought the PDP connection DOWN\r\n",33);
    10d8:	2121      	movs	r1, #33	; 0x21
    10da:	484a      	ldr	r0, [pc, #296]	; (1204 <MdmConnect_HttpConnectionSchedule+0x57c>)
    10dc:	4d3f      	ldr	r5, [pc, #252]	; (11dc <MdmConnect_HttpConnectionSchedule+0x554>)
    10de:	47a8      	blx	r5
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
    10e0:	4c33      	ldr	r4, [pc, #204]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    10e2:	8961      	ldrh	r1, [r4, #10]
    10e4:	68e0      	ldr	r0, [r4, #12]
    10e6:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
    10e8:	2102      	movs	r1, #2
    10ea:	4847      	ldr	r0, [pc, #284]	; (1208 <MdmConnect_HttpConnectionSchedule+0x580>)
    10ec:	47a8      	blx	r5
						gErrorRecoveryState = PDP_PERFORM_PS_CONNECTION_DETACH;
    10ee:	2302      	movs	r3, #2
    10f0:	7123      	strb	r3, [r4, #4]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
    10f2:	2300      	movs	r3, #0
    10f4:	70a3      	strb	r3, [r4, #2]
						gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
    10f6:	2306      	movs	r3, #6
    10f8:	70e3      	strb	r3, [r4, #3]
		        		vPortFree(ConnectionResponse.response);
    10fa:	68e0      	ldr	r0, [r4, #12]
    10fc:	4b35      	ldr	r3, [pc, #212]	; (11d4 <MdmConnect_HttpConnectionSchedule+0x54c>)
    10fe:	4798      	blx	r3
    1100:	e5cb      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
        			SerialDebugPrint("Problem in Auto Recovery. Rebooting the system....\r\n",41);
    1102:	2129      	movs	r1, #41	; 0x29
    1104:	4837      	ldr	r0, [pc, #220]	; (11e4 <MdmConnect_HttpConnectionSchedule+0x55c>)
    1106:	4b35      	ldr	r3, [pc, #212]	; (11dc <MdmConnect_HttpConnectionSchedule+0x554>)
    1108:	4798      	blx	r3
        			requestWatchDogForcedReset();
    110a:	4b37      	ldr	r3, [pc, #220]	; (11e8 <MdmConnect_HttpConnectionSchedule+0x560>)
    110c:	4798      	blx	r3
    110e:	e5c4      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
				if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
    1110:	4b36      	ldr	r3, [pc, #216]	; (11ec <MdmConnect_HttpConnectionSchedule+0x564>)
    1112:	6818      	ldr	r0, [r3, #0]
    1114:	4b36      	ldr	r3, [pc, #216]	; (11f0 <MdmConnect_HttpConnectionSchedule+0x568>)
    1116:	4798      	blx	r3
    1118:	2800      	cmp	r0, #0
    111a:	d133      	bne.n	1184 <MdmConnect_HttpConnectionSchedule+0x4fc>
    		        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
    111c:	2100      	movs	r1, #0
    111e:	4b23      	ldr	r3, [pc, #140]	; (11ac <MdmConnect_HttpConnectionSchedule+0x524>)
    1120:	6818      	ldr	r0, [r3, #0]
    1122:	4b34      	ldr	r3, [pc, #208]	; (11f4 <MdmConnect_HttpConnectionSchedule+0x56c>)
    1124:	4798      	blx	r3
    1126:	2801      	cmp	r0, #1
    1128:	d003      	beq.n	1132 <MdmConnect_HttpConnectionSchedule+0x4aa>
    		        	DEBUG_PRINT("Error : Not able to obtain Tx Semapahore");
    112a:	4833      	ldr	r0, [pc, #204]	; (11f8 <MdmConnect_HttpConnectionSchedule+0x570>)
    112c:	4b23      	ldr	r3, [pc, #140]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    112e:	4798      	blx	r3
    1130:	e5b3      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                        TxMsgQueueData.taskID = MODEM_PROCESS_TASK;
    1132:	2301      	movs	r3, #1
    1134:	f88d 3000 	strb.w	r3, [sp]
                        TxMsgQueueData.atCmd = CMD_AT_CGATT;
    1138:	231b      	movs	r3, #27
    113a:	f88d 3001 	strb.w	r3, [sp, #1]
                        TxMsgQueueData.pData = NULL;
    113e:	2300      	movs	r3, #0
    1140:	9301      	str	r3, [sp, #4]
                        TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    1142:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1146:	4669      	mov	r1, sp
    1148:	4828      	ldr	r0, [pc, #160]	; (11ec <MdmConnect_HttpConnectionSchedule+0x564>)
    114a:	6800      	ldr	r0, [r0, #0]
    114c:	4c2b      	ldr	r4, [pc, #172]	; (11fc <MdmConnect_HttpConnectionSchedule+0x574>)
    114e:	47a0      	blx	r4
                        if(TxQueuePushStatus == pdPASS)
    1150:	2801      	cmp	r0, #1
    1152:	d007      	beq.n	1164 <MdmConnect_HttpConnectionSchedule+0x4dc>
                            DEBUG_PRINT("Failed to sent the Session Close request to Tx Task");
    1154:	482a      	ldr	r0, [pc, #168]	; (1200 <MdmConnect_HttpConnectionSchedule+0x578>)
    1156:	4b19      	ldr	r3, [pc, #100]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    1158:	4798      	blx	r3
                            vTaskDelay(TransmitDelayMs);
    115a:	f640 10c4 	movw	r0, #2500	; 0x9c4
    115e:	4b15      	ldr	r3, [pc, #84]	; (11b4 <MdmConnect_HttpConnectionSchedule+0x52c>)
    1160:	4798      	blx	r3
    1162:	e59a      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
                            xSemaphoreGive(AtTxQueueLoadSemaphore);
    1164:	2300      	movs	r3, #0
    1166:	461a      	mov	r2, r3
    1168:	4619      	mov	r1, r3
    116a:	4810      	ldr	r0, [pc, #64]	; (11ac <MdmConnect_HttpConnectionSchedule+0x524>)
    116c:	6800      	ldr	r0, [r0, #0]
    116e:	47a0      	blx	r4
                            gHttpConnectOpMode = HTTP_CONNECT_OP_RX_MODE;
    1170:	4b0f      	ldr	r3, [pc, #60]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    1172:	2201      	movs	r2, #1
    1174:	709a      	strb	r2, [r3, #2]
                            gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
    1176:	2206      	movs	r2, #6
    1178:	70da      	strb	r2, [r3, #3]
                            vTaskDelay(TransmitDelayMs);
    117a:	f640 10c4 	movw	r0, #2500	; 0x9c4
    117e:	4b0d      	ldr	r3, [pc, #52]	; (11b4 <MdmConnect_HttpConnectionSchedule+0x52c>)
    1180:	4798      	blx	r3
    1182:	e58a      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
    		    	DEBUG_PRINT("Transmit Queue is not empty");
    1184:	480c      	ldr	r0, [pc, #48]	; (11b8 <MdmConnect_HttpConnectionSchedule+0x530>)
    1186:	4b0d      	ldr	r3, [pc, #52]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    1188:	4798      	blx	r3
    118a:	e586      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
	        		if(ConnectionResponse.atCmd == CMD_AT_CGATT)
    118c:	4b08      	ldr	r3, [pc, #32]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    118e:	7a1b      	ldrb	r3, [r3, #8]
    1190:	2b1b      	cmp	r3, #27
    1192:	d03b      	beq.n	120c <MdmConnect_HttpConnectionSchedule+0x584>
		        		DEBUG_PRINT("Failed to receive connection response in RX mode");
    1194:	4812      	ldr	r0, [pc, #72]	; (11e0 <MdmConnect_HttpConnectionSchedule+0x558>)
    1196:	4b09      	ldr	r3, [pc, #36]	; (11bc <MdmConnect_HttpConnectionSchedule+0x534>)
    1198:	4798      	blx	r3
		        		gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
    119a:	4b05      	ldr	r3, [pc, #20]	; (11b0 <MdmConnect_HttpConnectionSchedule+0x528>)
    119c:	2200      	movs	r2, #0
    119e:	709a      	strb	r2, [r3, #2]
		        		gHttpConnectedSubState = CONNECTED_PEFORM_ERROR_RECOVERY;
    11a0:	2206      	movs	r2, #6
    11a2:	70da      	strb	r2, [r3, #3]
		        		vPortFree(ConnectionResponse.response);
    11a4:	68d8      	ldr	r0, [r3, #12]
    11a6:	4b0b      	ldr	r3, [pc, #44]	; (11d4 <MdmConnect_HttpConnectionSchedule+0x54c>)
    11a8:	4798      	blx	r3
    11aa:	e576      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
    11ac:	2000348c 	.word	0x2000348c
    11b0:	200001ec 	.word	0x200001ec
    11b4:	0000563d 	.word	0x0000563d
    11b8:	00007384 	.word	0x00007384
    11bc:	00001be1 	.word	0x00001be1
    11c0:	000073a0 	.word	0x000073a0
    11c4:	200001f4 	.word	0x200001f4
    11c8:	20003460 	.word	0x20003460
    11cc:	00004c11 	.word	0x00004c11
    11d0:	00000571 	.word	0x00000571
    11d4:	000045d9 	.word	0x000045d9
    11d8:	000073c4 	.word	0x000073c4
    11dc:	00001b9d 	.word	0x00001b9d
    11e0:	000073e4 	.word	0x000073e4
    11e4:	000075d8 	.word	0x000075d8
    11e8:	00001da9 	.word	0x00001da9
    11ec:	20003484 	.word	0x20003484
    11f0:	00004f79 	.word	0x00004f79
    11f4:	00004d99 	.word	0x00004d99
    11f8:	00007358 	.word	0x00007358
    11fc:	00004901 	.word	0x00004901
    1200:	00007324 	.word	0x00007324
    1204:	00007610 	.word	0x00007610
    1208:	00007924 	.word	0x00007924
	        			SerialDebugPrint("Detached the PDP PS\r\n",21);
    120c:	2115      	movs	r1, #21
    120e:	4818      	ldr	r0, [pc, #96]	; (1270 <MdmConnect_HttpConnectionSchedule+0x5e8>)
    1210:	4d18      	ldr	r5, [pc, #96]	; (1274 <MdmConnect_HttpConnectionSchedule+0x5ec>)
    1212:	47a8      	blx	r5
		        		SerialDebugPrint(ConnectionResponse.response,ConnectionResponse.length);
    1214:	4c18      	ldr	r4, [pc, #96]	; (1278 <MdmConnect_HttpConnectionSchedule+0x5f0>)
    1216:	8961      	ldrh	r1, [r4, #10]
    1218:	68e0      	ldr	r0, [r4, #12]
    121a:	47a8      	blx	r5
						SerialDebugPrint("\r\n",2);
    121c:	2102      	movs	r1, #2
    121e:	4817      	ldr	r0, [pc, #92]	; (127c <MdmConnect_HttpConnectionSchedule+0x5f4>)
    1220:	47a8      	blx	r5
						gErrorRecoveryState = CLOSE_ALL_EXISTING_CONNECIONS;
    1222:	2300      	movs	r3, #0
    1224:	7123      	strb	r3, [r4, #4]
						gHttpConnectOpMode = HTTP_CONNECT_OP_TX_MODE;
    1226:	70a3      	strb	r3, [r4, #2]
						gHttpConnectedSubState = CONNECTED_INITIALIZE_TRANSMISSION;
    1228:	70e3      	strb	r3, [r4, #3]
						gHttpConnectionState = MDM_HTTP_DISCONNECTED;
    122a:	7023      	strb	r3, [r4, #0]
						gHttpConnectionInProgressSubstate = CONNECT_IN_PROGRESS_CLOSE_CONNECTION;
    122c:	7063      	strb	r3, [r4, #1]
						sessionIdCount = 5;
    122e:	2305      	movs	r3, #5
    1230:	7163      	strb	r3, [r4, #5]
						SerialDebugPrint("Error Recovery Completed\r\n\r\n",28);
    1232:	211c      	movs	r1, #28
    1234:	4812      	ldr	r0, [pc, #72]	; (1280 <MdmConnect_HttpConnectionSchedule+0x5f8>)
    1236:	47a8      	blx	r5
						SerialDebugPrint("=================================================\r\n\r\n",54);
    1238:	2136      	movs	r1, #54	; 0x36
    123a:	4812      	ldr	r0, [pc, #72]	; (1284 <MdmConnect_HttpConnectionSchedule+0x5fc>)
    123c:	47a8      	blx	r5
						SerialDebugPrint("Establishing a new connection with server\r\n",43);
    123e:	212b      	movs	r1, #43	; 0x2b
    1240:	4811      	ldr	r0, [pc, #68]	; (1288 <MdmConnect_HttpConnectionSchedule+0x600>)
    1242:	47a8      	blx	r5
						errorRecoveryCnt++;
    1244:	7c63      	ldrb	r3, [r4, #17]
    1246:	3301      	adds	r3, #1
    1248:	7463      	strb	r3, [r4, #17]
		        		vPortFree(ConnectionResponse.response);
    124a:	68e0      	ldr	r0, [r4, #12]
    124c:	4b0f      	ldr	r3, [pc, #60]	; (128c <MdmConnect_HttpConnectionSchedule+0x604>)
    124e:	4798      	blx	r3
		        		if(errorRecoveryCnt >=3)
    1250:	7c63      	ldrb	r3, [r4, #17]
    1252:	2b02      	cmp	r3, #2
    1254:	f67f ad21 	bls.w	c9a <MdmConnect_HttpConnectionSchedule+0x12>
		        			SerialDebugPrint("System is auto recovered for more than 3 times.\r\n",49);
    1258:	2131      	movs	r1, #49	; 0x31
    125a:	480d      	ldr	r0, [pc, #52]	; (1290 <MdmConnect_HttpConnectionSchedule+0x608>)
    125c:	47a8      	blx	r5
		        			SerialDebugPrint("Performing a system restart....................\r\n",49);
    125e:	2131      	movs	r1, #49	; 0x31
    1260:	480c      	ldr	r0, [pc, #48]	; (1294 <MdmConnect_HttpConnectionSchedule+0x60c>)
    1262:	47a8      	blx	r5
		        			errorRecoveryCnt = 0;
    1264:	2200      	movs	r2, #0
    1266:	4b04      	ldr	r3, [pc, #16]	; (1278 <MdmConnect_HttpConnectionSchedule+0x5f0>)
    1268:	745a      	strb	r2, [r3, #17]
		        			requestWatchDogForcedReset();
    126a:	4b0b      	ldr	r3, [pc, #44]	; (1298 <MdmConnect_HttpConnectionSchedule+0x610>)
    126c:	4798      	blx	r3
    126e:	e514      	b.n	c9a <MdmConnect_HttpConnectionSchedule+0x12>
    1270:	00007634 	.word	0x00007634
    1274:	00001b9d 	.word	0x00001b9d
    1278:	200001ec 	.word	0x200001ec
    127c:	00007924 	.word	0x00007924
    1280:	0000764c 	.word	0x0000764c
    1284:	0000766c 	.word	0x0000766c
    1288:	000076a4 	.word	0x000076a4
    128c:	000045d9 	.word	0x000045d9
    1290:	000076d0 	.word	0x000076d0
    1294:	00007704 	.word	0x00007704
    1298:	00001da9 	.word	0x00001da9

0000129c <mdmCtrlr_DataCommInit>:
**
** Description:        Initializes the SERCOM3 UART Module for Modem Data.
**
**===========================================================================*/
void mdmCtrlr_DataCommInit(void)
{
    129c:	b510      	push	{r4, lr}
	uint32_t initStatus;
	initStatus = _usart_async_init(&MODEM_SERCOM3_UART,SERCOM3);
    129e:	490d      	ldr	r1, [pc, #52]	; (12d4 <mdmCtrlr_DataCommInit+0x38>)
    12a0:	480d      	ldr	r0, [pc, #52]	; (12d8 <mdmCtrlr_DataCommInit+0x3c>)
    12a2:	4b0e      	ldr	r3, [pc, #56]	; (12dc <mdmCtrlr_DataCommInit+0x40>)
    12a4:	4798      	blx	r3
	
	if(initStatus == ERR_NONE)
    12a6:	b100      	cbz	r0, 12aa <mdmCtrlr_DataCommInit+0xe>
    12a8:	bd10      	pop	{r4, pc}
	{
		initStatus = ringbuffer_init(&RxRingBuffer, ModemRxDatabuffer, SIZE_MODEM_RX_DATA_BUF);
    12aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
    12ae:	490c      	ldr	r1, [pc, #48]	; (12e0 <mdmCtrlr_DataCommInit+0x44>)
    12b0:	480c      	ldr	r0, [pc, #48]	; (12e4 <mdmCtrlr_DataCommInit+0x48>)
    12b2:	4b0d      	ldr	r3, [pc, #52]	; (12e8 <mdmCtrlr_DataCommInit+0x4c>)
    12b4:	4798      	blx	r3
	}
	
	if(initStatus == ERR_NONE)
    12b6:	2800      	cmp	r0, #0
    12b8:	d1f6      	bne.n	12a8 <mdmCtrlr_DataCommInit+0xc>
	{
		/* Enable all of the UART interrupts for SERCOM3 */
		_usart_async_set_irq_state(&MODEM_SERCOM3_UART,USART_ASYNC_RX_DONE,true);
    12ba:	4c07      	ldr	r4, [pc, #28]	; (12d8 <mdmCtrlr_DataCommInit+0x3c>)
    12bc:	2201      	movs	r2, #1
    12be:	4611      	mov	r1, r2
    12c0:	4620      	mov	r0, r4
    12c2:	4b0a      	ldr	r3, [pc, #40]	; (12ec <mdmCtrlr_DataCommInit+0x50>)
    12c4:	4798      	blx	r3
		_usart_async_enable(&MODEM_SERCOM3_UART);
    12c6:	4620      	mov	r0, r4
    12c8:	4b09      	ldr	r3, [pc, #36]	; (12f0 <mdmCtrlr_DataCommInit+0x54>)
    12ca:	4798      	blx	r3
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
    12cc:	4b09      	ldr	r3, [pc, #36]	; (12f4 <mdmCtrlr_DataCommInit+0x58>)
    12ce:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
	}
	else
	{
		//DEBUG_PRINT("Failed to initialize the MODEM DATA UART");
	}
}
    12d2:	e7e9      	b.n	12a8 <mdmCtrlr_DataCommInit+0xc>
    12d4:	41014000 	.word	0x41014000
    12d8:	20000024 	.word	0x20000024
    12dc:	000033b1 	.word	0x000033b1
    12e0:	20003498 	.word	0x20003498
    12e4:	20003c98 	.word	0x20003c98
    12e8:	00002999 	.word	0x00002999
    12ec:	0000345d 	.word	0x0000345d
    12f0:	00003425 	.word	0x00003425
    12f4:	e000e100 	.word	0xe000e100

000012f8 <SERCOM3_0_Handler>:
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
}

static inline void hri_sercomusart_clear_interrupt_DRE_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
    12f8:	2201      	movs	r2, #1
    12fa:	4b01      	ldr	r3, [pc, #4]	; (1300 <SERCOM3_0_Handler+0x8>)
    12fc:	761a      	strb	r2, [r3, #24]
    12fe:	4770      	bx	lr
    1300:	41014000 	.word	0x41014000

00001304 <SERCOM3_1_Handler>:
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_TXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
    1304:	2202      	movs	r2, #2
    1306:	4b01      	ldr	r3, [pc, #4]	; (130c <SERCOM3_1_Handler+0x8>)
    1308:	761a      	strb	r2, [r3, #24]
    130a:	4770      	bx	lr
    130c:	41014000 	.word	0x41014000

00001310 <SERCOM3_2_Handler>:
** Description:        RXC : Receive Complete Interrupt
**
**===========================================================================*/

void SERCOM3_2_Handler( void )
{
    1310:	b530      	push	{r4, r5, lr}
    1312:	b089      	sub	sp, #36	; 0x24
	BaseType_t xHigherPriorityTaskWoken;
	uint32_t ulValue;
	MODEM_CMD_DATA cmdData;
	AT_CMD_TYPE lastCmd;
	
	while (!_usart_async_is_byte_received(&MODEM_SERCOM3_UART));
    1314:	4d1a      	ldr	r5, [pc, #104]	; (1380 <SERCOM3_2_Handler+0x70>)
    1316:	4c1b      	ldr	r4, [pc, #108]	; (1384 <SERCOM3_2_Handler+0x74>)
    1318:	4628      	mov	r0, r5
    131a:	47a0      	blx	r4
    131c:	2800      	cmp	r0, #0
    131e:	d0fb      	beq.n	1318 <SERCOM3_2_Handler+0x8>
	rcvdChar[0] = _usart_async_read_byte(&MODEM_SERCOM3_UART);
    1320:	4817      	ldr	r0, [pc, #92]	; (1380 <SERCOM3_2_Handler+0x70>)
    1322:	4b19      	ldr	r3, [pc, #100]	; (1388 <SERCOM3_2_Handler+0x78>)
    1324:	4798      	blx	r3
	rcvdChar[1] = '\0';
	sprintf((char*)rxPrint,"%s",rcvdChar);
	SerialDebugPrint(rxPrint,sizeof(rxPrint));
#endif
	
	ringbuffer_put(&RxRingBuffer, rcvdChar[0]);
    1326:	4601      	mov	r1, r0
    1328:	4818      	ldr	r0, [pc, #96]	; (138c <SERCOM3_2_Handler+0x7c>)
    132a:	4b19      	ldr	r3, [pc, #100]	; (1390 <SERCOM3_2_Handler+0x80>)
    132c:	4798      	blx	r3
	lastCmd = mdmParser_GetLastSentAtCommand();
    132e:	4b19      	ldr	r3, [pc, #100]	; (1394 <SERCOM3_2_Handler+0x84>)
    1330:	4798      	blx	r3
    1332:	4604      	mov	r4, r0

	if(lastCmd != CMD_AT_MAX)
    1334:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
    1338:	d101      	bne.n	133e <SERCOM3_2_Handler+0x2e>

			mdmParser_SetLastSentAtCommand(CMD_AT_MAX);
		}
	}

}
    133a:	b009      	add	sp, #36	; 0x24
    133c:	bd30      	pop	{r4, r5, pc}
		getModemCommandData(lastCmd, &cmdData);
    133e:	a902      	add	r1, sp, #8
    1340:	4b15      	ldr	r3, [pc, #84]	; (1398 <SERCOM3_2_Handler+0x88>)
    1342:	4798      	blx	r3
		if(ringbuffer_num(&RxRingBuffer) >= cmdData.ResponseLength)
    1344:	4811      	ldr	r0, [pc, #68]	; (138c <SERCOM3_2_Handler+0x7c>)
    1346:	4b15      	ldr	r3, [pc, #84]	; (139c <SERCOM3_2_Handler+0x8c>)
    1348:	4798      	blx	r3
    134a:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    134e:	4298      	cmp	r0, r3
    1350:	d3f3      	bcc.n	133a <SERCOM3_2_Handler+0x2a>
		    xTaskNotifyFromISR( xModemRxTaskHandle, lastCmd, eSetValueWithOverwrite, &xHigherPriorityTaskWoken );
    1352:	4b13      	ldr	r3, [pc, #76]	; (13a0 <SERCOM3_2_Handler+0x90>)
    1354:	6818      	ldr	r0, [r3, #0]
    1356:	ab07      	add	r3, sp, #28
    1358:	9300      	str	r3, [sp, #0]
    135a:	2300      	movs	r3, #0
    135c:	2203      	movs	r2, #3
    135e:	b2e1      	uxtb	r1, r4
    1360:	4c10      	ldr	r4, [pc, #64]	; (13a4 <SERCOM3_2_Handler+0x94>)
    1362:	47a0      	blx	r4
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    1364:	9b07      	ldr	r3, [sp, #28]
    1366:	b13b      	cbz	r3, 1378 <SERCOM3_2_Handler+0x68>
    1368:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    136c:	4b0e      	ldr	r3, [pc, #56]	; (13a8 <SERCOM3_2_Handler+0x98>)
    136e:	601a      	str	r2, [r3, #0]
    1370:	f3bf 8f4f 	dsb	sy
    1374:	f3bf 8f6f 	isb	sy
			mdmParser_SetLastSentAtCommand(CMD_AT_MAX);
    1378:	2000      	movs	r0, #0
    137a:	4b0c      	ldr	r3, [pc, #48]	; (13ac <SERCOM3_2_Handler+0x9c>)
    137c:	4798      	blx	r3
}
    137e:	e7dc      	b.n	133a <SERCOM3_2_Handler+0x2a>
    1380:	20000024 	.word	0x20000024
    1384:	00003451 	.word	0x00003451
    1388:	0000343f 	.word	0x0000343f
    138c:	20003c98 	.word	0x20003c98
    1390:	00002a2d 	.word	0x00002a2d
    1394:	00000565 	.word	0x00000565
    1398:	00000361 	.word	0x00000361
    139c:	00002a6d 	.word	0x00002a6d
    13a0:	20003478 	.word	0x20003478
    13a4:	00005bf1 	.word	0x00005bf1
    13a8:	e000ed04 	.word	0xe000ed04
    13ac:	00000559 	.word	0x00000559

000013b0 <mdmCtrlr_SendDataToModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
uint32_t mdmCtrlr_SendDataToModem(const uint8_t *const TxData,const uint16_t length)
{
    13b0:	b570      	push	{r4, r5, r6, lr}
    13b2:	4605      	mov	r5, r0
    13b4:	460e      	mov	r6, r1
	_usart_async_enable(&MODEM_SERCOM3_UART);
    13b6:	4c05      	ldr	r4, [pc, #20]	; (13cc <mdmCtrlr_SendDataToModem+0x1c>)
    13b8:	4620      	mov	r0, r4
    13ba:	4b05      	ldr	r3, [pc, #20]	; (13d0 <mdmCtrlr_SendDataToModem+0x20>)
    13bc:	4798      	blx	r3
	return usart_async_write(&MODEM_SERCOM3_UART, TxData, length);
    13be:	4632      	mov	r2, r6
    13c0:	4629      	mov	r1, r5
    13c2:	4620      	mov	r0, r4
    13c4:	4b03      	ldr	r3, [pc, #12]	; (13d4 <mdmCtrlr_SendDataToModem+0x24>)
    13c6:	4798      	blx	r3
}
    13c8:	bd70      	pop	{r4, r5, r6, pc}
    13ca:	bf00      	nop
    13cc:	20000024 	.word	0x20000024
    13d0:	00003425 	.word	0x00003425
    13d4:	00001b19 	.word	0x00001b19

000013d8 <mdmCtrlr_ReadResponseFromModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
bool mdmCtrlr_ReadResponseFromModem(uint8_t *const buf, const uint16_t length)
{
    13d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    13da:	b083      	sub	sp, #12
    13dc:	4605      	mov	r5, r0
    13de:	460e      	mov	r6, r1
	bool status = false;
	
	uint16_t readCnt = 0;
	if (ringbuffer_num(&RxRingBuffer) >= length)
    13e0:	480d      	ldr	r0, [pc, #52]	; (1418 <mdmCtrlr_ReadResponseFromModem+0x40>)
    13e2:	4b0e      	ldr	r3, [pc, #56]	; (141c <mdmCtrlr_ReadResponseFromModem+0x44>)
    13e4:	4798      	blx	r3
    13e6:	42b0      	cmp	r0, r6
    13e8:	d201      	bcs.n	13ee <mdmCtrlr_ReadResponseFromModem+0x16>
	else
	{
		/* Data is not available at Rx Buffer */
		status = false;
	}	
}
    13ea:	b003      	add	sp, #12
    13ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		CRITICAL_SECTION_ENTER()
    13ee:	a801      	add	r0, sp, #4
    13f0:	4b0b      	ldr	r3, [pc, #44]	; (1420 <mdmCtrlr_ReadResponseFromModem+0x48>)
    13f2:	4798      	blx	r3
		while (readCnt < length)
    13f4:	b166      	cbz	r6, 1410 <mdmCtrlr_ReadResponseFromModem+0x38>
    13f6:	462c      	mov	r4, r5
    13f8:	3e01      	subs	r6, #1
    13fa:	b2b6      	uxth	r6, r6
    13fc:	3601      	adds	r6, #1
    13fe:	4435      	add	r5, r6
			ringbuffer_get(&RxRingBuffer, &buf[readCnt++]);
    1400:	4f05      	ldr	r7, [pc, #20]	; (1418 <mdmCtrlr_ReadResponseFromModem+0x40>)
    1402:	4e08      	ldr	r6, [pc, #32]	; (1424 <mdmCtrlr_ReadResponseFromModem+0x4c>)
    1404:	4621      	mov	r1, r4
    1406:	4638      	mov	r0, r7
    1408:	47b0      	blx	r6
    140a:	3401      	adds	r4, #1
		while (readCnt < length)
    140c:	42ac      	cmp	r4, r5
    140e:	d1f9      	bne.n	1404 <mdmCtrlr_ReadResponseFromModem+0x2c>
		CRITICAL_SECTION_LEAVE()
    1410:	a801      	add	r0, sp, #4
    1412:	4b05      	ldr	r3, [pc, #20]	; (1428 <mdmCtrlr_ReadResponseFromModem+0x50>)
    1414:	4798      	blx	r3
    1416:	e7e8      	b.n	13ea <mdmCtrlr_ReadResponseFromModem+0x12>
    1418:	20003c98 	.word	0x20003c98
    141c:	00002a6d 	.word	0x00002a6d
    1420:	00002669 	.word	0x00002669
    1424:	000029e9 	.word	0x000029e9
    1428:	00002677 	.word	0x00002677

0000142c <mdmCtrlr_FlushRxBuffer>:
**
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void mdmCtrlr_FlushRxBuffer(void)
{
    142c:	b508      	push	{r3, lr}
	ringbuffer_flush(&RxRingBuffer);
    142e:	4802      	ldr	r0, [pc, #8]	; (1438 <mdmCtrlr_FlushRxBuffer+0xc>)
    1430:	4b02      	ldr	r3, [pc, #8]	; (143c <mdmCtrlr_FlushRxBuffer+0x10>)
    1432:	4798      	blx	r3
    1434:	bd08      	pop	{r3, pc}
    1436:	bf00      	nop
    1438:	20003c98 	.word	0x20003c98
    143c:	00002a91 	.word	0x00002a91

00001440 <ModemDiagTask>:
*
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
void ModemDiagTask( void *ModemTaskParam)
{
    1440:	b5f0      	push	{r4, r5, r6, r7, lr}
    1442:	b083      	sub	sp, #12
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
static void ModemDiagInit(void)
{
    ModemDiagState = MODEM_DIAG_TEST_AT;
    1444:	2300      	movs	r3, #0
    1446:	4a66      	ldr	r2, [pc, #408]	; (15e0 <ModemDiagTask+0x1a0>)
    1448:	7013      	strb	r3, [r2, #0]
	bModemDiagDataBaseUpdated = false;
    144a:	4a66      	ldr	r2, [pc, #408]	; (15e4 <ModemDiagTask+0x1a4>)
    144c:	4611      	mov	r1, r2
    144e:	f801 3b04 	strb.w	r3, [r1], #4
	
    memset(atResponseData,0,sizeof(atResponseData));
    1452:	8093      	strh	r3, [r2, #4]
    1454:	708b      	strb	r3, [r1, #2]
    memset(atCgsnResponseData,0,sizeof(atCgsnResponseData));
    1456:	6093      	str	r3, [r2, #8]
    1458:	60d3      	str	r3, [r2, #12]
    145a:	6113      	str	r3, [r2, #16]
    145c:	6153      	str	r3, [r2, #20]
    memset(atKgsnResponseData,0,sizeof(atKgsnResponseData));
    145e:	6193      	str	r3, [r2, #24]
    1460:	61d3      	str	r3, [r2, #28]
    1462:	6213      	str	r3, [r2, #32]
    1464:	f8c2 3023 	str.w	r3, [r2, #35]	; 0x23
    memset(atCarrierResponseData,0,sizeof(atCarrierResponseData));
    1468:	6293      	str	r3, [r2, #40]	; 0x28
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    146a:	4c5f      	ldr	r4, [pc, #380]	; (15e8 <ModemDiagTask+0x1a8>)
    const TickType_t powerUpDelayMs = pdMS_TO_TICKS(7000UL);
    BaseType_t TxQueuePushStatus;
    AtTxMsgType TxMsgQueueData;
    CmdResponseType cmdResponse;

    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
    146c:	4e5f      	ldr	r6, [pc, #380]	; (15ec <ModemDiagTask+0x1ac>)
                        ModemDiagState = 100;
                    }
                    else
                    {
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
                        vTaskDelay(DiagDelayMs);
    146e:	4d60      	ldr	r5, [pc, #384]	; (15f0 <ModemDiagTask+0x1b0>)
    1470:	e097      	b.n	15a2 <ModemDiagTask+0x162>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    1472:	2304      	movs	r3, #4
    1474:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT;
    1478:	2301      	movs	r3, #1
    147a:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    147e:	2300      	movs	r3, #0
    1480:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    1482:	2264      	movs	r2, #100	; 0x64
    1484:	4669      	mov	r1, sp
    1486:	6830      	ldr	r0, [r6, #0]
    1488:	4f5a      	ldr	r7, [pc, #360]	; (15f4 <ModemDiagTask+0x1b4>)
    148a:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    148c:	2801      	cmp	r0, #1
    148e:	d006      	beq.n	149e <ModemDiagTask+0x5e>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    1490:	4859      	ldr	r0, [pc, #356]	; (15f8 <ModemDiagTask+0x1b8>)
    1492:	4b5a      	ldr	r3, [pc, #360]	; (15fc <ModemDiagTask+0x1bc>)
    1494:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    1496:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    149a:	47a8      	blx	r5
    149c:	e07c      	b.n	1598 <ModemDiagTask+0x158>
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    149e:	2300      	movs	r3, #0
    14a0:	461a      	mov	r2, r3
    14a2:	4619      	mov	r1, r3
    14a4:	4856      	ldr	r0, [pc, #344]	; (1600 <ModemDiagTask+0x1c0>)
    14a6:	6800      	ldr	r0, [r0, #0]
    14a8:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    14aa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    14ae:	47a8      	blx	r5
                        ModemDiagState = MODEM_DIAG_GET_IMEI;
    14b0:	2201      	movs	r2, #1
    14b2:	4b4b      	ldr	r3, [pc, #300]	; (15e0 <ModemDiagTask+0x1a0>)
    14b4:	701a      	strb	r2, [r3, #0]
    14b6:	e06f      	b.n	1598 <ModemDiagTask+0x158>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    14b8:	2304      	movs	r3, #4
    14ba:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_CGSN;
    14be:	2302      	movs	r3, #2
    14c0:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    14c4:	2300      	movs	r3, #0
    14c6:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    14c8:	2264      	movs	r2, #100	; 0x64
    14ca:	4669      	mov	r1, sp
    14cc:	6830      	ldr	r0, [r6, #0]
    14ce:	4f49      	ldr	r7, [pc, #292]	; (15f4 <ModemDiagTask+0x1b4>)
    14d0:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    14d2:	2801      	cmp	r0, #1
    14d4:	d006      	beq.n	14e4 <ModemDiagTask+0xa4>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    14d6:	4848      	ldr	r0, [pc, #288]	; (15f8 <ModemDiagTask+0x1b8>)
    14d8:	4b48      	ldr	r3, [pc, #288]	; (15fc <ModemDiagTask+0x1bc>)
    14da:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    14dc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    14e0:	47a8      	blx	r5
    14e2:	e059      	b.n	1598 <ModemDiagTask+0x158>
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    14e4:	2300      	movs	r3, #0
    14e6:	461a      	mov	r2, r3
    14e8:	4619      	mov	r1, r3
    14ea:	4845      	ldr	r0, [pc, #276]	; (1600 <ModemDiagTask+0x1c0>)
    14ec:	6800      	ldr	r0, [r0, #0]
    14ee:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    14f0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    14f4:	47a8      	blx	r5
                        ModemDiagState = MODEM_DIAG_GET_SERIAL;
    14f6:	2202      	movs	r2, #2
    14f8:	4b39      	ldr	r3, [pc, #228]	; (15e0 <ModemDiagTask+0x1a0>)
    14fa:	701a      	strb	r2, [r3, #0]
    14fc:	e04c      	b.n	1598 <ModemDiagTask+0x158>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    14fe:	2304      	movs	r3, #4
    1500:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_KGSN;
    1504:	2307      	movs	r3, #7
    1506:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    150a:	2300      	movs	r3, #0
    150c:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    150e:	2264      	movs	r2, #100	; 0x64
    1510:	4669      	mov	r1, sp
    1512:	6830      	ldr	r0, [r6, #0]
    1514:	4f37      	ldr	r7, [pc, #220]	; (15f4 <ModemDiagTask+0x1b4>)
    1516:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    1518:	2801      	cmp	r0, #1
    151a:	d006      	beq.n	152a <ModemDiagTask+0xea>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    151c:	4836      	ldr	r0, [pc, #216]	; (15f8 <ModemDiagTask+0x1b8>)
    151e:	4b37      	ldr	r3, [pc, #220]	; (15fc <ModemDiagTask+0x1bc>)
    1520:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    1522:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    1526:	47a8      	blx	r5
    1528:	e036      	b.n	1598 <ModemDiagTask+0x158>
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    152a:	2300      	movs	r3, #0
    152c:	461a      	mov	r2, r3
    152e:	4619      	mov	r1, r3
    1530:	4833      	ldr	r0, [pc, #204]	; (1600 <ModemDiagTask+0x1c0>)
    1532:	6800      	ldr	r0, [r0, #0]
    1534:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    1536:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    153a:	47a8      	blx	r5
                        ModemDiagState = MODEM_DIAG_MAX_STATE;
    153c:	2204      	movs	r2, #4
    153e:	4b28      	ldr	r3, [pc, #160]	; (15e0 <ModemDiagTask+0x1a0>)
    1540:	701a      	strb	r2, [r3, #0]
    1542:	e029      	b.n	1598 <ModemDiagTask+0x158>
                    TxMsgQueueData.taskID = MODEM_DIAG_TASK;
    1544:	2304      	movs	r3, #4
    1546:	f88d 3000 	strb.w	r3, [sp]
                    TxMsgQueueData.atCmd = CMD_AT_WCARRIER;
    154a:	2303      	movs	r3, #3
    154c:	f88d 3001 	strb.w	r3, [sp, #1]
                    TxMsgQueueData.pData = NULL;
    1550:	2300      	movs	r3, #0
    1552:	9301      	str	r3, [sp, #4]
                    TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
    1554:	2264      	movs	r2, #100	; 0x64
    1556:	4669      	mov	r1, sp
    1558:	6830      	ldr	r0, [r6, #0]
    155a:	4f26      	ldr	r7, [pc, #152]	; (15f4 <ModemDiagTask+0x1b4>)
    155c:	47b8      	blx	r7
                    if(TxQueuePushStatus == pdPASS)
    155e:	2801      	cmp	r0, #1
    1560:	d006      	beq.n	1570 <ModemDiagTask+0x130>
                        DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
    1562:	4825      	ldr	r0, [pc, #148]	; (15f8 <ModemDiagTask+0x1b8>)
    1564:	4b25      	ldr	r3, [pc, #148]	; (15fc <ModemDiagTask+0x1bc>)
    1566:	4798      	blx	r3
                        vTaskDelay(DiagDelayMs);
    1568:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    156c:	47a8      	blx	r5
    156e:	e013      	b.n	1598 <ModemDiagTask+0x158>
                        xSemaphoreGive(AtTxQueueLoadSemaphore);
    1570:	2300      	movs	r3, #0
    1572:	461a      	mov	r2, r3
    1574:	4619      	mov	r1, r3
    1576:	4822      	ldr	r0, [pc, #136]	; (1600 <ModemDiagTask+0x1c0>)
    1578:	6800      	ldr	r0, [r0, #0]
    157a:	47b8      	blx	r7
                        vTaskDelay(DiagDelayMs);
    157c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    1580:	47a8      	blx	r5
                        ModemDiagState = 100;
    1582:	2264      	movs	r2, #100	; 0x64
    1584:	4b16      	ldr	r3, [pc, #88]	; (15e0 <ModemDiagTask+0x1a0>)
    1586:	701a      	strb	r2, [r3, #0]
    1588:	e006      	b.n	1598 <ModemDiagTask+0x158>
                }
                break;

                default:
                {
                	xSemaphoreGive(AtTxQueueLoadSemaphore);
    158a:	2300      	movs	r3, #0
    158c:	461a      	mov	r2, r3
    158e:	4619      	mov	r1, r3
    1590:	481b      	ldr	r0, [pc, #108]	; (1600 <ModemDiagTask+0x1c0>)
    1592:	6800      	ldr	r0, [r0, #0]
    1594:	4f17      	ldr	r7, [pc, #92]	; (15f4 <ModemDiagTask+0x1b4>)
    1596:	47b8      	blx	r7
            kickWatchDog();
    1598:	4b1a      	ldr	r3, [pc, #104]	; (1604 <ModemDiagTask+0x1c4>)
    159a:	4798      	blx	r3
            vTaskDelay(xDelayMs);
    159c:	f44f 7016 	mov.w	r0, #600	; 0x258
    15a0:	47a8      	blx	r5
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    15a2:	47a0      	blx	r4
    15a4:	2804      	cmp	r0, #4
    15a6:	d1fc      	bne.n	15a2 <ModemDiagTask+0x162>
    if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
    15a8:	6830      	ldr	r0, [r6, #0]
    15aa:	4b17      	ldr	r3, [pc, #92]	; (1608 <ModemDiagTask+0x1c8>)
    15ac:	4798      	blx	r3
    15ae:	2800      	cmp	r0, #0
    15b0:	d1f2      	bne.n	1598 <ModemDiagTask+0x158>
        if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
    15b2:	2100      	movs	r1, #0
    15b4:	4b12      	ldr	r3, [pc, #72]	; (1600 <ModemDiagTask+0x1c0>)
    15b6:	6818      	ldr	r0, [r3, #0]
    15b8:	4b14      	ldr	r3, [pc, #80]	; (160c <ModemDiagTask+0x1cc>)
    15ba:	4798      	blx	r3
    15bc:	2801      	cmp	r0, #1
    15be:	d1eb      	bne.n	1598 <ModemDiagTask+0x158>
            switch(ModemDiagState)
    15c0:	4b07      	ldr	r3, [pc, #28]	; (15e0 <ModemDiagTask+0x1a0>)
    15c2:	781b      	ldrb	r3, [r3, #0]
    15c4:	2b03      	cmp	r3, #3
    15c6:	d8e0      	bhi.n	158a <ModemDiagTask+0x14a>
    15c8:	a201      	add	r2, pc, #4	; (adr r2, 15d0 <ModemDiagTask+0x190>)
    15ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    15ce:	bf00      	nop
    15d0:	00001473 	.word	0x00001473
    15d4:	000014b9 	.word	0x000014b9
    15d8:	000014ff 	.word	0x000014ff
    15dc:	00001545 	.word	0x00001545
    15e0:	20003ca8 	.word	0x20003ca8
    15e4:	20000200 	.word	0x20000200
    15e8:	000016d5 	.word	0x000016d5
    15ec:	20003484 	.word	0x20003484
    15f0:	0000563d 	.word	0x0000563d
    15f4:	00004901 	.word	0x00004901
    15f8:	00007738 	.word	0x00007738
    15fc:	00001be1 	.word	0x00001be1
    1600:	2000348c 	.word	0x2000348c
    1604:	00001d69 	.word	0x00001d69
    1608:	00004f79 	.word	0x00004f79
    160c:	00004d99 	.word	0x00004d99

00001610 <ModemDiagUpdateDataBase>:
{
    1610:	b570      	push	{r4, r5, r6, lr}
    1612:	4604      	mov	r4, r0
    switch(cmd)
    1614:	780b      	ldrb	r3, [r1, #0]
    1616:	3b01      	subs	r3, #1
    1618:	2b06      	cmp	r3, #6
    161a:	d827      	bhi.n	166c <ModemDiagUpdateDataBase+0x5c>
    161c:	e8df f003 	tbb	[pc, r3]
    1620:	26253326 	.word	0x26253326
    1624:	2626      	.short	0x2626
    1626:	04          	.byte	0x04
    1627:	00          	.byte	0x00
			while(parseCnt <= (cmdResponse->length - startIndex))
    1628:	884b      	ldrh	r3, [r1, #2]
    162a:	2b07      	cmp	r3, #7
    162c:	d40d      	bmi.n	164a <ModemDiagUpdateDataBase+0x3a>
    162e:	2200      	movs	r2, #0
    1630:	4613      	mov	r3, r2
				atKgsnResponseData[parseCnt] = buffer[startIndex + parseCnt];
    1632:	4d1f      	ldr	r5, [pc, #124]	; (16b0 <ModemDiagUpdateDataBase+0xa0>)
    1634:	18a0      	adds	r0, r4, r2
    1636:	79c0      	ldrb	r0, [r0, #7]
    1638:	442a      	add	r2, r5
    163a:	7610      	strb	r0, [r2, #24]
				parseCnt++;
    163c:	3301      	adds	r3, #1
    163e:	b2db      	uxtb	r3, r3
			while(parseCnt <= (cmdResponse->length - startIndex))
    1640:	461a      	mov	r2, r3
    1642:	8848      	ldrh	r0, [r1, #2]
    1644:	3807      	subs	r0, #7
    1646:	4283      	cmp	r3, r0
    1648:	ddf4      	ble.n	1634 <ModemDiagUpdateDataBase+0x24>
			bModemDiagDataBaseUpdated = true;
    164a:	4d19      	ldr	r5, [pc, #100]	; (16b0 <ModemDiagUpdateDataBase+0xa0>)
    164c:	2601      	movs	r6, #1
    164e:	462c      	mov	r4, r5
    1650:	f804 6b18 	strb.w	r6, [r4], #24
			DEBUG_PRINT("Retrieved the Modem serial Number");
    1654:	4817      	ldr	r0, [pc, #92]	; (16b4 <ModemDiagUpdateDataBase+0xa4>)
    1656:	4b18      	ldr	r3, [pc, #96]	; (16b8 <ModemDiagUpdateDataBase+0xa8>)
    1658:	4798      	blx	r3
			SerialDebugPrint(atKgsnResponseData,sizeof(atKgsnResponseData));
    165a:	210f      	movs	r1, #15
    165c:	4620      	mov	r0, r4
    165e:	4c17      	ldr	r4, [pc, #92]	; (16bc <ModemDiagUpdateDataBase+0xac>)
    1660:	47a0      	blx	r4
			SerialDebugPrint("\r\n",2);
    1662:	2102      	movs	r1, #2
    1664:	4816      	ldr	r0, [pc, #88]	; (16c0 <ModemDiagUpdateDataBase+0xb0>)
    1666:	47a0      	blx	r4
			bModemDiagDataBaseUpdated = true;
    1668:	702e      	strb	r6, [r5, #0]
    166a:	bd70      	pop	{r4, r5, r6, pc}
        	memcpy(atResponseData,buffer,sizeof(atResponseData));
    166c:	4b10      	ldr	r3, [pc, #64]	; (16b0 <ModemDiagUpdateDataBase+0xa0>)
    166e:	1d18      	adds	r0, r3, #4
    1670:	8821      	ldrh	r1, [r4, #0]
    1672:	78a2      	ldrb	r2, [r4, #2]
    1674:	8099      	strh	r1, [r3, #4]
    1676:	7082      	strb	r2, [r0, #2]
        	SerialDebugPrint(atResponseData,sizeof(atResponseData));
    1678:	2103      	movs	r1, #3
    167a:	4c10      	ldr	r4, [pc, #64]	; (16bc <ModemDiagUpdateDataBase+0xac>)
    167c:	47a0      	blx	r4
			SerialDebugPrint("\r\n",2);
    167e:	2102      	movs	r1, #2
    1680:	480f      	ldr	r0, [pc, #60]	; (16c0 <ModemDiagUpdateDataBase+0xb0>)
    1682:	47a0      	blx	r4
        break;
    1684:	bd70      	pop	{r4, r5, r6, pc}
        	memcpy(atCgsnResponseData,buffer,sizeof(atCgsnResponseData));
    1686:	4e0a      	ldr	r6, [pc, #40]	; (16b0 <ModemDiagUpdateDataBase+0xa0>)
    1688:	f106 0508 	add.w	r5, r6, #8
    168c:	6800      	ldr	r0, [r0, #0]
    168e:	6861      	ldr	r1, [r4, #4]
    1690:	68a2      	ldr	r2, [r4, #8]
    1692:	68e3      	ldr	r3, [r4, #12]
    1694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
        	DEBUG_PRINT("Retrieved the Modem IMEI Number");
    1696:	480b      	ldr	r0, [pc, #44]	; (16c4 <ModemDiagUpdateDataBase+0xb4>)
    1698:	4b07      	ldr	r3, [pc, #28]	; (16b8 <ModemDiagUpdateDataBase+0xa8>)
    169a:	4798      	blx	r3
        	SerialDebugPrint(atCgsnResponseData,sizeof(atCgsnResponseData));
    169c:	2110      	movs	r1, #16
    169e:	f106 0008 	add.w	r0, r6, #8
    16a2:	4c06      	ldr	r4, [pc, #24]	; (16bc <ModemDiagUpdateDataBase+0xac>)
    16a4:	47a0      	blx	r4
			SerialDebugPrint("\r\n",2);
    16a6:	2102      	movs	r1, #2
    16a8:	4805      	ldr	r0, [pc, #20]	; (16c0 <ModemDiagUpdateDataBase+0xb0>)
    16aa:	47a0      	blx	r4
        break;
    16ac:	bd70      	pop	{r4, r5, r6, pc}
    16ae:	bf00      	nop
    16b0:	20000200 	.word	0x20000200
    16b4:	00007780 	.word	0x00007780
    16b8:	00001be1 	.word	0x00001be1
    16bc:	00001b9d 	.word	0x00001b9d
    16c0:	00007924 	.word	0x00007924
    16c4:	00007760 	.word	0x00007760

000016c8 <isModemDiagDataBaseUpdated>:
*
********************************************************************************/
bool isModemDiagDataBaseUpdated(void)
{
	return bModemDiagDataBaseUpdated;
}
    16c8:	4b01      	ldr	r3, [pc, #4]	; (16d0 <isModemDiagDataBaseUpdated+0x8>)
    16ca:	7818      	ldrb	r0, [r3, #0]
    16cc:	4770      	bx	lr
    16ce:	bf00      	nop
    16d0:	20000200 	.word	0x20000200

000016d4 <getModemPowerStatus>:
*
********************************************************************************/
MODEM_POWER_STATES_T getModemPowerStatus(void)
{
    return ModemPwrState;
}
    16d4:	4b01      	ldr	r3, [pc, #4]	; (16dc <getModemPowerStatus+0x8>)
    16d6:	7818      	ldrb	r0, [r3, #0]
    16d8:	4770      	bx	lr
    16da:	bf00      	nop
    16dc:	2000022c 	.word	0x2000022c

000016e0 <modemPowerStateInit>:
* DESCRIPTION: Initializes the Modem Power State Machines
*
********************************************************************************/
void modemPowerStateInit(void)
{
    ModemPwrState = MDM_PWR_SHUTDOWN;
    16e0:	4b03      	ldr	r3, [pc, #12]	; (16f0 <modemPowerStateInit+0x10>)
    16e2:	2200      	movs	r2, #0
    16e4:	701a      	strb	r2, [r3, #0]
    ModemPwrOnSubState = MDM_PWR_ALL_SIG_INIT;
    16e6:	705a      	strb	r2, [r3, #1]
    ModemResetSubState = MDM_PWR_RESET_DEASSERT;
    16e8:	2201      	movs	r2, #1
    16ea:	709a      	strb	r2, [r3, #2]
    ModemForcedOffSubState = MDM_PWR_FORCED_OFF_CMPLTD;
    16ec:	70da      	strb	r2, [r3, #3]
    16ee:	4770      	bx	lr
    16f0:	2000022c 	.word	0x2000022c

000016f4 <modemPowerSchedule>:
*
* DESCRIPTION: Modem Power - Main State Machine Function
*
********************************************************************************/
void modemPowerSchedule(void)
{
    16f4:	b538      	push	{r3, r4, r5, lr}
    const TickType_t ModemSigInitDelay = pdMS_TO_TICKS(500UL);
    const TickType_t ModemOnBurstDelay = pdMS_TO_TICKS(50UL);
    const TickType_t ModemOnWaitDelay = pdMS_TO_TICKS(3000UL);
    const TickType_t ModemResetWaitDelay = pdMS_TO_TICKS(25UL);

    switch(ModemPwrState)
    16f6:	4b5d      	ldr	r3, [pc, #372]	; (186c <modemPowerSchedule+0x178>)
    16f8:	781b      	ldrb	r3, [r3, #0]
    16fa:	2b06      	cmp	r3, #6
    16fc:	f000 8089 	beq.w	1812 <modemPowerSchedule+0x11e>
    1700:	2b07      	cmp	r3, #7
    1702:	d054      	beq.n	17ae <modemPowerSchedule+0xba>
    1704:	b103      	cbz	r3, 1708 <modemPowerSchedule+0x14>
    1706:	bd38      	pop	{r3, r4, r5, pc}
        case MDM_PWR_SHUTDOWN:
        {
            /* Turn on the HL7588 modem by providing an active low 
             * signal at POWER_ON_N pin of modem.
             */
            switch(ModemPwrOnSubState)
    1708:	4b58      	ldr	r3, [pc, #352]	; (186c <modemPowerSchedule+0x178>)
    170a:	785b      	ldrb	r3, [r3, #1]
    170c:	2b03      	cmp	r3, #3
    170e:	d8fa      	bhi.n	1706 <modemPowerSchedule+0x12>
    1710:	e8df f003 	tbb	[pc, r3]
    1714:	49413502 	.word	0x49413502
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1718:	4b55      	ldr	r3, [pc, #340]	; (1870 <modemPowerSchedule+0x17c>)
    171a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    171e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1722:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    1726:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    172a:	4c52      	ldr	r4, [pc, #328]	; (1874 <modemPowerSchedule+0x180>)
    172c:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1730:	f893 00d0 	ldrb.w	r0, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
    1734:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1738:	f883 00d0 	strb.w	r0, [r3, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    173c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1740:	f44f 2500 	mov.w	r5, #524288	; 0x80000
    1744:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1746:	6299      	str	r1, [r3, #40]	; 0x28
    1748:	484b      	ldr	r0, [pc, #300]	; (1878 <modemPowerSchedule+0x184>)
    174a:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    174c:	f893 0053 	ldrb.w	r0, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    1750:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1754:	f883 0053 	strb.w	r0, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1758:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    175a:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    175c:	6299      	str	r1, [r3, #40]	; 0x28
    175e:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1760:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
    1764:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1768:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    176c:	615a      	str	r2, [r3, #20]

                    gpio_set_pin_direction(MODEM_DTR, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_DTR, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_DTR,false);

                    ModemPwrOnSubState = MDM_PWR_MDM_ON_SIG_LOW;
    176e:	2201      	movs	r2, #1
    1770:	4b3e      	ldr	r3, [pc, #248]	; (186c <modemPowerSchedule+0x178>)
    1772:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemSigInitDelay);
    1774:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    1778:	4b40      	ldr	r3, [pc, #256]	; (187c <modemPowerSchedule+0x188>)
    177a:	4798      	blx	r3
                }
                break;
    177c:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    177e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    1782:	4b3b      	ldr	r3, [pc, #236]	; (1870 <modemPowerSchedule+0x17c>)
    1784:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                case MDM_PWR_MDM_ON_SIG_LOW:
                {
                    /* Give a short 50 ms positive pulse on MODEM ON Pin */
                    gpio_set_pin_level(MODEM_ON,true);
                    ModemPwrOnSubState = MDM_PWR_MDM_ON_SIG_HIGH;
    1788:	2202      	movs	r2, #2
    178a:	4b38      	ldr	r3, [pc, #224]	; (186c <modemPowerSchedule+0x178>)
    178c:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemOnBurstDelay);
    178e:	2032      	movs	r0, #50	; 0x32
    1790:	4b3a      	ldr	r3, [pc, #232]	; (187c <modemPowerSchedule+0x188>)
    1792:	4798      	blx	r3
                }
                break;
    1794:	bd38      	pop	{r3, r4, r5, pc}

                case MDM_PWR_MDM_ON_SIG_HIGH:
                {
                    /* Wait untill the modem is powered on */
                    ModemPwrOnSubState = MDM_PWR_ON_COMPLETED;
    1796:	2203      	movs	r2, #3
    1798:	4b34      	ldr	r3, [pc, #208]	; (186c <modemPowerSchedule+0x178>)
    179a:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemOnWaitDelay);
    179c:	f640 30b8 	movw	r0, #3000	; 0xbb8
    17a0:	4b36      	ldr	r3, [pc, #216]	; (187c <modemPowerSchedule+0x188>)
    17a2:	4798      	blx	r3
                }
                break;
    17a4:	bd38      	pop	{r3, r4, r5, pc}

                case MDM_PWR_ON_COMPLETED:
                {
                    //DEBUG_PRINT("Modem Powered On");
                    ModemPwrState = MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS;
    17a6:	2204      	movs	r2, #4
    17a8:	4b30      	ldr	r3, [pc, #192]	; (186c <modemPowerSchedule+0x178>)
    17aa:	701a      	strb	r2, [r3, #0]
                }
                break;
    17ac:	bd38      	pop	{r3, r4, r5, pc}
        }
        break;
                
        case MDM_PWR_RESET_MODEM:
        {
            switch(ModemResetSubState)
    17ae:	4b2f      	ldr	r3, [pc, #188]	; (186c <modemPowerSchedule+0x178>)
    17b0:	789b      	ldrb	r3, [r3, #2]
    17b2:	b113      	cbz	r3, 17ba <modemPowerSchedule+0xc6>
    17b4:	2b01      	cmp	r3, #1
    17b6:	d017      	beq.n	17e8 <modemPowerSchedule+0xf4>
    17b8:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    17ba:	4b2d      	ldr	r3, [pc, #180]	; (1870 <modemPowerSchedule+0x17c>)
    17bc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    17c0:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    17c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    17c6:	629a      	str	r2, [r3, #40]	; 0x28
    17c8:	4a2b      	ldr	r2, [pc, #172]	; (1878 <modemPowerSchedule+0x184>)
    17ca:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    17cc:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    17d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    17d4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    17d8:	6199      	str	r1, [r3, #24]
                case MDM_PWR_RESET_ASSERT:
                {
                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,true);
                    ModemResetSubState = MDM_PWR_RESET_DEASSERT;
    17da:	2201      	movs	r2, #1
    17dc:	4b23      	ldr	r3, [pc, #140]	; (186c <modemPowerSchedule+0x178>)
    17de:	709a      	strb	r2, [r3, #2]
                    vTaskDelay(ModemResetWaitDelay);
    17e0:	2019      	movs	r0, #25
    17e2:	4b26      	ldr	r3, [pc, #152]	; (187c <modemPowerSchedule+0x188>)
    17e4:	4798      	blx	r3
                }
                break;
    17e6:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    17e8:	4b21      	ldr	r3, [pc, #132]	; (1870 <modemPowerSchedule+0x17c>)
    17ea:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    17ee:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    17f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    17f4:	629a      	str	r2, [r3, #40]	; 0x28
    17f6:	4a20      	ldr	r2, [pc, #128]	; (1878 <modemPowerSchedule+0x184>)
    17f8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    17fa:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    17fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1802:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1806:	6159      	str	r1, [r3, #20]
                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,false);

                    /* Power On the Modem after reset */
                    ModemPwrState = MDM_PWR_SHUTDOWN;
    1808:	4b18      	ldr	r3, [pc, #96]	; (186c <modemPowerSchedule+0x178>)
    180a:	2200      	movs	r2, #0
    180c:	701a      	strb	r2, [r3, #0]
                    ModemPwrOnSubState = MDM_PWR_ALL_SIG_INIT;
    180e:	705a      	strb	r2, [r3, #1]
                }
                break;
    1810:	bd38      	pop	{r3, r4, r5, pc}
        }
        break;

        case MDM_PWR_FORCED_POWER_OFF:
        {
            switch(ModemForcedOffSubState)
    1812:	4b16      	ldr	r3, [pc, #88]	; (186c <modemPowerSchedule+0x178>)
    1814:	78db      	ldrb	r3, [r3, #3]
    1816:	2b00      	cmp	r3, #0
    1818:	f47f af75 	bne.w	1706 <modemPowerSchedule+0x12>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    181c:	4b14      	ldr	r3, [pc, #80]	; (1870 <modemPowerSchedule+0x17c>)
    181e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    1822:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1826:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    182a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    182e:	4a11      	ldr	r2, [pc, #68]	; (1874 <modemPowerSchedule+0x180>)
    1830:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1834:	f893 20d0 	ldrb.w	r2, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
    1838:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    183c:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1840:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1844:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    1848:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    184a:	6298      	str	r0, [r3, #40]	; 0x28
    184c:	4a0a      	ldr	r2, [pc, #40]	; (1878 <modemPowerSchedule+0x184>)
    184e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1850:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
    1854:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1858:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    185c:	6199      	str	r1, [r3, #24]
                    gpio_set_pin_level(MODEM_ON,false);

                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,true);
                    ModemForcedOffSubState = MDM_PWR_FORCED_OFF_CMPLTD;
    185e:	2201      	movs	r2, #1
    1860:	4b02      	ldr	r3, [pc, #8]	; (186c <modemPowerSchedule+0x178>)
    1862:	70da      	strb	r2, [r3, #3]
                    vTaskDelay(ModemResetWaitDelay);
    1864:	2019      	movs	r0, #25
    1866:	4b05      	ldr	r3, [pc, #20]	; (187c <modemPowerSchedule+0x188>)
    1868:	4798      	blx	r3
        break;
        
        default:
        break;
    }
}
    186a:	e74c      	b.n	1706 <modemPowerSchedule+0x12>
    186c:	2000022c 	.word	0x2000022c
    1870:	41008000 	.word	0x41008000
    1874:	c0000001 	.word	0xc0000001
    1878:	c0000008 	.word	0xc0000008
    187c:	0000563d 	.word	0x0000563d

00001880 <SystemAutoRestartTimerCallBack>:
        }
    }
}

static void SystemAutoRestartTimerCallBack(void* param)
{
    1880:	b508      	push	{r3, lr}
	SerialDebugPrint("Hourly System Restart timer expired. Rebooting the system.\r\n",60);
    1882:	213c      	movs	r1, #60	; 0x3c
    1884:	4802      	ldr	r0, [pc, #8]	; (1890 <SystemAutoRestartTimerCallBack+0x10>)
    1886:	4b03      	ldr	r3, [pc, #12]	; (1894 <SystemAutoRestartTimerCallBack+0x14>)
    1888:	4798      	blx	r3
	requestWatchDogForcedReset();
    188a:	4b03      	ldr	r3, [pc, #12]	; (1898 <SystemAutoRestartTimerCallBack+0x18>)
    188c:	4798      	blx	r3
    188e:	bd08      	pop	{r3, pc}
    1890:	000077a4 	.word	0x000077a4
    1894:	00001b9d 	.word	0x00001b9d
    1898:	00001da9 	.word	0x00001da9

0000189c <ModemProcessTask>:
{
    189c:	b570      	push	{r4, r5, r6, lr}
    189e:	b082      	sub	sp, #8
    modemPowerStateInit();
    18a0:	4b15      	ldr	r3, [pc, #84]	; (18f8 <ModemProcessTask+0x5c>)
    18a2:	4798      	blx	r3
    MdmConnect_HttpConnectionInit();
    18a4:	4b15      	ldr	r3, [pc, #84]	; (18fc <ModemProcessTask+0x60>)
    18a6:	4798      	blx	r3
    xAutoReloadHourlyTimer = xTimerCreate("HourlySystemRestartTimer",HOURLY_RESTART_TIMER_LOAD_VALUE,pdTRUE,0,SystemAutoRestartTimerCallBack);
    18a8:	4b15      	ldr	r3, [pc, #84]	; (1900 <ModemProcessTask+0x64>)
    18aa:	9300      	str	r3, [sp, #0]
    18ac:	2300      	movs	r3, #0
    18ae:	2201      	movs	r2, #1
    18b0:	4914      	ldr	r1, [pc, #80]	; (1904 <ModemProcessTask+0x68>)
    18b2:	4815      	ldr	r0, [pc, #84]	; (1908 <ModemProcessTask+0x6c>)
    18b4:	4c15      	ldr	r4, [pc, #84]	; (190c <ModemProcessTask+0x70>)
    18b6:	47a0      	blx	r4
    if(xAutoReloadHourlyTimer != NULL)
    18b8:	b178      	cbz	r0, 18da <ModemProcessTask+0x3e>
    18ba:	4604      	mov	r4, r0
    	if(pdPASS == xTimerStart(xAutoReloadHourlyTimer,0))
    18bc:	4b14      	ldr	r3, [pc, #80]	; (1910 <ModemProcessTask+0x74>)
    18be:	4798      	blx	r3
    18c0:	2300      	movs	r3, #0
    18c2:	9300      	str	r3, [sp, #0]
    18c4:	4602      	mov	r2, r0
    18c6:	2101      	movs	r1, #1
    18c8:	4620      	mov	r0, r4
    18ca:	4c12      	ldr	r4, [pc, #72]	; (1914 <ModemProcessTask+0x78>)
    18cc:	47a0      	blx	r4
    18ce:	2801      	cmp	r0, #1
    18d0:	d103      	bne.n	18da <ModemProcessTask+0x3e>
    		SerialDebugPrint("Hourly Modem Restart timer is started.\r\n",40);
    18d2:	2128      	movs	r1, #40	; 0x28
    18d4:	4810      	ldr	r0, [pc, #64]	; (1918 <ModemProcessTask+0x7c>)
    18d6:	4b11      	ldr	r3, [pc, #68]	; (191c <ModemProcessTask+0x80>)
    18d8:	4798      	blx	r3
        modemPowerSchedule();
    18da:	4d11      	ldr	r5, [pc, #68]	; (1920 <ModemProcessTask+0x84>)
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    18dc:	4c11      	ldr	r4, [pc, #68]	; (1924 <ModemProcessTask+0x88>)
            MdmConnect_HttpConnectionSchedule();
    18de:	4e12      	ldr	r6, [pc, #72]	; (1928 <ModemProcessTask+0x8c>)
        modemPowerSchedule();
    18e0:	47a8      	blx	r5
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    18e2:	47a0      	blx	r4
    18e4:	2804      	cmp	r0, #4
    18e6:	d1fb      	bne.n	18e0 <ModemProcessTask+0x44>
            MdmConnect_HttpConnectionSchedule();
    18e8:	47b0      	blx	r6
			kickWatchDog();
    18ea:	4b10      	ldr	r3, [pc, #64]	; (192c <ModemProcessTask+0x90>)
    18ec:	4798      	blx	r3
            vTaskDelay(xDelayMs);
    18ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
    18f2:	4b0f      	ldr	r3, [pc, #60]	; (1930 <ModemProcessTask+0x94>)
    18f4:	4798      	blx	r3
    18f6:	e7f3      	b.n	18e0 <ModemProcessTask+0x44>
    18f8:	000016e1 	.word	0x000016e1
    18fc:	000005b1 	.word	0x000005b1
    1900:	00001881 	.word	0x00001881
    1904:	0036ee80 	.word	0x0036ee80
    1908:	000077e4 	.word	0x000077e4
    190c:	00005dfd 	.word	0x00005dfd
    1910:	00005351 	.word	0x00005351
    1914:	00005e51 	.word	0x00005e51
    1918:	00007800 	.word	0x00007800
    191c:	00001b9d 	.word	0x00001b9d
    1920:	000016f5 	.word	0x000016f5
    1924:	000016d5 	.word	0x000016d5
    1928:	00000c89 	.word	0x00000c89
    192c:	00001d69 	.word	0x00001d69
    1930:	0000563d 	.word	0x0000563d

00001934 <modemResponseHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void modemResponseHandler(AT_CMD_TYPE cmd,uint8_t* response, uint16_t length)
{
    1934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1936:	4607      	mov	r7, r0
    1938:	460c      	mov	r4, r1
    193a:	4615      	mov	r5, r2
	BaseType_t CmdResponseQueuePushStatus;
	const TickType_t QueuePushDelayMs = pdMS_TO_TICKS(100UL);
    getModemCommandData(cmd,&cmdData);
    193c:	4923      	ldr	r1, [pc, #140]	; (19cc <modemResponseHandler+0x98>)
    193e:	4b24      	ldr	r3, [pc, #144]	; (19d0 <modemResponseHandler+0x9c>)
    1940:	4798      	blx	r3

    if(response != NULL)
    1942:	2c00      	cmp	r4, #0
    1944:	d03e      	beq.n	19c4 <modemResponseHandler+0x90>
    {
        switch (cmdData.cmdSet)
    1946:	4b21      	ldr	r3, [pc, #132]	; (19cc <modemResponseHandler+0x98>)
    1948:	785b      	ldrb	r3, [r3, #1]
    194a:	b113      	cbz	r3, 1952 <modemResponseHandler+0x1e>
    194c:	2b01      	cmp	r3, #1
    194e:	d016      	beq.n	197e <modemResponseHandler+0x4a>
    1950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        {
            case AT_CMD_SET_DIAGNOSTICS:
            {
            	cmdResponse.atCmd = cmd;
    1952:	4e1e      	ldr	r6, [pc, #120]	; (19cc <modemResponseHandler+0x98>)
    1954:	7537      	strb	r7, [r6, #20]
            	cmdResponse.length = length;
    1956:	82f5      	strh	r5, [r6, #22]
            	memset(responseBuffer,0,700);
    1958:	f106 071c 	add.w	r7, r6, #28
    195c:	f44f 722f 	mov.w	r2, #700	; 0x2bc
    1960:	2100      	movs	r1, #0
    1962:	4638      	mov	r0, r7
    1964:	4b1b      	ldr	r3, [pc, #108]	; (19d4 <modemResponseHandler+0xa0>)
    1966:	4798      	blx	r3
            	memcpy(responseBuffer,response,length);
    1968:	462a      	mov	r2, r5
    196a:	4621      	mov	r1, r4
    196c:	4638      	mov	r0, r7
    196e:	4b1a      	ldr	r3, [pc, #104]	; (19d8 <modemResponseHandler+0xa4>)
    1970:	4798      	blx	r3
            	ModemDiagUpdateDataBase(responseBuffer,&cmdResponse);
    1972:	f106 0114 	add.w	r1, r6, #20
    1976:	4638      	mov	r0, r7
    1978:	4b18      	ldr	r3, [pc, #96]	; (19dc <modemResponseHandler+0xa8>)
    197a:	4798      	blx	r3
				cmd = CMD_AT_MAX;
            }
            break;
    197c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

            case AT_CMD_SET_CONNECTION:
            {
                if (uxQueueMessagesWaiting(CmdResponseQueue) == 0)
    197e:	4b18      	ldr	r3, [pc, #96]	; (19e0 <modemResponseHandler+0xac>)
    1980:	6818      	ldr	r0, [r3, #0]
    1982:	4b18      	ldr	r3, [pc, #96]	; (19e4 <modemResponseHandler+0xb0>)
    1984:	4798      	blx	r3
    1986:	b9c8      	cbnz	r0, 19bc <modemResponseHandler+0x88>
                {
                	cmdResponse.atCmd = cmd;
    1988:	4e10      	ldr	r6, [pc, #64]	; (19cc <modemResponseHandler+0x98>)
    198a:	7537      	strb	r7, [r6, #20]
                	cmdResponse.length = length;
    198c:	82f5      	strh	r5, [r6, #22]
                	cmdResponse.response = (uint8_t*)pvPortMalloc((length)*(sizeof(uint8_t)));
    198e:	4628      	mov	r0, r5
    1990:	4b15      	ldr	r3, [pc, #84]	; (19e8 <modemResponseHandler+0xb4>)
    1992:	4798      	blx	r3
    1994:	61b0      	str	r0, [r6, #24]

                	if(cmdResponse.response != NULL)
    1996:	b1c0      	cbz	r0, 19ca <modemResponseHandler+0x96>
                	{
                		memcpy(cmdResponse.response,response,length);
    1998:	462a      	mov	r2, r5
    199a:	4621      	mov	r1, r4
    199c:	4b0e      	ldr	r3, [pc, #56]	; (19d8 <modemResponseHandler+0xa4>)
    199e:	4798      	blx	r3
                		CmdResponseQueuePushStatus = xQueueSendToBack(CmdResponseQueue, &cmdResponse, QueuePushDelayMs);
    19a0:	2300      	movs	r3, #0
    19a2:	2264      	movs	r2, #100	; 0x64
    19a4:	f106 0114 	add.w	r1, r6, #20
    19a8:	480d      	ldr	r0, [pc, #52]	; (19e0 <modemResponseHandler+0xac>)
    19aa:	6800      	ldr	r0, [r0, #0]
    19ac:	4c0f      	ldr	r4, [pc, #60]	; (19ec <modemResponseHandler+0xb8>)
    19ae:	47a0      	blx	r4

                		if(CmdResponseQueuePushStatus == pdPASS)
    19b0:	2801      	cmp	r0, #1
    19b2:	d00a      	beq.n	19ca <modemResponseHandler+0x96>
                		{
                			//DEBUG_PRINT("Successfully posted connection Response to Queue");
                		}
                		else
                		{
                			DEBUG_PRINT("Failed to post the connection Response to Queue");
    19b4:	480e      	ldr	r0, [pc, #56]	; (19f0 <modemResponseHandler+0xbc>)
    19b6:	4b0f      	ldr	r3, [pc, #60]	; (19f4 <modemResponseHandler+0xc0>)
    19b8:	4798      	blx	r3
    19ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                		}
                	}
                }
                else
                {
                	DEBUG_PRINT("Error : Command Response Queue is not empty");
    19bc:	480e      	ldr	r0, [pc, #56]	; (19f8 <modemResponseHandler+0xc4>)
    19be:	4b0d      	ldr	r3, [pc, #52]	; (19f4 <modemResponseHandler+0xc0>)
    19c0:	4798      	blx	r3
    19c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                break;
        }
    }
    else
    {
    	DEBUG_PRINT("ERROR: Received an empty response string in command response handler");
    19c4:	480d      	ldr	r0, [pc, #52]	; (19fc <modemResponseHandler+0xc8>)
    19c6:	4b0b      	ldr	r3, [pc, #44]	; (19f4 <modemResponseHandler+0xc0>)
    19c8:	4798      	blx	r3
    19ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19cc:	20000230 	.word	0x20000230
    19d0:	00000361 	.word	0x00000361
    19d4:	000061e1 	.word	0x000061e1
    19d8:	00006197 	.word	0x00006197
    19dc:	00001611 	.word	0x00001611
    19e0:	20003460 	.word	0x20003460
    19e4:	00004f79 	.word	0x00004f79
    19e8:	00004505 	.word	0x00004505
    19ec:	00004901 	.word	0x00004901
    19f0:	0000782c 	.word	0x0000782c
    19f4:	00001be1 	.word	0x00001be1
    19f8:	0000785c 	.word	0x0000785c
    19fc:	00007888 	.word	0x00007888

00001a00 <ModemRxTask>:
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/queue.h"
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/projdefs.h"
#include "Apps/Tasks/ModemTask/include/ModemCmdParser.h"

void ModemRxTask( void *ModemTaskParam)
{
    1a00:	b570      	push	{r4, r5, r6, lr}
    1a02:	b086      	sub	sp, #24

	while(1)
	{
		/* Wait to receive a notification sent directly to this task from the
		interrupt handler. */
		xResult = xTaskNotifyWait(0,ULONG_MAX,&atCmd,portMAX_DELAY);
    1a04:	4c0d      	ldr	r4, [pc, #52]	; (1a3c <ModemRxTask+0x3c>)
		
		if(xResult == pdPASS)
		{
			getModemCommandData(atCmd, &cmdData);
    1a06:	4e0e      	ldr	r6, [pc, #56]	; (1a40 <ModemRxTask+0x40>)
			//DEBUG_PRINT("Notification Received to Rx Task from ISR");

			if(false != mdmParser_solicitedCmdParser(cmdData.AtCmd))
    1a08:	4d0e      	ldr	r5, [pc, #56]	; (1a44 <ModemRxTask+0x44>)
    1a0a:	e001      	b.n	1a10 <ModemRxTask+0x10>
		{
			/* If this part of the function is reached then an interrupt did not
			arrive within the expected time, and (in a real application) it may
			be necessary to perform some error recovery operations. */
		}
		kickWatchDog();
    1a0c:	4b0e      	ldr	r3, [pc, #56]	; (1a48 <ModemRxTask+0x48>)
    1a0e:	4798      	blx	r3
		xResult = xTaskNotifyWait(0,ULONG_MAX,&atCmd,portMAX_DELAY);
    1a10:	f04f 33ff 	mov.w	r3, #4294967295
    1a14:	f10d 0217 	add.w	r2, sp, #23
    1a18:	4619      	mov	r1, r3
    1a1a:	2000      	movs	r0, #0
    1a1c:	47a0      	blx	r4
		if(xResult == pdPASS)
    1a1e:	2801      	cmp	r0, #1
    1a20:	d1f4      	bne.n	1a0c <ModemRxTask+0xc>
			getModemCommandData(atCmd, &cmdData);
    1a22:	4669      	mov	r1, sp
    1a24:	f89d 0017 	ldrb.w	r0, [sp, #23]
    1a28:	47b0      	blx	r6
			if(false != mdmParser_solicitedCmdParser(cmdData.AtCmd))
    1a2a:	f89d 0000 	ldrb.w	r0, [sp]
    1a2e:	47a8      	blx	r5
    1a30:	2800      	cmp	r0, #0
    1a32:	d1eb      	bne.n	1a0c <ModemRxTask+0xc>
				DEBUG_PRINT("ERROR: Command Parsing Failed");
    1a34:	4805      	ldr	r0, [pc, #20]	; (1a4c <ModemRxTask+0x4c>)
    1a36:	4b06      	ldr	r3, [pc, #24]	; (1a50 <ModemRxTask+0x50>)
    1a38:	4798      	blx	r3
    1a3a:	e7e7      	b.n	1a0c <ModemRxTask+0xc>
    1a3c:	00005b3d 	.word	0x00005b3d
    1a40:	00000361 	.word	0x00000361
    1a44:	0000045d 	.word	0x0000045d
    1a48:	00001d69 	.word	0x00001d69
    1a4c:	000078d0 	.word	0x000078d0
    1a50:	00001be1 	.word	0x00001be1

00001a54 <ModemTxTask>:
*
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
void ModemTxTask( void *ModemTaskParam)
{
    1a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TickType_t xDelayMs = pdMS_TO_TICKS(100UL);
	xSemaphoreGive(AtTxQueueLoadSemaphore);
    1a56:	2300      	movs	r3, #0
    1a58:	461a      	mov	r2, r3
    1a5a:	4619      	mov	r1, r3
    1a5c:	481f      	ldr	r0, [pc, #124]	; (1adc <ModemTxTask+0x88>)
    1a5e:	6800      	ldr	r0, [r0, #0]
    1a60:	4c1f      	ldr	r4, [pc, #124]	; (1ae0 <ModemTxTask+0x8c>)
    1a62:	47a0      	blx	r4
	while(1)
	{
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    1a64:	4c1f      	ldr	r4, [pc, #124]	; (1ae4 <ModemTxTask+0x90>)
	
	if (uxQueueMessagesWaiting(AtTransmitQueue) != 0)
	{
		if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
		{
			xResult = xQueueReceive( AtTransmitQueue, &AtTxQueueReceivedData, xMaxExpectedBlockTime);
    1a66:	4d20      	ldr	r5, [pc, #128]	; (1ae8 <ModemTxTask+0x94>)
** Description:        Transmits Data to Modem
**
**===========================================================================*/
static void ModemTx_SendCommandToModem(AT_CMD_TYPE atCmd)
{
	getModemCommandData(atCmd, &ModemCmdData);
    1a68:	f105 0608 	add.w	r6, r5, #8
    1a6c:	e004      	b.n	1a78 <ModemTxTask+0x24>
			kickWatchDog();
    1a6e:	4b1f      	ldr	r3, [pc, #124]	; (1aec <ModemTxTask+0x98>)
    1a70:	4798      	blx	r3
			vTaskDelay(xDelayMs);
    1a72:	2064      	movs	r0, #100	; 0x64
    1a74:	4b1e      	ldr	r3, [pc, #120]	; (1af0 <ModemTxTask+0x9c>)
    1a76:	4798      	blx	r3
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
    1a78:	47a0      	blx	r4
    1a7a:	2804      	cmp	r0, #4
    1a7c:	d1fc      	bne.n	1a78 <ModemTxTask+0x24>
	if (uxQueueMessagesWaiting(AtTransmitQueue) != 0)
    1a7e:	4b1d      	ldr	r3, [pc, #116]	; (1af4 <ModemTxTask+0xa0>)
    1a80:	6818      	ldr	r0, [r3, #0]
    1a82:	4b1d      	ldr	r3, [pc, #116]	; (1af8 <ModemTxTask+0xa4>)
    1a84:	4798      	blx	r3
    1a86:	2800      	cmp	r0, #0
    1a88:	d0f1      	beq.n	1a6e <ModemTxTask+0x1a>
		if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
    1a8a:	2100      	movs	r1, #0
    1a8c:	4b13      	ldr	r3, [pc, #76]	; (1adc <ModemTxTask+0x88>)
    1a8e:	6818      	ldr	r0, [r3, #0]
    1a90:	4b1a      	ldr	r3, [pc, #104]	; (1afc <ModemTxTask+0xa8>)
    1a92:	4798      	blx	r3
    1a94:	2801      	cmp	r0, #1
    1a96:	d1ea      	bne.n	1a6e <ModemTxTask+0x1a>
			xResult = xQueueReceive( AtTransmitQueue, &AtTxQueueReceivedData, xMaxExpectedBlockTime);
    1a98:	2264      	movs	r2, #100	; 0x64
    1a9a:	4629      	mov	r1, r5
    1a9c:	4b15      	ldr	r3, [pc, #84]	; (1af4 <ModemTxTask+0xa0>)
    1a9e:	6818      	ldr	r0, [r3, #0]
    1aa0:	4b17      	ldr	r3, [pc, #92]	; (1b00 <ModemTxTask+0xac>)
    1aa2:	4798      	blx	r3
			if(xResult == pdPASS)
    1aa4:	2801      	cmp	r0, #1
    1aa6:	d1e2      	bne.n	1a6e <ModemTxTask+0x1a>
				ModemTx_SendCommandToModem(AtTxQueueReceivedData.atCmd);
    1aa8:	786f      	ldrb	r7, [r5, #1]
	getModemCommandData(atCmd, &ModemCmdData);
    1aaa:	4631      	mov	r1, r6
    1aac:	4638      	mov	r0, r7
    1aae:	4b15      	ldr	r3, [pc, #84]	; (1b04 <ModemTxTask+0xb0>)
    1ab0:	4798      	blx	r3
	mdmCtrlr_FlushRxBuffer();
    1ab2:	4b15      	ldr	r3, [pc, #84]	; (1b08 <ModemTxTask+0xb4>)
    1ab4:	4798      	blx	r3
	mdmCtrlr_SendDataToModem(ModemCmdData.AtString,ModemCmdData.CmdLength);
    1ab6:	7c29      	ldrb	r1, [r5, #16]
    1ab8:	68e8      	ldr	r0, [r5, #12]
    1aba:	4b14      	ldr	r3, [pc, #80]	; (1b0c <ModemTxTask+0xb8>)
    1abc:	4798      	blx	r3
	mdmParser_SetLastSentAtCommand(atCmd);
    1abe:	4638      	mov	r0, r7
    1ac0:	4b13      	ldr	r3, [pc, #76]	; (1b10 <ModemTxTask+0xbc>)
    1ac2:	4798      	blx	r3
	mdmParser_SetLastCmdProcessed(false);
    1ac4:	2000      	movs	r0, #0
    1ac6:	4b13      	ldr	r3, [pc, #76]	; (1b14 <ModemTxTask+0xc0>)
    1ac8:	4798      	blx	r3
				xSemaphoreGive(AtTxQueueLoadSemaphore);				
    1aca:	2300      	movs	r3, #0
    1acc:	461a      	mov	r2, r3
    1ace:	4619      	mov	r1, r3
    1ad0:	4802      	ldr	r0, [pc, #8]	; (1adc <ModemTxTask+0x88>)
    1ad2:	6800      	ldr	r0, [r0, #0]
    1ad4:	4f02      	ldr	r7, [pc, #8]	; (1ae0 <ModemTxTask+0x8c>)
    1ad6:	47b8      	blx	r7
    1ad8:	e7c9      	b.n	1a6e <ModemTxTask+0x1a>
    1ada:	bf00      	nop
    1adc:	2000348c 	.word	0x2000348c
    1ae0:	00004901 	.word	0x00004901
    1ae4:	000016d5 	.word	0x000016d5
    1ae8:	2000050c 	.word	0x2000050c
    1aec:	00001d69 	.word	0x00001d69
    1af0:	0000563d 	.word	0x0000563d
    1af4:	20003484 	.word	0x20003484
    1af8:	00004f79 	.word	0x00004f79
    1afc:	00004d99 	.word	0x00004d99
    1b00:	00004c11 	.word	0x00004c11
    1b04:	00000361 	.word	0x00000361
    1b08:	0000142d 	.word	0x0000142d
    1b0c:	000013b1 	.word	0x000013b1
    1b10:	00000559 	.word	0x00000559
    1b14:	0000054d 	.word	0x0000054d

00001b18 <usart_async_write>:
 *  Author: anilj
 */ 
#include "Apps/UartDriver/include/UartDriver.h"
uint8_t TxBuf[10] = {0};
int32_t usart_async_write(struct _usart_async_device *const device,const uint8_t *const buf, const uint16_t length)
{
    1b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1b1c:	4604      	mov	r4, r0
    1b1e:	460e      	mov	r6, r1
    1b20:	4691      	mov	r9, r2
	uint32_t offset = 0;
	
	while (!_usart_async_is_byte_sent(device));
    1b22:	4d0e      	ldr	r5, [pc, #56]	; (1b5c <usart_async_write+0x44>)
    1b24:	4620      	mov	r0, r4
    1b26:	47a8      	blx	r5
    1b28:	2800      	cmp	r0, #0
    1b2a:	d0fb      	beq.n	1b24 <usart_async_write+0xc>
    1b2c:	3e01      	subs	r6, #1
    1b2e:	f8df 8030 	ldr.w	r8, [pc, #48]	; 1b60 <usart_async_write+0x48>
    1b32:	2700      	movs	r7, #0
	
	do {
		TxBuf[offset] = buf[offset];
		_usart_async_write_byte(device, buf[offset]);
    1b34:	f8df a02c 	ldr.w	sl, [pc, #44]	; 1b64 <usart_async_write+0x4c>
		while (!_usart_async_is_byte_sent(device))
    1b38:	4d08      	ldr	r5, [pc, #32]	; (1b5c <usart_async_write+0x44>)
		TxBuf[offset] = buf[offset];
    1b3a:	7873      	ldrb	r3, [r6, #1]
    1b3c:	f808 3b01 	strb.w	r3, [r8], #1
		_usart_async_write_byte(device, buf[offset]);
    1b40:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    1b44:	4620      	mov	r0, r4
    1b46:	47d0      	blx	sl
		while (!_usart_async_is_byte_sent(device))
    1b48:	4620      	mov	r0, r4
    1b4a:	47a8      	blx	r5
    1b4c:	2800      	cmp	r0, #0
    1b4e:	d0fb      	beq.n	1b48 <usart_async_write+0x30>
		;
	} while (++offset < length);
    1b50:	3701      	adds	r7, #1
    1b52:	454f      	cmp	r7, r9
    1b54:	d3f1      	bcc.n	1b3a <usart_async_write+0x22>

	return (int32_t)offset;
}
    1b56:	4638      	mov	r0, r7
    1b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1b5c:	00003447 	.word	0x00003447
    1b60:	20000528 	.word	0x20000528
    1b64:	00003439 	.word	0x00003439

00001b68 <SerialDebugTxByteSentCallBack>:
    1b68:	2302      	movs	r3, #2
    1b6a:	7603      	strb	r3, [r0, #24]
    1b6c:	4770      	bx	lr

00001b6e <SerialDebugErrorCallBack>:
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    1b6e:	2380      	movs	r3, #128	; 0x80
    1b70:	7603      	strb	r3, [r0, #24]
    1b72:	4770      	bx	lr

00001b74 <SerialDebugPrintInit>:
	.usart_cb.rx_done_cb = NULL,
	.usart_cb.error_cb = SerialDebugErrorCallBack,
};

void SerialDebugPrintInit(void)
{
    1b74:	b510      	push	{r4, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&SERIAL_DEBUG_PRINT,SERCOM5);
    1b76:	4c05      	ldr	r4, [pc, #20]	; (1b8c <SerialDebugPrintInit+0x18>)
    1b78:	4905      	ldr	r1, [pc, #20]	; (1b90 <SerialDebugPrintInit+0x1c>)
    1b7a:	4620      	mov	r0, r4
    1b7c:	4b05      	ldr	r3, [pc, #20]	; (1b94 <SerialDebugPrintInit+0x20>)
    1b7e:	4798      	blx	r3
	{
		/* SERCOM5 initialization failed */	
	}
	
	/* Enable only the UART RX Interrupt */
	_usart_async_set_irq_state(&SERIAL_DEBUG_PRINT,USART_ASYNC_RX_DONE,true);
    1b80:	2201      	movs	r2, #1
    1b82:	4611      	mov	r1, r2
    1b84:	4620      	mov	r0, r4
    1b86:	4b04      	ldr	r3, [pc, #16]	; (1b98 <SerialDebugPrintInit+0x24>)
    1b88:	4798      	blx	r3
    1b8a:	bd10      	pop	{r4, pc}
    1b8c:	20000040 	.word	0x20000040
    1b90:	43000400 	.word	0x43000400
    1b94:	000033b1 	.word	0x000033b1
    1b98:	0000345d 	.word	0x0000345d

00001b9c <SerialDebugPrint>:
}


void SerialDebugPrint(const uint8_t *const dataToPrint,const uint16_t length)
{
    1b9c:	b570      	push	{r4, r5, r6, lr}
    1b9e:	4605      	mov	r5, r0
    1ba0:	460e      	mov	r6, r1
	_usart_async_enable(&SERIAL_DEBUG_PRINT);
    1ba2:	4c05      	ldr	r4, [pc, #20]	; (1bb8 <SerialDebugPrint+0x1c>)
    1ba4:	4620      	mov	r0, r4
    1ba6:	4b05      	ldr	r3, [pc, #20]	; (1bbc <SerialDebugPrint+0x20>)
    1ba8:	4798      	blx	r3
	
	usart_async_write(&SERIAL_DEBUG_PRINT, dataToPrint, length);
    1baa:	4632      	mov	r2, r6
    1bac:	4629      	mov	r1, r5
    1bae:	4620      	mov	r0, r4
    1bb0:	4b03      	ldr	r3, [pc, #12]	; (1bc0 <SerialDebugPrint+0x24>)
    1bb2:	4798      	blx	r3
    1bb4:	bd70      	pop	{r4, r5, r6, pc}
    1bb6:	bf00      	nop
    1bb8:	20000040 	.word	0x20000040
    1bbc:	00003425 	.word	0x00003425
    1bc0:	00001b19 	.word	0x00001b19

00001bc4 <SerialDebugTxDoneCallBack>:
{
    1bc4:	b510      	push	{r4, lr}
    1bc6:	4604      	mov	r4, r0
	SerialDebugPrint((uint8_t*)"Tx serial Debug Done\r\n",22);
    1bc8:	2116      	movs	r1, #22
    1bca:	4803      	ldr	r0, [pc, #12]	; (1bd8 <SerialDebugTxDoneCallBack+0x14>)
    1bcc:	4b03      	ldr	r3, [pc, #12]	; (1bdc <SerialDebugTxDoneCallBack+0x18>)
    1bce:	4798      	blx	r3
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
    1bd0:	2301      	movs	r3, #1
    1bd2:	7623      	strb	r3, [r4, #24]
    1bd4:	bd10      	pop	{r4, pc}
    1bd6:	bf00      	nop
    1bd8:	000078f0 	.word	0x000078f0
    1bdc:	00001b9d 	.word	0x00001b9d

00001be0 <SerialStringPrint>:
}

static uint8_t strLength;
void SerialStringPrint(const uint8_t *const dataToPrint)
{
    1be0:	b570      	push	{r4, r5, r6, lr}
    1be2:	4604      	mov	r4, r0
	#ifdef DEBUG_ON
	const TickType_t printDelayMs = pdMS_TO_TICKS(1500UL);
	uint8_t* dbgBuffer = NULL;
	strLength = strlen(dataToPrint);
    1be4:	4b16      	ldr	r3, [pc, #88]	; (1c40 <SerialStringPrint+0x60>)
    1be6:	4798      	blx	r3
    1be8:	4b16      	ldr	r3, [pc, #88]	; (1c44 <SerialStringPrint+0x64>)
    1bea:	7018      	strb	r0, [r3, #0]

    if( xSemaphoreTake( DebugPrintMutex,printDelayMs) == pdTRUE )
    1bec:	f240 51dc 	movw	r1, #1500	; 0x5dc
    1bf0:	4b15      	ldr	r3, [pc, #84]	; (1c48 <SerialStringPrint+0x68>)
    1bf2:	6818      	ldr	r0, [r3, #0]
    1bf4:	4b15      	ldr	r3, [pc, #84]	; (1c4c <SerialStringPrint+0x6c>)
    1bf6:	4798      	blx	r3
    1bf8:	2801      	cmp	r0, #1
    1bfa:	d000      	beq.n	1bfe <SerialStringPrint+0x1e>
    1bfc:	bd70      	pop	{r4, r5, r6, pc}
    {
		dbgBuffer = (uint8_t*)pvPortMalloc((strLength)*(sizeof(uint8_t)));
    1bfe:	4e11      	ldr	r6, [pc, #68]	; (1c44 <SerialStringPrint+0x64>)
    1c00:	7830      	ldrb	r0, [r6, #0]
    1c02:	4b13      	ldr	r3, [pc, #76]	; (1c50 <SerialStringPrint+0x70>)
    1c04:	4798      	blx	r3
    1c06:	4605      	mov	r5, r0
    	memset(dbgBuffer,'\0',strLength);
    1c08:	7832      	ldrb	r2, [r6, #0]
    1c0a:	2100      	movs	r1, #0
    1c0c:	4b11      	ldr	r3, [pc, #68]	; (1c54 <SerialStringPrint+0x74>)
    1c0e:	4798      	blx	r3
    	sprintf((int8_t*)dbgBuffer,"%s %s",dataToPrint,"\r\n");
    1c10:	4b11      	ldr	r3, [pc, #68]	; (1c58 <SerialStringPrint+0x78>)
    1c12:	4622      	mov	r2, r4
    1c14:	4911      	ldr	r1, [pc, #68]	; (1c5c <SerialStringPrint+0x7c>)
    1c16:	4628      	mov	r0, r5
    1c18:	4c11      	ldr	r4, [pc, #68]	; (1c60 <SerialStringPrint+0x80>)
    1c1a:	47a0      	blx	r4
    	SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
    1c1c:	4628      	mov	r0, r5
    1c1e:	4b08      	ldr	r3, [pc, #32]	; (1c40 <SerialStringPrint+0x60>)
    1c20:	4798      	blx	r3
    1c22:	b281      	uxth	r1, r0
    1c24:	4628      	mov	r0, r5
    1c26:	4b0f      	ldr	r3, [pc, #60]	; (1c64 <SerialStringPrint+0x84>)
    1c28:	4798      	blx	r3
		vPortFree(dbgBuffer);
    1c2a:	4628      	mov	r0, r5
    1c2c:	4b0e      	ldr	r3, [pc, #56]	; (1c68 <SerialStringPrint+0x88>)
    1c2e:	4798      	blx	r3
    	xSemaphoreGive(DebugPrintMutex);
    1c30:	2300      	movs	r3, #0
    1c32:	461a      	mov	r2, r3
    1c34:	4619      	mov	r1, r3
    1c36:	4804      	ldr	r0, [pc, #16]	; (1c48 <SerialStringPrint+0x68>)
    1c38:	6800      	ldr	r0, [r0, #0]
    1c3a:	4c0c      	ldr	r4, [pc, #48]	; (1c6c <SerialStringPrint+0x8c>)
    1c3c:	47a0      	blx	r4
		
    }
	#endif
}
    1c3e:	e7dd      	b.n	1bfc <SerialStringPrint+0x1c>
    1c40:	000063c1 	.word	0x000063c1
    1c44:	20000532 	.word	0x20000532
    1c48:	20003488 	.word	0x20003488
    1c4c:	00004d99 	.word	0x00004d99
    1c50:	00004505 	.word	0x00004505
    1c54:	000061e1 	.word	0x000061e1
    1c58:	00007924 	.word	0x00007924
    1c5c:	00007914 	.word	0x00007914
    1c60:	00006369 	.word	0x00006369
    1c64:	00001b9d 	.word	0x00001b9d
    1c68:	000045d9 	.word	0x000045d9
    1c6c:	00004901 	.word	0x00004901

00001c70 <SERCOM5_2_Handler>:
/* UART Rx Interrupt Handler */ 
/*
 **** Just echo back the char entered on the serial terminal****
 */
void SERCOM5_2_Handler( void )
{
    1c70:	b538      	push	{r3, r4, r5, lr}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_RXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    1c72:	2204      	movs	r2, #4
    1c74:	4b0b      	ldr	r3, [pc, #44]	; (1ca4 <SERCOM5_2_Handler+0x34>)
    1c76:	761a      	strb	r2, [r3, #24]
	//SerialDebugPrint((uint8_t*)"Serial Rx Complete CallBack\r\n",19);
	hri_sercomusart_clear_interrupt_RXC_bit(SERCOM5);
	
	while (!_usart_async_is_byte_received(&SERIAL_DEBUG_PRINT));
    1c78:	4d0b      	ldr	r5, [pc, #44]	; (1ca8 <SERCOM5_2_Handler+0x38>)
    1c7a:	4c0c      	ldr	r4, [pc, #48]	; (1cac <SERCOM5_2_Handler+0x3c>)
    1c7c:	4628      	mov	r0, r5
    1c7e:	47a0      	blx	r4
    1c80:	2800      	cmp	r0, #0
    1c82:	d0fb      	beq.n	1c7c <SERCOM5_2_Handler+0xc>
	
	rcvdChar[0] = _usart_async_read_byte(&SERIAL_DEBUG_PRINT);
    1c84:	4808      	ldr	r0, [pc, #32]	; (1ca8 <SERCOM5_2_Handler+0x38>)
    1c86:	4b0a      	ldr	r3, [pc, #40]	; (1cb0 <SERCOM5_2_Handler+0x40>)
    1c88:	4798      	blx	r3
    1c8a:	490a      	ldr	r1, [pc, #40]	; (1cb4 <SERCOM5_2_Handler+0x44>)
    1c8c:	7008      	strb	r0, [r1, #0]
	rcvdChar[1] = '\0';
    1c8e:	2300      	movs	r3, #0
    1c90:	704b      	strb	r3, [r1, #1]
	sprintf((char*)printBuf,"%s",rcvdChar);
    1c92:	4c09      	ldr	r4, [pc, #36]	; (1cb8 <SERCOM5_2_Handler+0x48>)
    1c94:	4620      	mov	r0, r4
    1c96:	4b09      	ldr	r3, [pc, #36]	; (1cbc <SERCOM5_2_Handler+0x4c>)
    1c98:	4798      	blx	r3
	SerialDebugPrint(printBuf,sizeof(printBuf));
    1c9a:	2105      	movs	r1, #5
    1c9c:	4620      	mov	r0, r4
    1c9e:	4b08      	ldr	r3, [pc, #32]	; (1cc0 <SERCOM5_2_Handler+0x50>)
    1ca0:	4798      	blx	r3
    1ca2:	bd38      	pop	{r3, r4, r5, pc}
    1ca4:	43000400 	.word	0x43000400
    1ca8:	20000040 	.word	0x20000040
    1cac:	00003451 	.word	0x00003451
    1cb0:	0000343f 	.word	0x0000343f
    1cb4:	20003cac 	.word	0x20003cac
    1cb8:	20003cb0 	.word	0x20003cb0
    1cbc:	000063b1 	.word	0x000063b1
    1cc0:	00001b9d 	.word	0x00001b9d

00001cc4 <configureWatchDogTimeOut>:
*
* DESCRIPTION: Configure the system watch dog timout.
*
********************************************************************************/
void configureWatchDogTimeOut(WDT_TIMEOUT_TYPE type)
{
    1cc4:	b538      	push	{r3, r4, r5, lr}
	int32_t cfgstatus;
	
	cfgstatus =  wdt_set_timeout_period(&WDT_0, WDT_FREQ, cfgSystemWdt[type].timeOutValue);
    1cc6:	4b0a      	ldr	r3, [pc, #40]	; (1cf0 <configureWatchDogTimeOut+0x2c>)
    1cc8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1ccc:	8845      	ldrh	r5, [r0, #2]
 * \retval -2 Invalid timeout period.
 */
static inline int32_t wdt_set_timeout_period(struct wdt_descriptor *const wdt, const uint32_t clk_rate,
                                             const uint16_t timeout_period)
{
	ASSERT(wdt && wdt->dev.hw);
    1cce:	4c09      	ldr	r4, [pc, #36]	; (1cf4 <configureWatchDogTimeOut+0x30>)
    1cd0:	6820      	ldr	r0, [r4, #0]
    1cd2:	2279      	movs	r2, #121	; 0x79
    1cd4:	4908      	ldr	r1, [pc, #32]	; (1cf8 <configureWatchDogTimeOut+0x34>)
    1cd6:	3000      	adds	r0, #0
    1cd8:	bf18      	it	ne
    1cda:	2001      	movne	r0, #1
    1cdc:	4b07      	ldr	r3, [pc, #28]	; (1cfc <configureWatchDogTimeOut+0x38>)
    1cde:	4798      	blx	r3

	return _wdt_set_timeout_period(&wdt->dev, clk_rate, timeout_period);
    1ce0:	462a      	mov	r2, r5
    1ce2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    1ce6:	4620      	mov	r0, r4
    1ce8:	4b05      	ldr	r3, [pc, #20]	; (1d00 <configureWatchDogTimeOut+0x3c>)
    1cea:	4798      	blx	r3
    1cec:	bd38      	pop	{r3, r4, r5, pc}
    1cee:	bf00      	nop
    1cf0:	2000005c 	.word	0x2000005c
    1cf4:	20003d8c 	.word	0x20003d8c
    1cf8:	00007928 	.word	0x00007928
    1cfc:	00002931 	.word	0x00002931
    1d00:	00003dfd 	.word	0x00003dfd

00001d04 <enableWatchDogTimer>:
*
* DESCRIPTION: Enable the WDT
*
********************************************************************************/
void enableWatchDogTimer(void)
{
    1d04:	b510      	push	{r4, lr}
	configureWatchDogTimeOut(WDT_TIMEOUT_DELAYED);
    1d06:	2002      	movs	r0, #2
    1d08:	4b07      	ldr	r3, [pc, #28]	; (1d28 <enableWatchDogTimer+0x24>)
    1d0a:	4798      	blx	r3
 * \return Operation status of init
 * \retval 0  Completed sucessfully.
 */
static inline int32_t wdt_enable(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    1d0c:	4c07      	ldr	r4, [pc, #28]	; (1d2c <enableWatchDogTimer+0x28>)
    1d0e:	6820      	ldr	r0, [r4, #0]
    1d10:	2296      	movs	r2, #150	; 0x96
    1d12:	4907      	ldr	r1, [pc, #28]	; (1d30 <enableWatchDogTimer+0x2c>)
    1d14:	3000      	adds	r0, #0
    1d16:	bf18      	it	ne
    1d18:	2001      	movne	r0, #1
    1d1a:	4b06      	ldr	r3, [pc, #24]	; (1d34 <enableWatchDogTimer+0x30>)
    1d1c:	4798      	blx	r3

	return _wdt_enable(&wdt->dev);
    1d1e:	4620      	mov	r0, r4
    1d20:	4b05      	ldr	r3, [pc, #20]	; (1d38 <enableWatchDogTimer+0x34>)
    1d22:	4798      	blx	r3
    1d24:	bd10      	pop	{r4, pc}
    1d26:	bf00      	nop
    1d28:	00001cc5 	.word	0x00001cc5
    1d2c:	20003d8c 	.word	0x20003d8c
    1d30:	00007928 	.word	0x00007928
    1d34:	00002931 	.word	0x00002931
    1d38:	00003f19 	.word	0x00003f19

00001d3c <atmel_start_init>:
{
    1d3c:	b508      	push	{r3, lr}
    system_init();
    1d3e:	4b06      	ldr	r3, [pc, #24]	; (1d58 <atmel_start_init+0x1c>)
    1d40:	4798      	blx	r3
    delay_ms(1000);
    1d42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    1d46:	4b05      	ldr	r3, [pc, #20]	; (1d5c <atmel_start_init+0x20>)
    1d48:	4798      	blx	r3
    ForcedResetRequested = WDT_FORCED_RESET_OFF;
    1d4a:	2201      	movs	r2, #1
    1d4c:	4b04      	ldr	r3, [pc, #16]	; (1d60 <atmel_start_init+0x24>)
    1d4e:	731a      	strb	r2, [r3, #12]
    enableWatchDogTimer();
    1d50:	4b04      	ldr	r3, [pc, #16]	; (1d64 <atmel_start_init+0x28>)
    1d52:	4798      	blx	r3
    1d54:	bd08      	pop	{r3, pc}
    1d56:	bf00      	nop
    1d58:	000024e9 	.word	0x000024e9
    1d5c:	000026d9 	.word	0x000026d9
    1d60:	2000005c 	.word	0x2000005c
    1d64:	00001d05 	.word	0x00001d05

00001d68 <kickWatchDog>:
********************************************************************************/
int32_t kickWatchDog(void)
{	
	int32_t status = ERR_NONE;

	if(WDT_FORCED_RESET_OFF == ForcedResetRequested)
    1d68:	4b0a      	ldr	r3, [pc, #40]	; (1d94 <kickWatchDog+0x2c>)
    1d6a:	7b1b      	ldrb	r3, [r3, #12]
    1d6c:	2b01      	cmp	r3, #1
    1d6e:	d10d      	bne.n	1d8c <kickWatchDog+0x24>
{	
    1d70:	b510      	push	{r4, lr}
 * \return Operation status of init
 * \retval 0 Completed sucessfully.
 */
static inline int32_t wdt_feed(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    1d72:	4c09      	ldr	r4, [pc, #36]	; (1d98 <kickWatchDog+0x30>)
    1d74:	6820      	ldr	r0, [r4, #0]
    1d76:	22b3      	movs	r2, #179	; 0xb3
    1d78:	4908      	ldr	r1, [pc, #32]	; (1d9c <kickWatchDog+0x34>)
    1d7a:	3000      	adds	r0, #0
    1d7c:	bf18      	it	ne
    1d7e:	2001      	movne	r0, #1
    1d80:	4b07      	ldr	r3, [pc, #28]	; (1da0 <kickWatchDog+0x38>)
    1d82:	4798      	blx	r3

	return _wdt_feed(&wdt->dev);
    1d84:	4620      	mov	r0, r4
    1d86:	4b07      	ldr	r3, [pc, #28]	; (1da4 <kickWatchDog+0x3c>)
    1d88:	4798      	blx	r3
    1d8a:	bd10      	pop	{r4, pc}
	{
		status = wdt_feed(&WDT_0);
	}
	else
	{
		status = ERR_DENIED;
    1d8c:	f06f 0010 	mvn.w	r0, #16
	}

	return status;
    1d90:	4770      	bx	lr
    1d92:	bf00      	nop
    1d94:	2000005c 	.word	0x2000005c
    1d98:	20003d8c 	.word	0x20003d8c
    1d9c:	00007928 	.word	0x00007928
    1da0:	00002931 	.word	0x00002931
    1da4:	00003f55 	.word	0x00003f55

00001da8 <requestWatchDogForcedReset>:
* DESCRIPTION: Restart the WDT
*
********************************************************************************/
void requestWatchDogForcedReset(void)
{
	ForcedResetRequested = WDT_FORCED_RESET_ON;
    1da8:	2200      	movs	r2, #0
    1daa:	4b01      	ldr	r3, [pc, #4]	; (1db0 <requestWatchDogForcedReset+0x8>)
    1dac:	731a      	strb	r2, [r3, #12]
    1dae:	4770      	bx	lr
    1db0:	2000005c 	.word	0x2000005c

00001db4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1db4:	e7fe      	b.n	1db4 <Dummy_Handler>
	...

00001db8 <Reset_Handler>:
{
    1db8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
    1dba:	4b1c      	ldr	r3, [pc, #112]	; (1e2c <Reset_Handler+0x74>)
    1dbc:	4a1c      	ldr	r2, [pc, #112]	; (1e30 <Reset_Handler+0x78>)
    1dbe:	429a      	cmp	r2, r3
    1dc0:	d010      	beq.n	1de4 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
    1dc2:	4b1c      	ldr	r3, [pc, #112]	; (1e34 <Reset_Handler+0x7c>)
    1dc4:	4a19      	ldr	r2, [pc, #100]	; (1e2c <Reset_Handler+0x74>)
    1dc6:	429a      	cmp	r2, r3
    1dc8:	d20c      	bcs.n	1de4 <Reset_Handler+0x2c>
    1dca:	3b01      	subs	r3, #1
    1dcc:	1a9b      	subs	r3, r3, r2
    1dce:	f023 0303 	bic.w	r3, r3, #3
    1dd2:	3304      	adds	r3, #4
    1dd4:	4413      	add	r3, r2
    1dd6:	4916      	ldr	r1, [pc, #88]	; (1e30 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
    1dd8:	f851 0b04 	ldr.w	r0, [r1], #4
    1ddc:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
    1de0:	429a      	cmp	r2, r3
    1de2:	d1f9      	bne.n	1dd8 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
    1de4:	4b14      	ldr	r3, [pc, #80]	; (1e38 <Reset_Handler+0x80>)
    1de6:	4a15      	ldr	r2, [pc, #84]	; (1e3c <Reset_Handler+0x84>)
    1de8:	429a      	cmp	r2, r3
    1dea:	d20a      	bcs.n	1e02 <Reset_Handler+0x4a>
    1dec:	3b01      	subs	r3, #1
    1dee:	1a9b      	subs	r3, r3, r2
    1df0:	f023 0303 	bic.w	r3, r3, #3
    1df4:	3304      	adds	r3, #4
    1df6:	4413      	add	r3, r2
                *pDest++ = 0;
    1df8:	2100      	movs	r1, #0
    1dfa:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
    1dfe:	4293      	cmp	r3, r2
    1e00:	d1fb      	bne.n	1dfa <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1e02:	4b0f      	ldr	r3, [pc, #60]	; (1e40 <Reset_Handler+0x88>)
    1e04:	4a0f      	ldr	r2, [pc, #60]	; (1e44 <Reset_Handler+0x8c>)
    1e06:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1e0a:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
    1e0c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1e10:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    1e14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1e18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1e1c:	f3bf 8f6f 	isb	sy
        __libc_init_array();
    1e20:	4b09      	ldr	r3, [pc, #36]	; (1e48 <Reset_Handler+0x90>)
    1e22:	4798      	blx	r3
        main();
    1e24:	4b09      	ldr	r3, [pc, #36]	; (1e4c <Reset_Handler+0x94>)
    1e26:	4798      	blx	r3
    1e28:	e7fe      	b.n	1e28 <Reset_Handler+0x70>
    1e2a:	bf00      	nop
    1e2c:	20000000 	.word	0x20000000
    1e30:	00007ff4 	.word	0x00007ff4
    1e34:	20000190 	.word	0x20000190
    1e38:	20003e78 	.word	0x20003e78
    1e3c:	20000190 	.word	0x20000190
    1e40:	e000ed00 	.word	0xe000ed00
    1e44:	00000000 	.word	0x00000000
    1e48:	00006131 	.word	0x00006131
    1e4c:	00003fed 	.word	0x00003fed

00001e50 <AC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_AC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_AC;
    1e50:	4a04      	ldr	r2, [pc, #16]	; (1e64 <AC_0_CLOCK_init+0x14>)
    1e52:	69d3      	ldr	r3, [r2, #28]
    1e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    1e58:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    1e5a:	2240      	movs	r2, #64	; 0x40
    1e5c:	4b02      	ldr	r3, [pc, #8]	; (1e68 <AC_0_CLOCK_init+0x18>)
    1e5e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    1e62:	4770      	bx	lr
    1e64:	40000800 	.word	0x40000800
    1e68:	40001c00 	.word	0x40001c00

00001e6c <AC_0_init>:
	hri_mclk_set_APBCMASK_AC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, AC_GCLK_ID, CONF_GCLK_AC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void AC_0_init(void)
{
    1e6c:	b508      	push	{r3, lr}
	AC_0_CLOCK_init();
    1e6e:	4b03      	ldr	r3, [pc, #12]	; (1e7c <AC_0_init+0x10>)
    1e70:	4798      	blx	r3
	ac_sync_init(&AC_0, AC);
    1e72:	4903      	ldr	r1, [pc, #12]	; (1e80 <AC_0_init+0x14>)
    1e74:	4803      	ldr	r0, [pc, #12]	; (1e84 <AC_0_init+0x18>)
    1e76:	4b04      	ldr	r3, [pc, #16]	; (1e88 <AC_0_init+0x1c>)
    1e78:	4798      	blx	r3
    1e7a:	bd08      	pop	{r3, pc}
    1e7c:	00001e51 	.word	0x00001e51
    1e80:	42002000 	.word	0x42002000
    1e84:	20003d58 	.word	0x20003d58
    1e88:	00002609 	.word	0x00002609

00001e8c <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1e8c:	4b5d      	ldr	r3, [pc, #372]	; (2004 <ADC_0_PORT_init+0x178>)
    1e8e:	2204      	movs	r2, #4
    1e90:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1e92:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    1e96:	629a      	str	r2, [r3, #40]	; 0x28
    1e98:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    1e9c:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1e9e:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
    1ea2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1ea6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1eaa:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1eae:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1eb2:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1eb6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1eba:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1ebe:	2108      	movs	r1, #8
    1ec0:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1ec2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1ec6:	6299      	str	r1, [r3, #40]	; 0x28
    1ec8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1eca:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
    1ece:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1ed2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1ed6:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1eda:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1ede:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1ee2:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1ee6:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1eea:	f44f 7180 	mov.w	r1, #256	; 0x100
    1eee:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1ef2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1ef6:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    1efa:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1efe:	f893 10c8 	ldrb.w	r1, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
    1f02:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1f06:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1f0a:	f883 10c8 	strb.w	r1, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1f0e:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1f12:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1f16:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1f1a:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1f1e:	f44f 7100 	mov.w	r1, #512	; 0x200
    1f22:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1f26:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1f2a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    1f2e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1f32:	f893 10c9 	ldrb.w	r1, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
    1f36:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1f3a:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1f3e:	f883 10c9 	strb.w	r1, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1f42:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1f46:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1f4a:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1f4e:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1f52:	2110      	movs	r1, #16
    1f54:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1f56:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1f5a:	6299      	str	r1, [r3, #40]	; 0x28
    1f5c:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1f5e:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
    1f62:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1f66:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1f6a:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1f6e:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1f72:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1f76:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1f7a:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1f7e:	2120      	movs	r1, #32
    1f80:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1f82:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1f86:	6299      	str	r1, [r3, #40]	; 0x28
    1f88:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1f8a:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    1f8e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1f92:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1f96:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1f9a:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1f9e:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1fa2:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1fa6:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1faa:	2140      	movs	r1, #64	; 0x40
    1fac:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1fae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1fb2:	6299      	str	r1, [r3, #40]	; 0x28
    1fb4:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1fb6:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
    1fba:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1fbe:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1fc2:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1fc6:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1fca:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1fce:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1fd2:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1fd6:	2180      	movs	r1, #128	; 0x80
    1fd8:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1fda:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1fde:	6299      	str	r1, [r3, #40]	; 0x28
    1fe0:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1fe2:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
    1fe6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1fea:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1fee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1ff2:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1ff6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1ffa:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1ffe:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
    2002:	4770      	bx	lr
    2004:	41008000 	.word	0x41008000

00002008 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    2008:	4a04      	ldr	r2, [pc, #16]	; (201c <ADC_0_CLOCK_init+0x14>)
    200a:	6a13      	ldr	r3, [r2, #32]
    200c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2010:	6213      	str	r3, [r2, #32]
    2012:	2241      	movs	r2, #65	; 0x41
    2014:	4b02      	ldr	r3, [pc, #8]	; (2020 <ADC_0_CLOCK_init+0x18>)
    2016:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    201a:	4770      	bx	lr
    201c:	40000800 	.word	0x40000800
    2020:	40001c00 	.word	0x40001c00

00002024 <ADC_0_init>:
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_0_init(void)
{
    2024:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
    2026:	4b05      	ldr	r3, [pc, #20]	; (203c <ADC_0_init+0x18>)
    2028:	4798      	blx	r3
	ADC_0_PORT_init();
    202a:	4b05      	ldr	r3, [pc, #20]	; (2040 <ADC_0_init+0x1c>)
    202c:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
    202e:	2200      	movs	r2, #0
    2030:	4904      	ldr	r1, [pc, #16]	; (2044 <ADC_0_init+0x20>)
    2032:	4805      	ldr	r0, [pc, #20]	; (2048 <ADC_0_init+0x24>)
    2034:	4b05      	ldr	r3, [pc, #20]	; (204c <ADC_0_init+0x28>)
    2036:	4798      	blx	r3
    2038:	bd08      	pop	{r3, pc}
    203a:	bf00      	nop
    203c:	00002009 	.word	0x00002009
    2040:	00001e8d 	.word	0x00001e8d
    2044:	43001c00 	.word	0x43001c00
    2048:	20003d68 	.word	0x20003d68
    204c:	00002639 	.word	0x00002639

00002050 <ADC_1_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    2050:	4a04      	ldr	r2, [pc, #16]	; (2064 <ADC_1_CLOCK_init+0x14>)
    2052:	6a13      	ldr	r3, [r2, #32]
    2054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2058:	6213      	str	r3, [r2, #32]
    205a:	2240      	movs	r2, #64	; 0x40
    205c:	4b02      	ldr	r3, [pc, #8]	; (2068 <ADC_1_CLOCK_init+0x18>)
    205e:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    2062:	4770      	bx	lr
    2064:	40000800 	.word	0x40000800
    2068:	40001c00 	.word	0x40001c00

0000206c <ADC_1_init>:
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_1_init(void)
{
    206c:	b508      	push	{r3, lr}
	ADC_1_CLOCK_init();
    206e:	4b04      	ldr	r3, [pc, #16]	; (2080 <ADC_1_init+0x14>)
    2070:	4798      	blx	r3
	ADC_1_PORT_init();
	adc_sync_init(&ADC_1, ADC1, (void *)NULL);
    2072:	2200      	movs	r2, #0
    2074:	4903      	ldr	r1, [pc, #12]	; (2084 <ADC_1_init+0x18>)
    2076:	4804      	ldr	r0, [pc, #16]	; (2088 <ADC_1_init+0x1c>)
    2078:	4b04      	ldr	r3, [pc, #16]	; (208c <ADC_1_init+0x20>)
    207a:	4798      	blx	r3
    207c:	bd08      	pop	{r3, pc}
    207e:	bf00      	nop
    2080:	00002051 	.word	0x00002051
    2084:	43002000 	.word	0x43002000
    2088:	20003e20 	.word	0x20003e20
    208c:	00002639 	.word	0x00002639

00002090 <DAC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_DAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_DAC;
    2090:	4a04      	ldr	r2, [pc, #16]	; (20a4 <DAC_0_CLOCK_init+0x14>)
    2092:	6a13      	ldr	r3, [r2, #32]
    2094:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    2098:	6213      	str	r3, [r2, #32]
    209a:	2240      	movs	r2, #64	; 0x40
    209c:	4b02      	ldr	r3, [pc, #8]	; (20a8 <DAC_0_CLOCK_init+0x18>)
    209e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    20a2:	4770      	bx	lr
    20a4:	40000800 	.word	0x40000800
    20a8:	40001c00 	.word	0x40001c00

000020ac <DAC_0_init>:
	hri_mclk_set_APBDMASK_DAC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, DAC_GCLK_ID, CONF_GCLK_DAC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void DAC_0_init(void)
{
    20ac:	b508      	push	{r3, lr}
	DAC_0_CLOCK_init();
    20ae:	4b03      	ldr	r3, [pc, #12]	; (20bc <DAC_0_init+0x10>)
    20b0:	4798      	blx	r3
	dac_sync_init(&DAC_0, DAC);
    20b2:	4903      	ldr	r1, [pc, #12]	; (20c0 <DAC_0_init+0x14>)
    20b4:	4803      	ldr	r0, [pc, #12]	; (20c4 <DAC_0_init+0x18>)
    20b6:	4b04      	ldr	r3, [pc, #16]	; (20c8 <DAC_0_init+0x1c>)
    20b8:	4798      	blx	r3
    20ba:	bd08      	pop	{r3, pc}
    20bc:	00002091 	.word	0x00002091
    20c0:	43002400 	.word	0x43002400
    20c4:	20003d90 	.word	0x20003d90
    20c8:	00002685 	.word	0x00002685

000020cc <EXTERNAL_IRQ_0_init>:
	DAC_0_PORT_init();
}

void EXTERNAL_IRQ_0_init(void)
{
    20cc:	b508      	push	{r3, lr}
    20ce:	2240      	movs	r2, #64	; 0x40
    20d0:	4b05      	ldr	r3, [pc, #20]	; (20e8 <EXTERNAL_IRQ_0_init+0x1c>)
    20d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
    20d6:	4a05      	ldr	r2, [pc, #20]	; (20ec <EXTERNAL_IRQ_0_init+0x20>)
    20d8:	6953      	ldr	r3, [r2, #20]
    20da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    20de:	6153      	str	r3, [r2, #20]
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);

	ext_irq_init();
    20e0:	4b03      	ldr	r3, [pc, #12]	; (20f0 <EXTERNAL_IRQ_0_init+0x24>)
    20e2:	4798      	blx	r3
    20e4:	bd08      	pop	{r3, pc}
    20e6:	bf00      	nop
    20e8:	40001c00 	.word	0x40001c00
    20ec:	40000800 	.word	0x40000800
    20f0:	0000273d 	.word	0x0000273d

000020f4 <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
    20f4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    20f6:	4a04      	ldr	r2, [pc, #16]	; (2108 <EVENT_SYSTEM_0_init+0x14>)
    20f8:	6993      	ldr	r3, [r2, #24]
    20fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    20fe:	6193      	str	r3, [r2, #24]

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);
	event_system_init();
    2100:	4b02      	ldr	r3, [pc, #8]	; (210c <EVENT_SYSTEM_0_init+0x18>)
    2102:	4798      	blx	r3
    2104:	bd08      	pop	{r3, pc}
    2106:	bf00      	nop
    2108:	40000800 	.word	0x40000800
    210c:	000026f9 	.word	0x000026f9

00002110 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    2110:	4a02      	ldr	r2, [pc, #8]	; (211c <FLASH_0_CLOCK_init+0xc>)
    2112:	6913      	ldr	r3, [r2, #16]
    2114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2118:	6113      	str	r3, [r2, #16]
    211a:	4770      	bx	lr
    211c:	40000800 	.word	0x40000800

00002120 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
    2120:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
    2122:	4b03      	ldr	r3, [pc, #12]	; (2130 <FLASH_0_init+0x10>)
    2124:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
    2126:	4903      	ldr	r1, [pc, #12]	; (2134 <FLASH_0_init+0x14>)
    2128:	4803      	ldr	r0, [pc, #12]	; (2138 <FLASH_0_init+0x18>)
    212a:	4b04      	ldr	r3, [pc, #16]	; (213c <FLASH_0_init+0x1c>)
    212c:	4798      	blx	r3
    212e:	bd08      	pop	{r3, pc}
    2130:	00002111 	.word	0x00002111
    2134:	41004000 	.word	0x41004000
    2138:	20003d1c 	.word	0x20003d1c
    213c:	00002775 	.word	0x00002775

00002140 <ModemData_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    2140:	4b10      	ldr	r3, [pc, #64]	; (2184 <ModemData_PORT_init+0x44>)
    2142:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
    2146:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    214a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    214e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    2152:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    2156:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    215a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    215e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    2162:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
    2166:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    216a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    216e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    2172:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    2176:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    217a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    217e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    2182:	4770      	bx	lr
    2184:	41008000 	.word	0x41008000

00002188 <ModemData_CLOCK_init>:
    2188:	4b06      	ldr	r3, [pc, #24]	; (21a4 <ModemData_CLOCK_init+0x1c>)
    218a:	2240      	movs	r2, #64	; 0x40
    218c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    2190:	224a      	movs	r2, #74	; 0x4a
    2192:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    2196:	4a04      	ldr	r2, [pc, #16]	; (21a8 <ModemData_CLOCK_init+0x20>)
    2198:	6993      	ldr	r3, [r2, #24]
    219a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    219e:	6193      	str	r3, [r2, #24]
    21a0:	4770      	bx	lr
    21a2:	bf00      	nop
    21a4:	40001c00 	.word	0x40001c00
    21a8:	40000800 	.word	0x40000800

000021ac <ModemData_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void ModemData_init(void)
{
    21ac:	b508      	push	{r3, lr}
	ModemData_CLOCK_init();
    21ae:	4b03      	ldr	r3, [pc, #12]	; (21bc <ModemData_init+0x10>)
    21b0:	4798      	blx	r3
	mdmCtrlr_DataCommInit();
    21b2:	4b03      	ldr	r3, [pc, #12]	; (21c0 <ModemData_init+0x14>)
    21b4:	4798      	blx	r3
	//usart_sync_init(&USART_3, SERCOM3, (void *)NULL);
	//ModemUsartOsInit();
	ModemData_PORT_init();
    21b6:	4b03      	ldr	r3, [pc, #12]	; (21c4 <ModemData_init+0x18>)
    21b8:	4798      	blx	r3
    21ba:	bd08      	pop	{r3, pc}
    21bc:	00002189 	.word	0x00002189
    21c0:	0000129d 	.word	0x0000129d
    21c4:	00002141 	.word	0x00002141

000021c8 <SerialDebug_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    21c8:	4b10      	ldr	r3, [pc, #64]	; (220c <SerialDebug_PORT_init+0x44>)
    21ca:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
    21ce:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    21d2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    21d6:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    21da:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    21de:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    21e2:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    21e6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    21ea:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
	tmp &= ~PORT_PINCFG_PMUXEN;
    21ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    21f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    21f6:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    21fa:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    21fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    2202:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    2206:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
    220a:	4770      	bx	lr
    220c:	41008000 	.word	0x41008000

00002210 <SerialDebug_CLOCK_init>:
    2210:	4b06      	ldr	r3, [pc, #24]	; (222c <SerialDebug_CLOCK_init+0x1c>)
    2212:	2240      	movs	r2, #64	; 0x40
    2214:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    2218:	224a      	movs	r2, #74	; 0x4a
    221a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    221e:	4a04      	ldr	r2, [pc, #16]	; (2230 <SerialDebug_CLOCK_init+0x20>)
    2220:	6a13      	ldr	r3, [r2, #32]
    2222:	f043 0302 	orr.w	r3, r3, #2
    2226:	6213      	str	r3, [r2, #32]
    2228:	4770      	bx	lr
    222a:	bf00      	nop
    222c:	40001c00 	.word	0x40001c00
    2230:	40000800 	.word	0x40000800

00002234 <SerialDebug_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SerialDebug_init(void)
{
    2234:	b508      	push	{r3, lr}
	SerialDebug_CLOCK_init();
    2236:	4b03      	ldr	r3, [pc, #12]	; (2244 <SerialDebug_init+0x10>)
    2238:	4798      	blx	r3
	SerialDebugPrintInit();
    223a:	4b03      	ldr	r3, [pc, #12]	; (2248 <SerialDebug_init+0x14>)
    223c:	4798      	blx	r3
	SerialDebug_PORT_init();
    223e:	4b03      	ldr	r3, [pc, #12]	; (224c <SerialDebug_init+0x18>)
    2240:	4798      	blx	r3
    2242:	bd08      	pop	{r3, pc}
    2244:	00002211 	.word	0x00002211
    2248:	00001b75 	.word	0x00001b75
    224c:	000021c9 	.word	0x000021c9

00002250 <delay_driver_init>:
}

void delay_driver_init(void)
{
    2250:	b508      	push	{r3, lr}
	delay_init(SysTick);
    2252:	4802      	ldr	r0, [pc, #8]	; (225c <delay_driver_init+0xc>)
    2254:	4b02      	ldr	r3, [pc, #8]	; (2260 <delay_driver_init+0x10>)
    2256:	4798      	blx	r3
    2258:	bd08      	pop	{r3, pc}
    225a:	bf00      	nop
    225c:	e000e010 	.word	0xe000e010
    2260:	000026c5 	.word	0x000026c5

00002264 <PWM_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    2264:	4a04      	ldr	r2, [pc, #16]	; (2278 <PWM_0_CLOCK_init+0x14>)
    2266:	6953      	ldr	r3, [r2, #20]
    2268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    226c:	6153      	str	r3, [r2, #20]
    226e:	2240      	movs	r2, #64	; 0x40
    2270:	4b02      	ldr	r3, [pc, #8]	; (227c <PWM_0_CLOCK_init+0x18>)
    2272:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    2276:	4770      	bx	lr
    2278:	40000800 	.word	0x40000800
    227c:	40001c00 	.word	0x40001c00

00002280 <PWM_0_init>:
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_0_init(void)
{
    2280:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
    2282:	4b05      	ldr	r3, [pc, #20]	; (2298 <PWM_0_init+0x18>)
    2284:	4798      	blx	r3
	PWM_0_PORT_init();
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
    2286:	4b05      	ldr	r3, [pc, #20]	; (229c <PWM_0_init+0x1c>)
    2288:	4798      	blx	r3
    228a:	4602      	mov	r2, r0
    228c:	4904      	ldr	r1, [pc, #16]	; (22a0 <PWM_0_init+0x20>)
    228e:	4805      	ldr	r0, [pc, #20]	; (22a4 <PWM_0_init+0x24>)
    2290:	4b05      	ldr	r3, [pc, #20]	; (22a8 <PWM_0_init+0x28>)
    2292:	4798      	blx	r3
    2294:	bd08      	pop	{r3, pc}
    2296:	bf00      	nop
    2298:	00002265 	.word	0x00002265
    229c:	00003d15 	.word	0x00003d15
    22a0:	40003800 	.word	0x40003800
    22a4:	20003ce4 	.word	0x20003ce4
    22a8:	000027d1 	.word	0x000027d1

000022ac <PWM_1_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    22ac:	4a04      	ldr	r2, [pc, #16]	; (22c0 <PWM_1_CLOCK_init+0x14>)
    22ae:	6953      	ldr	r3, [r2, #20]
    22b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    22b4:	6153      	str	r3, [r2, #20]
    22b6:	2240      	movs	r2, #64	; 0x40
    22b8:	4b02      	ldr	r3, [pc, #8]	; (22c4 <PWM_1_CLOCK_init+0x18>)
    22ba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    22be:	4770      	bx	lr
    22c0:	40000800 	.word	0x40000800
    22c4:	40001c00 	.word	0x40001c00

000022c8 <PWM_1_init>:
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_1_init(void)
{
    22c8:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
    22ca:	4b05      	ldr	r3, [pc, #20]	; (22e0 <PWM_1_init+0x18>)
    22cc:	4798      	blx	r3
	PWM_1_PORT_init();
	pwm_init(&PWM_1, TC1, _tc_get_pwm());
    22ce:	4b05      	ldr	r3, [pc, #20]	; (22e4 <PWM_1_init+0x1c>)
    22d0:	4798      	blx	r3
    22d2:	4602      	mov	r2, r0
    22d4:	4904      	ldr	r1, [pc, #16]	; (22e8 <PWM_1_init+0x20>)
    22d6:	4805      	ldr	r0, [pc, #20]	; (22ec <PWM_1_init+0x24>)
    22d8:	4b05      	ldr	r3, [pc, #20]	; (22f0 <PWM_1_init+0x28>)
    22da:	4798      	blx	r3
    22dc:	bd08      	pop	{r3, pc}
    22de:	bf00      	nop
    22e0:	000022ad 	.word	0x000022ad
    22e4:	00003d15 	.word	0x00003d15
    22e8:	40003c00 	.word	0x40003c00
    22ec:	20003e04 	.word	0x20003e04
    22f0:	000027d1 	.word	0x000027d1

000022f4 <PWM_2_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    22f4:	4a04      	ldr	r2, [pc, #16]	; (2308 <PWM_2_CLOCK_init+0x14>)
    22f6:	6993      	ldr	r3, [r2, #24]
    22f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    22fc:	6193      	str	r3, [r2, #24]
    22fe:	2240      	movs	r2, #64	; 0x40
    2300:	4b02      	ldr	r3, [pc, #8]	; (230c <PWM_2_CLOCK_init+0x18>)
    2302:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    2306:	4770      	bx	lr
    2308:	40000800 	.word	0x40000800
    230c:	40001c00 	.word	0x40001c00

00002310 <PWM_2_init>:
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_2_init(void)
{
    2310:	b508      	push	{r3, lr}
	PWM_2_CLOCK_init();
    2312:	4b05      	ldr	r3, [pc, #20]	; (2328 <PWM_2_init+0x18>)
    2314:	4798      	blx	r3
	PWM_2_PORT_init();
	pwm_init(&PWM_2, TC2, _tc_get_pwm());
    2316:	4b05      	ldr	r3, [pc, #20]	; (232c <PWM_2_init+0x1c>)
    2318:	4798      	blx	r3
    231a:	4602      	mov	r2, r0
    231c:	4904      	ldr	r1, [pc, #16]	; (2330 <PWM_2_init+0x20>)
    231e:	4805      	ldr	r0, [pc, #20]	; (2334 <PWM_2_init+0x24>)
    2320:	4b05      	ldr	r3, [pc, #20]	; (2338 <PWM_2_init+0x28>)
    2322:	4798      	blx	r3
    2324:	bd08      	pop	{r3, pc}
    2326:	bf00      	nop
    2328:	000022f5 	.word	0x000022f5
    232c:	00003d15 	.word	0x00003d15
    2330:	4101a000 	.word	0x4101a000
    2334:	20003d00 	.word	0x20003d00
    2338:	000027d1 	.word	0x000027d1

0000233c <TIMER_3_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
    233c:	4a04      	ldr	r2, [pc, #16]	; (2350 <TIMER_3_CLOCK_init+0x14>)
    233e:	6993      	ldr	r3, [r2, #24]
    2340:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    2344:	6193      	str	r3, [r2, #24]
    2346:	2240      	movs	r2, #64	; 0x40
    2348:	4b02      	ldr	r3, [pc, #8]	; (2354 <TIMER_3_CLOCK_init+0x18>)
    234a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    234e:	4770      	bx	lr
    2350:	40000800 	.word	0x40000800
    2354:	40001c00 	.word	0x40001c00

00002358 <TIMER_3_init>:
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_3_init(void)
{
    2358:	b508      	push	{r3, lr}
	TIMER_3_CLOCK_init();
    235a:	4b05      	ldr	r3, [pc, #20]	; (2370 <TIMER_3_init+0x18>)
    235c:	4798      	blx	r3
	timer_init(&TIMER_3, TCC0, _tcc_get_timer());
    235e:	4b05      	ldr	r3, [pc, #20]	; (2374 <TIMER_3_init+0x1c>)
    2360:	4798      	blx	r3
    2362:	4602      	mov	r2, r0
    2364:	4904      	ldr	r1, [pc, #16]	; (2378 <TIMER_3_init+0x20>)
    2366:	4805      	ldr	r0, [pc, #20]	; (237c <TIMER_3_init+0x24>)
    2368:	4b05      	ldr	r3, [pc, #20]	; (2380 <TIMER_3_init+0x28>)
    236a:	4798      	blx	r3
    236c:	bd08      	pop	{r3, pc}
    236e:	bf00      	nop
    2370:	0000233d 	.word	0x0000233d
    2374:	000037cd 	.word	0x000037cd
    2378:	41016000 	.word	0x41016000
    237c:	20003e24 	.word	0x20003e24
    2380:	000028ed 	.word	0x000028ed

00002384 <TIMER_4_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC1;
    2384:	4a04      	ldr	r2, [pc, #16]	; (2398 <TIMER_4_CLOCK_init+0x14>)
    2386:	6993      	ldr	r3, [r2, #24]
    2388:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    238c:	6193      	str	r3, [r2, #24]
    238e:	2240      	movs	r2, #64	; 0x40
    2390:	4b02      	ldr	r3, [pc, #8]	; (239c <TIMER_4_CLOCK_init+0x18>)
    2392:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    2396:	4770      	bx	lr
    2398:	40000800 	.word	0x40000800
    239c:	40001c00 	.word	0x40001c00

000023a0 <TIMER_4_init>:
	hri_mclk_set_APBBMASK_TCC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC1_GCLK_ID, CONF_GCLK_TCC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_4_init(void)
{
    23a0:	b508      	push	{r3, lr}
	TIMER_4_CLOCK_init();
    23a2:	4b05      	ldr	r3, [pc, #20]	; (23b8 <TIMER_4_init+0x18>)
    23a4:	4798      	blx	r3
	timer_init(&TIMER_4, TCC1, _tcc_get_timer());
    23a6:	4b05      	ldr	r3, [pc, #20]	; (23bc <TIMER_4_init+0x1c>)
    23a8:	4798      	blx	r3
    23aa:	4602      	mov	r2, r0
    23ac:	4904      	ldr	r1, [pc, #16]	; (23c0 <TIMER_4_init+0x20>)
    23ae:	4805      	ldr	r0, [pc, #20]	; (23c4 <TIMER_4_init+0x24>)
    23b0:	4b05      	ldr	r3, [pc, #20]	; (23c8 <TIMER_4_init+0x28>)
    23b2:	4798      	blx	r3
    23b4:	bd08      	pop	{r3, pc}
    23b6:	bf00      	nop
    23b8:	00002385 	.word	0x00002385
    23bc:	000037cd 	.word	0x000037cd
    23c0:	41018000 	.word	0x41018000
    23c4:	20003d6c 	.word	0x20003d6c
    23c8:	000028ed 	.word	0x000028ed

000023cc <TIMER_5_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC2;
    23cc:	4a04      	ldr	r2, [pc, #16]	; (23e0 <TIMER_5_CLOCK_init+0x14>)
    23ce:	69d3      	ldr	r3, [r2, #28]
    23d0:	f043 0308 	orr.w	r3, r3, #8
    23d4:	61d3      	str	r3, [r2, #28]
    23d6:	2240      	movs	r2, #64	; 0x40
    23d8:	4b02      	ldr	r3, [pc, #8]	; (23e4 <TIMER_5_CLOCK_init+0x18>)
    23da:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    23de:	4770      	bx	lr
    23e0:	40000800 	.word	0x40000800
    23e4:	40001c00 	.word	0x40001c00

000023e8 <TIMER_5_init>:
	hri_mclk_set_APBCMASK_TCC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC2_GCLK_ID, CONF_GCLK_TCC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_5_init(void)
{
    23e8:	b508      	push	{r3, lr}
	TIMER_5_CLOCK_init();
    23ea:	4b05      	ldr	r3, [pc, #20]	; (2400 <TIMER_5_init+0x18>)
    23ec:	4798      	blx	r3
	timer_init(&TIMER_5, TCC2, _tcc_get_timer());
    23ee:	4b05      	ldr	r3, [pc, #20]	; (2404 <TIMER_5_init+0x1c>)
    23f0:	4798      	blx	r3
    23f2:	4602      	mov	r2, r0
    23f4:	4904      	ldr	r1, [pc, #16]	; (2408 <TIMER_5_init+0x20>)
    23f6:	4805      	ldr	r0, [pc, #20]	; (240c <TIMER_5_init+0x24>)
    23f8:	4b05      	ldr	r3, [pc, #20]	; (2410 <TIMER_5_init+0x28>)
    23fa:	4798      	blx	r3
    23fc:	bd08      	pop	{r3, pc}
    23fe:	bf00      	nop
    2400:	000023cd 	.word	0x000023cd
    2404:	000037cd 	.word	0x000037cd
    2408:	42000c00 	.word	0x42000c00
    240c:	20003dc4 	.word	0x20003dc4
    2410:	000028ed 	.word	0x000028ed

00002414 <TIMER_6_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC3;
    2414:	4a04      	ldr	r2, [pc, #16]	; (2428 <TIMER_6_CLOCK_init+0x14>)
    2416:	69d3      	ldr	r3, [r2, #28]
    2418:	f043 0310 	orr.w	r3, r3, #16
    241c:	61d3      	str	r3, [r2, #28]
    241e:	2240      	movs	r2, #64	; 0x40
    2420:	4b02      	ldr	r3, [pc, #8]	; (242c <TIMER_6_CLOCK_init+0x18>)
    2422:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    2426:	4770      	bx	lr
    2428:	40000800 	.word	0x40000800
    242c:	40001c00 	.word	0x40001c00

00002430 <TIMER_6_init>:
	hri_mclk_set_APBCMASK_TCC3_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC3_GCLK_ID, CONF_GCLK_TCC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_6_init(void)
{
    2430:	b508      	push	{r3, lr}
	TIMER_6_CLOCK_init();
    2432:	4b05      	ldr	r3, [pc, #20]	; (2448 <TIMER_6_init+0x18>)
    2434:	4798      	blx	r3
	timer_init(&TIMER_6, TCC3, _tcc_get_timer());
    2436:	4b05      	ldr	r3, [pc, #20]	; (244c <TIMER_6_init+0x1c>)
    2438:	4798      	blx	r3
    243a:	4602      	mov	r2, r0
    243c:	4904      	ldr	r1, [pc, #16]	; (2450 <TIMER_6_init+0x20>)
    243e:	4805      	ldr	r0, [pc, #20]	; (2454 <TIMER_6_init+0x24>)
    2440:	4b05      	ldr	r3, [pc, #20]	; (2458 <TIMER_6_init+0x28>)
    2442:	4798      	blx	r3
    2444:	bd08      	pop	{r3, pc}
    2446:	bf00      	nop
    2448:	00002415 	.word	0x00002415
    244c:	000037cd 	.word	0x000037cd
    2450:	42001000 	.word	0x42001000
    2454:	20003de4 	.word	0x20003de4
    2458:	000028ed 	.word	0x000028ed

0000245c <TIMER_7_CLOCK_init>:
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_TCC4;
    245c:	4a04      	ldr	r2, [pc, #16]	; (2470 <TIMER_7_CLOCK_init+0x14>)
    245e:	6a13      	ldr	r3, [r2, #32]
    2460:	f043 0310 	orr.w	r3, r3, #16
    2464:	6213      	str	r3, [r2, #32]
    2466:	2240      	movs	r2, #64	; 0x40
    2468:	4b02      	ldr	r3, [pc, #8]	; (2474 <TIMER_7_CLOCK_init+0x18>)
    246a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    246e:	4770      	bx	lr
    2470:	40000800 	.word	0x40000800
    2474:	40001c00 	.word	0x40001c00

00002478 <TIMER_7_init>:
	hri_mclk_set_APBDMASK_TCC4_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC4_GCLK_ID, CONF_GCLK_TCC4_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_7_init(void)
{
    2478:	b508      	push	{r3, lr}
	TIMER_7_CLOCK_init();
    247a:	4b05      	ldr	r3, [pc, #20]	; (2490 <TIMER_7_init+0x18>)
    247c:	4798      	blx	r3
	timer_init(&TIMER_7, TCC4, _tcc_get_timer());
    247e:	4b05      	ldr	r3, [pc, #20]	; (2494 <TIMER_7_init+0x1c>)
    2480:	4798      	blx	r3
    2482:	4602      	mov	r2, r0
    2484:	4904      	ldr	r1, [pc, #16]	; (2498 <TIMER_7_init+0x20>)
    2486:	4805      	ldr	r0, [pc, #20]	; (249c <TIMER_7_init+0x24>)
    2488:	4b05      	ldr	r3, [pc, #20]	; (24a0 <TIMER_7_init+0x28>)
    248a:	4798      	blx	r3
    248c:	bd08      	pop	{r3, pc}
    248e:	bf00      	nop
    2490:	0000245d 	.word	0x0000245d
    2494:	000037cd 	.word	0x000037cd
    2498:	43001000 	.word	0x43001000
    249c:	20003d38 	.word	0x20003d38
    24a0:	000028ed 	.word	0x000028ed

000024a4 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    24a4:	4a02      	ldr	r2, [pc, #8]	; (24b0 <WDT_0_CLOCK_init+0xc>)
    24a6:	6953      	ldr	r3, [r2, #20]
    24a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    24ac:	6153      	str	r3, [r2, #20]
    24ae:	4770      	bx	lr
    24b0:	40000800 	.word	0x40000800

000024b4 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
    24b4:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
    24b6:	4b06      	ldr	r3, [pc, #24]	; (24d0 <WDT_0_init+0x1c>)
    24b8:	4798      	blx	r3
	ASSERT(wdt && hw);
    24ba:	2252      	movs	r2, #82	; 0x52
    24bc:	4905      	ldr	r1, [pc, #20]	; (24d4 <WDT_0_init+0x20>)
    24be:	2001      	movs	r0, #1
    24c0:	4b05      	ldr	r3, [pc, #20]	; (24d8 <WDT_0_init+0x24>)
    24c2:	4798      	blx	r3
	wdt->dev.hw = (void *)hw;
    24c4:	4805      	ldr	r0, [pc, #20]	; (24dc <WDT_0_init+0x28>)
    24c6:	4b06      	ldr	r3, [pc, #24]	; (24e0 <WDT_0_init+0x2c>)
    24c8:	6003      	str	r3, [r0, #0]
	return _wdt_init(&wdt->dev);
    24ca:	4b06      	ldr	r3, [pc, #24]	; (24e4 <WDT_0_init+0x30>)
    24cc:	4798      	blx	r3
    24ce:	bd08      	pop	{r3, pc}
    24d0:	000024a5 	.word	0x000024a5
    24d4:	00007928 	.word	0x00007928
    24d8:	00002931 	.word	0x00002931
    24dc:	20003d8c 	.word	0x20003d8c
    24e0:	40002000 	.word	0x40002000
    24e4:	00003d91 	.word	0x00003d91

000024e8 <system_init>:
		//DEBUG_PRINT("WDT Failed to initialize");
	}
}

void system_init(void)
{
    24e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    24ec:	4b28      	ldr	r3, [pc, #160]	; (2590 <system_init+0xa8>)
    24ee:	4798      	blx	r3
	init_mcu();

	delay_driver_init();
    24f0:	4b28      	ldr	r3, [pc, #160]	; (2594 <system_init+0xac>)
    24f2:	4798      	blx	r3

	AC_0_init();
    24f4:	4b28      	ldr	r3, [pc, #160]	; (2598 <system_init+0xb0>)
    24f6:	4798      	blx	r3

	ADC_0_init();
    24f8:	4b28      	ldr	r3, [pc, #160]	; (259c <system_init+0xb4>)
    24fa:	4798      	blx	r3

	ADC_1_init();
    24fc:	4b28      	ldr	r3, [pc, #160]	; (25a0 <system_init+0xb8>)
    24fe:	4798      	blx	r3

	DAC_0_init();
    2500:	4b28      	ldr	r3, [pc, #160]	; (25a4 <system_init+0xbc>)
    2502:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
    2504:	4b28      	ldr	r3, [pc, #160]	; (25a8 <system_init+0xc0>)
    2506:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    2508:	4b28      	ldr	r3, [pc, #160]	; (25ac <system_init+0xc4>)
    250a:	4798      	blx	r3

	FLASH_0_init();
    250c:	4b28      	ldr	r3, [pc, #160]	; (25b0 <system_init+0xc8>)
    250e:	4798      	blx	r3

	SerialDebug_init();
    2510:	4b28      	ldr	r3, [pc, #160]	; (25b4 <system_init+0xcc>)
    2512:	4798      	blx	r3
	
	ModemData_init();
    2514:	4b28      	ldr	r3, [pc, #160]	; (25b8 <system_init+0xd0>)
    2516:	4798      	blx	r3

	PWM_0_init();
    2518:	4b28      	ldr	r3, [pc, #160]	; (25bc <system_init+0xd4>)
    251a:	4798      	blx	r3

	PWM_1_init();
    251c:	4b28      	ldr	r3, [pc, #160]	; (25c0 <system_init+0xd8>)
    251e:	4798      	blx	r3

	PWM_2_init();
    2520:	4b28      	ldr	r3, [pc, #160]	; (25c4 <system_init+0xdc>)
    2522:	4798      	blx	r3
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    2524:	4c28      	ldr	r4, [pc, #160]	; (25c8 <system_init+0xe0>)
    2526:	69a3      	ldr	r3, [r4, #24]
    2528:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    252c:	61a3      	str	r3, [r4, #24]
    252e:	4f27      	ldr	r7, [pc, #156]	; (25cc <system_init+0xe4>)
    2530:	f04f 0840 	mov.w	r8, #64	; 0x40
    2534:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_0, TC3, _tc_get_timer());
    2538:	4e25      	ldr	r6, [pc, #148]	; (25d0 <system_init+0xe8>)
    253a:	47b0      	blx	r6
    253c:	4602      	mov	r2, r0
    253e:	4925      	ldr	r1, [pc, #148]	; (25d4 <system_init+0xec>)
    2540:	4825      	ldr	r0, [pc, #148]	; (25d8 <system_init+0xf0>)
    2542:	4d26      	ldr	r5, [pc, #152]	; (25dc <system_init+0xf4>)
    2544:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4;
    2546:	69e3      	ldr	r3, [r4, #28]
    2548:	f043 0320 	orr.w	r3, r3, #32
    254c:	61e3      	str	r3, [r4, #28]
    254e:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_1, TC4, _tc_get_timer());
    2552:	47b0      	blx	r6
    2554:	4602      	mov	r2, r0
    2556:	4922      	ldr	r1, [pc, #136]	; (25e0 <system_init+0xf8>)
    2558:	4822      	ldr	r0, [pc, #136]	; (25e4 <system_init+0xfc>)
    255a:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC5;
    255c:	69e3      	ldr	r3, [r4, #28]
    255e:	ea43 0308 	orr.w	r3, r3, r8
    2562:	61e3      	str	r3, [r4, #28]
    2564:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_2, TC5, _tc_get_timer());
    2568:	47b0      	blx	r6
    256a:	4602      	mov	r2, r0
    256c:	491e      	ldr	r1, [pc, #120]	; (25e8 <system_init+0x100>)
    256e:	481f      	ldr	r0, [pc, #124]	; (25ec <system_init+0x104>)
    2570:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
    2572:	4b1f      	ldr	r3, [pc, #124]	; (25f0 <system_init+0x108>)
    2574:	4798      	blx	r3

	TIMER_4_init();
    2576:	4b1f      	ldr	r3, [pc, #124]	; (25f4 <system_init+0x10c>)
    2578:	4798      	blx	r3

	TIMER_5_init();
    257a:	4b1f      	ldr	r3, [pc, #124]	; (25f8 <system_init+0x110>)
    257c:	4798      	blx	r3

	TIMER_6_init();
    257e:	4b1f      	ldr	r3, [pc, #124]	; (25fc <system_init+0x114>)
    2580:	4798      	blx	r3

	TIMER_7_init();
    2582:	4b1f      	ldr	r3, [pc, #124]	; (2600 <system_init+0x118>)
    2584:	4798      	blx	r3
	
	WDT_0_init();
    2586:	4b1f      	ldr	r3, [pc, #124]	; (2604 <system_init+0x11c>)
    2588:	4798      	blx	r3
    258a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    258e:	bf00      	nop
    2590:	00002c7d 	.word	0x00002c7d
    2594:	00002251 	.word	0x00002251
    2598:	00001e6d 	.word	0x00001e6d
    259c:	00002025 	.word	0x00002025
    25a0:	0000206d 	.word	0x0000206d
    25a4:	000020ad 	.word	0x000020ad
    25a8:	000020cd 	.word	0x000020cd
    25ac:	000020f5 	.word	0x000020f5
    25b0:	00002121 	.word	0x00002121
    25b4:	00002235 	.word	0x00002235
    25b8:	000021ad 	.word	0x000021ad
    25bc:	00002281 	.word	0x00002281
    25c0:	000022c9 	.word	0x000022c9
    25c4:	00002311 	.word	0x00002311
    25c8:	40000800 	.word	0x40000800
    25cc:	40001c00 	.word	0x40001c00
    25d0:	00003d0d 	.word	0x00003d0d
    25d4:	4101c000 	.word	0x4101c000
    25d8:	20003e44 	.word	0x20003e44
    25dc:	000028ed 	.word	0x000028ed
    25e0:	42001400 	.word	0x42001400
    25e4:	20003da4 	.word	0x20003da4
    25e8:	42001800 	.word	0x42001800
    25ec:	20003cc4 	.word	0x20003cc4
    25f0:	00002359 	.word	0x00002359
    25f4:	000023a1 	.word	0x000023a1
    25f8:	000023e9 	.word	0x000023e9
    25fc:	00002431 	.word	0x00002431
    2600:	00002479 	.word	0x00002479
    2604:	000024b5 	.word	0x000024b5

00002608 <ac_sync_init>:

/**
 * \brief Initialize the AC HAL instance and hardware.
 */
int32_t ac_sync_init(struct ac_sync_descriptor *const descr, void *const hw)
{
    2608:	b538      	push	{r3, r4, r5, lr}
    260a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    260c:	4605      	mov	r5, r0
    260e:	b158      	cbz	r0, 2628 <ac_sync_init+0x20>
    2610:	1c08      	adds	r0, r1, #0
    2612:	bf18      	it	ne
    2614:	2001      	movne	r0, #1
    2616:	223b      	movs	r2, #59	; 0x3b
    2618:	4904      	ldr	r1, [pc, #16]	; (262c <ac_sync_init+0x24>)
    261a:	4b05      	ldr	r3, [pc, #20]	; (2630 <ac_sync_init+0x28>)
    261c:	4798      	blx	r3

	return _ac_sync_init(&descr->device, hw);
    261e:	4621      	mov	r1, r4
    2620:	4628      	mov	r0, r5
    2622:	4b04      	ldr	r3, [pc, #16]	; (2634 <ac_sync_init+0x2c>)
    2624:	4798      	blx	r3
}
    2626:	bd38      	pop	{r3, r4, r5, pc}
    2628:	2000      	movs	r0, #0
    262a:	e7f4      	b.n	2616 <ac_sync_init+0xe>
    262c:	00007944 	.word	0x00007944
    2630:	00002931 	.word	0x00002931
    2634:	00002b45 	.word	0x00002b45

00002638 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
    2638:	b538      	push	{r3, r4, r5, lr}
    263a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    263c:	4605      	mov	r5, r0
    263e:	b158      	cbz	r0, 2658 <adc_sync_init+0x20>
    2640:	1c08      	adds	r0, r1, #0
    2642:	bf18      	it	ne
    2644:	2001      	movne	r0, #1
    2646:	2243      	movs	r2, #67	; 0x43
    2648:	4904      	ldr	r1, [pc, #16]	; (265c <adc_sync_init+0x24>)
    264a:	4b05      	ldr	r3, [pc, #20]	; (2660 <adc_sync_init+0x28>)
    264c:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
    264e:	4621      	mov	r1, r4
    2650:	4628      	mov	r0, r5
    2652:	4b04      	ldr	r3, [pc, #16]	; (2664 <adc_sync_init+0x2c>)
    2654:	4798      	blx	r3
}
    2656:	bd38      	pop	{r3, r4, r5, pc}
    2658:	2000      	movs	r0, #0
    265a:	e7f4      	b.n	2646 <adc_sync_init+0xe>
    265c:	00007960 	.word	0x00007960
    2660:	00002931 	.word	0x00002931
    2664:	00002c1d 	.word	0x00002c1d

00002668 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2668:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    266c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    266e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    2670:	f3bf 8f5f 	dmb	sy
    2674:	4770      	bx	lr

00002676 <atomic_leave_critical>:
    2676:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    267a:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    267c:	f383 8810 	msr	PRIMASK, r3
    2680:	4770      	bx	lr
	...

00002684 <dac_sync_init>:

/**
 * \brief Initialize the DAC HAL instance and hardware.
 */
int32_t dac_sync_init(struct dac_sync_descriptor *const descr, void *const hw)
{
    2684:	b538      	push	{r3, r4, r5, lr}
    2686:	460d      	mov	r5, r1
	uint8_t i;
	int32_t rc;

	ASSERT(descr && hw);
    2688:	4604      	mov	r4, r0
    268a:	b198      	cbz	r0, 26b4 <dac_sync_init+0x30>
    268c:	1c08      	adds	r0, r1, #0
    268e:	bf18      	it	ne
    2690:	2001      	movne	r0, #1
    2692:	223c      	movs	r2, #60	; 0x3c
    2694:	4908      	ldr	r1, [pc, #32]	; (26b8 <dac_sync_init+0x34>)
    2696:	4b09      	ldr	r3, [pc, #36]	; (26bc <dac_sync_init+0x38>)
    2698:	4798      	blx	r3

	rc = _dac_sync_init(&descr->device, hw);
    269a:	4629      	mov	r1, r5
    269c:	4620      	mov	r0, r4
    269e:	4b08      	ldr	r3, [pc, #32]	; (26c0 <dac_sync_init+0x3c>)
    26a0:	4798      	blx	r3
	if (rc) {
    26a2:	4602      	mov	r2, r0
    26a4:	b920      	cbnz	r0, 26b0 <dac_sync_init+0x2c>
		return rc;
	}

	for (i = 0; i < CHANNEL_NUM; i++) {
		descr->sel_ch[i].buffer = NULL;
    26a6:	2300      	movs	r3, #0
    26a8:	6063      	str	r3, [r4, #4]
		descr->sel_ch[i].length = 0;
    26aa:	60a3      	str	r3, [r4, #8]
		descr->sel_ch[i].buffer = NULL;
    26ac:	60e3      	str	r3, [r4, #12]
		descr->sel_ch[i].length = 0;
    26ae:	6123      	str	r3, [r4, #16]
	}

	return ERR_NONE;
}
    26b0:	4610      	mov	r0, r2
    26b2:	bd38      	pop	{r3, r4, r5, pc}
    26b4:	2000      	movs	r0, #0
    26b6:	e7ec      	b.n	2692 <dac_sync_init+0xe>
    26b8:	0000797c 	.word	0x0000797c
    26bc:	00002931 	.word	0x00002931
    26c0:	00002d35 	.word	0x00002d35

000026c4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    26c4:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    26c6:	4b02      	ldr	r3, [pc, #8]	; (26d0 <delay_init+0xc>)
    26c8:	6018      	str	r0, [r3, #0]
    26ca:	4b02      	ldr	r3, [pc, #8]	; (26d4 <delay_init+0x10>)
    26cc:	4798      	blx	r3
    26ce:	bd08      	pop	{r3, pc}
    26d0:	20000534 	.word	0x20000534
    26d4:	000034c9 	.word	0x000034c9

000026d8 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    26d8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    26da:	4b04      	ldr	r3, [pc, #16]	; (26ec <delay_ms+0x14>)
    26dc:	681c      	ldr	r4, [r3, #0]
    26de:	4b04      	ldr	r3, [pc, #16]	; (26f0 <delay_ms+0x18>)
    26e0:	4798      	blx	r3
    26e2:	4601      	mov	r1, r0
    26e4:	4620      	mov	r0, r4
    26e6:	4b03      	ldr	r3, [pc, #12]	; (26f4 <delay_ms+0x1c>)
    26e8:	4798      	blx	r3
    26ea:	bd10      	pop	{r4, pc}
    26ec:	20000534 	.word	0x20000534
    26f0:	00002c71 	.word	0x00002c71
    26f4:	000034dd 	.word	0x000034dd

000026f8 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    26f8:	b508      	push	{r3, lr}
	return _event_system_init();
    26fa:	4b01      	ldr	r3, [pc, #4]	; (2700 <event_system_init+0x8>)
    26fc:	4798      	blx	r3
}
    26fe:	bd08      	pop	{r3, pc}
    2700:	00002f71 	.word	0x00002f71

00002704 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    2704:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
    2706:	4b0c      	ldr	r3, [pc, #48]	; (2738 <process_ext_irq+0x34>)
    2708:	685c      	ldr	r4, [r3, #4]
    270a:	42a0      	cmp	r0, r4
    270c:	d00e      	beq.n	272c <process_ext_irq+0x28>
    270e:	2301      	movs	r3, #1
    2710:	2100      	movs	r1, #0
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
    2712:	461e      	mov	r6, r3
		} else {
			upper = middle - 1;
    2714:	25ff      	movs	r5, #255	; 0xff
    2716:	e003      	b.n	2720 <process_ext_irq+0x1c>
    2718:	462b      	mov	r3, r5
		if (middle >= EXT_IRQ_AMOUNT) {
    271a:	185a      	adds	r2, r3, r1
    271c:	0852      	lsrs	r2, r2, #1
    271e:	d104      	bne.n	272a <process_ext_irq+0x26>
		if (ext_irqs[middle].pin < pin) {
    2720:	42a0      	cmp	r0, r4
    2722:	d9f9      	bls.n	2718 <process_ext_irq+0x14>
	while (upper >= lower) {
    2724:	b13b      	cbz	r3, 2736 <process_ext_irq+0x32>
			lower = middle + 1;
    2726:	4631      	mov	r1, r6
    2728:	e7f7      	b.n	271a <process_ext_irq+0x16>
    272a:	bd70      	pop	{r4, r5, r6, pc}
			if (ext_irqs[middle].cb) {
    272c:	4b02      	ldr	r3, [pc, #8]	; (2738 <process_ext_irq+0x34>)
    272e:	681b      	ldr	r3, [r3, #0]
    2730:	b10b      	cbz	r3, 2736 <process_ext_irq+0x32>
				ext_irqs[middle].cb();
    2732:	4798      	blx	r3
    2734:	bd70      	pop	{r4, r5, r6, pc}
    2736:	bd70      	pop	{r4, r5, r6, pc}
    2738:	20000538 	.word	0x20000538

0000273c <ext_irq_init>:
{
    273c:	b508      	push	{r3, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
    273e:	4b05      	ldr	r3, [pc, #20]	; (2754 <ext_irq_init+0x18>)
    2740:	f04f 32ff 	mov.w	r2, #4294967295
    2744:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
    2746:	2200      	movs	r2, #0
    2748:	601a      	str	r2, [r3, #0]
	return _ext_irq_init(process_ext_irq);
    274a:	4803      	ldr	r0, [pc, #12]	; (2758 <ext_irq_init+0x1c>)
    274c:	4b03      	ldr	r3, [pc, #12]	; (275c <ext_irq_init+0x20>)
    274e:	4798      	blx	r3
}
    2750:	bd08      	pop	{r3, pc}
    2752:	bf00      	nop
    2754:	20000538 	.word	0x20000538
    2758:	00002705 	.word	0x00002705
    275c:	00002ef1 	.word	0x00002ef1

00002760 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    2760:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    2762:	6943      	ldr	r3, [r0, #20]
    2764:	b103      	cbz	r3, 2768 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    2766:	4798      	blx	r3
    2768:	bd08      	pop	{r3, pc}

0000276a <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    276a:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    276c:	6983      	ldr	r3, [r0, #24]
    276e:	b103      	cbz	r3, 2772 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    2770:	4798      	blx	r3
    2772:	bd08      	pop	{r3, pc}

00002774 <flash_init>:
{
    2774:	b538      	push	{r3, r4, r5, lr}
    2776:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    2778:	4604      	mov	r4, r0
    277a:	b190      	cbz	r0, 27a2 <flash_init+0x2e>
    277c:	1c08      	adds	r0, r1, #0
    277e:	bf18      	it	ne
    2780:	2001      	movne	r0, #1
    2782:	2242      	movs	r2, #66	; 0x42
    2784:	4908      	ldr	r1, [pc, #32]	; (27a8 <flash_init+0x34>)
    2786:	4b09      	ldr	r3, [pc, #36]	; (27ac <flash_init+0x38>)
    2788:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    278a:	4629      	mov	r1, r5
    278c:	4620      	mov	r0, r4
    278e:	4b08      	ldr	r3, [pc, #32]	; (27b0 <flash_init+0x3c>)
    2790:	4798      	blx	r3
	if (rc) {
    2792:	4603      	mov	r3, r0
    2794:	b918      	cbnz	r0, 279e <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    2796:	4a07      	ldr	r2, [pc, #28]	; (27b4 <flash_init+0x40>)
    2798:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    279a:	4a07      	ldr	r2, [pc, #28]	; (27b8 <flash_init+0x44>)
    279c:	6062      	str	r2, [r4, #4]
}
    279e:	4618      	mov	r0, r3
    27a0:	bd38      	pop	{r3, r4, r5, pc}
    27a2:	2000      	movs	r0, #0
    27a4:	e7ed      	b.n	2782 <flash_init+0xe>
    27a6:	bf00      	nop
    27a8:	00007998 	.word	0x00007998
    27ac:	00002931 	.word	0x00002931
    27b0:	000030ad 	.word	0x000030ad
    27b4:	00002761 	.word	0x00002761
    27b8:	0000276b 	.word	0x0000276b

000027bc <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
    27bc:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
    27be:	6943      	ldr	r3, [r0, #20]
    27c0:	b103      	cbz	r3, 27c4 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
    27c2:	4798      	blx	r3
    27c4:	bd08      	pop	{r3, pc}

000027c6 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
    27c6:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
    27c8:	6983      	ldr	r3, [r0, #24]
    27ca:	b103      	cbz	r3, 27ce <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
    27cc:	4798      	blx	r3
    27ce:	bd08      	pop	{r3, pc}

000027d0 <pwm_init>:
{
    27d0:	b538      	push	{r3, r4, r5, lr}
    27d2:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    27d4:	4604      	mov	r4, r0
    27d6:	b180      	cbz	r0, 27fa <pwm_init+0x2a>
    27d8:	1c08      	adds	r0, r1, #0
    27da:	bf18      	it	ne
    27dc:	2001      	movne	r0, #1
    27de:	223d      	movs	r2, #61	; 0x3d
    27e0:	4907      	ldr	r1, [pc, #28]	; (2800 <pwm_init+0x30>)
    27e2:	4b08      	ldr	r3, [pc, #32]	; (2804 <pwm_init+0x34>)
    27e4:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
    27e6:	4629      	mov	r1, r5
    27e8:	4620      	mov	r0, r4
    27ea:	4b07      	ldr	r3, [pc, #28]	; (2808 <pwm_init+0x38>)
    27ec:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
    27ee:	4b07      	ldr	r3, [pc, #28]	; (280c <pwm_init+0x3c>)
    27f0:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
    27f2:	4b07      	ldr	r3, [pc, #28]	; (2810 <pwm_init+0x40>)
    27f4:	6063      	str	r3, [r4, #4]
}
    27f6:	2000      	movs	r0, #0
    27f8:	bd38      	pop	{r3, r4, r5, pc}
    27fa:	2000      	movs	r0, #0
    27fc:	e7ef      	b.n	27de <pwm_init+0xe>
    27fe:	bf00      	nop
    2800:	000079b0 	.word	0x000079b0
    2804:	00002931 	.word	0x00002931
    2808:	00003bf5 	.word	0x00003bf5
    280c:	000027bd 	.word	0x000027bd
    2810:	000027c7 	.word	0x000027c7

00002814 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    2814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2816:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    2818:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    281a:	b12f      	cbz	r7, 2828 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    281c:	688d      	ldr	r5, [r1, #8]
    281e:	463c      	mov	r4, r7
    2820:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    2822:	f1c2 0e01 	rsb	lr, r2, #1
    2826:	e00b      	b.n	2840 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    2828:	4b0e      	ldr	r3, [pc, #56]	; (2864 <timer_add_timer_task+0x50>)
    282a:	4798      	blx	r3
		return;
    282c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    282e:	4473      	add	r3, lr
    2830:	68a0      	ldr	r0, [r4, #8]
    2832:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    2834:	42ab      	cmp	r3, r5
    2836:	d20a      	bcs.n	284e <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    2838:	6823      	ldr	r3, [r4, #0]
    283a:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    283c:	b153      	cbz	r3, 2854 <timer_add_timer_task+0x40>
    283e:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    2840:	6863      	ldr	r3, [r4, #4]
    2842:	4293      	cmp	r3, r2
    2844:	d8f3      	bhi.n	282e <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    2846:	68a0      	ldr	r0, [r4, #8]
    2848:	4403      	add	r3, r0
    284a:	1a9b      	subs	r3, r3, r2
    284c:	e7f2      	b.n	2834 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    284e:	42a7      	cmp	r7, r4
    2850:	d004      	beq.n	285c <timer_add_timer_task+0x48>
    2852:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    2854:	4620      	mov	r0, r4
    2856:	4b04      	ldr	r3, [pc, #16]	; (2868 <timer_add_timer_task+0x54>)
    2858:	4798      	blx	r3
    285a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    285c:	4660      	mov	r0, ip
    285e:	4b01      	ldr	r3, [pc, #4]	; (2864 <timer_add_timer_task+0x50>)
    2860:	4798      	blx	r3
    2862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2864:	00002959 	.word	0x00002959
    2868:	00002985 	.word	0x00002985

0000286c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    286c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    2870:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    2872:	6907      	ldr	r7, [r0, #16]
    2874:	3701      	adds	r7, #1
    2876:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    2878:	7e03      	ldrb	r3, [r0, #24]
    287a:	f013 0f01 	tst.w	r3, #1
    287e:	d113      	bne.n	28a8 <timer_process_counted+0x3c>
    2880:	7e03      	ldrb	r3, [r0, #24]
    2882:	f013 0f02 	tst.w	r3, #2
    2886:	d10f      	bne.n	28a8 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    2888:	b354      	cbz	r4, 28e0 <timer_process_counted+0x74>
    288a:	6863      	ldr	r3, [r4, #4]
    288c:	1afb      	subs	r3, r7, r3
    288e:	68a2      	ldr	r2, [r4, #8]
    2890:	4293      	cmp	r3, r2
    2892:	d307      	bcc.n	28a4 <timer_process_counted+0x38>
    2894:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    2896:	f100 0814 	add.w	r8, r0, #20
    289a:	f8df 9048 	ldr.w	r9, [pc, #72]	; 28e4 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    289e:	f8df a048 	ldr.w	sl, [pc, #72]	; 28e8 <timer_process_counted+0x7c>
    28a2:	e012      	b.n	28ca <timer_process_counted+0x5e>
    28a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    28a8:	7e03      	ldrb	r3, [r0, #24]
    28aa:	f043 0302 	orr.w	r3, r3, #2
    28ae:	7603      	strb	r3, [r0, #24]
		return;
    28b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    28b4:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    28b6:	68e3      	ldr	r3, [r4, #12]
    28b8:	4620      	mov	r0, r4
    28ba:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    28bc:	b185      	cbz	r5, 28e0 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    28be:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    28c0:	686b      	ldr	r3, [r5, #4]
    28c2:	1afb      	subs	r3, r7, r3
    28c4:	68aa      	ldr	r2, [r5, #8]
    28c6:	4293      	cmp	r3, r2
    28c8:	d30a      	bcc.n	28e0 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    28ca:	4640      	mov	r0, r8
    28cc:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    28ce:	7c23      	ldrb	r3, [r4, #16]
    28d0:	2b01      	cmp	r3, #1
    28d2:	d1ef      	bne.n	28b4 <timer_process_counted+0x48>
			tmp->time_label = time;
    28d4:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    28d6:	463a      	mov	r2, r7
    28d8:	4621      	mov	r1, r4
    28da:	4640      	mov	r0, r8
    28dc:	47d0      	blx	sl
    28de:	e7e9      	b.n	28b4 <timer_process_counted+0x48>
    28e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    28e4:	0000298d 	.word	0x0000298d
    28e8:	00002815 	.word	0x00002815

000028ec <timer_init>:
{
    28ec:	b570      	push	{r4, r5, r6, lr}
    28ee:	460e      	mov	r6, r1
    28f0:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    28f2:	4604      	mov	r4, r0
    28f4:	b190      	cbz	r0, 291c <timer_init+0x30>
    28f6:	b199      	cbz	r1, 2920 <timer_init+0x34>
    28f8:	1c10      	adds	r0, r2, #0
    28fa:	bf18      	it	ne
    28fc:	2001      	movne	r0, #1
    28fe:	2245      	movs	r2, #69	; 0x45
    2900:	4908      	ldr	r1, [pc, #32]	; (2924 <timer_init+0x38>)
    2902:	4b09      	ldr	r3, [pc, #36]	; (2928 <timer_init+0x3c>)
    2904:	4798      	blx	r3
	descr->func = func;
    2906:	4620      	mov	r0, r4
    2908:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    290c:	682b      	ldr	r3, [r5, #0]
    290e:	4631      	mov	r1, r6
    2910:	4798      	blx	r3
	descr->time                           = 0;
    2912:	2000      	movs	r0, #0
    2914:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    2916:	4b05      	ldr	r3, [pc, #20]	; (292c <timer_init+0x40>)
    2918:	6063      	str	r3, [r4, #4]
}
    291a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    291c:	2000      	movs	r0, #0
    291e:	e7ee      	b.n	28fe <timer_init+0x12>
    2920:	2000      	movs	r0, #0
    2922:	e7ec      	b.n	28fe <timer_init+0x12>
    2924:	000079c8 	.word	0x000079c8
    2928:	00002931 	.word	0x00002931
    292c:	0000286d 	.word	0x0000286d

00002930 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    2930:	b900      	cbnz	r0, 2934 <assert+0x4>
		__asm("BKPT #0");
    2932:	be00      	bkpt	0x0000
    2934:	4770      	bx	lr

00002936 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    2936:	6803      	ldr	r3, [r0, #0]
    2938:	b14b      	cbz	r3, 294e <is_list_element+0x18>
		if (it == element) {
    293a:	428b      	cmp	r3, r1
    293c:	d009      	beq.n	2952 <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    293e:	681b      	ldr	r3, [r3, #0]
    2940:	b11b      	cbz	r3, 294a <is_list_element+0x14>
		if (it == element) {
    2942:	4299      	cmp	r1, r3
    2944:	d1fb      	bne.n	293e <is_list_element+0x8>
			return true;
    2946:	2001      	movs	r0, #1
		}
	}

	return false;
}
    2948:	4770      	bx	lr
	return false;
    294a:	2000      	movs	r0, #0
    294c:	4770      	bx	lr
    294e:	2000      	movs	r0, #0
    2950:	4770      	bx	lr
			return true;
    2952:	2001      	movs	r0, #1
    2954:	4770      	bx	lr
	...

00002958 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    2958:	b538      	push	{r3, r4, r5, lr}
    295a:	4604      	mov	r4, r0
    295c:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    295e:	4b06      	ldr	r3, [pc, #24]	; (2978 <list_insert_as_head+0x20>)
    2960:	4798      	blx	r3
    2962:	f080 0001 	eor.w	r0, r0, #1
    2966:	2243      	movs	r2, #67	; 0x43
    2968:	4904      	ldr	r1, [pc, #16]	; (297c <list_insert_as_head+0x24>)
    296a:	b2c0      	uxtb	r0, r0
    296c:	4b04      	ldr	r3, [pc, #16]	; (2980 <list_insert_as_head+0x28>)
    296e:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    2970:	6823      	ldr	r3, [r4, #0]
    2972:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    2974:	6025      	str	r5, [r4, #0]
    2976:	bd38      	pop	{r3, r4, r5, pc}
    2978:	00002937 	.word	0x00002937
    297c:	000079e0 	.word	0x000079e0
    2980:	00002931 	.word	0x00002931

00002984 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    2984:	6803      	ldr	r3, [r0, #0]
    2986:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    2988:	6001      	str	r1, [r0, #0]
    298a:	4770      	bx	lr

0000298c <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    298c:	6803      	ldr	r3, [r0, #0]
    298e:	b10b      	cbz	r3, 2994 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    2990:	681a      	ldr	r2, [r3, #0]
    2992:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    2994:	4618      	mov	r0, r3
    2996:	4770      	bx	lr

00002998 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    2998:	b570      	push	{r4, r5, r6, lr}
    299a:	460e      	mov	r6, r1
    299c:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    299e:	4604      	mov	r4, r0
    29a0:	b178      	cbz	r0, 29c2 <ringbuffer_init+0x2a>
    29a2:	b181      	cbz	r1, 29c6 <ringbuffer_init+0x2e>
    29a4:	b1a2      	cbz	r2, 29d0 <ringbuffer_init+0x38>
    29a6:	2001      	movs	r0, #1
    29a8:	2232      	movs	r2, #50	; 0x32
    29aa:	490d      	ldr	r1, [pc, #52]	; (29e0 <ringbuffer_init+0x48>)
    29ac:	4b0d      	ldr	r3, [pc, #52]	; (29e4 <ringbuffer_init+0x4c>)
    29ae:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    29b0:	1e6b      	subs	r3, r5, #1
    29b2:	421d      	tst	r5, r3
    29b4:	d109      	bne.n	29ca <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    29b6:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    29b8:	2000      	movs	r0, #0
    29ba:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    29bc:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    29be:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    29c0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    29c2:	2000      	movs	r0, #0
    29c4:	e7f0      	b.n	29a8 <ringbuffer_init+0x10>
    29c6:	2000      	movs	r0, #0
    29c8:	e7ee      	b.n	29a8 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    29ca:	f06f 000c 	mvn.w	r0, #12
    29ce:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    29d0:	2232      	movs	r2, #50	; 0x32
    29d2:	4903      	ldr	r1, [pc, #12]	; (29e0 <ringbuffer_init+0x48>)
    29d4:	2000      	movs	r0, #0
    29d6:	4b03      	ldr	r3, [pc, #12]	; (29e4 <ringbuffer_init+0x4c>)
    29d8:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    29da:	1e6b      	subs	r3, r5, #1
    29dc:	e7eb      	b.n	29b6 <ringbuffer_init+0x1e>
    29de:	bf00      	nop
    29e0:	00007a00 	.word	0x00007a00
    29e4:	00002931 	.word	0x00002931

000029e8 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    29e8:	b538      	push	{r3, r4, r5, lr}
    29ea:	460d      	mov	r5, r1
	ASSERT(rb && data);
    29ec:	4604      	mov	r4, r0
    29ee:	b1a0      	cbz	r0, 2a1a <ringbuffer_get+0x32>
    29f0:	1c08      	adds	r0, r1, #0
    29f2:	bf18      	it	ne
    29f4:	2001      	movne	r0, #1
    29f6:	224a      	movs	r2, #74	; 0x4a
    29f8:	490a      	ldr	r1, [pc, #40]	; (2a24 <ringbuffer_get+0x3c>)
    29fa:	4b0b      	ldr	r3, [pc, #44]	; (2a28 <ringbuffer_get+0x40>)
    29fc:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    29fe:	68a3      	ldr	r3, [r4, #8]
    2a00:	68e2      	ldr	r2, [r4, #12]
    2a02:	429a      	cmp	r2, r3
    2a04:	d00b      	beq.n	2a1e <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    2a06:	6862      	ldr	r2, [r4, #4]
    2a08:	4013      	ands	r3, r2
    2a0a:	6822      	ldr	r2, [r4, #0]
    2a0c:	5cd3      	ldrb	r3, [r2, r3]
    2a0e:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    2a10:	68a3      	ldr	r3, [r4, #8]
    2a12:	3301      	adds	r3, #1
    2a14:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    2a16:	2000      	movs	r0, #0
    2a18:	bd38      	pop	{r3, r4, r5, pc}
    2a1a:	2000      	movs	r0, #0
    2a1c:	e7eb      	b.n	29f6 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    2a1e:	f06f 0009 	mvn.w	r0, #9
}
    2a22:	bd38      	pop	{r3, r4, r5, pc}
    2a24:	00007a00 	.word	0x00007a00
    2a28:	00002931 	.word	0x00002931

00002a2c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    2a2c:	b538      	push	{r3, r4, r5, lr}
    2a2e:	460d      	mov	r5, r1
	ASSERT(rb);
    2a30:	4604      	mov	r4, r0
    2a32:	225b      	movs	r2, #91	; 0x5b
    2a34:	490b      	ldr	r1, [pc, #44]	; (2a64 <ringbuffer_put+0x38>)
    2a36:	3000      	adds	r0, #0
    2a38:	bf18      	it	ne
    2a3a:	2001      	movne	r0, #1
    2a3c:	4b0a      	ldr	r3, [pc, #40]	; (2a68 <ringbuffer_put+0x3c>)
    2a3e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    2a40:	68e3      	ldr	r3, [r4, #12]
    2a42:	6862      	ldr	r2, [r4, #4]
    2a44:	4013      	ands	r3, r2
    2a46:	6822      	ldr	r2, [r4, #0]
    2a48:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    2a4a:	68e3      	ldr	r3, [r4, #12]
    2a4c:	6861      	ldr	r1, [r4, #4]
    2a4e:	68a2      	ldr	r2, [r4, #8]
    2a50:	1a9a      	subs	r2, r3, r2
    2a52:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    2a54:	bf84      	itt	hi
    2a56:	1a59      	subhi	r1, r3, r1
    2a58:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    2a5a:	3301      	adds	r3, #1
    2a5c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    2a5e:	2000      	movs	r0, #0
    2a60:	bd38      	pop	{r3, r4, r5, pc}
    2a62:	bf00      	nop
    2a64:	00007a00 	.word	0x00007a00
    2a68:	00002931 	.word	0x00002931

00002a6c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    2a6c:	b510      	push	{r4, lr}
	ASSERT(rb);
    2a6e:	4604      	mov	r4, r0
    2a70:	2271      	movs	r2, #113	; 0x71
    2a72:	4905      	ldr	r1, [pc, #20]	; (2a88 <ringbuffer_num+0x1c>)
    2a74:	3000      	adds	r0, #0
    2a76:	bf18      	it	ne
    2a78:	2001      	movne	r0, #1
    2a7a:	4b04      	ldr	r3, [pc, #16]	; (2a8c <ringbuffer_num+0x20>)
    2a7c:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    2a7e:	68e0      	ldr	r0, [r4, #12]
    2a80:	68a3      	ldr	r3, [r4, #8]
}
    2a82:	1ac0      	subs	r0, r0, r3
    2a84:	bd10      	pop	{r4, pc}
    2a86:	bf00      	nop
    2a88:	00007a00 	.word	0x00007a00
    2a8c:	00002931 	.word	0x00002931

00002a90 <ringbuffer_flush>:

/**
 * \brief Flush ringbuffer
 */
uint32_t ringbuffer_flush(struct ringbuffer *const rb)
{
    2a90:	b510      	push	{r4, lr}
	ASSERT(rb);
    2a92:	4604      	mov	r4, r0
    2a94:	227b      	movs	r2, #123	; 0x7b
    2a96:	4905      	ldr	r1, [pc, #20]	; (2aac <ringbuffer_flush+0x1c>)
    2a98:	3000      	adds	r0, #0
    2a9a:	bf18      	it	ne
    2a9c:	2001      	movne	r0, #1
    2a9e:	4b04      	ldr	r3, [pc, #16]	; (2ab0 <ringbuffer_flush+0x20>)
    2aa0:	4798      	blx	r3

	rb->read_index = rb->write_index;
    2aa2:	68e3      	ldr	r3, [r4, #12]
    2aa4:	60a3      	str	r3, [r4, #8]

	return ERR_NONE;
}
    2aa6:	2000      	movs	r0, #0
    2aa8:	bd10      	pop	{r4, pc}
    2aaa:	bf00      	nop
    2aac:	00007a00 	.word	0x00007a00
    2ab0:	00002931 	.word	0x00002931

00002ab4 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    2ab4:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    2ab6:	4a06      	ldr	r2, [pc, #24]	; (2ad0 <_sbrk+0x1c>)
    2ab8:	6812      	ldr	r2, [r2, #0]
    2aba:	b122      	cbz	r2, 2ac6 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2abc:	4a04      	ldr	r2, [pc, #16]	; (2ad0 <_sbrk+0x1c>)
    2abe:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2ac0:	4403      	add	r3, r0
    2ac2:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    2ac4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2ac6:	4903      	ldr	r1, [pc, #12]	; (2ad4 <_sbrk+0x20>)
    2ac8:	4a01      	ldr	r2, [pc, #4]	; (2ad0 <_sbrk+0x1c>)
    2aca:	6011      	str	r1, [r2, #0]
    2acc:	e7f6      	b.n	2abc <_sbrk+0x8>
    2ace:	bf00      	nop
    2ad0:	20000540 	.word	0x20000540
    2ad4:	20013e78 	.word	0x20013e78

00002ad8 <_ac_init>:
 * \brief Initialize AC
 *
 * \param[in] hw The pointer to hardware instance
 */
static int32_t _ac_init(void *const hw)
{
    2ad8:	b510      	push	{r4, lr}
    2ada:	4604      	mov	r4, r0
	ASSERT(hw == AC);
    2adc:	f44f 7281 	mov.w	r2, #258	; 0x102
    2ae0:	4915      	ldr	r1, [pc, #84]	; (2b38 <_ac_init+0x60>)
    2ae2:	4816      	ldr	r0, [pc, #88]	; (2b3c <_ac_init+0x64>)
    2ae4:	4284      	cmp	r4, r0
    2ae6:	bf14      	ite	ne
    2ae8:	2000      	movne	r0, #0
    2aea:	2001      	moveq	r0, #1
    2aec:	4b14      	ldr	r3, [pc, #80]	; (2b40 <_ac_init+0x68>)
    2aee:	4798      	blx	r3
typedef uint8_t  hri_ac_statusb_reg_t;
typedef uint8_t  hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw, hri_ac_syncbusy_reg_t reg)
{
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    2af0:	6a23      	ldr	r3, [r4, #32]
    2af2:	f013 0f01 	tst.w	r3, #1
    2af6:	d1fb      	bne.n	2af0 <_ac_init+0x18>
    2af8:	6a23      	ldr	r3, [r4, #32]
    2afa:	f013 0f03 	tst.w	r3, #3
    2afe:	d1fb      	bne.n	2af8 <_ac_init+0x20>

static inline bool hri_ac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST | AC_SYNCBUSY_ENABLE);
	tmp = ((Ac *)hw)->CTRLA.reg;
    2b00:	7823      	ldrb	r3, [r4, #0]

	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
    2b02:	f013 0f02 	tst.w	r3, #2
    2b06:	d114      	bne.n	2b32 <_ac_init+0x5a>
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    2b08:	6a23      	ldr	r3, [r4, #32]
    2b0a:	f013 0f01 	tst.w	r3, #1
    2b0e:	d1fb      	bne.n	2b08 <_ac_init+0x30>
	((Ac *)hw)->CTRLA.reg |= AC_CTRLA_SWRST;
    2b10:	7823      	ldrb	r3, [r4, #0]
    2b12:	f043 0301 	orr.w	r3, r3, #1
    2b16:	7023      	strb	r3, [r4, #0]
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    2b18:	6a23      	ldr	r3, [r4, #32]
    2b1a:	f013 0f01 	tst.w	r3, #1
    2b1e:	d1fb      	bne.n	2b18 <_ac_init+0x40>
}

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data)
{
	AC_CRITICAL_SECTION_ENTER();
	((Ac *)hw)->COMPCTRL[index].reg = data;
    2b20:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    2b24:	6123      	str	r3, [r4, #16]
	((Ac *)hw)->SCALER[index].reg = data;
    2b26:	2000      	movs	r0, #0
    2b28:	7320      	strb	r0, [r4, #12]
	((Ac *)hw)->COMPCTRL[index].reg = data;
    2b2a:	6163      	str	r3, [r4, #20]
	((Ac *)hw)->SCALER[index].reg = data;
    2b2c:	7360      	strb	r0, [r4, #13]
	((Ac *)hw)->EVCTRL.reg = data;
    2b2e:	8060      	strh	r0, [r4, #2]
	hri_ac_write_SCALER_reg(hw, 0, _ac.comp_scaler0);
	hri_ac_write_COMPCTRL_reg(hw, 1, _ac.comp_ctrl1);
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);

	return ERR_NONE;
    2b30:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    2b32:	f06f 0010 	mvn.w	r0, #16
}
    2b36:	bd10      	pop	{r4, pc}
    2b38:	00007a24 	.word	0x00007a24
    2b3c:	42002000 	.word	0x42002000
    2b40:	00002931 	.word	0x00002931

00002b44 <_ac_sync_init>:
{
    2b44:	b538      	push	{r3, r4, r5, lr}
    2b46:	460c      	mov	r4, r1
	ASSERT(device);
    2b48:	4605      	mov	r5, r0
    2b4a:	226c      	movs	r2, #108	; 0x6c
    2b4c:	4905      	ldr	r1, [pc, #20]	; (2b64 <_ac_sync_init+0x20>)
    2b4e:	3000      	adds	r0, #0
    2b50:	bf18      	it	ne
    2b52:	2001      	movne	r0, #1
    2b54:	4b04      	ldr	r3, [pc, #16]	; (2b68 <_ac_sync_init+0x24>)
    2b56:	4798      	blx	r3
	device->hw = hw;
    2b58:	602c      	str	r4, [r5, #0]
	return _ac_init(hw);
    2b5a:	4620      	mov	r0, r4
    2b5c:	4b03      	ldr	r3, [pc, #12]	; (2b6c <_ac_sync_init+0x28>)
    2b5e:	4798      	blx	r3
}
    2b60:	bd38      	pop	{r3, r4, r5, pc}
    2b62:	bf00      	nop
    2b64:	00007a24 	.word	0x00007a24
    2b68:	00002931 	.word	0x00002931
    2b6c:	00002ad9 	.word	0x00002ad9

00002b70 <_adc_init>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2b70:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2b72:	f013 0f01 	tst.w	r3, #1
    2b76:	d1fb      	bne.n	2b70 <_adc_init>
    2b78:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2b7a:	f013 0f03 	tst.w	r3, #3
    2b7e:	d1fb      	bne.n	2b78 <_adc_init+0x8>

static inline bool hri_adc_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    2b80:	8803      	ldrh	r3, [r0, #0]
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
	if (hri_adc_get_CTRLA_ENABLE_bit(hw)) {
    2b82:	f013 0f02 	tst.w	r3, #2
    2b86:	d12a      	bne.n	2bde <_adc_init+0x6e>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2b88:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2b8a:	f013 0f01 	tst.w	r3, #1
    2b8e:	d1fb      	bne.n	2b88 <_adc_init+0x18>
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_SWRST;
    2b90:	8803      	ldrh	r3, [r0, #0]
    2b92:	b29b      	uxth	r3, r3
    2b94:	f043 0301 	orr.w	r3, r3, #1
    2b98:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2b9a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2b9c:	f013 0f01 	tst.w	r3, #1
    2ba0:	d1fb      	bne.n	2b9a <_adc_init+0x2a>
		return ERR_DENIED;
	}
	hri_adc_set_CTRLA_SWRST_bit(hw);
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    2ba2:	2216      	movs	r2, #22
    2ba4:	4b0f      	ldr	r3, [pc, #60]	; (2be4 <_adc_init+0x74>)
    2ba6:	fb02 3101 	mla	r1, r2, r1, r3
    2baa:	888b      	ldrh	r3, [r1, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    2bac:	80c3      	strh	r3, [r0, #6]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    2bae:	798b      	ldrb	r3, [r1, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    2bb0:	7203      	strb	r3, [r0, #8]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    2bb2:	79cb      	ldrb	r3, [r1, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    2bb4:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    2bb6:	890b      	ldrh	r3, [r1, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    2bb8:	8083      	strh	r3, [r0, #4]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    2bba:	7a8b      	ldrb	r3, [r1, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    2bbc:	7283      	strb	r3, [r0, #10]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    2bbe:	7acb      	ldrb	r3, [r1, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    2bc0:	72c3      	strb	r3, [r0, #11]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    2bc2:	898b      	ldrh	r3, [r1, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    2bc4:	8183      	strh	r3, [r0, #12]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    2bc6:	89cb      	ldrh	r3, [r1, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    2bc8:	81c3      	strh	r3, [r0, #14]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    2bca:	8a0b      	ldrh	r3, [r1, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    2bcc:	8203      	strh	r3, [r0, #16]
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    2bce:	8a4b      	ldrh	r3, [r1, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    2bd0:	8243      	strh	r3, [r0, #18]
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    2bd2:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    2bd4:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    2bd6:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    2bd8:	8003      	strh	r3, [r0, #0]

	return ERR_NONE;
    2bda:	2000      	movs	r0, #0
    2bdc:	4770      	bx	lr
		return ERR_DENIED;
    2bde:	f06f 0010 	mvn.w	r0, #16
}
    2be2:	4770      	bx	lr
    2be4:	00007a38 	.word	0x00007a38

00002be8 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    2be8:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    2bec:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    2bf0:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    2bf4:	b148      	cbz	r0, 2c0a <_adc_get_regs+0x22>
    2bf6:	2801      	cmp	r0, #1
    2bf8:	d009      	beq.n	2c0e <_adc_get_regs+0x26>
{
    2bfa:	b508      	push	{r3, lr}
	ASSERT(false);
    2bfc:	2291      	movs	r2, #145	; 0x91
    2bfe:	4905      	ldr	r1, [pc, #20]	; (2c14 <_adc_get_regs+0x2c>)
    2c00:	2000      	movs	r0, #0
    2c02:	4b05      	ldr	r3, [pc, #20]	; (2c18 <_adc_get_regs+0x30>)
    2c04:	4798      	blx	r3
	return 0;
    2c06:	2000      	movs	r0, #0
    2c08:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2c0a:	2000      	movs	r0, #0
    2c0c:	4770      	bx	lr
    2c0e:	2001      	movs	r0, #1
    2c10:	4770      	bx	lr
    2c12:	bf00      	nop
    2c14:	00007a64 	.word	0x00007a64
    2c18:	00002931 	.word	0x00002931

00002c1c <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    2c1c:	b538      	push	{r3, r4, r5, lr}
    2c1e:	460c      	mov	r4, r1
	ASSERT(device);
    2c20:	4605      	mov	r5, r0
    2c22:	22d5      	movs	r2, #213	; 0xd5
    2c24:	4907      	ldr	r1, [pc, #28]	; (2c44 <_adc_sync_init+0x28>)
    2c26:	3000      	adds	r0, #0
    2c28:	bf18      	it	ne
    2c2a:	2001      	movne	r0, #1
    2c2c:	4b06      	ldr	r3, [pc, #24]	; (2c48 <_adc_sync_init+0x2c>)
    2c2e:	4798      	blx	r3

	device->hw = hw;
    2c30:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    2c32:	4620      	mov	r0, r4
    2c34:	4b05      	ldr	r3, [pc, #20]	; (2c4c <_adc_sync_init+0x30>)
    2c36:	4798      	blx	r3
    2c38:	4601      	mov	r1, r0
    2c3a:	4620      	mov	r0, r4
    2c3c:	4b04      	ldr	r3, [pc, #16]	; (2c50 <_adc_sync_init+0x34>)
    2c3e:	4798      	blx	r3
}
    2c40:	bd38      	pop	{r3, r4, r5, pc}
    2c42:	bf00      	nop
    2c44:	00007a64 	.word	0x00007a64
    2c48:	00002931 	.word	0x00002931
    2c4c:	00002be9 	.word	0x00002be9
    2c50:	00002b71 	.word	0x00002b71

00002c54 <_irq_set>:
    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2c54:	0943      	lsrs	r3, r0, #5
    2c56:	f000 001f 	and.w	r0, r0, #31
    2c5a:	2201      	movs	r2, #1
    2c5c:	fa02 f000 	lsl.w	r0, r2, r0
    2c60:	3340      	adds	r3, #64	; 0x40
    2c62:	4a02      	ldr	r2, [pc, #8]	; (2c6c <_irq_set+0x18>)
    2c64:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    2c68:	4770      	bx	lr
    2c6a:	bf00      	nop
    2c6c:	e000e100 	.word	0xe000e100

00002c70 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    2c70:	f64b 3380 	movw	r3, #48000	; 0xbb80
    2c74:	fb03 f000 	mul.w	r0, r3, r0
    2c78:	4770      	bx	lr
	...

00002c7c <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2c7c:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    2c7e:	4a0c      	ldr	r2, [pc, #48]	; (2cb0 <_init_chip+0x34>)
    2c80:	8813      	ldrh	r3, [r2, #0]
    2c82:	b29b      	uxth	r3, r3
    2c84:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    2c86:	4b0b      	ldr	r3, [pc, #44]	; (2cb4 <_init_chip+0x38>)
    2c88:	4798      	blx	r3
	//_oscctrl_init_sources();
	_mclk_init();
    2c8a:	4b0b      	ldr	r3, [pc, #44]	; (2cb8 <_init_chip+0x3c>)
    2c8c:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    2c8e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    2c92:	4c0a      	ldr	r4, [pc, #40]	; (2cbc <_init_chip+0x40>)
    2c94:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2c96:	4b0a      	ldr	r3, [pc, #40]	; (2cc0 <_init_chip+0x44>)
    2c98:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2c9a:	f240 70ff 	movw	r0, #2047	; 0x7ff
    2c9e:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    2ca0:	4a08      	ldr	r2, [pc, #32]	; (2cc4 <_init_chip+0x48>)
    2ca2:	6913      	ldr	r3, [r2, #16]
    2ca4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    2ca8:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    2caa:	4b07      	ldr	r3, [pc, #28]	; (2cc8 <_init_chip+0x4c>)
    2cac:	4798      	blx	r3
    2cae:	bd10      	pop	{r4, pc}
    2cb0:	41004000 	.word	0x41004000
    2cb4:	0000314d 	.word	0x0000314d
    2cb8:	00003075 	.word	0x00003075
    2cbc:	00002fcd 	.word	0x00002fcd
    2cc0:	00003179 	.word	0x00003179
    2cc4:	40000800 	.word	0x40000800
    2cc8:	00002dd5 	.word	0x00002dd5

00002ccc <_dac_init>:
 * \param[in] hw The pointer to DAC hardware instance
 *
 * \return The status of initialization
 */
static int32_t _dac_init(void *const hw)
{
    2ccc:	b510      	push	{r4, lr}
    2cce:	4604      	mov	r4, r0
	ASSERT(hw == DAC);
    2cd0:	22f3      	movs	r2, #243	; 0xf3
    2cd2:	4915      	ldr	r1, [pc, #84]	; (2d28 <_dac_init+0x5c>)
    2cd4:	4815      	ldr	r0, [pc, #84]	; (2d2c <_dac_init+0x60>)
    2cd6:	4284      	cmp	r4, r0
    2cd8:	bf14      	ite	ne
    2cda:	2000      	movne	r0, #0
    2cdc:	2001      	moveq	r0, #1
    2cde:	4b14      	ldr	r3, [pc, #80]	; (2d30 <_dac_init+0x64>)
    2ce0:	4798      	blx	r3
typedef uint8_t  hri_dac_intflag_reg_t;
typedef uint8_t  hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw, hri_dac_syncbusy_reg_t reg)
{
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2ce2:	68a3      	ldr	r3, [r4, #8]
    2ce4:	f013 0f01 	tst.w	r3, #1
    2ce8:	d1fb      	bne.n	2ce2 <_dac_init+0x16>
    2cea:	68a3      	ldr	r3, [r4, #8]
    2cec:	f013 0f03 	tst.w	r3, #3
    2cf0:	d1fb      	bne.n	2cea <_dac_init+0x1e>

static inline bool hri_dac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST | DAC_SYNCBUSY_ENABLE);
	tmp = ((Dac *)hw)->CTRLA.reg;
    2cf2:	7823      	ldrb	r3, [r4, #0]

	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
    2cf4:	f013 0f02 	tst.w	r3, #2
    2cf8:	d113      	bne.n	2d22 <_dac_init+0x56>
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2cfa:	68a3      	ldr	r3, [r4, #8]
    2cfc:	f013 0f01 	tst.w	r3, #1
    2d00:	d1fb      	bne.n	2cfa <_dac_init+0x2e>
	((Dac *)hw)->CTRLA.reg |= DAC_CTRLA_SWRST;
    2d02:	7823      	ldrb	r3, [r4, #0]
    2d04:	f043 0301 	orr.w	r3, r3, #1
    2d08:	7023      	strb	r3, [r4, #0]
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2d0a:	68a3      	ldr	r3, [r4, #8]
    2d0c:	f013 0f01 	tst.w	r3, #1
    2d10:	d1fb      	bne.n	2d0a <_dac_init+0x3e>
}

static inline void hri_dac_write_CTRLB_reg(const void *const hw, hri_dac_ctrlb_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->CTRLB.reg = data;
    2d12:	2000      	movs	r0, #0
    2d14:	7060      	strb	r0, [r4, #1]
}

static inline void hri_dac_write_EVCTRL_reg(const void *const hw, hri_dac_evctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->EVCTRL.reg = data;
    2d16:	70a0      	strb	r0, [r4, #2]
}

static inline void hri_dac_write_DACCTRL_reg(const void *const hw, uint8_t index, hri_dac_dacctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DACCTRL[index].reg = data;
    2d18:	81a0      	strh	r0, [r4, #12]
    2d1a:	81e0      	strh	r0, [r4, #14]
}

static inline void hri_dac_write_DBGCTRL_reg(const void *const hw, hri_dac_dbgctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DBGCTRL.reg = data;
    2d1c:	2301      	movs	r3, #1
    2d1e:	7623      	strb	r3, [r4, #24]
	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_DACCTRL_reg(hw, 0, _dac.dac_ctrl0);
	hri_dac_write_DACCTRL_reg(hw, 1, _dac.dac_ctrl1);
	hri_dac_write_DBGCTRL_reg(hw, _dac.dbg_ctrl);

	return ERR_NONE;
    2d20:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
    2d22:	f06f 0003 	mvn.w	r0, #3
}
    2d26:	bd10      	pop	{r4, pc}
    2d28:	00007a7c 	.word	0x00007a7c
    2d2c:	43002400 	.word	0x43002400
    2d30:	00002931 	.word	0x00002931

00002d34 <_dac_sync_init>:
{
    2d34:	b538      	push	{r3, r4, r5, lr}
    2d36:	460c      	mov	r4, r1
	ASSERT(device);
    2d38:	4605      	mov	r5, r0
    2d3a:	2261      	movs	r2, #97	; 0x61
    2d3c:	4905      	ldr	r1, [pc, #20]	; (2d54 <_dac_sync_init+0x20>)
    2d3e:	3000      	adds	r0, #0
    2d40:	bf18      	it	ne
    2d42:	2001      	movne	r0, #1
    2d44:	4b04      	ldr	r3, [pc, #16]	; (2d58 <_dac_sync_init+0x24>)
    2d46:	4798      	blx	r3
	device->hw = hw;
    2d48:	602c      	str	r4, [r5, #0]
	return _dac_init(device->hw);
    2d4a:	4620      	mov	r0, r4
    2d4c:	4b03      	ldr	r3, [pc, #12]	; (2d5c <_dac_sync_init+0x28>)
    2d4e:	4798      	blx	r3
}
    2d50:	bd38      	pop	{r3, r4, r5, pc}
    2d52:	bf00      	nop
    2d54:	00007a7c 	.word	0x00007a7c
    2d58:	00002931 	.word	0x00002931
    2d5c:	00002ccd 	.word	0x00002ccd

00002d60 <_dmac_handler>:

/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    2d60:	b508      	push	{r3, lr}
}

static inline hri_dmac_intpend_reg_t hri_dmac_get_INTPEND_reg(const void *const hw, hri_dmac_intpend_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Dmac *)hw)->INTPEND.reg;
    2d62:	4a1a      	ldr	r2, [pc, #104]	; (2dcc <_dmac_handler+0x6c>)
    2d64:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    2d66:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    2d6a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    2d6e:	4818      	ldr	r0, [pc, #96]	; (2dd0 <_dmac_handler+0x70>)
    2d70:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = mask;
}

static inline bool hri_dmac_get_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    2d74:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2d78:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    2d7c:	f012 0f01 	tst.w	r2, #1
    2d80:	d10a      	bne.n	2d98 <_dmac_handler+0x38>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
}

static inline bool hri_dmac_get_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    2d82:	011a      	lsls	r2, r3, #4
    2d84:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2d88:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2d8c:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    2d90:	f012 0f02 	tst.w	r2, #2
    2d94:	d10b      	bne.n	2dae <_dmac_handler+0x4e>
    2d96:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    2d98:	011a      	lsls	r2, r3, #4
    2d9a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2d9e:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2da2:	2101      	movs	r1, #1
    2da4:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    2da8:	6843      	ldr	r3, [r0, #4]
    2daa:	4798      	blx	r3
    2dac:	bd08      	pop	{r3, pc}
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    2dae:	011a      	lsls	r2, r3, #4
    2db0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2db4:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2db8:	2102      	movs	r1, #2
    2dba:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    2dbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    2dc2:	4a03      	ldr	r2, [pc, #12]	; (2dd0 <_dmac_handler+0x70>)
    2dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2dc8:	4798      	blx	r3
	}
}
    2dca:	e7e4      	b.n	2d96 <_dmac_handler+0x36>
    2dcc:	4100a000 	.word	0x4100a000
    2dd0:	20000550 	.word	0x20000550

00002dd4 <_dma_init>:
{
    2dd4:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    2dd6:	4a33      	ldr	r2, [pc, #204]	; (2ea4 <_dma_init+0xd0>)
    2dd8:	8813      	ldrh	r3, [r2, #0]
    2dda:	f023 0302 	bic.w	r3, r3, #2
    2dde:	041b      	lsls	r3, r3, #16
    2de0:	0c1b      	lsrs	r3, r3, #16
    2de2:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    2de4:	8853      	ldrh	r3, [r2, #2]
    2de6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    2dea:	041b      	lsls	r3, r3, #16
    2dec:	0c1b      	lsrs	r3, r3, #16
    2dee:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    2df0:	8813      	ldrh	r3, [r2, #0]
    2df2:	b29b      	uxth	r3, r3
    2df4:	f043 0301 	orr.w	r3, r3, #1
    2df8:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    2dfa:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    2dfc:	f013 0f01 	tst.w	r3, #1
    2e00:	d1fb      	bne.n	2dfa <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    2e02:	4b28      	ldr	r3, [pc, #160]	; (2ea4 <_dma_init+0xd0>)
    2e04:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    2e08:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    2e0a:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    2e0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    2e10:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    2e12:	2000      	movs	r0, #0
    2e14:	6158      	str	r0, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    2e16:	4a24      	ldr	r2, [pc, #144]	; (2ea8 <_dma_init+0xd4>)
    2e18:	f502 71c0 	add.w	r1, r2, #384	; 0x180
	((Dmac *)hw)->BASEADDR.reg = data;
    2e1c:	6359      	str	r1, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    2e1e:	f502 7260 	add.w	r2, r2, #896	; 0x380
	((Dmac *)hw)->WRBADDR.reg = data;
    2e22:	639a      	str	r2, [r3, #56]	; 0x38
    2e24:	4b21      	ldr	r3, [pc, #132]	; (2eac <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    2e26:	f5a1 75c0 	sub.w	r5, r1, #384	; 0x180
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    2e2a:	681c      	ldr	r4, [r3, #0]
    2e2c:	0101      	lsls	r1, r0, #4
    2e2e:	f101 4282 	add.w	r2, r1, #1090519040	; 0x41000000
    2e32:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    2e36:	6414      	str	r4, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    2e38:	791c      	ldrb	r4, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    2e3a:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    2e3e:	795c      	ldrb	r4, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    2e40:	f882 4046 	strb.w	r4, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    2e44:	88da      	ldrh	r2, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    2e46:	4429      	add	r1, r5
    2e48:	f8a1 2180 	strh.w	r2, [r1, #384]	; 0x180
    2e4c:	3001      	adds	r0, #1
    2e4e:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    2e50:	2820      	cmp	r0, #32
    2e52:	d1ea      	bne.n	2e2a <_dma_init+0x56>
    2e54:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2e56:	2001      	movs	r0, #1
    2e58:	4915      	ldr	r1, [pc, #84]	; (2eb0 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    2e5a:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    2e5c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    2e60:	d00b      	beq.n	2e7a <_dma_init+0xa6>
    2e62:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    2e64:	2b24      	cmp	r3, #36	; 0x24
    2e66:	d1f8      	bne.n	2e5a <_dma_init+0x86>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    2e68:	4a0e      	ldr	r2, [pc, #56]	; (2ea4 <_dma_init+0xd0>)
    2e6a:	8813      	ldrh	r3, [r2, #0]
    2e6c:	b29b      	uxth	r3, r3
    2e6e:	f043 0302 	orr.w	r3, r3, #2
    2e72:	8013      	strh	r3, [r2, #0]
}
    2e74:	2000      	movs	r0, #0
    2e76:	bc30      	pop	{r4, r5}
    2e78:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2e7a:	095c      	lsrs	r4, r3, #5
    2e7c:	f002 021f 	and.w	r2, r2, #31
    2e80:	fa00 f202 	lsl.w	r2, r0, r2
    2e84:	f104 0520 	add.w	r5, r4, #32
    2e88:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2e8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2e90:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2e94:	f104 0560 	add.w	r5, r4, #96	; 0x60
    2e98:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2e9c:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    2ea0:	e7df      	b.n	2e62 <_dma_init+0x8e>
    2ea2:	bf00      	nop
    2ea4:	4100a000 	.word	0x4100a000
    2ea8:	20000550 	.word	0x20000550
    2eac:	00007a94 	.word	0x00007a94
    2eb0:	e000e100 	.word	0xe000e100

00002eb4 <DMAC_0_Handler>:
/**
* \brief DMAC interrupt handler
*/
void DMAC_0_Handler(void)
{
    2eb4:	b508      	push	{r3, lr}
	_dmac_handler();
    2eb6:	4b01      	ldr	r3, [pc, #4]	; (2ebc <DMAC_0_Handler+0x8>)
    2eb8:	4798      	blx	r3
    2eba:	bd08      	pop	{r3, pc}
    2ebc:	00002d61 	.word	0x00002d61

00002ec0 <DMAC_1_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_1_Handler(void)
{
    2ec0:	b508      	push	{r3, lr}
	_dmac_handler();
    2ec2:	4b01      	ldr	r3, [pc, #4]	; (2ec8 <DMAC_1_Handler+0x8>)
    2ec4:	4798      	blx	r3
    2ec6:	bd08      	pop	{r3, pc}
    2ec8:	00002d61 	.word	0x00002d61

00002ecc <DMAC_2_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_2_Handler(void)
{
    2ecc:	b508      	push	{r3, lr}
	_dmac_handler();
    2ece:	4b01      	ldr	r3, [pc, #4]	; (2ed4 <DMAC_2_Handler+0x8>)
    2ed0:	4798      	blx	r3
    2ed2:	bd08      	pop	{r3, pc}
    2ed4:	00002d61 	.word	0x00002d61

00002ed8 <DMAC_3_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_3_Handler(void)
{
    2ed8:	b508      	push	{r3, lr}
	_dmac_handler();
    2eda:	4b01      	ldr	r3, [pc, #4]	; (2ee0 <DMAC_3_Handler+0x8>)
    2edc:	4798      	blx	r3
    2ede:	bd08      	pop	{r3, pc}
    2ee0:	00002d61 	.word	0x00002d61

00002ee4 <DMAC_4_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_4_Handler(void)
{
    2ee4:	b508      	push	{r3, lr}
	_dmac_handler();
    2ee6:	4b01      	ldr	r3, [pc, #4]	; (2eec <DMAC_4_Handler+0x8>)
    2ee8:	4798      	blx	r3
    2eea:	bd08      	pop	{r3, pc}
    2eec:	00002d61 	.word	0x00002d61

00002ef0 <_ext_irq_init>:
typedef uint8_t  hri_eic_ctrla_reg_t;
typedef uint8_t  hri_eic_nmictrl_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2ef0:	4a1e      	ldr	r2, [pc, #120]	; (2f6c <_ext_irq_init+0x7c>)
    2ef2:	6853      	ldr	r3, [r2, #4]
    2ef4:	f013 0f01 	tst.w	r3, #1
    2ef8:	d1fb      	bne.n	2ef2 <_ext_irq_init+0x2>
    2efa:	4a1c      	ldr	r2, [pc, #112]	; (2f6c <_ext_irq_init+0x7c>)
    2efc:	6853      	ldr	r3, [r2, #4]
    2efe:	f013 0f03 	tst.w	r3, #3
    2f02:	d1fb      	bne.n	2efc <_ext_irq_init+0xc>

static inline bool hri_eic_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2f04:	4b19      	ldr	r3, [pc, #100]	; (2f6c <_ext_irq_init+0x7c>)
    2f06:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_SWRST);
	if (hri_eic_get_CTRLA_ENABLE_bit(EIC)) {
    2f08:	f013 0f02 	tst.w	r3, #2
    2f0c:	d12b      	bne.n	2f66 <_ext_irq_init+0x76>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2f0e:	4a17      	ldr	r2, [pc, #92]	; (2f6c <_ext_irq_init+0x7c>)
    2f10:	6853      	ldr	r3, [r2, #4]
    2f12:	f013 0f01 	tst.w	r3, #1
    2f16:	d1fb      	bne.n	2f10 <_ext_irq_init+0x20>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_SWRST;
    2f18:	4a14      	ldr	r2, [pc, #80]	; (2f6c <_ext_irq_init+0x7c>)
    2f1a:	7813      	ldrb	r3, [r2, #0]
    2f1c:	f043 0301 	orr.w	r3, r3, #1
    2f20:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2f22:	6853      	ldr	r3, [r2, #4]
    2f24:	f013 0f01 	tst.w	r3, #1
    2f28:	d1fb      	bne.n	2f22 <_ext_irq_init+0x32>
    2f2a:	4a10      	ldr	r2, [pc, #64]	; (2f6c <_ext_irq_init+0x7c>)
    2f2c:	6853      	ldr	r3, [r2, #4]
    2f2e:	f013 0f03 	tst.w	r3, #3
    2f32:	d1fb      	bne.n	2f2c <_ext_irq_init+0x3c>
static inline void hri_eic_write_CTRLA_CKSEL_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	EIC_CRITICAL_SECTION_ENTER();
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2f34:	4b0d      	ldr	r3, [pc, #52]	; (2f6c <_ext_irq_init+0x7c>)
    2f36:	781a      	ldrb	r2, [r3, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    2f38:	f002 02ef 	and.w	r2, r2, #239	; 0xef
	tmp |= value << EIC_CTRLA_CKSEL_Pos;
	((Eic *)hw)->CTRLA.reg = tmp;
    2f3c:	701a      	strb	r2, [r3, #0]
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    2f3e:	2200      	movs	r2, #0
    2f40:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2f42:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2f44:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    2f46:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    2f48:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    2f4a:	61da      	str	r2, [r3, #28]
    2f4c:	621a      	str	r2, [r3, #32]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2f4e:	461a      	mov	r2, r3
    2f50:	6853      	ldr	r3, [r2, #4]
    2f52:	f013 0f03 	tst.w	r3, #3
    2f56:	d1fb      	bne.n	2f50 <_ext_irq_init+0x60>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2f58:	4a04      	ldr	r2, [pc, #16]	; (2f6c <_ext_irq_init+0x7c>)
    2f5a:	7813      	ldrb	r3, [r2, #0]
    2f5c:	f043 0302 	orr.w	r3, r3, #2
    2f60:	7013      	strb	r3, [r2, #0]

	hri_eic_set_CTRLA_ENABLE_bit(EIC);

	callback = cb;

	return ERR_NONE;
    2f62:	2000      	movs	r0, #0
    2f64:	4770      	bx	lr
		return ERR_DENIED;
    2f66:	f06f 0010 	mvn.w	r0, #16
}
    2f6a:	4770      	bx	lr
    2f6c:	40002800 	.word	0x40002800

00002f70 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    2f70:	b430      	push	{r4, r5}
    2f72:	4814      	ldr	r0, [pc, #80]	; (2fc4 <_event_system_init+0x54>)
    2f74:	f100 0543 	add.w	r5, r0, #67	; 0x43
    2f78:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    2f7a:	4c13      	ldr	r4, [pc, #76]	; (2fc8 <_event_system_init+0x58>)
    2f7c:	1a1a      	subs	r2, r3, r0
	uint8_t i;

	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    2f7e:	f813 1b01 	ldrb.w	r1, [r3], #1
    2f82:	3248      	adds	r2, #72	; 0x48
    2f84:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    2f88:	42ab      	cmp	r3, r5
    2f8a:	d1f7      	bne.n	2f7c <_event_system_init+0xc>
    2f8c:	480d      	ldr	r0, [pc, #52]	; (2fc4 <_event_system_init+0x54>)
    2f8e:	f100 0442 	add.w	r4, r0, #66	; 0x42
    2f92:	3080      	adds	r0, #128	; 0x80
    2f94:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    2f96:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    2f9a:	00ca      	lsls	r2, r1, #3
    2f9c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2fa0:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    2fa4:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    2fa6:	f850 3f04 	ldr.w	r3, [r0, #4]!
    2faa:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    2fac:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    2fb0:	43db      	mvns	r3, r3
    2fb2:	b2db      	uxtb	r3, r3
    2fb4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    2fb8:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    2fba:	2920      	cmp	r1, #32
    2fbc:	d1eb      	bne.n	2f96 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    2fbe:	2000      	movs	r0, #0
    2fc0:	bc30      	pop	{r4, r5}
    2fc2:	4770      	bx	lr
    2fc4:	00007b94 	.word	0x00007b94
    2fc8:	4100e000 	.word	0x4100e000

00002fcc <_gclk_init_generators_by_fref>:
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
    2fcc:	f010 0f01 	tst.w	r0, #1
    2fd0:	d002      	beq.n	2fd8 <_gclk_init_generators_by_fref+0xc>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2fd2:	4a23      	ldr	r2, [pc, #140]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    2fd4:	4b23      	ldr	r3, [pc, #140]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    2fd6:	621a      	str	r2, [r3, #32]
		                               | (CONF_GCLK_GEN_0_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_0_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_1_GENEN == 1
	if (bm & (1ul << 1)) {
    2fd8:	f010 0f02 	tst.w	r0, #2
    2fdc:	d002      	beq.n	2fe4 <_gclk_init_generators_by_fref+0x18>
    2fde:	4a22      	ldr	r2, [pc, #136]	; (3068 <_gclk_init_generators_by_fref+0x9c>)
    2fe0:	4b20      	ldr	r3, [pc, #128]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    2fe2:	625a      	str	r2, [r3, #36]	; 0x24
		                               | (CONF_GCLK_GEN_1_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_1_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_2_GENEN == 1
	if (bm & (1ul << 2)) {
    2fe4:	f010 0f04 	tst.w	r0, #4
    2fe8:	d002      	beq.n	2ff0 <_gclk_init_generators_by_fref+0x24>
    2fea:	4a1d      	ldr	r2, [pc, #116]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    2fec:	4b1d      	ldr	r3, [pc, #116]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    2fee:	629a      	str	r2, [r3, #40]	; 0x28
		                               | (CONF_GCLK_GEN_2_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_2_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_3_GENEN == 1
	if (bm & (1ul << 3)) {
    2ff0:	f010 0f08 	tst.w	r0, #8
    2ff4:	d002      	beq.n	2ffc <_gclk_init_generators_by_fref+0x30>
    2ff6:	4a1a      	ldr	r2, [pc, #104]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    2ff8:	4b1a      	ldr	r3, [pc, #104]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    2ffa:	62da      	str	r2, [r3, #44]	; 0x2c
		                               | (CONF_GCLK_GEN_3_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_3_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_4_GENEN == 1
	if (bm & (1ul << 4)) {
    2ffc:	f010 0f10 	tst.w	r0, #16
    3000:	d002      	beq.n	3008 <_gclk_init_generators_by_fref+0x3c>
    3002:	4a17      	ldr	r2, [pc, #92]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    3004:	4b17      	ldr	r3, [pc, #92]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    3006:	631a      	str	r2, [r3, #48]	; 0x30
		                               | (CONF_GCLK_GEN_4_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_4_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_5_GENEN == 1
	if (bm & (1ul << 5)) {
    3008:	f010 0f20 	tst.w	r0, #32
    300c:	d002      	beq.n	3014 <_gclk_init_generators_by_fref+0x48>
    300e:	4a14      	ldr	r2, [pc, #80]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    3010:	4b14      	ldr	r3, [pc, #80]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    3012:	635a      	str	r2, [r3, #52]	; 0x34
		                               | (CONF_GCLK_GEN_5_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_5_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_6_GENEN == 1
	if (bm & (1ul << 6)) {
    3014:	f010 0f40 	tst.w	r0, #64	; 0x40
    3018:	d002      	beq.n	3020 <_gclk_init_generators_by_fref+0x54>
    301a:	4a11      	ldr	r2, [pc, #68]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    301c:	4b11      	ldr	r3, [pc, #68]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    301e:	639a      	str	r2, [r3, #56]	; 0x38
		                               | (CONF_GCLK_GEN_6_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_6_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_7_GENEN == 1
	if (bm & (1ul << 7)) {
    3020:	f010 0f80 	tst.w	r0, #128	; 0x80
    3024:	d002      	beq.n	302c <_gclk_init_generators_by_fref+0x60>
    3026:	4a0e      	ldr	r2, [pc, #56]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    3028:	4b0e      	ldr	r3, [pc, #56]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    302a:	63da      	str	r2, [r3, #60]	; 0x3c
		                               | (CONF_GCLK_GEN_7_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_7_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_8_GENEN == 1
	if (bm & (1ul << 8)) {
    302c:	f410 7f80 	tst.w	r0, #256	; 0x100
    3030:	d002      	beq.n	3038 <_gclk_init_generators_by_fref+0x6c>
    3032:	4a0b      	ldr	r2, [pc, #44]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    3034:	4b0b      	ldr	r3, [pc, #44]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    3036:	641a      	str	r2, [r3, #64]	; 0x40
		                               | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_9_GENEN == 1
	if (bm & (1ul << 9)) {
    3038:	f410 7f00 	tst.w	r0, #512	; 0x200
    303c:	d002      	beq.n	3044 <_gclk_init_generators_by_fref+0x78>
    303e:	4a08      	ldr	r2, [pc, #32]	; (3060 <_gclk_init_generators_by_fref+0x94>)
    3040:	4b08      	ldr	r3, [pc, #32]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    3042:	645a      	str	r2, [r3, #68]	; 0x44
		                               | (CONF_GCLK_GEN_9_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_9_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_10_GENEN == 1
	if (bm & (1ul << 10)) {
    3044:	f410 6f80 	tst.w	r0, #1024	; 0x400
    3048:	d002      	beq.n	3050 <_gclk_init_generators_by_fref+0x84>
    304a:	4a08      	ldr	r2, [pc, #32]	; (306c <_gclk_init_generators_by_fref+0xa0>)
    304c:	4b05      	ldr	r3, [pc, #20]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    304e:	649a      	str	r2, [r3, #72]	; 0x48
		                               | (CONF_GCLK_GEN_10_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_10_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_11_GENEN == 1
	if (bm & (1ul << 11)) {
    3050:	f410 6f00 	tst.w	r0, #2048	; 0x800
    3054:	d002      	beq.n	305c <_gclk_init_generators_by_fref+0x90>
    3056:	4a06      	ldr	r2, [pc, #24]	; (3070 <_gclk_init_generators_by_fref+0xa4>)
    3058:	4b02      	ldr	r3, [pc, #8]	; (3064 <_gclk_init_generators_by_fref+0x98>)
    305a:	64da      	str	r2, [r3, #76]	; 0x4c
    305c:	4770      	bx	lr
    305e:	bf00      	nop
    3060:	00012b06 	.word	0x00012b06
    3064:	40001c00 	.word	0x40001c00
    3068:	00012306 	.word	0x00012306
    306c:	00012b05 	.word	0x00012b05
    3070:	00013b05 	.word	0x00013b05

00003074 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    3074:	2201      	movs	r2, #1
    3076:	4b01      	ldr	r3, [pc, #4]	; (307c <_mclk_init+0x8>)
    3078:	715a      	strb	r2, [r3, #5]
    307a:	4770      	bx	lr
    307c:	40000800 	.word	0x40000800

00003080 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    3080:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    3082:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    3084:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    3086:	f012 0f01 	tst.w	r2, #1
    308a:	d005      	beq.n	3098 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    308c:	2201      	movs	r2, #1
    308e:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    3090:	6803      	ldr	r3, [r0, #0]
    3092:	b153      	cbz	r3, 30aa <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    3094:	4798      	blx	r3
    3096:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    3098:	8a1a      	ldrh	r2, [r3, #16]
    309a:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    309c:	b12a      	cbz	r2, 30aa <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    309e:	f240 225e 	movw	r2, #606	; 0x25e
    30a2:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    30a4:	6843      	ldr	r3, [r0, #4]
    30a6:	b103      	cbz	r3, 30aa <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    30a8:	4798      	blx	r3
    30aa:	bd08      	pop	{r3, pc}

000030ac <_flash_init>:
{
    30ac:	b538      	push	{r3, r4, r5, lr}
    30ae:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    30b0:	4605      	mov	r5, r0
    30b2:	b350      	cbz	r0, 310a <_flash_init+0x5e>
    30b4:	4816      	ldr	r0, [pc, #88]	; (3110 <_flash_init+0x64>)
    30b6:	4281      	cmp	r1, r0
    30b8:	bf14      	ite	ne
    30ba:	2000      	movne	r0, #0
    30bc:	2001      	moveq	r0, #1
    30be:	2256      	movs	r2, #86	; 0x56
    30c0:	4914      	ldr	r1, [pc, #80]	; (3114 <_flash_init+0x68>)
    30c2:	4b15      	ldr	r3, [pc, #84]	; (3118 <_flash_init+0x6c>)
    30c4:	4798      	blx	r3
	device->hw = hw;
    30c6:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    30c8:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    30ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    30ce:	049b      	lsls	r3, r3, #18
    30d0:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    30d2:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    30d4:	4b11      	ldr	r3, [pc, #68]	; (311c <_flash_init+0x70>)
    30d6:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    30d8:	4b11      	ldr	r3, [pc, #68]	; (3120 <_flash_init+0x74>)
    30da:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    30de:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    30e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    30e6:	f3bf 8f6f 	isb	sy
    30ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    30ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    30f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    30f6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    30fa:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    30fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3102:	6019      	str	r1, [r3, #0]
    3104:	601a      	str	r2, [r3, #0]
}
    3106:	2000      	movs	r0, #0
    3108:	bd38      	pop	{r3, r4, r5, pc}
    310a:	2000      	movs	r0, #0
    310c:	e7d7      	b.n	30be <_flash_init+0x12>
    310e:	bf00      	nop
    3110:	41004000 	.word	0x41004000
    3114:	00007c98 	.word	0x00007c98
    3118:	00002931 	.word	0x00002931
    311c:	20000ad0 	.word	0x20000ad0
    3120:	e000e100 	.word	0xe000e100

00003124 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    3124:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    3126:	4b02      	ldr	r3, [pc, #8]	; (3130 <NVMCTRL_0_Handler+0xc>)
    3128:	6818      	ldr	r0, [r3, #0]
    312a:	4b02      	ldr	r3, [pc, #8]	; (3134 <NVMCTRL_0_Handler+0x10>)
    312c:	4798      	blx	r3
    312e:	bd08      	pop	{r3, pc}
    3130:	20000ad0 	.word	0x20000ad0
    3134:	00003081 	.word	0x00003081

00003138 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    3138:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    313a:	4b02      	ldr	r3, [pc, #8]	; (3144 <NVMCTRL_1_Handler+0xc>)
    313c:	6818      	ldr	r0, [r3, #0]
    313e:	4b02      	ldr	r3, [pc, #8]	; (3148 <NVMCTRL_1_Handler+0x10>)
    3140:	4798      	blx	r3
    3142:	bd08      	pop	{r3, pc}
    3144:	20000ad0 	.word	0x20000ad0
    3148:	00003081 	.word	0x00003081

0000314c <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    314c:	4b09      	ldr	r3, [pc, #36]	; (3174 <_osc32kctrl_init_sources+0x28>)
    314e:	f242 024e 	movw	r2, #8270	; 0x204e
    3152:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    3154:	2201      	movs	r2, #1
    3156:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    3158:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    315a:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    315c:	2200      	movs	r2, #0
    315e:	61da      	str	r2, [r3, #28]
	return ((Osc32kctrl *)hw)->OSCULP32K.reg;
}

static inline bool hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(const void *const hw)
{
	return (((Osc32kctrl *)hw)->STATUS.reg & OSC32KCTRL_STATUS_XOSC32KRDY) >> OSC32KCTRL_STATUS_XOSC32KRDY_Pos;
    3160:	461a      	mov	r2, r3
    3162:	68d3      	ldr	r3, [r2, #12]
	                                       );
#endif

#if CONF_XOSC32K_CONFIG
#if CONF_XOSC32K_ENABLE == 1 && CONF_XOSC32K_ONDEMAND == 0
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
    3164:	f013 0f01 	tst.w	r3, #1
    3168:	d0fb      	beq.n	3162 <_osc32kctrl_init_sources+0x16>
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    316a:	2204      	movs	r2, #4
    316c:	4b01      	ldr	r3, [pc, #4]	; (3174 <_osc32kctrl_init_sources+0x28>)
    316e:	741a      	strb	r2, [r3, #16]
    3170:	4770      	bx	lr
    3172:	bf00      	nop
    3174:	40001400 	.word	0x40001400

00003178 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    3178:	4a2b      	ldr	r2, [pc, #172]	; (3228 <_oscctrl_init_referenced_generators+0xb0>)
    317a:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    317c:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    3180:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    3184:	6213      	str	r3, [r2, #32]
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    3186:	4b29      	ldr	r3, [pc, #164]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    3188:	2200      	movs	r2, #0
    318a:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    318c:	4a28      	ldr	r2, [pc, #160]	; (3230 <_oscctrl_init_referenced_generators+0xb8>)
    318e:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    3190:	461a      	mov	r2, r3
    3192:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    3196:	f013 0f10 	tst.w	r3, #16
    319a:	d1fa      	bne.n	3192 <_oscctrl_init_referenced_generators+0x1a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    319c:	2200      	movs	r2, #0
    319e:	4b23      	ldr	r3, [pc, #140]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    31a0:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    31a4:	461a      	mov	r2, r3
    31a6:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    31aa:	f013 0f04 	tst.w	r3, #4
    31ae:	d1fa      	bne.n	31a6 <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    31b0:	2242      	movs	r2, #66	; 0x42
    31b2:	4b1e      	ldr	r3, [pc, #120]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    31b4:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    31b6:	461a      	mov	r2, r3
    31b8:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    31bc:	f013 0f02 	tst.w	r3, #2
    31c0:	d1fa      	bne.n	31b8 <_oscctrl_init_referenced_generators+0x40>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    31c2:	4b1a      	ldr	r3, [pc, #104]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    31c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    31c6:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    31c8:	461a      	mov	r2, r3
    31ca:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    31ce:	f013 0f08 	tst.w	r3, #8
    31d2:	d1fa      	bne.n	31ca <_oscctrl_init_referenced_generators+0x52>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    31d4:	2282      	movs	r2, #130	; 0x82
    31d6:	4b15      	ldr	r3, [pc, #84]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    31d8:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    31dc:	461a      	mov	r2, r3
    31de:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    31e2:	f013 0f04 	tst.w	r3, #4
    31e6:	d1fa      	bne.n	31de <_oscctrl_init_referenced_generators+0x66>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    31e8:	4b10      	ldr	r3, [pc, #64]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    31ea:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    31ee:	f013 0f01 	tst.w	r3, #1
    31f2:	d012      	beq.n	321a <_oscctrl_init_referenced_generators+0xa2>
}

static inline hri_oscctrl_status_reg_t hri_oscctrl_get_STATUS_reg(const void *const hw, hri_oscctrl_status_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    31f4:	4a0d      	ldr	r2, [pc, #52]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    31f6:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    31f8:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    31fc:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    3200:	d1f9      	bne.n	31f6 <_oscctrl_init_referenced_generators+0x7e>
	return tmp;
}

static inline hri_gclk_syncbusy_reg_t hri_gclk_read_SYNCBUSY_reg(const void *const hw)
{
	return ((Gclk *)hw)->SYNCBUSY.reg;
    3202:	4a09      	ldr	r2, [pc, #36]	; (3228 <_oscctrl_init_referenced_generators+0xb0>)
    3204:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    3206:	2b00      	cmp	r3, #0
    3208:	d1fc      	bne.n	3204 <_oscctrl_init_referenced_generators+0x8c>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    320a:	4a07      	ldr	r2, [pc, #28]	; (3228 <_oscctrl_init_referenced_generators+0xb0>)
    320c:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    320e:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    3212:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    3216:	6213      	str	r3, [r2, #32]
    3218:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    321a:	4a04      	ldr	r2, [pc, #16]	; (322c <_oscctrl_init_referenced_generators+0xb4>)
    321c:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    321e:	f413 7f80 	tst.w	r3, #256	; 0x100
    3222:	d0fb      	beq.n	321c <_oscctrl_init_referenced_generators+0xa4>
    3224:	e7ed      	b.n	3202 <_oscctrl_init_referenced_generators+0x8a>
    3226:	bf00      	nop
    3228:	40001c00 	.word	0x40001c00
    322c:	40001000 	.word	0x40001000
    3230:	04010000 	.word	0x04010000

00003234 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    3234:	b500      	push	{lr}
    3236:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    3238:	4b0d      	ldr	r3, [pc, #52]	; (3270 <RAMECC_Handler+0x3c>)
    323a:	789b      	ldrb	r3, [r3, #2]
    323c:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    323e:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    3240:	9b01      	ldr	r3, [sp, #4]
    3242:	f013 0f02 	tst.w	r3, #2
    3246:	d006      	beq.n	3256 <RAMECC_Handler+0x22>
    3248:	4b0a      	ldr	r3, [pc, #40]	; (3274 <RAMECC_Handler+0x40>)
    324a:	681b      	ldr	r3, [r3, #0]
    324c:	b11b      	cbz	r3, 3256 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    324e:	4a08      	ldr	r2, [pc, #32]	; (3270 <RAMECC_Handler+0x3c>)
    3250:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    3252:	4798      	blx	r3
    3254:	e009      	b.n	326a <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    3256:	9b01      	ldr	r3, [sp, #4]
    3258:	f013 0f01 	tst.w	r3, #1
    325c:	d005      	beq.n	326a <RAMECC_Handler+0x36>
    325e:	4b05      	ldr	r3, [pc, #20]	; (3274 <RAMECC_Handler+0x40>)
    3260:	685b      	ldr	r3, [r3, #4]
    3262:	b113      	cbz	r3, 326a <RAMECC_Handler+0x36>
    3264:	4a02      	ldr	r2, [pc, #8]	; (3270 <RAMECC_Handler+0x3c>)
    3266:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    3268:	4798      	blx	r3
	} else {
		return;
	}
}
    326a:	b003      	add	sp, #12
    326c:	f85d fb04 	ldr.w	pc, [sp], #4
    3270:	41020000 	.word	0x41020000
    3274:	20003e64 	.word	0x20003e64

00003278 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    3278:	b470      	push	{r4, r5, r6}
    327a:	b087      	sub	sp, #28
    327c:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    327e:	466c      	mov	r4, sp
    3280:	4d0c      	ldr	r5, [pc, #48]	; (32b4 <_sercom_get_hardware_index+0x3c>)
    3282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3286:	e895 0003 	ldmia.w	r5, {r0, r1}
    328a:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    328e:	9b00      	ldr	r3, [sp, #0]
    3290:	42b3      	cmp	r3, r6
    3292:	d00c      	beq.n	32ae <_sercom_get_hardware_index+0x36>
    3294:	4632      	mov	r2, r6
    3296:	2001      	movs	r0, #1
    3298:	f85d 3020 	ldr.w	r3, [sp, r0, lsl #2]
    329c:	4293      	cmp	r3, r2
    329e:	d007      	beq.n	32b0 <_sercom_get_hardware_index+0x38>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    32a0:	3001      	adds	r0, #1
    32a2:	2806      	cmp	r0, #6
    32a4:	d1f8      	bne.n	3298 <_sercom_get_hardware_index+0x20>
			return i;
		}
	}
	return 0;
    32a6:	2000      	movs	r0, #0
}
    32a8:	b007      	add	sp, #28
    32aa:	bc70      	pop	{r4, r5, r6}
    32ac:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    32ae:	2000      	movs	r0, #0
			return i;
    32b0:	b2c0      	uxtb	r0, r0
    32b2:	e7f9      	b.n	32a8 <_sercom_get_hardware_index+0x30>
    32b4:	00007cb8 	.word	0x00007cb8

000032b8 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    32b8:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    32ba:	4b03      	ldr	r3, [pc, #12]	; (32c8 <_sercom_get_irq_num+0x10>)
    32bc:	4798      	blx	r3
    32be:	0080      	lsls	r0, r0, #2
    32c0:	302e      	adds	r0, #46	; 0x2e
}
    32c2:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    32c6:	bd08      	pop	{r3, pc}
    32c8:	00003279 	.word	0x00003279

000032cc <_usart_init>:
{
    32cc:	b538      	push	{r3, r4, r5, lr}
    32ce:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    32d0:	4b33      	ldr	r3, [pc, #204]	; (33a0 <_usart_init+0xd4>)
    32d2:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    32d4:	2803      	cmp	r0, #3
    32d6:	d056      	beq.n	3386 <_usart_init+0xba>
    32d8:	2804      	cmp	r0, #4
    32da:	d052      	beq.n	3382 <_usart_init+0xb6>
    32dc:	2805      	cmp	r0, #5
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    32de:	bf08      	it	eq
    32e0:	2202      	moveq	r2, #2
		if (_usarts[i].number == sercom_offset) {
    32e2:	d006      	beq.n	32f2 <_usart_init+0x26>
	ASSERT(false);
    32e4:	f240 2263 	movw	r2, #611	; 0x263
    32e8:	492e      	ldr	r1, [pc, #184]	; (33a4 <_usart_init+0xd8>)
    32ea:	2000      	movs	r0, #0
    32ec:	4b2e      	ldr	r3, [pc, #184]	; (33a8 <_usart_init+0xdc>)
    32ee:	4798      	blx	r3
	return 0;
    32f0:	2200      	movs	r2, #0
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    32f2:	69e3      	ldr	r3, [r4, #28]
    32f4:	f013 0f01 	tst.w	r3, #1
    32f8:	d1fb      	bne.n	32f2 <_usart_init+0x26>
    32fa:	69e3      	ldr	r3, [r4, #28]
    32fc:	f013 0f03 	tst.w	r3, #3
    3300:	d1fb      	bne.n	32fa <_usart_init+0x2e>

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    3302:	6823      	ldr	r3, [r4, #0]
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
    3304:	f013 0f02 	tst.w	r3, #2
    3308:	d147      	bne.n	339a <_usart_init+0xce>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    330a:	69e3      	ldr	r3, [r4, #28]
    330c:	f013 0f01 	tst.w	r3, #1
    3310:	d1fb      	bne.n	330a <_usart_init+0x3e>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_SWRST;
    3312:	6823      	ldr	r3, [r4, #0]
    3314:	f043 0301 	orr.w	r3, r3, #1
    3318:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    331a:	69e3      	ldr	r3, [r4, #28]
    331c:	f013 0f01 	tst.w	r3, #1
    3320:	d1fb      	bne.n	331a <_usart_init+0x4e>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    3322:	4610      	mov	r0, r2
    3324:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    3328:	4920      	ldr	r1, [pc, #128]	; (33ac <_usart_init+0xe0>)
    332a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    332e:	69d9      	ldr	r1, [r3, #28]
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    3330:	6021      	str	r1, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    3332:	6a1d      	ldr	r5, [r3, #32]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    3334:	6065      	str	r5, [r4, #4]
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    3336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    3338:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    333a:	f411 4fc0 	tst.w	r1, #24576	; 0x6000
    333e:	d024      	beq.n	338a <_usart_init+0xbe>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    3340:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    3344:	4b19      	ldr	r3, [pc, #100]	; (33ac <_usart_init+0xe0>)
    3346:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    334a:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    334c:	89a3      	ldrh	r3, [r4, #12]
    334e:	f361 030c 	bfi	r3, r1, #0, #13
    3352:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    3354:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
    3358:	89a3      	ldrh	r3, [r4, #12]
    335a:	f362 334f 	bfi	r3, r2, #13, #3
    335e:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    3360:	4b12      	ldr	r3, [pc, #72]	; (33ac <_usart_init+0xe0>)
    3362:	0042      	lsls	r2, r0, #1
    3364:	1811      	adds	r1, r2, r0
    3366:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    336a:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    336e:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    3370:	4402      	add	r2, r0
    3372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    3376:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    337a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ERR_NONE;
    337e:	2000      	movs	r0, #0
    3380:	bd38      	pop	{r3, r4, r5, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    3382:	2201      	movs	r2, #1
    3384:	e7b5      	b.n	32f2 <_usart_init+0x26>
    3386:	2200      	movs	r2, #0
    3388:	e7b3      	b.n	32f2 <_usart_init+0x26>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    338a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    338e:	4b07      	ldr	r3, [pc, #28]	; (33ac <_usart_init+0xe0>)
    3390:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    3394:	8d13      	ldrh	r3, [r2, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    3396:	81a3      	strh	r3, [r4, #12]
    3398:	e7e2      	b.n	3360 <_usart_init+0x94>
		return ERR_DENIED;
    339a:	f06f 0010 	mvn.w	r0, #16
}
    339e:	bd38      	pop	{r3, r4, r5, pc}
    33a0:	00003279 	.word	0x00003279
    33a4:	00007d44 	.word	0x00007d44
    33a8:	00002931 	.word	0x00002931
    33ac:	00007cb8 	.word	0x00007cb8

000033b0 <_usart_async_init>:
{
    33b0:	b570      	push	{r4, r5, r6, lr}
    33b2:	460d      	mov	r5, r1
	ASSERT(device);
    33b4:	4606      	mov	r6, r0
    33b6:	22da      	movs	r2, #218	; 0xda
    33b8:	4916      	ldr	r1, [pc, #88]	; (3414 <_usart_async_init+0x64>)
    33ba:	3000      	adds	r0, #0
    33bc:	bf18      	it	ne
    33be:	2001      	movne	r0, #1
    33c0:	4b15      	ldr	r3, [pc, #84]	; (3418 <_usart_async_init+0x68>)
    33c2:	4798      	blx	r3
	init_status = _usart_init(hw);
    33c4:	4628      	mov	r0, r5
    33c6:	4b15      	ldr	r3, [pc, #84]	; (341c <_usart_async_init+0x6c>)
    33c8:	4798      	blx	r3
	if (init_status) {
    33ca:	4604      	mov	r4, r0
    33cc:	b9f8      	cbnz	r0, 340e <_usart_async_init+0x5e>
	device->hw = hw;
    33ce:	61b5      	str	r5, [r6, #24]
	uint8_t irq = _sercom_get_irq_num(hw);
    33d0:	4628      	mov	r0, r5
    33d2:	4b13      	ldr	r3, [pc, #76]	; (3420 <_usart_async_init+0x70>)
    33d4:	4798      	blx	r3
		irq = irq +2;
    33d6:	3002      	adds	r0, #2
    33d8:	b2c0      	uxtb	r0, r0
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    33da:	f000 031f 	and.w	r3, r0, #31
    33de:	2201      	movs	r2, #1
    33e0:	409a      	lsls	r2, r3
    33e2:	0943      	lsrs	r3, r0, #5
    33e4:	009b      	lsls	r3, r3, #2
    33e6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    33ea:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    33ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    33f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    33f6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    33fa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    33fe:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    3402:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    3406:	21e0      	movs	r1, #224	; 0xe0
    3408:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    340c:	601a      	str	r2, [r3, #0]
}
    340e:	4620      	mov	r0, r4
    3410:	bd70      	pop	{r4, r5, r6, pc}
    3412:	bf00      	nop
    3414:	00007d44 	.word	0x00007d44
    3418:	00002931 	.word	0x00002931
    341c:	000032cd 	.word	0x000032cd
    3420:	000032b9 	.word	0x000032b9

00003424 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    3424:	6982      	ldr	r2, [r0, #24]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3426:	69d3      	ldr	r3, [r2, #28]
    3428:	f013 0f03 	tst.w	r3, #3
    342c:	d1fb      	bne.n	3426 <_usart_async_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    342e:	6813      	ldr	r3, [r2, #0]
    3430:	f043 0302 	orr.w	r3, r3, #2
    3434:	6013      	str	r3, [r2, #0]
    3436:	4770      	bx	lr

00003438 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    3438:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    343a:	6299      	str	r1, [r3, #40]	; 0x28
    343c:	4770      	bx	lr

0000343e <_usart_async_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    343e:	6983      	ldr	r3, [r0, #24]
	return ((Sercom *)hw)->USART.DATA.reg;
    3440:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    3442:	b2c0      	uxtb	r0, r0
    3444:	4770      	bx	lr

00003446 <_usart_async_is_byte_sent>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    3446:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    3448:	7e18      	ldrb	r0, [r3, #24]
}
    344a:	f000 0001 	and.w	r0, r0, #1
    344e:	4770      	bx	lr

00003450 <_usart_async_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    3450:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    3452:	7e18      	ldrb	r0, [r3, #24]
}
    3454:	f3c0 0080 	ubfx	r0, r0, #2, #1
    3458:	4770      	bx	lr
	...

0000345c <_usart_async_set_irq_state>:
{
    345c:	b570      	push	{r4, r5, r6, lr}
    345e:	460c      	mov	r4, r1
    3460:	4616      	mov	r6, r2
	ASSERT(device);
    3462:	4605      	mov	r5, r0
    3464:	f240 2245 	movw	r2, #581	; 0x245
    3468:	4915      	ldr	r1, [pc, #84]	; (34c0 <_usart_async_set_irq_state+0x64>)
    346a:	3000      	adds	r0, #0
    346c:	bf18      	it	ne
    346e:	2001      	movne	r0, #1
    3470:	4b14      	ldr	r3, [pc, #80]	; (34c4 <_usart_async_set_irq_state+0x68>)
    3472:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    3474:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    3478:	d10d      	bne.n	3496 <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    347a:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    347c:	b92e      	cbnz	r6, 348a <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    347e:	2201      	movs	r2, #1
    3480:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    3482:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    3484:	2202      	movs	r2, #2
    3486:	751a      	strb	r2, [r3, #20]
    3488:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    348a:	2201      	movs	r2, #1
    348c:	759a      	strb	r2, [r3, #22]
    348e:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    3490:	2202      	movs	r2, #2
    3492:	759a      	strb	r2, [r3, #22]
    3494:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    3496:	2c01      	cmp	r4, #1
    3498:	d002      	beq.n	34a0 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    349a:	2c03      	cmp	r4, #3
    349c:	d008      	beq.n	34b0 <_usart_async_set_irq_state+0x54>
    349e:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    34a0:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    34a2:	b916      	cbnz	r6, 34aa <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    34a4:	2204      	movs	r2, #4
    34a6:	751a      	strb	r2, [r3, #20]
    34a8:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    34aa:	2204      	movs	r2, #4
    34ac:	759a      	strb	r2, [r3, #22]
    34ae:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    34b0:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    34b2:	b116      	cbz	r6, 34ba <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    34b4:	2280      	movs	r2, #128	; 0x80
    34b6:	759a      	strb	r2, [r3, #22]
}
    34b8:	e7f1      	b.n	349e <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    34ba:	2280      	movs	r2, #128	; 0x80
    34bc:	751a      	strb	r2, [r3, #20]
    34be:	bd70      	pop	{r4, r5, r6, pc}
    34c0:	00007d44 	.word	0x00007d44
    34c4:	00002931 	.word	0x00002931

000034c8 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    34c8:	4b03      	ldr	r3, [pc, #12]	; (34d8 <_delay_init+0x10>)
    34ca:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    34ce:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    34d0:	2205      	movs	r2, #5
    34d2:	601a      	str	r2, [r3, #0]
    34d4:	4770      	bx	lr
    34d6:	bf00      	nop
    34d8:	e000e010 	.word	0xe000e010

000034dc <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    34dc:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    34de:	b303      	cbz	r3, 3522 <_delay_cycles+0x46>
{
    34e0:	b430      	push	{r4, r5}
    34e2:	1e5d      	subs	r5, r3, #1
    34e4:	b2ed      	uxtb	r5, r5
	while (n--) {
    34e6:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    34e8:	4a12      	ldr	r2, [pc, #72]	; (3534 <_delay_cycles+0x58>)
    34ea:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    34ee:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    34f0:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    34f2:	6813      	ldr	r3, [r2, #0]
    34f4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    34f8:	d0fb      	beq.n	34f2 <_delay_cycles+0x16>
	while (n--) {
    34fa:	3801      	subs	r0, #1
    34fc:	b2c0      	uxtb	r0, r0
    34fe:	28ff      	cmp	r0, #255	; 0xff
    3500:	d1f5      	bne.n	34ee <_delay_cycles+0x12>
    3502:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    3506:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    350a:	3101      	adds	r1, #1
    350c:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    350e:	4b09      	ldr	r3, [pc, #36]	; (3534 <_delay_cycles+0x58>)
    3510:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    3512:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3514:	461a      	mov	r2, r3
    3516:	6813      	ldr	r3, [r2, #0]
    3518:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    351c:	d0fb      	beq.n	3516 <_delay_cycles+0x3a>
		;
}
    351e:	bc30      	pop	{r4, r5}
    3520:	4770      	bx	lr
	SysTick->LOAD = buf;
    3522:	4b04      	ldr	r3, [pc, #16]	; (3534 <_delay_cycles+0x58>)
    3524:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    3526:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3528:	461a      	mov	r2, r3
    352a:	6813      	ldr	r3, [r2, #0]
    352c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3530:	d0fb      	beq.n	352a <_delay_cycles+0x4e>
    3532:	4770      	bx	lr
    3534:	e000e010 	.word	0xe000e010

00003538 <_get_irq_num>:
static uint8_t _get_irq_num(const void *const hw);
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _get_irq_num(const void *const hw)
{
    3538:	b470      	push	{r4, r5, r6}
    353a:	b087      	sub	sp, #28
    353c:	4606      	mov	r6, r0
}

static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    353e:	ac01      	add	r4, sp, #4
    3540:	4d14      	ldr	r5, [pc, #80]	; (3594 <_get_irq_num+0x5c>)
    3542:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3544:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3546:	682b      	ldr	r3, [r5, #0]
    3548:	6023      	str	r3, [r4, #0]

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    354a:	42b0      	cmp	r0, r6
    354c:	d017      	beq.n	357e <_get_irq_num+0x46>
    354e:	4631      	mov	r1, r6
    3550:	2301      	movs	r3, #1
    3552:	a801      	add	r0, sp, #4
    3554:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    3558:	428a      	cmp	r2, r1
    355a:	d006      	beq.n	356a <_get_irq_num+0x32>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    355c:	3301      	adds	r3, #1
    355e:	2b05      	cmp	r3, #5
    3560:	d1f8      	bne.n	3554 <_get_irq_num+0x1c>
		return TCC0_0_IRQn;
    3562:	2055      	movs	r0, #85	; 0x55
}
    3564:	b007      	add	sp, #28
    3566:	bc70      	pop	{r4, r5, r6}
    3568:	4770      	bx	lr
	switch (_get_hardware_offset(hw)) {
    356a:	b2db      	uxtb	r3, r3
    356c:	2b04      	cmp	r3, #4
    356e:	d80c      	bhi.n	358a <_get_irq_num+0x52>
    3570:	e8df f003 	tbb	[pc, r3]
    3574:	070d0305 	.word	0x070d0305
    3578:	09          	.byte	0x09
    3579:	00          	.byte	0x00
		return TCC1_0_IRQn;
    357a:	205c      	movs	r0, #92	; 0x5c
    357c:	e7f2      	b.n	3564 <_get_irq_num+0x2c>
		return TCC0_0_IRQn;
    357e:	2055      	movs	r0, #85	; 0x55
    3580:	e7f0      	b.n	3564 <_get_irq_num+0x2c>
		return TCC3_0_IRQn;
    3582:	2065      	movs	r0, #101	; 0x65
    3584:	e7ee      	b.n	3564 <_get_irq_num+0x2c>
		return TCC4_0_IRQn;
    3586:	2068      	movs	r0, #104	; 0x68
    3588:	e7ec      	b.n	3564 <_get_irq_num+0x2c>
		return PERIPH_COUNT_IRQn;
    358a:	2089      	movs	r0, #137	; 0x89
    358c:	e7ea      	b.n	3564 <_get_irq_num+0x2c>
		return TCC2_0_IRQn;
    358e:	2061      	movs	r0, #97	; 0x61
    3590:	e7e8      	b.n	3564 <_get_irq_num+0x2c>
    3592:	bf00      	nop
    3594:	00007d60 	.word	0x00007d60

00003598 <_tcc_timer_deinit>:
{
    3598:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    359a:	68c4      	ldr	r4, [r0, #12]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    359c:	4620      	mov	r0, r4
    359e:	4b10      	ldr	r3, [pc, #64]	; (35e0 <_tcc_timer_deinit+0x48>)
    35a0:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    35a2:	0943      	lsrs	r3, r0, #5
    35a4:	f000 001f 	and.w	r0, r0, #31
    35a8:	2201      	movs	r2, #1
    35aa:	fa02 f000 	lsl.w	r0, r2, r0
    35ae:	3320      	adds	r3, #32
    35b0:	4a0c      	ldr	r2, [pc, #48]	; (35e4 <_tcc_timer_deinit+0x4c>)
    35b2:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    35b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    35ba:	f3bf 8f6f 	isb	sy
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    35be:	68a3      	ldr	r3, [r4, #8]
    35c0:	f013 0f03 	tst.w	r3, #3
    35c4:	d1fb      	bne.n	35be <_tcc_timer_deinit+0x26>

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TCC_CRITICAL_SECTION_ENTER();
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    35c6:	6823      	ldr	r3, [r4, #0]
    35c8:	f023 0302 	bic.w	r3, r3, #2
    35cc:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    35ce:	68a3      	ldr	r3, [r4, #8]
    35d0:	f013 0f01 	tst.w	r3, #1
    35d4:	d1fb      	bne.n	35ce <_tcc_timer_deinit+0x36>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    35d6:	6823      	ldr	r3, [r4, #0]
    35d8:	f043 0301 	orr.w	r3, r3, #1
    35dc:	6023      	str	r3, [r4, #0]
    35de:	bd10      	pop	{r4, pc}
    35e0:	00003539 	.word	0x00003539
    35e4:	e000e100 	.word	0xe000e100

000035e8 <_tcc_timer_start>:
	hri_tcc_set_CTRLA_ENABLE_bit(device->hw);
    35e8:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    35ea:	6893      	ldr	r3, [r2, #8]
    35ec:	f013 0f03 	tst.w	r3, #3
    35f0:	d1fb      	bne.n	35ea <_tcc_timer_start+0x2>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
    35f2:	6813      	ldr	r3, [r2, #0]
    35f4:	f043 0302 	orr.w	r3, r3, #2
    35f8:	6013      	str	r3, [r2, #0]
    35fa:	4770      	bx	lr

000035fc <_tcc_timer_stop>:
	hri_tcc_clear_CTRLA_ENABLE_bit(device->hw);
    35fc:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    35fe:	6893      	ldr	r3, [r2, #8]
    3600:	f013 0f03 	tst.w	r3, #3
    3604:	d1fb      	bne.n	35fe <_tcc_timer_stop+0x2>
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    3606:	6813      	ldr	r3, [r2, #0]
    3608:	f023 0302 	bic.w	r3, r3, #2
    360c:	6013      	str	r3, [r2, #0]
    360e:	4770      	bx	lr

00003610 <_tcc_timer_set_period>:
	hri_tcc_write_PER_reg(device->hw, clock_cycles);
    3610:	68c3      	ldr	r3, [r0, #12]
	((Tcc *)hw)->PER.reg = data;
    3612:	6419      	str	r1, [r3, #64]	; 0x40
    3614:	4770      	bx	lr

00003616 <_tcc_timer_get_period>:
	return hri_tcc_read_PER_reg(device->hw);
    3616:	68c3      	ldr	r3, [r0, #12]
	return ((Tcc *)hw)->PER.reg;
    3618:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    361a:	4770      	bx	lr

0000361c <_tcc_timer_is_started>:
	return hri_tcc_get_CTRLA_ENABLE_bit(device->hw);
    361c:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    361e:	6893      	ldr	r3, [r2, #8]
    3620:	f013 0f03 	tst.w	r3, #3
    3624:	d1fb      	bne.n	361e <_tcc_timer_is_started+0x2>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    3626:	6810      	ldr	r0, [r2, #0]
}
    3628:	f3c0 0040 	ubfx	r0, r0, #1, #1
    362c:	4770      	bx	lr

0000362e <tcc_interrupt_handler>:
{
    362e:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    3630:	68c3      	ldr	r3, [r0, #12]
	return (((Tcc *)hw)->INTFLAG.reg & TCC_INTFLAG_OVF) >> TCC_INTFLAG_OVF_Pos;
    3632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if (hri_tcc_get_interrupt_OVF_bit(hw)) {
    3634:	f012 0f01 	tst.w	r2, #1
    3638:	d100      	bne.n	363c <tcc_interrupt_handler+0xe>
    363a:	bd08      	pop	{r3, pc}
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_OVF;
    363c:	2201      	movs	r2, #1
    363e:	62da      	str	r2, [r3, #44]	; 0x2c
		device->timer_cb.period_expired(device);
    3640:	6803      	ldr	r3, [r0, #0]
    3642:	4798      	blx	r3
}
    3644:	e7f9      	b.n	363a <tcc_interrupt_handler+0xc>
	...

00003648 <_tcc_timer_init>:
{
    3648:	b5f0      	push	{r4, r5, r6, r7, lr}
    364a:	b087      	sub	sp, #28
    364c:	4605      	mov	r5, r0
    364e:	460c      	mov	r4, r1
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    3650:	ae01      	add	r6, sp, #4
    3652:	4f4e      	ldr	r7, [pc, #312]	; (378c <_tcc_timer_init+0x144>)
    3654:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    3656:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    3658:	683b      	ldr	r3, [r7, #0]
    365a:	6033      	str	r3, [r6, #0]
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    365c:	42a0      	cmp	r0, r4
    365e:	d00c      	beq.n	367a <_tcc_timer_init+0x32>
    3660:	4621      	mov	r1, r4
    3662:	2301      	movs	r3, #1
    3664:	a801      	add	r0, sp, #4
    3666:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    366a:	428a      	cmp	r2, r1
    366c:	d006      	beq.n	367c <_tcc_timer_init+0x34>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    366e:	3301      	adds	r3, #1
    3670:	2b05      	cmp	r3, #5
    3672:	d1f8      	bne.n	3666 <_tcc_timer_init+0x1e>
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    3674:	2600      	movs	r6, #0
			return i;
    3676:	b276      	sxtb	r6, r6
    3678:	e015      	b.n	36a6 <_tcc_timer_init+0x5e>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    367a:	2300      	movs	r3, #0
		if (_tccs[i].number == tcc_offset) {
    367c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    3680:	d073      	beq.n	376a <_tcc_timer_init+0x122>
    3682:	2b01      	cmp	r3, #1
    3684:	d06b      	beq.n	375e <_tcc_timer_init+0x116>
    3686:	2b02      	cmp	r3, #2
    3688:	d06b      	beq.n	3762 <_tcc_timer_init+0x11a>
    368a:	2b03      	cmp	r3, #3
    368c:	d06b      	beq.n	3766 <_tcc_timer_init+0x11e>
    368e:	2b04      	cmp	r3, #4
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    3690:	bf08      	it	eq
    3692:	2604      	moveq	r6, #4
		if (_tccs[i].number == tcc_offset) {
    3694:	d0ef      	beq.n	3676 <_tcc_timer_init+0x2e>
	ASSERT(false);
    3696:	f240 128b 	movw	r2, #395	; 0x18b
    369a:	493d      	ldr	r1, [pc, #244]	; (3790 <_tcc_timer_init+0x148>)
    369c:	2000      	movs	r0, #0
    369e:	4b3d      	ldr	r3, [pc, #244]	; (3794 <_tcc_timer_init+0x14c>)
    36a0:	4798      	blx	r3
	return -1;
    36a2:	f04f 36ff 	mov.w	r6, #4294967295
	device->hw = hw;
    36a6:	60ec      	str	r4, [r5, #12]
	ASSERT(ARRAY_SIZE(_tccs));
    36a8:	22e4      	movs	r2, #228	; 0xe4
    36aa:	4939      	ldr	r1, [pc, #228]	; (3790 <_tcc_timer_init+0x148>)
    36ac:	2001      	movs	r0, #1
    36ae:	4b39      	ldr	r3, [pc, #228]	; (3794 <_tcc_timer_init+0x14c>)
    36b0:	4798      	blx	r3
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    36b2:	68a3      	ldr	r3, [r4, #8]
    36b4:	f013 0f01 	tst.w	r3, #1
    36b8:	d1fb      	bne.n	36b2 <_tcc_timer_init+0x6a>
    36ba:	68a3      	ldr	r3, [r4, #8]
    36bc:	f013 0f03 	tst.w	r3, #3
    36c0:	d1fb      	bne.n	36ba <_tcc_timer_init+0x72>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    36c2:	6823      	ldr	r3, [r4, #0]
	if (hri_tcc_get_CTRLA_ENABLE_bit(hw)) {
    36c4:	f013 0f02 	tst.w	r3, #2
    36c8:	d15d      	bne.n	3786 <_tcc_timer_init+0x13e>
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    36ca:	68a3      	ldr	r3, [r4, #8]
    36cc:	f013 0f01 	tst.w	r3, #1
    36d0:	d1fb      	bne.n	36ca <_tcc_timer_init+0x82>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    36d2:	6823      	ldr	r3, [r4, #0]
    36d4:	f043 0301 	orr.w	r3, r3, #1
    36d8:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    36da:	68a3      	ldr	r3, [r4, #8]
    36dc:	f013 0f01 	tst.w	r3, #1
    36e0:	d1fb      	bne.n	36da <_tcc_timer_init+0x92>
	hri_tcc_write_CTRLA_reg(hw, _tccs[i].ctrl_a);
    36e2:	4a2a      	ldr	r2, [pc, #168]	; (378c <_tcc_timer_init+0x144>)
    36e4:	00f1      	lsls	r1, r6, #3
    36e6:	198b      	adds	r3, r1, r6
    36e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    36ec:	6998      	ldr	r0, [r3, #24]
}

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    36ee:	6020      	str	r0, [r4, #0]
	hri_tcc_set_CTRLB_reg(hw, _tccs[i].ctrl_b);
    36f0:	7f18      	ldrb	r0, [r3, #28]
	((Tcc *)hw)->CTRLBSET.reg = mask;
    36f2:	7160      	strb	r0, [r4, #5]
	hri_tcc_write_DBGCTRL_reg(hw, _tccs[i].dbg_ctrl);
    36f4:	7f58      	ldrb	r0, [r3, #29]
}

static inline void hri_tcc_write_DBGCTRL_reg(const void *const hw, hri_tcc_dbgctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->DBGCTRL.reg = data;
    36f6:	77a0      	strb	r0, [r4, #30]
	hri_tcc_write_EVCTRL_reg(hw, _tccs[i].event_ctrl);
    36f8:	6a1b      	ldr	r3, [r3, #32]
}

static inline void hri_tcc_write_EVCTRL_reg(const void *const hw, hri_tcc_evctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->EVCTRL.reg = data;
    36fa:	6223      	str	r3, [r4, #32]
	hri_tcc_write_PER_reg(hw, _tccs[i].per);
    36fc:	440e      	add	r6, r1
    36fe:	eb02 0286 	add.w	r2, r2, r6, lsl #2
    3702:	6a53      	ldr	r3, [r2, #36]	; 0x24
	((Tcc *)hw)->PER.reg = data;
    3704:	6423      	str	r3, [r4, #64]	; 0x40
	((Tcc *)hw)->INTENSET.reg = TCC_INTENSET_OVF;
    3706:	2301      	movs	r3, #1
    3708:	62a3      	str	r3, [r4, #40]	; 0x28
	if (hw == TCC0) {
    370a:	4b23      	ldr	r3, [pc, #140]	; (3798 <_tcc_timer_init+0x150>)
    370c:	429c      	cmp	r4, r3
    370e:	d02e      	beq.n	376e <_tcc_timer_init+0x126>
	if (hw == TCC1) {
    3710:	4b22      	ldr	r3, [pc, #136]	; (379c <_tcc_timer_init+0x154>)
    3712:	429c      	cmp	r4, r3
    3714:	d02e      	beq.n	3774 <_tcc_timer_init+0x12c>
	if (hw == TCC2) {
    3716:	4b22      	ldr	r3, [pc, #136]	; (37a0 <_tcc_timer_init+0x158>)
    3718:	429c      	cmp	r4, r3
    371a:	d02e      	beq.n	377a <_tcc_timer_init+0x132>
	if (hw == TCC3) {
    371c:	4b21      	ldr	r3, [pc, #132]	; (37a4 <_tcc_timer_init+0x15c>)
    371e:	429c      	cmp	r4, r3
    3720:	d02e      	beq.n	3780 <_tcc_timer_init+0x138>
	if (hw == TCC4) {
    3722:	4b21      	ldr	r3, [pc, #132]	; (37a8 <_tcc_timer_init+0x160>)
    3724:	429c      	cmp	r4, r3
		_tcc4_dev = (struct _timer_device *)dev;
    3726:	bf04      	itt	eq
    3728:	4b20      	ldreq	r3, [pc, #128]	; (37ac <_tcc_timer_init+0x164>)
    372a:	611d      	streq	r5, [r3, #16]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    372c:	4620      	mov	r0, r4
    372e:	4b20      	ldr	r3, [pc, #128]	; (37b0 <_tcc_timer_init+0x168>)
    3730:	4798      	blx	r3
    3732:	f000 031f 	and.w	r3, r0, #31
    3736:	2201      	movs	r2, #1
    3738:	409a      	lsls	r2, r3
    373a:	0943      	lsrs	r3, r0, #5
    373c:	009b      	lsls	r3, r3, #2
    373e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3742:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3746:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    374a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    374e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3752:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3756:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    3758:	2000      	movs	r0, #0
}
    375a:	b007      	add	sp, #28
    375c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    375e:	2601      	movs	r6, #1
    3760:	e789      	b.n	3676 <_tcc_timer_init+0x2e>
    3762:	2602      	movs	r6, #2
    3764:	e787      	b.n	3676 <_tcc_timer_init+0x2e>
    3766:	2603      	movs	r6, #3
    3768:	e785      	b.n	3676 <_tcc_timer_init+0x2e>
    376a:	2600      	movs	r6, #0
    376c:	e783      	b.n	3676 <_tcc_timer_init+0x2e>
		_tcc0_dev = (struct _timer_device *)dev;
    376e:	4b0f      	ldr	r3, [pc, #60]	; (37ac <_tcc_timer_init+0x164>)
    3770:	601d      	str	r5, [r3, #0]
    3772:	e7d3      	b.n	371c <_tcc_timer_init+0xd4>
		_tcc1_dev = (struct _timer_device *)dev;
    3774:	4b0d      	ldr	r3, [pc, #52]	; (37ac <_tcc_timer_init+0x164>)
    3776:	605d      	str	r5, [r3, #4]
    3778:	e7d3      	b.n	3722 <_tcc_timer_init+0xda>
		_tcc2_dev = (struct _timer_device *)dev;
    377a:	4b0c      	ldr	r3, [pc, #48]	; (37ac <_tcc_timer_init+0x164>)
    377c:	609d      	str	r5, [r3, #8]
    377e:	e7d5      	b.n	372c <_tcc_timer_init+0xe4>
		_tcc3_dev = (struct _timer_device *)dev;
    3780:	4b0a      	ldr	r3, [pc, #40]	; (37ac <_tcc_timer_init+0x164>)
    3782:	60dd      	str	r5, [r3, #12]
    3784:	e7d2      	b.n	372c <_tcc_timer_init+0xe4>
		return ERR_DENIED;
    3786:	f06f 0010 	mvn.w	r0, #16
    378a:	e7e6      	b.n	375a <_tcc_timer_init+0x112>
    378c:	00007d60 	.word	0x00007d60
    3790:	00007e28 	.word	0x00007e28
    3794:	00002931 	.word	0x00002931
    3798:	41016000 	.word	0x41016000
    379c:	41018000 	.word	0x41018000
    37a0:	42000c00 	.word	0x42000c00
    37a4:	42001000 	.word	0x42001000
    37a8:	43001000 	.word	0x43001000
    37ac:	20000ad4 	.word	0x20000ad4
    37b0:	00003539 	.word	0x00003539

000037b4 <_tcc_timer_set_irq>:
{
    37b4:	b508      	push	{r3, lr}
	_irq_set((IRQn_Type)_get_irq_num(device->hw));
    37b6:	68c0      	ldr	r0, [r0, #12]
    37b8:	4b02      	ldr	r3, [pc, #8]	; (37c4 <_tcc_timer_set_irq+0x10>)
    37ba:	4798      	blx	r3
    37bc:	4b02      	ldr	r3, [pc, #8]	; (37c8 <_tcc_timer_set_irq+0x14>)
    37be:	4798      	blx	r3
    37c0:	bd08      	pop	{r3, pc}
    37c2:	bf00      	nop
    37c4:	00003539 	.word	0x00003539
    37c8:	00002c55 	.word	0x00002c55

000037cc <_tcc_get_timer>:
}
    37cc:	4800      	ldr	r0, [pc, #0]	; (37d0 <_tcc_get_timer+0x4>)
    37ce:	4770      	bx	lr
    37d0:	2000006c 	.word	0x2000006c

000037d4 <TCC0_0_Handler>:
{
    37d4:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc0_dev);
    37d6:	4b02      	ldr	r3, [pc, #8]	; (37e0 <TCC0_0_Handler+0xc>)
    37d8:	6818      	ldr	r0, [r3, #0]
    37da:	4b02      	ldr	r3, [pc, #8]	; (37e4 <TCC0_0_Handler+0x10>)
    37dc:	4798      	blx	r3
    37de:	bd08      	pop	{r3, pc}
    37e0:	20000ad4 	.word	0x20000ad4
    37e4:	0000362f 	.word	0x0000362f

000037e8 <TCC1_0_Handler>:
{
    37e8:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc1_dev);
    37ea:	4b02      	ldr	r3, [pc, #8]	; (37f4 <TCC1_0_Handler+0xc>)
    37ec:	6858      	ldr	r0, [r3, #4]
    37ee:	4b02      	ldr	r3, [pc, #8]	; (37f8 <TCC1_0_Handler+0x10>)
    37f0:	4798      	blx	r3
    37f2:	bd08      	pop	{r3, pc}
    37f4:	20000ad4 	.word	0x20000ad4
    37f8:	0000362f 	.word	0x0000362f

000037fc <TCC2_0_Handler>:
{
    37fc:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc2_dev);
    37fe:	4b02      	ldr	r3, [pc, #8]	; (3808 <TCC2_0_Handler+0xc>)
    3800:	6898      	ldr	r0, [r3, #8]
    3802:	4b02      	ldr	r3, [pc, #8]	; (380c <TCC2_0_Handler+0x10>)
    3804:	4798      	blx	r3
    3806:	bd08      	pop	{r3, pc}
    3808:	20000ad4 	.word	0x20000ad4
    380c:	0000362f 	.word	0x0000362f

00003810 <TCC3_0_Handler>:
{
    3810:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc3_dev);
    3812:	4b02      	ldr	r3, [pc, #8]	; (381c <TCC3_0_Handler+0xc>)
    3814:	68d8      	ldr	r0, [r3, #12]
    3816:	4b02      	ldr	r3, [pc, #8]	; (3820 <TCC3_0_Handler+0x10>)
    3818:	4798      	blx	r3
    381a:	bd08      	pop	{r3, pc}
    381c:	20000ad4 	.word	0x20000ad4
    3820:	0000362f 	.word	0x0000362f

00003824 <TCC4_0_Handler>:
{
    3824:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc4_dev);
    3826:	4b02      	ldr	r3, [pc, #8]	; (3830 <TCC4_0_Handler+0xc>)
    3828:	6918      	ldr	r0, [r3, #16]
    382a:	4b02      	ldr	r3, [pc, #8]	; (3834 <TCC4_0_Handler+0x10>)
    382c:	4798      	blx	r3
    382e:	bd08      	pop	{r3, pc}
    3830:	20000ad4 	.word	0x20000ad4
    3834:	0000362f 	.word	0x0000362f

00003838 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    3838:	68c2      	ldr	r2, [r0, #12]
typedef uint8_t  hri_tc_status_reg_t;
typedef uint8_t  hri_tc_wave_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    383a:	6913      	ldr	r3, [r2, #16]
    383c:	f013 0f03 	tst.w	r3, #3
    3840:	d1fb      	bne.n	383a <_tc_timer_start+0x2>

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
    3842:	6813      	ldr	r3, [r2, #0]
    3844:	f043 0302 	orr.w	r3, r3, #2
    3848:	6013      	str	r3, [r2, #0]
    384a:	4770      	bx	lr

0000384c <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    384c:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    384e:	6913      	ldr	r3, [r2, #16]
    3850:	f013 0f03 	tst.w	r3, #3
    3854:	d1fb      	bne.n	384e <_tc_timer_stop+0x2>

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3856:	6813      	ldr	r3, [r2, #0]
    3858:	f023 0302 	bic.w	r3, r3, #2
    385c:	6013      	str	r3, [r2, #0]
    385e:	4770      	bx	lr

00003860 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    3860:	68c2      	ldr	r2, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3862:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    3864:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    3868:	2b02      	cmp	r3, #2
    386a:	d00b      	beq.n	3884 <_tc_timer_set_period+0x24>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    386c:	6813      	ldr	r3, [r2, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    386e:	f013 0f0c 	tst.w	r3, #12
    3872:	d009      	beq.n	3888 <_tc_timer_set_period+0x28>
    3874:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    3876:	f3c3 0381 	ubfx	r3, r3, #2, #2
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    387a:	2b01      	cmp	r3, #1

		hri_tc_write_PER_reg(hw, (hri_tc_per_reg_t)clock_cycles);
    387c:	bf04      	itt	eq
    387e:	b2c9      	uxtbeq	r1, r1
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    3880:	76d1      	strbeq	r1, [r2, #27]
    3882:	4770      	bx	lr
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    3884:	61d1      	str	r1, [r2, #28]
    3886:	4770      	bx	lr
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    3888:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    388a:	8391      	strh	r1, [r2, #28]
    388c:	4770      	bx	lr

0000388e <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    388e:	68c2      	ldr	r2, [r0, #12]
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3890:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    3892:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    3896:	2b02      	cmp	r3, #2
    3898:	d00c      	beq.n	38b4 <_tc_timer_get_period+0x26>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    389a:	6813      	ldr	r3, [r2, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    389c:	f013 0f0c 	tst.w	r3, #12
    38a0:	d00a      	beq.n	38b8 <_tc_timer_get_period+0x2a>
    38a2:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    38a4:	f3c3 0381 	ubfx	r3, r3, #2, #2
		return hri_tccount16_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    38a8:	2b01      	cmp	r3, #1
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_per_reg_t hri_tc_read_PER_reg(const void *const hw)
{
	return ((Tc *)hw)->COUNT8.PER.reg;
    38aa:	bf06      	itte	eq
    38ac:	7ed0      	ldrbeq	r0, [r2, #27]
    38ae:	b2c0      	uxtbeq	r0, r0

		return hri_tc_read_PER_reg(hw);
	}

	return 0;
    38b0:	2000      	movne	r0, #0
}
    38b2:	4770      	bx	lr
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    38b4:	69d0      	ldr	r0, [r2, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    38b6:	4770      	bx	lr
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    38b8:	8b90      	ldrh	r0, [r2, #28]
    38ba:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    38bc:	4770      	bx	lr

000038be <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    38be:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    38c0:	6913      	ldr	r3, [r2, #16]
    38c2:	f013 0f03 	tst.w	r3, #3
    38c6:	d1fb      	bne.n	38c0 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    38c8:	6810      	ldr	r0, [r2, #0]
}
    38ca:	f3c0 0040 	ubfx	r0, r0, #1, #1
    38ce:	4770      	bx	lr

000038d0 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    38d0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    38d2:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    38d4:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    38d6:	f012 0f01 	tst.w	r2, #1
    38da:	d100      	bne.n	38de <tc_interrupt_handler+0xe>
    38dc:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    38de:	2201      	movs	r2, #1
    38e0:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    38e2:	6803      	ldr	r3, [r0, #0]
    38e4:	4798      	blx	r3
	}
}
    38e6:	e7f9      	b.n	38dc <tc_interrupt_handler+0xc>

000038e8 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    38e8:	b538      	push	{r3, r4, r5, lr}
    38ea:	4605      	mov	r5, r0
	void *const hw = device->hw;
    38ec:	6904      	ldr	r4, [r0, #16]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    38ee:	7aa3      	ldrb	r3, [r4, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    38f0:	f013 0f01 	tst.w	r3, #1
    38f4:	d004      	beq.n	3900 <tc_pwm_interrupt_handler+0x18>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    38f6:	2301      	movs	r3, #1
    38f8:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    38fa:	6803      	ldr	r3, [r0, #0]
    38fc:	b103      	cbz	r3, 3900 <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    38fe:	4798      	blx	r3
	return (((Tc *)hw)->COUNT8.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    3900:	7a63      	ldrb	r3, [r4, #9]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    3902:	f013 0f02 	tst.w	r3, #2
    3906:	d005      	beq.n	3914 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    3908:	2302      	movs	r3, #2
    390a:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    390c:	686b      	ldr	r3, [r5, #4]
    390e:	b10b      	cbz	r3, 3914 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    3910:	4628      	mov	r0, r5
    3912:	4798      	blx	r3
    3914:	bd38      	pop	{r3, r4, r5, pc}
	...

00003918 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    3918:	4b11      	ldr	r3, [pc, #68]	; (3960 <_tc_init_irq_param+0x48>)
    391a:	4298      	cmp	r0, r3
    391c:	d011      	beq.n	3942 <_tc_init_irq_param+0x2a>
		_tc0_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC1) {
    391e:	4b11      	ldr	r3, [pc, #68]	; (3964 <_tc_init_irq_param+0x4c>)
    3920:	4298      	cmp	r0, r3
    3922:	d011      	beq.n	3948 <_tc_init_irq_param+0x30>
		_tc1_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC2) {
    3924:	4b10      	ldr	r3, [pc, #64]	; (3968 <_tc_init_irq_param+0x50>)
    3926:	4298      	cmp	r0, r3
    3928:	d011      	beq.n	394e <_tc_init_irq_param+0x36>
		_tc2_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC3) {
    392a:	4b10      	ldr	r3, [pc, #64]	; (396c <_tc_init_irq_param+0x54>)
    392c:	4298      	cmp	r0, r3
    392e:	d011      	beq.n	3954 <_tc_init_irq_param+0x3c>
		_tc3_dev = (struct _timer_device *)dev;
	}
	if (hw == TC4) {
    3930:	4b0f      	ldr	r3, [pc, #60]	; (3970 <_tc_init_irq_param+0x58>)
    3932:	4298      	cmp	r0, r3
    3934:	d011      	beq.n	395a <_tc_init_irq_param+0x42>
		_tc4_dev = (struct _timer_device *)dev;
	}
	if (hw == TC5) {
    3936:	4b0f      	ldr	r3, [pc, #60]	; (3974 <_tc_init_irq_param+0x5c>)
    3938:	4298      	cmp	r0, r3
		_tc5_dev = (struct _timer_device *)dev;
    393a:	bf04      	itt	eq
    393c:	4b0e      	ldreq	r3, [pc, #56]	; (3978 <_tc_init_irq_param+0x60>)
    393e:	6159      	streq	r1, [r3, #20]
    3940:	4770      	bx	lr
		_tc0_dev = (struct _pwm_device *)dev;
    3942:	4b0d      	ldr	r3, [pc, #52]	; (3978 <_tc_init_irq_param+0x60>)
    3944:	6019      	str	r1, [r3, #0]
    3946:	e7f0      	b.n	392a <_tc_init_irq_param+0x12>
		_tc1_dev = (struct _pwm_device *)dev;
    3948:	4b0b      	ldr	r3, [pc, #44]	; (3978 <_tc_init_irq_param+0x60>)
    394a:	6059      	str	r1, [r3, #4]
    394c:	e7f0      	b.n	3930 <_tc_init_irq_param+0x18>
		_tc2_dev = (struct _pwm_device *)dev;
    394e:	4b0a      	ldr	r3, [pc, #40]	; (3978 <_tc_init_irq_param+0x60>)
    3950:	6099      	str	r1, [r3, #8]
    3952:	e7f0      	b.n	3936 <_tc_init_irq_param+0x1e>
		_tc3_dev = (struct _timer_device *)dev;
    3954:	4b08      	ldr	r3, [pc, #32]	; (3978 <_tc_init_irq_param+0x60>)
    3956:	60d9      	str	r1, [r3, #12]
    3958:	4770      	bx	lr
		_tc4_dev = (struct _timer_device *)dev;
    395a:	4b07      	ldr	r3, [pc, #28]	; (3978 <_tc_init_irq_param+0x60>)
    395c:	6119      	str	r1, [r3, #16]
    395e:	4770      	bx	lr
    3960:	40003800 	.word	0x40003800
    3964:	40003c00 	.word	0x40003c00
    3968:	4101a000 	.word	0x4101a000
    396c:	4101c000 	.word	0x4101c000
    3970:	42001400 	.word	0x42001400
    3974:	42001800 	.word	0x42001800
    3978:	20000ae8 	.word	0x20000ae8

0000397c <get_tc_index>:
{
    397c:	b570      	push	{r4, r5, r6, lr}
    397e:	b086      	sub	sp, #24
    3980:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3982:	466c      	mov	r4, sp
    3984:	4d18      	ldr	r5, [pc, #96]	; (39e8 <get_tc_index+0x6c>)
    3986:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3988:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    398a:	e895 0003 	ldmia.w	r5, {r0, r1}
    398e:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    3992:	9b00      	ldr	r3, [sp, #0]
    3994:	42b3      	cmp	r3, r6
    3996:	d021      	beq.n	39dc <get_tc_index+0x60>
    3998:	4631      	mov	r1, r6
    399a:	2301      	movs	r3, #1
    399c:	f85d 2023 	ldr.w	r2, [sp, r3, lsl #2]
    39a0:	428a      	cmp	r2, r1
    39a2:	d01c      	beq.n	39de <get_tc_index+0x62>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    39a4:	3301      	adds	r3, #1
    39a6:	2b06      	cmp	r3, #6
    39a8:	d1f8      	bne.n	399c <get_tc_index+0x20>
			return i;
		}
	}
	return 0;
    39aa:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    39ac:	4a0f      	ldr	r2, [pc, #60]	; (39ec <get_tc_index+0x70>)
    39ae:	7812      	ldrb	r2, [r2, #0]
    39b0:	429a      	cmp	r2, r3
    39b2:	d016      	beq.n	39e2 <get_tc_index+0x66>
    39b4:	4a0d      	ldr	r2, [pc, #52]	; (39ec <get_tc_index+0x70>)
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    39b6:	2001      	movs	r0, #1
		if (_tcs[i].number == index) {
    39b8:	7d11      	ldrb	r1, [r2, #20]
    39ba:	4299      	cmp	r1, r3
    39bc:	d012      	beq.n	39e4 <get_tc_index+0x68>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    39be:	3001      	adds	r0, #1
    39c0:	b2c0      	uxtb	r0, r0
    39c2:	3214      	adds	r2, #20
    39c4:	2806      	cmp	r0, #6
    39c6:	d1f7      	bne.n	39b8 <get_tc_index+0x3c>
	ASSERT(false);
    39c8:	f240 2227 	movw	r2, #551	; 0x227
    39cc:	4908      	ldr	r1, [pc, #32]	; (39f0 <get_tc_index+0x74>)
    39ce:	2000      	movs	r0, #0
    39d0:	4b08      	ldr	r3, [pc, #32]	; (39f4 <get_tc_index+0x78>)
    39d2:	4798      	blx	r3
	return -1;
    39d4:	f04f 30ff 	mov.w	r0, #4294967295
}
    39d8:	b006      	add	sp, #24
    39da:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    39dc:	2300      	movs	r3, #0
			return i;
    39de:	b2db      	uxtb	r3, r3
    39e0:	e7e4      	b.n	39ac <get_tc_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    39e2:	2000      	movs	r0, #0
			return i;
    39e4:	b240      	sxtb	r0, r0
    39e6:	e7f7      	b.n	39d8 <get_tc_index+0x5c>
    39e8:	00007e40 	.word	0x00007e40
    39ec:	2000008c 	.word	0x2000008c
    39f0:	00007e58 	.word	0x00007e58
    39f4:	00002931 	.word	0x00002931

000039f8 <_tc_timer_init>:
{
    39f8:	b570      	push	{r4, r5, r6, lr}
    39fa:	4606      	mov	r6, r0
    39fc:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    39fe:	4608      	mov	r0, r1
    3a00:	4b48      	ldr	r3, [pc, #288]	; (3b24 <_tc_timer_init+0x12c>)
    3a02:	4798      	blx	r3
    3a04:	4605      	mov	r5, r0
	device->hw = hw;
    3a06:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    3a08:	22af      	movs	r2, #175	; 0xaf
    3a0a:	4947      	ldr	r1, [pc, #284]	; (3b28 <_tc_timer_init+0x130>)
    3a0c:	2001      	movs	r0, #1
    3a0e:	4b47      	ldr	r3, [pc, #284]	; (3b2c <_tc_timer_init+0x134>)
    3a10:	4798      	blx	r3
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3a12:	6923      	ldr	r3, [r4, #16]
    3a14:	f013 0f01 	tst.w	r3, #1
    3a18:	d1fb      	bne.n	3a12 <_tc_timer_init+0x1a>
    3a1a:	6923      	ldr	r3, [r4, #16]
    3a1c:	f013 0f03 	tst.w	r3, #3
    3a20:	d1fb      	bne.n	3a1a <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3a22:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    3a24:	f013 0f02 	tst.w	r3, #2
    3a28:	d175      	bne.n	3b16 <_tc_timer_init+0x11e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3a2a:	6923      	ldr	r3, [r4, #16]
    3a2c:	f013 0f01 	tst.w	r3, #1
    3a30:	d1fb      	bne.n	3a2a <_tc_timer_init+0x32>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    3a32:	6823      	ldr	r3, [r4, #0]
    3a34:	f043 0301 	orr.w	r3, r3, #1
    3a38:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3a3a:	6923      	ldr	r3, [r4, #16]
    3a3c:	f013 0f01 	tst.w	r3, #1
    3a40:	d1fb      	bne.n	3a3a <_tc_timer_init+0x42>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3a42:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3a46:	4a3a      	ldr	r2, [pc, #232]	; (3b30 <_tc_timer_init+0x138>)
    3a48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3a4c:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    3a4e:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3a50:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    3a52:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    3a54:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    3a56:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    3a58:	2201      	movs	r2, #1
    3a5a:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    3a5c:	685b      	ldr	r3, [r3, #4]
    3a5e:	f003 030c 	and.w	r3, r3, #12
    3a62:	2b08      	cmp	r3, #8
    3a64:	d03f      	beq.n	3ae6 <_tc_timer_init+0xee>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    3a66:	2b00      	cmp	r3, #0
    3a68:	d147      	bne.n	3afa <_tc_timer_init+0x102>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    3a6a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3a6e:	4a30      	ldr	r2, [pc, #192]	; (3b30 <_tc_timer_init+0x138>)
    3a70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3a74:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3a76:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    3a78:	8a1b      	ldrh	r3, [r3, #16]
    3a7a:	83e3      	strh	r3, [r4, #30]
	((Tc *)hw)->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
    3a7c:	2301      	movs	r3, #1
    3a7e:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    3a80:	4631      	mov	r1, r6
    3a82:	4620      	mov	r0, r4
    3a84:	4b2b      	ldr	r3, [pc, #172]	; (3b34 <_tc_timer_init+0x13c>)
    3a86:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3a88:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3a8c:	4a28      	ldr	r2, [pc, #160]	; (3b30 <_tc_timer_init+0x138>)
    3a8e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3a92:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    3a96:	2b00      	cmp	r3, #0
    3a98:	db40      	blt.n	3b1c <_tc_timer_init+0x124>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3a9a:	095a      	lsrs	r2, r3, #5
    3a9c:	f003 031f 	and.w	r3, r3, #31
    3aa0:	2101      	movs	r1, #1
    3aa2:	fa01 f303 	lsl.w	r3, r1, r3
    3aa6:	3220      	adds	r2, #32
    3aa8:	4923      	ldr	r1, [pc, #140]	; (3b38 <_tc_timer_init+0x140>)
    3aaa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3aae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3ab2:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    3ab6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3aba:	4b1d      	ldr	r3, [pc, #116]	; (3b30 <_tc_timer_init+0x138>)
    3abc:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    3ac0:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    3ac4:	2b00      	cmp	r3, #0
    3ac6:	db2b      	blt.n	3b20 <_tc_timer_init+0x128>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3ac8:	0959      	lsrs	r1, r3, #5
    3aca:	f003 031f 	and.w	r3, r3, #31
    3ace:	2201      	movs	r2, #1
    3ad0:	fa02 f303 	lsl.w	r3, r2, r3
    3ad4:	4a18      	ldr	r2, [pc, #96]	; (3b38 <_tc_timer_init+0x140>)
    3ad6:	f101 0060 	add.w	r0, r1, #96	; 0x60
    3ada:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3ade:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return ERR_NONE;
    3ae2:	2000      	movs	r0, #0
    3ae4:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    3ae6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3aea:	4a11      	ldr	r2, [pc, #68]	; (3b30 <_tc_timer_init+0x138>)
    3aec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3af0:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    3af2:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    3af4:	691b      	ldr	r3, [r3, #16]
    3af6:	6223      	str	r3, [r4, #32]
    3af8:	e7c0      	b.n	3a7c <_tc_timer_init+0x84>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    3afa:	2b04      	cmp	r3, #4
    3afc:	d1be      	bne.n	3a7c <_tc_timer_init+0x84>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    3afe:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3b02:	4a0b      	ldr	r2, [pc, #44]	; (3b30 <_tc_timer_init+0x138>)
    3b04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3b08:	7b1a      	ldrb	r2, [r3, #12]
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc8_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    3b0a:	7722      	strb	r2, [r4, #28]
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    3b0c:	7c1a      	ldrb	r2, [r3, #16]
    3b0e:	7762      	strb	r2, [r4, #29]
		hri_tc_write_PER_reg(hw, _tcs[i].per);
    3b10:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    3b12:	76e3      	strb	r3, [r4, #27]
    3b14:	e7b2      	b.n	3a7c <_tc_timer_init+0x84>
		return ERR_DENIED;
    3b16:	f06f 0010 	mvn.w	r0, #16
    3b1a:	bd70      	pop	{r4, r5, r6, pc}
	return ERR_NONE;
    3b1c:	2000      	movs	r0, #0
    3b1e:	bd70      	pop	{r4, r5, r6, pc}
    3b20:	2000      	movs	r0, #0
}
    3b22:	bd70      	pop	{r4, r5, r6, pc}
    3b24:	0000397d 	.word	0x0000397d
    3b28:	00007e58 	.word	0x00007e58
    3b2c:	00002931 	.word	0x00002931
    3b30:	2000008c 	.word	0x2000008c
    3b34:	00003919 	.word	0x00003919
    3b38:	e000e100 	.word	0xe000e100

00003b3c <_tc_timer_deinit>:
{
    3b3c:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    3b3e:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    3b40:	4620      	mov	r0, r4
    3b42:	4b18      	ldr	r3, [pc, #96]	; (3ba4 <_tc_timer_deinit+0x68>)
    3b44:	4798      	blx	r3
    3b46:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    3b48:	f240 1201 	movw	r2, #257	; 0x101
    3b4c:	4916      	ldr	r1, [pc, #88]	; (3ba8 <_tc_timer_deinit+0x6c>)
    3b4e:	2001      	movs	r0, #1
    3b50:	4b16      	ldr	r3, [pc, #88]	; (3bac <_tc_timer_deinit+0x70>)
    3b52:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3b54:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3b58:	4b15      	ldr	r3, [pc, #84]	; (3bb0 <_tc_timer_deinit+0x74>)
    3b5a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    3b5e:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    3b62:	2b00      	cmp	r3, #0
    3b64:	db0d      	blt.n	3b82 <_tc_timer_deinit+0x46>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3b66:	095a      	lsrs	r2, r3, #5
    3b68:	f003 031f 	and.w	r3, r3, #31
    3b6c:	2101      	movs	r1, #1
    3b6e:	fa01 f303 	lsl.w	r3, r1, r3
    3b72:	3220      	adds	r2, #32
    3b74:	490f      	ldr	r1, [pc, #60]	; (3bb4 <_tc_timer_deinit+0x78>)
    3b76:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3b7a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3b7e:	f3bf 8f6f 	isb	sy
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3b82:	6923      	ldr	r3, [r4, #16]
    3b84:	f013 0f03 	tst.w	r3, #3
    3b88:	d1fb      	bne.n	3b82 <_tc_timer_deinit+0x46>
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3b8a:	6823      	ldr	r3, [r4, #0]
    3b8c:	f023 0302 	bic.w	r3, r3, #2
    3b90:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3b92:	6923      	ldr	r3, [r4, #16]
    3b94:	f013 0f01 	tst.w	r3, #1
    3b98:	d1fb      	bne.n	3b92 <_tc_timer_deinit+0x56>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    3b9a:	6823      	ldr	r3, [r4, #0]
    3b9c:	f043 0301 	orr.w	r3, r3, #1
    3ba0:	6023      	str	r3, [r4, #0]
    3ba2:	bd38      	pop	{r3, r4, r5, pc}
    3ba4:	0000397d 	.word	0x0000397d
    3ba8:	00007e58 	.word	0x00007e58
    3bac:	00002931 	.word	0x00002931
    3bb0:	2000008c 	.word	0x2000008c
    3bb4:	e000e100 	.word	0xe000e100

00003bb8 <_tc_timer_set_irq>:
{
    3bb8:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    3bba:	68c0      	ldr	r0, [r0, #12]
    3bbc:	4b08      	ldr	r3, [pc, #32]	; (3be0 <_tc_timer_set_irq+0x28>)
    3bbe:	4798      	blx	r3
    3bc0:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    3bc2:	f44f 72de 	mov.w	r2, #444	; 0x1bc
    3bc6:	4907      	ldr	r1, [pc, #28]	; (3be4 <_tc_timer_set_irq+0x2c>)
    3bc8:	2001      	movs	r0, #1
    3bca:	4b07      	ldr	r3, [pc, #28]	; (3be8 <_tc_timer_set_irq+0x30>)
    3bcc:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    3bce:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    3bd2:	4b06      	ldr	r3, [pc, #24]	; (3bec <_tc_timer_set_irq+0x34>)
    3bd4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3bd8:	78a0      	ldrb	r0, [r4, #2]
    3bda:	4b05      	ldr	r3, [pc, #20]	; (3bf0 <_tc_timer_set_irq+0x38>)
    3bdc:	4798      	blx	r3
    3bde:	bd10      	pop	{r4, pc}
    3be0:	0000397d 	.word	0x0000397d
    3be4:	00007e58 	.word	0x00007e58
    3be8:	00002931 	.word	0x00002931
    3bec:	2000008c 	.word	0x2000008c
    3bf0:	00002c55 	.word	0x00002c55

00003bf4 <_pwm_init>:
{
    3bf4:	b570      	push	{r4, r5, r6, lr}
    3bf6:	4606      	mov	r6, r0
    3bf8:	460c      	mov	r4, r1
	int8_t i   = get_tc_index(hw);
    3bfa:	4608      	mov	r0, r1
    3bfc:	4b3f      	ldr	r3, [pc, #252]	; (3cfc <_pwm_init+0x108>)
    3bfe:	4798      	blx	r3
    3c00:	4605      	mov	r5, r0
	device->hw = hw;
    3c02:	6134      	str	r4, [r6, #16]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3c04:	6923      	ldr	r3, [r4, #16]
    3c06:	f013 0f01 	tst.w	r3, #1
    3c0a:	d1fb      	bne.n	3c04 <_pwm_init+0x10>
    3c0c:	6923      	ldr	r3, [r4, #16]
    3c0e:	f013 0f03 	tst.w	r3, #3
    3c12:	d1fb      	bne.n	3c0c <_pwm_init+0x18>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3c14:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    3c16:	f013 0f02 	tst.w	r3, #2
    3c1a:	d165      	bne.n	3ce8 <_pwm_init+0xf4>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3c1c:	6923      	ldr	r3, [r4, #16]
    3c1e:	f013 0f01 	tst.w	r3, #1
    3c22:	d1fb      	bne.n	3c1c <_pwm_init+0x28>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    3c24:	6823      	ldr	r3, [r4, #0]
    3c26:	f043 0301 	orr.w	r3, r3, #1
    3c2a:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3c2c:	6923      	ldr	r3, [r4, #16]
    3c2e:	f013 0f01 	tst.w	r3, #1
    3c32:	d1fb      	bne.n	3c2c <_pwm_init+0x38>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3c34:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3c38:	4a31      	ldr	r2, [pc, #196]	; (3d00 <_pwm_init+0x10c>)
    3c3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3c3e:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    3c40:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3c42:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    3c44:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    3c46:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    3c48:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    3c4a:	2203      	movs	r2, #3
    3c4c:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    3c4e:	685b      	ldr	r3, [r3, #4]
    3c50:	f003 030c 	and.w	r3, r3, #12
    3c54:	2b08      	cmp	r3, #8
    3c56:	d03d      	beq.n	3cd4 <_pwm_init+0xe0>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    3c58:	2b00      	cmp	r3, #0
    3c5a:	d148      	bne.n	3cee <_pwm_init+0xfa>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    3c5c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3c60:	4a27      	ldr	r2, [pc, #156]	; (3d00 <_pwm_init+0x10c>)
    3c62:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3c66:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3c68:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    3c6a:	8a1b      	ldrh	r3, [r3, #16]
    3c6c:	83e3      	strh	r3, [r4, #30]
	_tc_init_irq_param(hw, (void *)device);
    3c6e:	4631      	mov	r1, r6
    3c70:	4620      	mov	r0, r4
    3c72:	4b24      	ldr	r3, [pc, #144]	; (3d04 <_pwm_init+0x110>)
    3c74:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3c76:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3c7a:	4a21      	ldr	r2, [pc, #132]	; (3d00 <_pwm_init+0x10c>)
    3c7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3c80:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    3c84:	2b00      	cmp	r3, #0
    3c86:	db35      	blt.n	3cf4 <_pwm_init+0x100>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3c88:	095a      	lsrs	r2, r3, #5
    3c8a:	f003 031f 	and.w	r3, r3, #31
    3c8e:	2101      	movs	r1, #1
    3c90:	fa01 f303 	lsl.w	r3, r1, r3
    3c94:	3220      	adds	r2, #32
    3c96:	491c      	ldr	r1, [pc, #112]	; (3d08 <_pwm_init+0x114>)
    3c98:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3c9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3ca0:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    3ca4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3ca8:	4b15      	ldr	r3, [pc, #84]	; (3d00 <_pwm_init+0x10c>)
    3caa:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    3cae:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    3cb2:	2b00      	cmp	r3, #0
    3cb4:	db20      	blt.n	3cf8 <_pwm_init+0x104>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3cb6:	0959      	lsrs	r1, r3, #5
    3cb8:	f003 031f 	and.w	r3, r3, #31
    3cbc:	2201      	movs	r2, #1
    3cbe:	fa02 f303 	lsl.w	r3, r2, r3
    3cc2:	4a11      	ldr	r2, [pc, #68]	; (3d08 <_pwm_init+0x114>)
    3cc4:	f101 0060 	add.w	r0, r1, #96	; 0x60
    3cc8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3ccc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return 0;
    3cd0:	2000      	movs	r0, #0
    3cd2:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    3cd4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3cd8:	4a09      	ldr	r2, [pc, #36]	; (3d00 <_pwm_init+0x10c>)
    3cda:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    3cde:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    3ce0:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    3ce2:	691b      	ldr	r3, [r3, #16]
    3ce4:	6223      	str	r3, [r4, #32]
    3ce6:	e7c2      	b.n	3c6e <_pwm_init+0x7a>
		return ERR_DENIED;
    3ce8:	f06f 0010 	mvn.w	r0, #16
    3cec:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    3cee:	f04f 30ff 	mov.w	r0, #4294967295
    3cf2:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
    3cf4:	2000      	movs	r0, #0
    3cf6:	bd70      	pop	{r4, r5, r6, pc}
    3cf8:	2000      	movs	r0, #0
}
    3cfa:	bd70      	pop	{r4, r5, r6, pc}
    3cfc:	0000397d 	.word	0x0000397d
    3d00:	2000008c 	.word	0x2000008c
    3d04:	00003919 	.word	0x00003919
    3d08:	e000e100 	.word	0xe000e100

00003d0c <_tc_get_timer>:
}
    3d0c:	4800      	ldr	r0, [pc, #0]	; (3d10 <_tc_get_timer+0x4>)
    3d0e:	4770      	bx	lr
    3d10:	20000104 	.word	0x20000104

00003d14 <_tc_get_pwm>:
}
    3d14:	2000      	movs	r0, #0
    3d16:	4770      	bx	lr

00003d18 <TC0_Handler>:
{
    3d18:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc0_dev);
    3d1a:	4b02      	ldr	r3, [pc, #8]	; (3d24 <TC0_Handler+0xc>)
    3d1c:	6818      	ldr	r0, [r3, #0]
    3d1e:	4b02      	ldr	r3, [pc, #8]	; (3d28 <TC0_Handler+0x10>)
    3d20:	4798      	blx	r3
    3d22:	bd08      	pop	{r3, pc}
    3d24:	20000ae8 	.word	0x20000ae8
    3d28:	000038e9 	.word	0x000038e9

00003d2c <TC1_Handler>:
{
    3d2c:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc1_dev);
    3d2e:	4b02      	ldr	r3, [pc, #8]	; (3d38 <TC1_Handler+0xc>)
    3d30:	6858      	ldr	r0, [r3, #4]
    3d32:	4b02      	ldr	r3, [pc, #8]	; (3d3c <TC1_Handler+0x10>)
    3d34:	4798      	blx	r3
    3d36:	bd08      	pop	{r3, pc}
    3d38:	20000ae8 	.word	0x20000ae8
    3d3c:	000038e9 	.word	0x000038e9

00003d40 <TC2_Handler>:
{
    3d40:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc2_dev);
    3d42:	4b02      	ldr	r3, [pc, #8]	; (3d4c <TC2_Handler+0xc>)
    3d44:	6898      	ldr	r0, [r3, #8]
    3d46:	4b02      	ldr	r3, [pc, #8]	; (3d50 <TC2_Handler+0x10>)
    3d48:	4798      	blx	r3
    3d4a:	bd08      	pop	{r3, pc}
    3d4c:	20000ae8 	.word	0x20000ae8
    3d50:	000038e9 	.word	0x000038e9

00003d54 <TC3_Handler>:
{
    3d54:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    3d56:	4b02      	ldr	r3, [pc, #8]	; (3d60 <TC3_Handler+0xc>)
    3d58:	68d8      	ldr	r0, [r3, #12]
    3d5a:	4b02      	ldr	r3, [pc, #8]	; (3d64 <TC3_Handler+0x10>)
    3d5c:	4798      	blx	r3
    3d5e:	bd08      	pop	{r3, pc}
    3d60:	20000ae8 	.word	0x20000ae8
    3d64:	000038d1 	.word	0x000038d1

00003d68 <TC4_Handler>:
{
    3d68:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc4_dev);
    3d6a:	4b02      	ldr	r3, [pc, #8]	; (3d74 <TC4_Handler+0xc>)
    3d6c:	6918      	ldr	r0, [r3, #16]
    3d6e:	4b02      	ldr	r3, [pc, #8]	; (3d78 <TC4_Handler+0x10>)
    3d70:	4798      	blx	r3
    3d72:	bd08      	pop	{r3, pc}
    3d74:	20000ae8 	.word	0x20000ae8
    3d78:	000038d1 	.word	0x000038d1

00003d7c <TC5_Handler>:
{
    3d7c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc5_dev);
    3d7e:	4b02      	ldr	r3, [pc, #8]	; (3d88 <TC5_Handler+0xc>)
    3d80:	6958      	ldr	r0, [r3, #20]
    3d82:	4b02      	ldr	r3, [pc, #8]	; (3d8c <TC5_Handler+0x10>)
    3d84:	4798      	blx	r3
    3d86:	bd08      	pop	{r3, pc}
    3d88:	20000ae8 	.word	0x20000ae8
    3d8c:	000038d1 	.word	0x000038d1

00003d90 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    3d90:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3d92:	4604      	mov	r4, r0
    3d94:	b330      	cbz	r0, 3de4 <_wdt_init+0x54>
    3d96:	6800      	ldr	r0, [r0, #0]
    3d98:	3000      	adds	r0, #0
    3d9a:	bf18      	it	ne
    3d9c:	2001      	movne	r0, #1
    3d9e:	225a      	movs	r2, #90	; 0x5a
    3da0:	4914      	ldr	r1, [pc, #80]	; (3df4 <_wdt_init+0x64>)
    3da2:	4b15      	ldr	r3, [pc, #84]	; (3df8 <_wdt_init+0x68>)
    3da4:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    3da6:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3da8:	689a      	ldr	r2, [r3, #8]
    3daa:	f012 0f0e 	tst.w	r2, #14
    3dae:	d1fb      	bne.n	3da8 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    3db0:	781a      	ldrb	r2, [r3, #0]
    3db2:	09d2      	lsrs	r2, r2, #7
    3db4:	d118      	bne.n	3de8 <_wdt_init+0x58>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3db6:	689a      	ldr	r2, [r3, #8]
    3db8:	f012 0f0e 	tst.w	r2, #14
    3dbc:	d1fb      	bne.n	3db6 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    3dbe:	781a      	ldrb	r2, [r3, #0]
    3dc0:	f012 0f02 	tst.w	r2, #2
    3dc4:	d113      	bne.n	3dee <_wdt_init+0x5e>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3dc6:	689a      	ldr	r2, [r3, #8]
    3dc8:	f012 0f0e 	tst.w	r2, #14
    3dcc:	d1fb      	bne.n	3dc6 <_wdt_init+0x36>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    3dce:	781a      	ldrb	r2, [r3, #0]
    3dd0:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    3dd4:	701a      	strb	r2, [r3, #0]
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    3dd6:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3dd8:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    3dda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    3dde:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    3de0:	2000      	movs	r0, #0
    3de2:	bd10      	pop	{r4, pc}
    3de4:	2000      	movs	r0, #0
    3de6:	e7da      	b.n	3d9e <_wdt_init+0xe>
		return ERR_DENIED;
    3de8:	f06f 0010 	mvn.w	r0, #16
    3dec:	bd10      	pop	{r4, pc}
    3dee:	f06f 0010 	mvn.w	r0, #16
}
    3df2:	bd10      	pop	{r4, pc}
    3df4:	00007e6c 	.word	0x00007e6c
    3df8:	00002931 	.word	0x00002931

00003dfc <_wdt_set_timeout_period>:

/**
 * \brief set timeout period for WDT instance
 */
int32_t _wdt_set_timeout_period(struct wdt_dev *const dev, const uint32_t clk_rate, const uint16_t timeout_period)
{
    3dfc:	b570      	push	{r4, r5, r6, lr}
    3dfe:	460d      	mov	r5, r1
    3e00:	4614      	mov	r4, r2
	uint64_t            tmp;
	uint32_t            period_cycles;
	enum wdt_period_reg timeout_period_reg;
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3e02:	4606      	mov	r6, r0
    3e04:	2800      	cmp	r0, #0
    3e06:	d044      	beq.n	3e92 <_wdt_set_timeout_period+0x96>
    3e08:	6800      	ldr	r0, [r0, #0]
    3e0a:	3000      	adds	r0, #0
    3e0c:	bf18      	it	ne
    3e0e:	2001      	movne	r0, #1
    3e10:	2284      	movs	r2, #132	; 0x84
    3e12:	493f      	ldr	r1, [pc, #252]	; (3f10 <_wdt_set_timeout_period+0x114>)
    3e14:	4b3f      	ldr	r3, [pc, #252]	; (3f14 <_wdt_set_timeout_period+0x118>)
    3e16:	4798      	blx	r3

    hri_wdt_clear_CTRLA_ENABLE_bit(dev->hw);
    3e18:	6832      	ldr	r2, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3e1a:	6893      	ldr	r3, [r2, #8]
    3e1c:	f013 0f0e 	tst.w	r3, #14
    3e20:	d1fb      	bne.n	3e1a <_wdt_set_timeout_period+0x1e>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ENABLE;
    3e22:	7813      	ldrb	r3, [r2, #0]
    3e24:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    3e28:	7013      	strb	r3, [r2, #0]
	hri_wdt_clear_CTRLA_ALWAYSON_bit(dev->hw);
    3e2a:	6831      	ldr	r1, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3e2c:	688b      	ldr	r3, [r1, #8]
    3e2e:	f013 0f0e 	tst.w	r3, #14
    3e32:	d1fb      	bne.n	3e2c <_wdt_set_timeout_period+0x30>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ALWAYSON;
    3e34:	780b      	ldrb	r3, [r1, #0]
    3e36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3e3a:	700b      	strb	r3, [r1, #0]
	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    3e3c:	6833      	ldr	r3, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3e3e:	6899      	ldr	r1, [r3, #8]
    3e40:	f011 0f0e 	tst.w	r1, #14
    3e44:	d1fb      	bne.n	3e3e <_wdt_set_timeout_period+0x42>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    3e46:	781a      	ldrb	r2, [r3, #0]
    3e48:	09d2      	lsrs	r2, r2, #7
    3e4a:	d158      	bne.n	3efe <_wdt_set_timeout_period+0x102>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3e4c:	6899      	ldr	r1, [r3, #8]
    3e4e:	f011 0f0e 	tst.w	r1, #14
    3e52:	d1fb      	bne.n	3e4c <_wdt_set_timeout_period+0x50>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    3e54:	781a      	ldrb	r2, [r3, #0]
    3e56:	f012 0f02 	tst.w	r2, #2
    3e5a:	d153      	bne.n	3f04 <_wdt_set_timeout_period+0x108>
		return ERR_DENIED;
	} else {
		/* calc the period cycles corresponding to timeout period */
		tmp = (uint64_t)timeout_period * clk_rate;
    3e5c:	fba4 4505 	umull	r4, r5, r4, r5

		/* check whether overflow*/
		if (tmp >> 32) {
    3e60:	4628      	mov	r0, r5
    3e62:	2100      	movs	r1, #0
    3e64:	ea50 0201 	orrs.w	r2, r0, r1
    3e68:	d14f      	bne.n	3f0a <_wdt_set_timeout_period+0x10e>
			return ERR_INVALID_ARG;
		}

		period_cycles = (uint32_t)tmp;
		/* calc the register value corresponding to period cysles */
		switch (period_cycles) {
    3e6a:	f5b4 3f7a 	cmp.w	r4, #256000	; 0x3e800
    3e6e:	d038      	beq.n	3ee2 <_wdt_set_timeout_period+0xe6>
    3e70:	d911      	bls.n	3e96 <_wdt_set_timeout_period+0x9a>
    3e72:	f5b4 1ffa 	cmp.w	r4, #2048000	; 0x1f4000
    3e76:	d038      	beq.n	3eea <_wdt_set_timeout_period+0xee>
    3e78:	d927      	bls.n	3eca <_wdt_set_timeout_period+0xce>
    3e7a:	f5b4 0ffa 	cmp.w	r4, #8192000	; 0x7d0000
    3e7e:	d038      	beq.n	3ef2 <_wdt_set_timeout_period+0xf6>
    3e80:	f5b4 0f7a 	cmp.w	r4, #16384000	; 0xfa0000
    3e84:	d037      	beq.n	3ef6 <_wdt_set_timeout_period+0xfa>
    3e86:	f5b4 1f7a 	cmp.w	r4, #4096000	; 0x3e8000
    3e8a:	d030      	beq.n	3eee <_wdt_set_timeout_period+0xf2>
			break;
		case WDT_CLK_16384CYCLE *WDT_PERIOD_RATE:
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
			break;
		default:
			return ERR_INVALID_ARG;
    3e8c:	f06f 000c 	mvn.w	r0, #12
	}

	hri_wdt_write_CONFIG_PER_bf(dev->hw, (uint8_t)timeout_period_reg);

	return ERR_NONE;
}
    3e90:	bd70      	pop	{r4, r5, r6, pc}
    3e92:	2000      	movs	r0, #0
    3e94:	e7bc      	b.n	3e10 <_wdt_set_timeout_period+0x14>
		switch (period_cycles) {
    3e96:	f5b4 4ffa 	cmp.w	r4, #32000	; 0x7d00
    3e9a:	d01e      	beq.n	3eda <_wdt_set_timeout_period+0xde>
    3e9c:	d80d      	bhi.n	3eba <_wdt_set_timeout_period+0xbe>
    3e9e:	f5b4 5ffa 	cmp.w	r4, #8000	; 0x1f40
    3ea2:	d02a      	beq.n	3efa <_wdt_set_timeout_period+0xfe>
    3ea4:	f5b4 5f7a 	cmp.w	r4, #16000	; 0x3e80
    3ea8:	d1f0      	bne.n	3e8c <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_16CYCLE;
    3eaa:	2101      	movs	r1, #1
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3eac:	785a      	ldrb	r2, [r3, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    3eae:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    3eb2:	430a      	orrs	r2, r1
	((Wdt *)hw)->CONFIG.reg = tmp;
    3eb4:	705a      	strb	r2, [r3, #1]
	return ERR_NONE;
    3eb6:	2000      	movs	r0, #0
    3eb8:	bd70      	pop	{r4, r5, r6, pc}
		switch (period_cycles) {
    3eba:	f5b4 4f7a 	cmp.w	r4, #64000	; 0xfa00
    3ebe:	d00e      	beq.n	3ede <_wdt_set_timeout_period+0xe2>
    3ec0:	f5b4 3ffa 	cmp.w	r4, #128000	; 0x1f400
    3ec4:	d1e2      	bne.n	3e8c <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_128CYCLE;
    3ec6:	2104      	movs	r1, #4
			break;
    3ec8:	e7f0      	b.n	3eac <_wdt_set_timeout_period+0xb0>
		switch (period_cycles) {
    3eca:	f5b4 2ffa 	cmp.w	r4, #512000	; 0x7d000
    3ece:	d00a      	beq.n	3ee6 <_wdt_set_timeout_period+0xea>
    3ed0:	f5b4 2f7a 	cmp.w	r4, #1024000	; 0xfa000
    3ed4:	d1da      	bne.n	3e8c <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_1024CYCLE;
    3ed6:	2107      	movs	r1, #7
			break;
    3ed8:	e7e8      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_32CYCLE;
    3eda:	2102      	movs	r1, #2
			break;
    3edc:	e7e6      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_64CYCLE;
    3ede:	2103      	movs	r1, #3
			break;
    3ee0:	e7e4      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_256CYCLE;
    3ee2:	2105      	movs	r1, #5
			break;
    3ee4:	e7e2      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_512CYCLE;
    3ee6:	2106      	movs	r1, #6
			break;
    3ee8:	e7e0      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_2048CYCLE;
    3eea:	2108      	movs	r1, #8
			break;
    3eec:	e7de      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_4096CYCLE;
    3eee:	2109      	movs	r1, #9
			break;
    3ef0:	e7dc      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_8192CYCLE;
    3ef2:	210a      	movs	r1, #10
			break;
    3ef4:	e7da      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
    3ef6:	210b      	movs	r1, #11
			break;
    3ef8:	e7d8      	b.n	3eac <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_8CYCLE;
    3efa:	2100      	movs	r1, #0
    3efc:	e7d6      	b.n	3eac <_wdt_set_timeout_period+0xb0>
		return ERR_DENIED;
    3efe:	f06f 0010 	mvn.w	r0, #16
    3f02:	bd70      	pop	{r4, r5, r6, pc}
    3f04:	f06f 0010 	mvn.w	r0, #16
    3f08:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_INVALID_ARG;
    3f0a:	f06f 000c 	mvn.w	r0, #12
    3f0e:	bd70      	pop	{r4, r5, r6, pc}
    3f10:	00007e6c 	.word	0x00007e6c
    3f14:	00002931 	.word	0x00002931

00003f18 <_wdt_enable>:

/**
 * \brief enbale watchdog timer
 */
int32_t _wdt_enable(struct wdt_dev *const dev)
{
    3f18:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3f1a:	4604      	mov	r4, r0
    3f1c:	b198      	cbz	r0, 3f46 <_wdt_enable+0x2e>
    3f1e:	6800      	ldr	r0, [r0, #0]
    3f20:	3000      	adds	r0, #0
    3f22:	bf18      	it	ne
    3f24:	2001      	movne	r0, #1
    3f26:	f240 1207 	movw	r2, #263	; 0x107
    3f2a:	4908      	ldr	r1, [pc, #32]	; (3f4c <_wdt_enable+0x34>)
    3f2c:	4b08      	ldr	r3, [pc, #32]	; (3f50 <_wdt_enable+0x38>)
    3f2e:	4798      	blx	r3

	hri_wdt_set_CTRLA_ENABLE_bit(dev->hw);
    3f30:	6822      	ldr	r2, [r4, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3f32:	6893      	ldr	r3, [r2, #8]
    3f34:	f013 0f0e 	tst.w	r3, #14
    3f38:	d1fb      	bne.n	3f32 <_wdt_enable+0x1a>
	((Wdt *)hw)->CTRLA.reg |= WDT_CTRLA_ENABLE;
    3f3a:	7813      	ldrb	r3, [r2, #0]
    3f3c:	f043 0302 	orr.w	r3, r3, #2
    3f40:	7013      	strb	r3, [r2, #0]

	return ERR_NONE;
}
    3f42:	2000      	movs	r0, #0
    3f44:	bd10      	pop	{r4, pc}
    3f46:	2000      	movs	r0, #0
    3f48:	e7ed      	b.n	3f26 <_wdt_enable+0xe>
    3f4a:	bf00      	nop
    3f4c:	00007e6c 	.word	0x00007e6c
    3f50:	00002931 	.word	0x00002931

00003f54 <_wdt_feed>:

/**
 * \brief reset watchdog timer to make wdt work from start
 */
int32_t _wdt_feed(struct wdt_dev *const dev)
{
    3f54:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3f56:	4604      	mov	r4, r0
    3f58:	b168      	cbz	r0, 3f76 <_wdt_feed+0x22>
    3f5a:	6800      	ldr	r0, [r0, #0]
    3f5c:	3000      	adds	r0, #0
    3f5e:	bf18      	it	ne
    3f60:	2001      	movne	r0, #1
    3f62:	f240 1225 	movw	r2, #293	; 0x125
    3f66:	4905      	ldr	r1, [pc, #20]	; (3f7c <_wdt_feed+0x28>)
    3f68:	4b05      	ldr	r3, [pc, #20]	; (3f80 <_wdt_feed+0x2c>)
    3f6a:	4798      	blx	r3

	hri_wdt_write_CLEAR_reg(dev->hw, WDT_CLEAR_CLEAR_KEY);
    3f6c:	6823      	ldr	r3, [r4, #0]
	((Wdt *)hw)->CLEAR.reg = data;
    3f6e:	22a5      	movs	r2, #165	; 0xa5
    3f70:	731a      	strb	r2, [r3, #12]

	return ERR_NONE;
}
    3f72:	2000      	movs	r0, #0
    3f74:	bd10      	pop	{r4, pc}
    3f76:	2000      	movs	r0, #0
    3f78:	e7f3      	b.n	3f62 <_wdt_feed+0xe>
    3f7a:	bf00      	nop
    3f7c:	00007e6c 	.word	0x00007e6c
    3f80:	00002931 	.word	0x00002931

00003f84 <createQueuesAndSemaphores>:
*
* DESCRIPTION:  Creats the Queues and Semaphores
*
********************************************************************************/
bool createQueuesAndSemaphores(void)
{
    3f84:	b538      	push	{r3, r4, r5, lr}
	bool status = true;

    /* Create the Message Queues */
    AtTransmitQueue    = xQueueCreate(MAX_TX_QUEUE_SIZE, sizeof(AtTxMsgType));
    3f86:	2200      	movs	r2, #0
    3f88:	2108      	movs	r1, #8
    3f8a:	2001      	movs	r0, #1
    3f8c:	4c10      	ldr	r4, [pc, #64]	; (3fd0 <createQueuesAndSemaphores+0x4c>)
    3f8e:	47a0      	blx	r4
    3f90:	4d10      	ldr	r5, [pc, #64]	; (3fd4 <createQueuesAndSemaphores+0x50>)
    3f92:	6028      	str	r0, [r5, #0]
    AtReceiveQueue     = xQueueCreate(MAX_RX_QUEUE_SIZE, sizeof(AtRxMsgType));
    3f94:	2200      	movs	r2, #0
    3f96:	2101      	movs	r1, #1
    3f98:	4608      	mov	r0, r1
    3f9a:	47a0      	blx	r4
    3f9c:	4b0e      	ldr	r3, [pc, #56]	; (3fd8 <createQueuesAndSemaphores+0x54>)
    3f9e:	6018      	str	r0, [r3, #0]
    CmdResponseQueue  = xQueueCreate(MAX_CMD_RESP_QUEUE_SIZE, sizeof(CmdResponseType));
    3fa0:	2200      	movs	r2, #0
    3fa2:	2108      	movs	r1, #8
    3fa4:	2001      	movs	r0, #1
    3fa6:	47a0      	blx	r4
    3fa8:	4b0c      	ldr	r3, [pc, #48]	; (3fdc <createQueuesAndSemaphores+0x58>)
    3faa:	6018      	str	r0, [r3, #0]


    if((AtTransmitQueue != NULL) &&
    3fac:	682b      	ldr	r3, [r5, #0]
    3fae:	b173      	cbz	r3, 3fce <createQueuesAndSemaphores+0x4a>
       (AtReceiveQueue  != NULL) &&
    3fb0:	4b09      	ldr	r3, [pc, #36]	; (3fd8 <createQueuesAndSemaphores+0x54>)
    if((AtTransmitQueue != NULL) &&
    3fb2:	681b      	ldr	r3, [r3, #0]
    3fb4:	b15b      	cbz	r3, 3fce <createQueuesAndSemaphores+0x4a>
       (AtReceiveQueue  != NULL) &&
    3fb6:	b150      	cbz	r0, 3fce <createQueuesAndSemaphores+0x4a>
	   (CmdResponseQueue != NULL))
    {
    	AtTxQueueLoadSemaphore = xSemaphoreCreateBinary();
    3fb8:	2203      	movs	r2, #3
    3fba:	2100      	movs	r1, #0
    3fbc:	2001      	movs	r0, #1
    3fbe:	47a0      	blx	r4
    3fc0:	4b07      	ldr	r3, [pc, #28]	; (3fe0 <createQueuesAndSemaphores+0x5c>)
    3fc2:	6018      	str	r0, [r3, #0]
    	DebugPrintMutex        = xSemaphoreCreateMutex();
    3fc4:	2001      	movs	r0, #1
    3fc6:	4b07      	ldr	r3, [pc, #28]	; (3fe4 <createQueuesAndSemaphores+0x60>)
    3fc8:	4798      	blx	r3
    3fca:	4b07      	ldr	r3, [pc, #28]	; (3fe8 <createQueuesAndSemaphores+0x64>)
    3fcc:	6018      	str	r0, [r3, #0]
    }
    else
    {
    	status = false;
    }
}
    3fce:	bd38      	pop	{r3, r4, r5, pc}
    3fd0:	000048a9 	.word	0x000048a9
    3fd4:	20003484 	.word	0x20003484
    3fd8:	20003490 	.word	0x20003490
    3fdc:	20003460 	.word	0x20003460
    3fe0:	2000348c 	.word	0x2000348c
    3fe4:	00004add 	.word	0x00004add
    3fe8:	20003488 	.word	0x20003488

00003fec <main>:
{
    3fec:	b580      	push	{r7, lr}
    3fee:	b082      	sub	sp, #8
    atmel_start_init();	
    3ff0:	4b28      	ldr	r3, [pc, #160]	; (4094 <main+0xa8>)
    3ff2:	4798      	blx	r3
    DispatchTaskStatus = xTaskCreate( DispatchTask, "DispatchTask", 150, NULL, 2, &xDispatchTaskHandle );
    3ff4:	4b28      	ldr	r3, [pc, #160]	; (4098 <main+0xac>)
    3ff6:	9301      	str	r3, [sp, #4]
    3ff8:	2702      	movs	r7, #2
    3ffa:	9700      	str	r7, [sp, #0]
    3ffc:	2300      	movs	r3, #0
    3ffe:	2296      	movs	r2, #150	; 0x96
    4000:	4926      	ldr	r1, [pc, #152]	; (409c <main+0xb0>)
    4002:	4827      	ldr	r0, [pc, #156]	; (40a0 <main+0xb4>)
    4004:	4d27      	ldr	r5, [pc, #156]	; (40a4 <main+0xb8>)
    4006:	47a8      	blx	r5
    4008:	4c27      	ldr	r4, [pc, #156]	; (40a8 <main+0xbc>)
    400a:	6020      	str	r0, [r4, #0]
    ModemTxTaskStatus = xTaskCreate( ModemTxTask, "ModemTask", 150, NULL, 1, &xModemTxTaskHandle );
    400c:	4b27      	ldr	r3, [pc, #156]	; (40ac <main+0xc0>)
    400e:	9301      	str	r3, [sp, #4]
    4010:	2601      	movs	r6, #1
    4012:	9600      	str	r6, [sp, #0]
    4014:	2300      	movs	r3, #0
    4016:	2296      	movs	r2, #150	; 0x96
    4018:	4925      	ldr	r1, [pc, #148]	; (40b0 <main+0xc4>)
    401a:	4826      	ldr	r0, [pc, #152]	; (40b4 <main+0xc8>)
    401c:	47a8      	blx	r5
    401e:	6060      	str	r0, [r4, #4]
    ModemRxTaskStatus = xTaskCreate( ModemRxTask, "ModemRxTask", 150, NULL, 2, &xModemRxTaskHandle);
    4020:	4b25      	ldr	r3, [pc, #148]	; (40b8 <main+0xcc>)
    4022:	9301      	str	r3, [sp, #4]
    4024:	9700      	str	r7, [sp, #0]
    4026:	2300      	movs	r3, #0
    4028:	2296      	movs	r2, #150	; 0x96
    402a:	4924      	ldr	r1, [pc, #144]	; (40bc <main+0xd0>)
    402c:	4824      	ldr	r0, [pc, #144]	; (40c0 <main+0xd4>)
    402e:	47a8      	blx	r5
    4030:	60a0      	str	r0, [r4, #8]
    ModemProcessTaskStatus = xTaskCreate( ModemProcessTask, "ModemProcessTask", 150, NULL, 1, &xModemProcessTaskHandle);
    4032:	4b24      	ldr	r3, [pc, #144]	; (40c4 <main+0xd8>)
    4034:	9301      	str	r3, [sp, #4]
    4036:	9600      	str	r6, [sp, #0]
    4038:	2300      	movs	r3, #0
    403a:	2296      	movs	r2, #150	; 0x96
    403c:	4922      	ldr	r1, [pc, #136]	; (40c8 <main+0xdc>)
    403e:	4823      	ldr	r0, [pc, #140]	; (40cc <main+0xe0>)
    4040:	47a8      	blx	r5
    4042:	60e0      	str	r0, [r4, #12]
    ModemDiagTaskStatus = xTaskCreate( ModemDiagTask, "ModemDiagTask", 150, NULL, 1, &xModemDiagTaskHandle);
    4044:	4b22      	ldr	r3, [pc, #136]	; (40d0 <main+0xe4>)
    4046:	9301      	str	r3, [sp, #4]
    4048:	9600      	str	r6, [sp, #0]
    404a:	2300      	movs	r3, #0
    404c:	2296      	movs	r2, #150	; 0x96
    404e:	4921      	ldr	r1, [pc, #132]	; (40d4 <main+0xe8>)
    4050:	4821      	ldr	r0, [pc, #132]	; (40d8 <main+0xec>)
    4052:	47a8      	blx	r5
    if((DispatchTaskStatus == pdPASS) &&
    4054:	6823      	ldr	r3, [r4, #0]
    4056:	42b3      	cmp	r3, r6
    4058:	d006      	beq.n	4068 <main+0x7c>
    	DEBUG_PRINT("Failed to create tasks");
    405a:	4820      	ldr	r0, [pc, #128]	; (40dc <main+0xf0>)
    405c:	4b20      	ldr	r3, [pc, #128]	; (40e0 <main+0xf4>)
    405e:	4798      	blx	r3
    DEBUG_PRINT("Error: Scheduler exited");
    4060:	4820      	ldr	r0, [pc, #128]	; (40e4 <main+0xf8>)
    4062:	4b1f      	ldr	r3, [pc, #124]	; (40e0 <main+0xf4>)
    4064:	4798      	blx	r3
    4066:	e7fe      	b.n	4066 <main+0x7a>
    if((DispatchTaskStatus == pdPASS) &&
    4068:	68e3      	ldr	r3, [r4, #12]
    406a:	42b3      	cmp	r3, r6
    406c:	d1f5      	bne.n	405a <main+0x6e>
       (ModemProcessTaskStatus == pdPASS) &&
    406e:	6863      	ldr	r3, [r4, #4]
    4070:	42b3      	cmp	r3, r6
    4072:	d1f2      	bne.n	405a <main+0x6e>
       (ModemTxTaskStatus == pdPASS) &&
    4074:	68a3      	ldr	r3, [r4, #8]
    4076:	42b3      	cmp	r3, r6
    4078:	d1ef      	bne.n	405a <main+0x6e>
       (ModemRxTaskStatus == pdPASS) &&
    407a:	42b0      	cmp	r0, r6
    407c:	d1ed      	bne.n	405a <main+0x6e>
    	if(false != createQueuesAndSemaphores())
    407e:	4b1a      	ldr	r3, [pc, #104]	; (40e8 <main+0xfc>)
    4080:	4798      	blx	r3
    4082:	b110      	cbz	r0, 408a <main+0x9e>
    		vTaskStartScheduler();
    4084:	4b19      	ldr	r3, [pc, #100]	; (40ec <main+0x100>)
    4086:	4798      	blx	r3
    4088:	e7ea      	b.n	4060 <main+0x74>
    		DEBUG_PRINT("Free RTOS Scheduler not started");
    408a:	4819      	ldr	r0, [pc, #100]	; (40f0 <main+0x104>)
    408c:	4b14      	ldr	r3, [pc, #80]	; (40e0 <main+0xf4>)
    408e:	4798      	blx	r3
    4090:	e7e6      	b.n	4060 <main+0x74>
    4092:	bf00      	nop
    4094:	00001d3d 	.word	0x00001d3d
    4098:	2000347c 	.word	0x2000347c
    409c:	00007e84 	.word	0x00007e84
    40a0:	00000335 	.word	0x00000335
    40a4:	000050d9 	.word	0x000050d9
    40a8:	20000b00 	.word	0x20000b00
    40ac:	20003464 	.word	0x20003464
    40b0:	00007e94 	.word	0x00007e94
    40b4:	00001a55 	.word	0x00001a55
    40b8:	20003478 	.word	0x20003478
    40bc:	00007ea0 	.word	0x00007ea0
    40c0:	00001a01 	.word	0x00001a01
    40c4:	2000346c 	.word	0x2000346c
    40c8:	00007eac 	.word	0x00007eac
    40cc:	0000189d 	.word	0x0000189d
    40d0:	20003470 	.word	0x20003470
    40d4:	00007ec0 	.word	0x00007ec0
    40d8:	00001441 	.word	0x00001441
    40dc:	00007ef0 	.word	0x00007ef0
    40e0:	00001be1 	.word	0x00001be1
    40e4:	00007f08 	.word	0x00007f08
    40e8:	00003f85 	.word	0x00003f85
    40ec:	000052b5 	.word	0x000052b5
    40f0:	00007ed0 	.word	0x00007ed0

000040f4 <vListInitialise>:
void vListInitialise(List_t *const pxList)
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = (ListItem_t *)&(
    40f4:	f100 0308 	add.w	r3, r0, #8
    40f8:	6043      	str	r3, [r0, #4]
	    pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is
	                          checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    40fa:	f04f 32ff 	mov.w	r2, #4294967295
    40fe:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = (ListItem_t *)&(pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as
    4100:	60c3      	str	r3, [r0, #12]
	                                                                the list end to save RAM.  This is checked and
	                                                                valid. */
	pxList->xListEnd.pxPrevious = (ListItem_t *)&(
    4102:	6103      	str	r3, [r0, #16]
	    pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is
	                          checked and valid. */

	pxList->uxNumberOfItems = (UBaseType_t)0U;
    4104:	2300      	movs	r3, #0
    4106:	6003      	str	r3, [r0, #0]
    4108:	4770      	bx	lr

0000410a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem(ListItem_t *const pxItem)
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    410a:	2300      	movs	r3, #0
    410c:	6103      	str	r3, [r0, #16]
    410e:	4770      	bx	lr

00004110 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd(List_t *const pxList, ListItem_t *const pxNewListItem)
{
	ListItem_t *const pxIndex = pxList->pxIndex;
    4110:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY(pxNewListItem);

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext     = pxIndex;
    4112:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    4114:	689a      	ldr	r2, [r3, #8]
    4116:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    4118:	689a      	ldr	r2, [r3, #8]
    411a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious         = pxNewListItem;
    411c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = (void *)pxList;
    411e:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    4120:	6803      	ldr	r3, [r0, #0]
    4122:	3301      	adds	r3, #1
    4124:	6003      	str	r3, [r0, #0]
    4126:	4770      	bx	lr

00004128 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert(List_t *const pxList, ListItem_t *const pxNewListItem)
{
    4128:	b430      	push	{r4, r5}
	ListItem_t *     pxIterator;
	const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    412a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if (xValueOfInsertion == portMAX_DELAY) {
    412c:	f1b5 3fff 	cmp.w	r5, #4294967295
    4130:	d002      	beq.n	4138 <vListInsert+0x10>
		    4) Using a queue or semaphore before it has been initialised or
		       before the scheduler has been started (are interrupts firing
		       before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
    4132:	f100 0208 	add.w	r2, r0, #8
    4136:	e002      	b.n	413e <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
    4138:	6902      	ldr	r2, [r0, #16]
    413a:	e004      	b.n	4146 <vListInsert+0x1e>
		     pxIterator
		     = pxIterator
    413c:	461a      	mov	r2, r3
		for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
    413e:	6853      	ldr	r3, [r2, #4]
    4140:	681c      	ldr	r4, [r3, #0]
    4142:	42a5      	cmp	r5, r4
    4144:	d2fa      	bcs.n	413c <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext             = pxIterator->pxNext;
    4146:	6853      	ldr	r3, [r2, #4]
    4148:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    414a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious         = pxIterator;
    414c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext                = pxNewListItem;
    414e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = (void *)pxList;
    4150:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    4152:	6803      	ldr	r3, [r0, #0]
    4154:	3301      	adds	r3, #1
    4156:	6003      	str	r3, [r0, #0]
}
    4158:	bc30      	pop	{r4, r5}
    415a:	4770      	bx	lr

0000415c <uxListRemove>:

UBaseType_t uxListRemove(ListItem_t *const pxItemToRemove)
{
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	List_t *const pxList = (List_t *)pxItemToRemove->pvContainer;
    415c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    415e:	6842      	ldr	r2, [r0, #4]
    4160:	6881      	ldr	r1, [r0, #8]
    4162:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    4164:	6882      	ldr	r2, [r0, #8]
    4166:	6841      	ldr	r1, [r0, #4]
    4168:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if (pxList->pxIndex == pxItemToRemove) {
    416a:	685a      	ldr	r2, [r3, #4]
    416c:	4290      	cmp	r0, r2
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    416e:	bf04      	itt	eq
    4170:	6882      	ldreq	r2, [r0, #8]
    4172:	605a      	streq	r2, [r3, #4]
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    4174:	2200      	movs	r2, #0
    4176:	6102      	str	r2, [r0, #16]
	(pxList->uxNumberOfItems)--;
    4178:	681a      	ldr	r2, [r3, #0]
    417a:	3a01      	subs	r2, #1
    417c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    417e:	6818      	ldr	r0, [r3, #0]
}
    4180:	4770      	bx	lr
	...

00004184 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError(void)
{
    4184:	b082      	sub	sp, #8
	volatile uint32_t ulDummy = 0;
    4186:	2300      	movs	r3, #0
    4188:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT(uxCriticalNesting == ~0UL);
    418a:	4b0d      	ldr	r3, [pc, #52]	; (41c0 <prvTaskExitError+0x3c>)
    418c:	681b      	ldr	r3, [r3, #0]
    418e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4192:	d008      	beq.n	41a6 <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
	uint32_t ulNewBASEPRI;

	__asm volatile("	mov %0, %1												\n"
    4194:	f04f 0380 	mov.w	r3, #128	; 0x80
    4198:	f383 8811 	msr	BASEPRI, r3
    419c:	f3bf 8f6f 	isb	sy
    41a0:	f3bf 8f4f 	dsb	sy
    41a4:	e7fe      	b.n	41a4 <prvTaskExitError+0x20>
    41a6:	f04f 0380 	mov.w	r3, #128	; 0x80
    41aa:	f383 8811 	msr	BASEPRI, r3
    41ae:	f3bf 8f6f 	isb	sy
    41b2:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while (ulDummy == 0) {
    41b6:	9b01      	ldr	r3, [sp, #4]
    41b8:	2b00      	cmp	r3, #0
    41ba:	d0fc      	beq.n	41b6 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    41bc:	b002      	add	sp, #8
    41be:	4770      	bx	lr
    41c0:	20000124 	.word	0x20000124

000041c4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(" ldr r0, =0xE000ED08 	\n" /* Use the NVIC offset register to locate the stack. */
    41c4:	4808      	ldr	r0, [pc, #32]	; (41e8 <prvPortStartFirstTask+0x24>)
    41c6:	6800      	ldr	r0, [r0, #0]
    41c8:	6800      	ldr	r0, [r0, #0]
    41ca:	f380 8808 	msr	MSP, r0
    41ce:	f04f 0000 	mov.w	r0, #0
    41d2:	f380 8814 	msr	CONTROL, r0
    41d6:	b662      	cpsie	i
    41d8:	b661      	cpsie	f
    41da:	f3bf 8f4f 	dsb	sy
    41de:	f3bf 8f6f 	isb	sy
    41e2:	df00      	svc	0
    41e4:	bf00      	nop
    41e6:	0000      	.short	0x0000
    41e8:	e000ed08 	.word	0xe000ed08

000041ec <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP(void)
{
	__asm volatile("	ldr.w r0, =0xE000ED88		\n" /* The FPU enable bits are in the CPACR. */
    41ec:	f8df 000c 	ldr.w	r0, [pc, #12]	; 41fc <vPortEnableVFP+0x10>
    41f0:	6801      	ldr	r1, [r0, #0]
    41f2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    41f6:	6001      	str	r1, [r0, #0]
    41f8:	4770      	bx	lr
    41fa:	0000      	.short	0x0000
    41fc:	e000ed88 	.word	0xe000ed88

00004200 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR; /* xPSR */
    4200:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    4204:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ((StackType_t)pxCode) & portSTART_ADDRESS_MASK; /* PC */
    4208:	f021 0101 	bic.w	r1, r1, #1
    420c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = (StackType_t)portTASK_RETURN_ADDRESS; /* LR */
    4210:	4b05      	ldr	r3, [pc, #20]	; (4228 <pxPortInitialiseStack+0x28>)
    4212:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = (StackType_t)pvParameters; /* R0 */
    4216:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
    421a:	f06f 0302 	mvn.w	r3, #2
    421e:	f840 3c24 	str.w	r3, [r0, #-36]
}
    4222:	3844      	subs	r0, #68	; 0x44
    4224:	4770      	bx	lr
    4226:	bf00      	nop
    4228:	00004185 	.word	0x00004185
    422c:	00000000 	.word	0x00000000

00004230 <SVC_Handler>:
	__asm volatile("	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
    4230:	4b07      	ldr	r3, [pc, #28]	; (4250 <pxCurrentTCBConst2>)
    4232:	6819      	ldr	r1, [r3, #0]
    4234:	6808      	ldr	r0, [r1, #0]
    4236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    423a:	f380 8809 	msr	PSP, r0
    423e:	f3bf 8f6f 	isb	sy
    4242:	f04f 0000 	mov.w	r0, #0
    4246:	f380 8811 	msr	BASEPRI, r0
    424a:	4770      	bx	lr
    424c:	f3af 8000 	nop.w

00004250 <pxCurrentTCBConst2>:
    4250:	200033c4 	.word	0x200033c4

00004254 <vPortEnterCritical>:
    4254:	f04f 0380 	mov.w	r3, #128	; 0x80
    4258:	f383 8811 	msr	BASEPRI, r3
    425c:	f3bf 8f6f 	isb	sy
    4260:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
    4264:	4a0a      	ldr	r2, [pc, #40]	; (4290 <vPortEnterCritical+0x3c>)
    4266:	6813      	ldr	r3, [r2, #0]
    4268:	3301      	adds	r3, #1
    426a:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 1) {
    426c:	2b01      	cmp	r3, #1
    426e:	d10d      	bne.n	428c <vPortEnterCritical+0x38>
		configASSERT((portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK) == 0);
    4270:	4b08      	ldr	r3, [pc, #32]	; (4294 <vPortEnterCritical+0x40>)
    4272:	681b      	ldr	r3, [r3, #0]
    4274:	f013 0fff 	tst.w	r3, #255	; 0xff
    4278:	d008      	beq.n	428c <vPortEnterCritical+0x38>
    427a:	f04f 0380 	mov.w	r3, #128	; 0x80
    427e:	f383 8811 	msr	BASEPRI, r3
    4282:	f3bf 8f6f 	isb	sy
    4286:	f3bf 8f4f 	dsb	sy
    428a:	e7fe      	b.n	428a <vPortEnterCritical+0x36>
    428c:	4770      	bx	lr
    428e:	bf00      	nop
    4290:	20000124 	.word	0x20000124
    4294:	e000ed04 	.word	0xe000ed04

00004298 <vPortExitCritical>:
	configASSERT(uxCriticalNesting);
    4298:	4b09      	ldr	r3, [pc, #36]	; (42c0 <vPortExitCritical+0x28>)
    429a:	681b      	ldr	r3, [r3, #0]
    429c:	b943      	cbnz	r3, 42b0 <vPortExitCritical+0x18>
    429e:	f04f 0380 	mov.w	r3, #128	; 0x80
    42a2:	f383 8811 	msr	BASEPRI, r3
    42a6:	f3bf 8f6f 	isb	sy
    42aa:	f3bf 8f4f 	dsb	sy
    42ae:	e7fe      	b.n	42ae <vPortExitCritical+0x16>
	uxCriticalNesting--;
    42b0:	3b01      	subs	r3, #1
    42b2:	4a03      	ldr	r2, [pc, #12]	; (42c0 <vPortExitCritical+0x28>)
    42b4:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
    42b6:	b90b      	cbnz	r3, 42bc <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint32_t ulNewMaskValue)
{
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    42b8:	f383 8811 	msr	BASEPRI, r3
    42bc:	4770      	bx	lr
    42be:	bf00      	nop
    42c0:	20000124 	.word	0x20000124
	...

000042d0 <PendSV_Handler>:
	__asm volatile(
    42d0:	f3ef 8009 	mrs	r0, PSP
    42d4:	f3bf 8f6f 	isb	sy
    42d8:	4b15      	ldr	r3, [pc, #84]	; (4330 <pxCurrentTCBConst>)
    42da:	681a      	ldr	r2, [r3, #0]
    42dc:	f01e 0f10 	tst.w	lr, #16
    42e0:	bf08      	it	eq
    42e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    42e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42ea:	6010      	str	r0, [r2, #0]
    42ec:	e92d 0009 	stmdb	sp!, {r0, r3}
    42f0:	f04f 0080 	mov.w	r0, #128	; 0x80
    42f4:	f380 8811 	msr	BASEPRI, r0
    42f8:	f3bf 8f4f 	dsb	sy
    42fc:	f3bf 8f6f 	isb	sy
    4300:	f001 f9c8 	bl	5694 <vTaskSwitchContext>
    4304:	f04f 0000 	mov.w	r0, #0
    4308:	f380 8811 	msr	BASEPRI, r0
    430c:	bc09      	pop	{r0, r3}
    430e:	6819      	ldr	r1, [r3, #0]
    4310:	6808      	ldr	r0, [r1, #0]
    4312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4316:	f01e 0f10 	tst.w	lr, #16
    431a:	bf08      	it	eq
    431c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    4320:	f380 8809 	msr	PSP, r0
    4324:	f3bf 8f6f 	isb	sy
    4328:	4770      	bx	lr
    432a:	bf00      	nop
    432c:	f3af 8000 	nop.w

00004330 <pxCurrentTCBConst>:
    4330:	200033c4 	.word	0x200033c4

00004334 <SysTick_Handler>:
{
    4334:	b508      	push	{r3, lr}
	__asm volatile("	mov %0, %1												\n"
    4336:	f04f 0380 	mov.w	r3, #128	; 0x80
    433a:	f383 8811 	msr	BASEPRI, r3
    433e:	f3bf 8f6f 	isb	sy
    4342:	f3bf 8f4f 	dsb	sy
		if (xTaskIncrementTick() != pdFALSE) {
    4346:	4b05      	ldr	r3, [pc, #20]	; (435c <SysTick_Handler+0x28>)
    4348:	4798      	blx	r3
    434a:	b118      	cbz	r0, 4354 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    434c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4350:	4b03      	ldr	r3, [pc, #12]	; (4360 <SysTick_Handler+0x2c>)
    4352:	601a      	str	r2, [r3, #0]
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    4354:	2300      	movs	r3, #0
    4356:	f383 8811 	msr	BASEPRI, r3
    435a:	bd08      	pop	{r3, pc}
    435c:	0000535d 	.word	0x0000535d
    4360:	e000ed04 	.word	0xe000ed04

00004364 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG          = 0UL;
    4364:	4b05      	ldr	r3, [pc, #20]	; (437c <vPortSetupTimerInterrupt+0x18>)
    4366:	2200      	movs	r2, #0
    4368:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
    436a:	4905      	ldr	r1, [pc, #20]	; (4380 <vPortSetupTimerInterrupt+0x1c>)
    436c:	600a      	str	r2, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
    436e:	f64b 317f 	movw	r1, #47999	; 0xbb7f
    4372:	4a04      	ldr	r2, [pc, #16]	; (4384 <vPortSetupTimerInterrupt+0x20>)
    4374:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = (portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT);
    4376:	2207      	movs	r2, #7
    4378:	601a      	str	r2, [r3, #0]
    437a:	4770      	bx	lr
    437c:	e000e010 	.word	0xe000e010
    4380:	e000e018 	.word	0xe000e018
    4384:	e000e014 	.word	0xe000e014

00004388 <xPortStartScheduler>:
	configASSERT(portCPUID != portCORTEX_M7_r0p1_ID);
    4388:	4b3b      	ldr	r3, [pc, #236]	; (4478 <xPortStartScheduler+0xf0>)
    438a:	681a      	ldr	r2, [r3, #0]
    438c:	4b3b      	ldr	r3, [pc, #236]	; (447c <xPortStartScheduler+0xf4>)
    438e:	429a      	cmp	r2, r3
    4390:	d108      	bne.n	43a4 <xPortStartScheduler+0x1c>
	__asm volatile("	mov %0, %1												\n"
    4392:	f04f 0380 	mov.w	r3, #128	; 0x80
    4396:	f383 8811 	msr	BASEPRI, r3
    439a:	f3bf 8f6f 	isb	sy
    439e:	f3bf 8f4f 	dsb	sy
    43a2:	e7fe      	b.n	43a2 <xPortStartScheduler+0x1a>
	configASSERT(portCPUID != portCORTEX_M7_r0p0_ID);
    43a4:	4b34      	ldr	r3, [pc, #208]	; (4478 <xPortStartScheduler+0xf0>)
    43a6:	681a      	ldr	r2, [r3, #0]
    43a8:	4b35      	ldr	r3, [pc, #212]	; (4480 <xPortStartScheduler+0xf8>)
    43aa:	429a      	cmp	r2, r3
    43ac:	d108      	bne.n	43c0 <xPortStartScheduler+0x38>
    43ae:	f04f 0380 	mov.w	r3, #128	; 0x80
    43b2:	f383 8811 	msr	BASEPRI, r3
    43b6:	f3bf 8f6f 	isb	sy
    43ba:	f3bf 8f4f 	dsb	sy
    43be:	e7fe      	b.n	43be <xPortStartScheduler+0x36>
{
    43c0:	b510      	push	{r4, lr}
    43c2:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
    43c4:	4b2f      	ldr	r3, [pc, #188]	; (4484 <xPortStartScheduler+0xfc>)
    43c6:	781a      	ldrb	r2, [r3, #0]
    43c8:	b2d2      	uxtb	r2, r2
    43ca:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
    43cc:	22ff      	movs	r2, #255	; 0xff
    43ce:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
    43d0:	781b      	ldrb	r3, [r3, #0]
    43d2:	b2db      	uxtb	r3, r3
    43d4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
    43d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    43dc:	4a2a      	ldr	r2, [pc, #168]	; (4488 <xPortStartScheduler+0x100>)
    43de:	f003 0380 	and.w	r3, r3, #128	; 0x80
    43e2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
    43e4:	2307      	movs	r3, #7
    43e6:	6053      	str	r3, [r2, #4]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
    43e8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    43ec:	f013 0f80 	tst.w	r3, #128	; 0x80
    43f0:	d012      	beq.n	4418 <xPortStartScheduler+0x90>
    43f2:	2306      	movs	r3, #6
    43f4:	e000      	b.n	43f8 <xPortStartScheduler+0x70>
    43f6:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= (uint8_t)0x01;
    43f8:	f89d 2003 	ldrb.w	r2, [sp, #3]
    43fc:	0052      	lsls	r2, r2, #1
    43fe:	b2d2      	uxtb	r2, r2
    4400:	f88d 2003 	strb.w	r2, [sp, #3]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
    4404:	f89d 2003 	ldrb.w	r2, [sp, #3]
    4408:	1e59      	subs	r1, r3, #1
    440a:	f012 0f80 	tst.w	r2, #128	; 0x80
    440e:	d1f2      	bne.n	43f6 <xPortStartScheduler+0x6e>
    4410:	4a1d      	ldr	r2, [pc, #116]	; (4488 <xPortStartScheduler+0x100>)
    4412:	6053      	str	r3, [r2, #4]
			configASSERT((portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue) == configPRIO_BITS);
    4414:	2b04      	cmp	r3, #4
    4416:	d008      	beq.n	442a <xPortStartScheduler+0xa2>
    4418:	f04f 0380 	mov.w	r3, #128	; 0x80
    441c:	f383 8811 	msr	BASEPRI, r3
    4420:	f3bf 8f6f 	isb	sy
    4424:	f3bf 8f4f 	dsb	sy
    4428:	e7fe      	b.n	4428 <xPortStartScheduler+0xa0>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
    442a:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
    442c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    4430:	4a15      	ldr	r2, [pc, #84]	; (4488 <xPortStartScheduler+0x100>)
    4432:	6053      	str	r3, [r2, #4]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
    4434:	9b01      	ldr	r3, [sp, #4]
    4436:	b2db      	uxtb	r3, r3
    4438:	4a12      	ldr	r2, [pc, #72]	; (4484 <xPortStartScheduler+0xfc>)
    443a:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    443c:	4b13      	ldr	r3, [pc, #76]	; (448c <xPortStartScheduler+0x104>)
    443e:	681a      	ldr	r2, [r3, #0]
    4440:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
    4444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    4446:	681a      	ldr	r2, [r3, #0]
    4448:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
    444c:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
    444e:	4b10      	ldr	r3, [pc, #64]	; (4490 <xPortStartScheduler+0x108>)
    4450:	4798      	blx	r3
	uxCriticalNesting = 0;
    4452:	2400      	movs	r4, #0
    4454:	4b0f      	ldr	r3, [pc, #60]	; (4494 <xPortStartScheduler+0x10c>)
    4456:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
    4458:	4b0f      	ldr	r3, [pc, #60]	; (4498 <xPortStartScheduler+0x110>)
    445a:	4798      	blx	r3
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
    445c:	4a0f      	ldr	r2, [pc, #60]	; (449c <xPortStartScheduler+0x114>)
    445e:	6813      	ldr	r3, [r2, #0]
    4460:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
    4464:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
    4466:	4b0e      	ldr	r3, [pc, #56]	; (44a0 <xPortStartScheduler+0x118>)
    4468:	4798      	blx	r3
	vTaskSwitchContext();
    446a:	4b0e      	ldr	r3, [pc, #56]	; (44a4 <xPortStartScheduler+0x11c>)
    446c:	4798      	blx	r3
	prvTaskExitError();
    446e:	4b0e      	ldr	r3, [pc, #56]	; (44a8 <xPortStartScheduler+0x120>)
    4470:	4798      	blx	r3
}
    4472:	4620      	mov	r0, r4
    4474:	b002      	add	sp, #8
    4476:	bd10      	pop	{r4, pc}
    4478:	e000ed00 	.word	0xe000ed00
    447c:	410fc271 	.word	0x410fc271
    4480:	410fc270 	.word	0x410fc270
    4484:	e000e400 	.word	0xe000e400
    4488:	20000b10 	.word	0x20000b10
    448c:	e000ed20 	.word	0xe000ed20
    4490:	00004365 	.word	0x00004365
    4494:	20000124 	.word	0x20000124
    4498:	000041ed 	.word	0x000041ed
    449c:	e000ef34 	.word	0xe000ef34
    44a0:	000041c5 	.word	0x000041c5
    44a4:	00005695 	.word	0x00005695
    44a8:	00004185 	.word	0x00004185

000044ac <vPortValidateInterruptPriority>:
{
	uint32_t ulCurrentInterrupt;
	uint8_t  ucCurrentPriority;

	/* Obtain the number of the currently executing interrupt. */
	__asm volatile("mrs %0, ipsr" : "=r"(ulCurrentInterrupt)::"memory");
    44ac:	f3ef 8305 	mrs	r3, IPSR

	/* Is the interrupt number a user defined interrupt? */
	if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
    44b0:	2b0f      	cmp	r3, #15
    44b2:	d90f      	bls.n	44d4 <vPortValidateInterruptPriority+0x28>
		/* Look up the interrupt's priority. */
		ucCurrentPriority = pcInterruptPriorityRegisters[ulCurrentInterrupt];
    44b4:	4a10      	ldr	r2, [pc, #64]	; (44f8 <vPortValidateInterruptPriority+0x4c>)
    44b6:	5c9b      	ldrb	r3, [r3, r2]
    44b8:	b2db      	uxtb	r3, r3
		interrupt entry is as fast and simple as possible.

		The following links provide detailed information:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html
		http://www.freertos.org/FAQHelp.html */
		configASSERT(ucCurrentPriority >= ucMaxSysCallPriority);
    44ba:	4a10      	ldr	r2, [pc, #64]	; (44fc <vPortValidateInterruptPriority+0x50>)
    44bc:	7812      	ldrb	r2, [r2, #0]
    44be:	429a      	cmp	r2, r3
    44c0:	d908      	bls.n	44d4 <vPortValidateInterruptPriority+0x28>
    44c2:	f04f 0380 	mov.w	r3, #128	; 0x80
    44c6:	f383 8811 	msr	BASEPRI, r3
    44ca:	f3bf 8f6f 	isb	sy
    44ce:	f3bf 8f4f 	dsb	sy
    44d2:	e7fe      	b.n	44d2 <vPortValidateInterruptPriority+0x26>
	configuration then the correct setting can be achieved on all Cortex-M
	devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
	scheduler.  Note however that some vendor specific peripheral libraries
	assume a non-zero priority group setting, in which cases using a value
	of zero will result in unpredictable behaviour. */
	configASSERT((portAIRCR_REG & portPRIORITY_GROUP_MASK) <= ulMaxPRIGROUPValue);
    44d4:	4b0a      	ldr	r3, [pc, #40]	; (4500 <vPortValidateInterruptPriority+0x54>)
    44d6:	681b      	ldr	r3, [r3, #0]
    44d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    44dc:	4a07      	ldr	r2, [pc, #28]	; (44fc <vPortValidateInterruptPriority+0x50>)
    44de:	6852      	ldr	r2, [r2, #4]
    44e0:	4293      	cmp	r3, r2
    44e2:	d908      	bls.n	44f6 <vPortValidateInterruptPriority+0x4a>
    44e4:	f04f 0380 	mov.w	r3, #128	; 0x80
    44e8:	f383 8811 	msr	BASEPRI, r3
    44ec:	f3bf 8f6f 	isb	sy
    44f0:	f3bf 8f4f 	dsb	sy
    44f4:	e7fe      	b.n	44f4 <vPortValidateInterruptPriority+0x48>
    44f6:	4770      	bx	lr
    44f8:	e000e3f0 	.word	0xe000e3f0
    44fc:	20000b10 	.word	0x20000b10
    4500:	e000ed0c 	.word	0xe000ed0c

00004504 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    4504:	b570      	push	{r4, r5, r6, lr}
    4506:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;

	vTaskSuspendAll();
    4508:	4b2d      	ldr	r3, [pc, #180]	; (45c0 <pvPortMalloc+0xbc>)
    450a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
    450c:	4b2d      	ldr	r3, [pc, #180]	; (45c4 <pvPortMalloc+0xc0>)
    450e:	689b      	ldr	r3, [r3, #8]
    4510:	b183      	cbz	r3, 4534 <pvPortMalloc+0x30>
			xHeapHasBeenInitialised = pdTRUE;
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
    4512:	2c00      	cmp	r4, #0
    4514:	d04d      	beq.n	45b2 <pvPortMalloc+0xae>
		{
			xWantedSize += heapSTRUCT_SIZE;
    4516:	3408      	adds	r4, #8

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
    4518:	f014 0f07 	tst.w	r4, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    451c:	bf1c      	itt	ne
    451e:	f024 0407 	bicne.w	r4, r4, #7
    4522:	3408      	addne	r4, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
    4524:	1e62      	subs	r2, r4, #1
    4526:	f242 73f6 	movw	r3, #10230	; 0x27f6
    452a:	429a      	cmp	r2, r3
    452c:	d843      	bhi.n	45b6 <pvPortMalloc+0xb2>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
    452e:	4925      	ldr	r1, [pc, #148]	; (45c4 <pvPortMalloc+0xc0>)
    4530:	680b      	ldr	r3, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    4532:	e017      	b.n	4564 <pvPortMalloc+0x60>
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
    4534:	4923      	ldr	r1, [pc, #140]	; (45c4 <pvPortMalloc+0xc0>)
    4536:	f101 0314 	add.w	r3, r1, #20
    453a:	f023 0307 	bic.w	r3, r3, #7

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    453e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
    4540:	2500      	movs	r5, #0
    4542:	604d      	str	r5, [r1, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
    4544:	4a20      	ldr	r2, [pc, #128]	; (45c8 <pvPortMalloc+0xc4>)
    4546:	f242 70f8 	movw	r0, #10232	; 0x27f8
    454a:	f8c2 0620 	str.w	r0, [r2, #1568]	; 0x620
	xEnd.pxNextFreeBlock = NULL;
    454e:	f8c2 561c 	str.w	r5, [r2, #1564]	; 0x61c

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
    4552:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
    4554:	f202 621c 	addw	r2, r2, #1564	; 0x61c
    4558:	601a      	str	r2, [r3, #0]
			xHeapHasBeenInitialised = pdTRUE;
    455a:	2301      	movs	r3, #1
    455c:	608b      	str	r3, [r1, #8]
    455e:	e7d8      	b.n	4512 <pvPortMalloc+0xe>
    4560:	4619      	mov	r1, r3
				pxBlock = pxBlock->pxNextFreeBlock;
    4562:	4613      	mov	r3, r2
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    4564:	685a      	ldr	r2, [r3, #4]
    4566:	4294      	cmp	r4, r2
    4568:	d902      	bls.n	4570 <pvPortMalloc+0x6c>
    456a:	681a      	ldr	r2, [r3, #0]
    456c:	2a00      	cmp	r2, #0
    456e:	d1f7      	bne.n	4560 <pvPortMalloc+0x5c>
			if( pxBlock != &xEnd )
    4570:	4a16      	ldr	r2, [pc, #88]	; (45cc <pvPortMalloc+0xc8>)
    4572:	4293      	cmp	r3, r2
    4574:	d021      	beq.n	45ba <pvPortMalloc+0xb6>
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    4576:	680d      	ldr	r5, [r1, #0]
    4578:	3508      	adds	r5, #8
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    457a:	681a      	ldr	r2, [r3, #0]
    457c:	600a      	str	r2, [r1, #0]
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    457e:	685a      	ldr	r2, [r3, #4]
    4580:	1b12      	subs	r2, r2, r4
    4582:	2a10      	cmp	r2, #16
    4584:	d90c      	bls.n	45a0 <pvPortMalloc+0x9c>
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    4586:	191e      	adds	r6, r3, r4
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    4588:	6072      	str	r2, [r6, #4]
					pxBlock->xBlockSize = xWantedSize;
    458a:	605c      	str	r4, [r3, #4]
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    458c:	6874      	ldr	r4, [r6, #4]
    458e:	490d      	ldr	r1, [pc, #52]	; (45c4 <pvPortMalloc+0xc0>)
    4590:	e000      	b.n	4594 <pvPortMalloc+0x90>
    4592:	4611      	mov	r1, r2
    4594:	680a      	ldr	r2, [r1, #0]
    4596:	6850      	ldr	r0, [r2, #4]
    4598:	4284      	cmp	r4, r0
    459a:	d8fa      	bhi.n	4592 <pvPortMalloc+0x8e>
    459c:	6032      	str	r2, [r6, #0]
    459e:	600e      	str	r6, [r1, #0]
				xFreeBytesRemaining -= pxBlock->xBlockSize;
    45a0:	490b      	ldr	r1, [pc, #44]	; (45d0 <pvPortMalloc+0xcc>)
    45a2:	680a      	ldr	r2, [r1, #0]
    45a4:	685b      	ldr	r3, [r3, #4]
    45a6:	1ad2      	subs	r2, r2, r3
    45a8:	600a      	str	r2, [r1, #0]
	( void ) xTaskResumeAll();
    45aa:	4b0a      	ldr	r3, [pc, #40]	; (45d4 <pvPortMalloc+0xd0>)
    45ac:	4798      	blx	r3
}
    45ae:	4628      	mov	r0, r5
    45b0:	bd70      	pop	{r4, r5, r6, pc}
void *pvReturn = NULL;
    45b2:	2500      	movs	r5, #0
    45b4:	e7f9      	b.n	45aa <pvPortMalloc+0xa6>
    45b6:	2500      	movs	r5, #0
    45b8:	e7f7      	b.n	45aa <pvPortMalloc+0xa6>
    45ba:	2500      	movs	r5, #0
    45bc:	e7f5      	b.n	45aa <pvPortMalloc+0xa6>
    45be:	bf00      	nop
    45c0:	0000533d 	.word	0x0000533d
    45c4:	20000b18 	.word	0x20000b18
    45c8:	20002d08 	.word	0x20002d08
    45cc:	20003324 	.word	0x20003324
    45d0:	20000128 	.word	0x20000128
    45d4:	00005485 	.word	0x00005485

000045d8 <vPortFree>:
	if( pv != NULL )
    45d8:	b1d0      	cbz	r0, 4610 <vPortFree+0x38>
{
    45da:	b570      	push	{r4, r5, r6, lr}
    45dc:	4605      	mov	r5, r0
		puc -= heapSTRUCT_SIZE;
    45de:	f1a0 0608 	sub.w	r6, r0, #8
		vTaskSuspendAll();
    45e2:	4b0c      	ldr	r3, [pc, #48]	; (4614 <vPortFree+0x3c>)
    45e4:	4798      	blx	r3
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    45e6:	f855 4c04 	ldr.w	r4, [r5, #-4]
    45ea:	4a0b      	ldr	r2, [pc, #44]	; (4618 <vPortFree+0x40>)
    45ec:	e000      	b.n	45f0 <vPortFree+0x18>
    45ee:	461a      	mov	r2, r3
    45f0:	6813      	ldr	r3, [r2, #0]
    45f2:	6859      	ldr	r1, [r3, #4]
    45f4:	428c      	cmp	r4, r1
    45f6:	d8fa      	bhi.n	45ee <vPortFree+0x16>
    45f8:	f845 3c08 	str.w	r3, [r5, #-8]
    45fc:	6016      	str	r6, [r2, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
    45fe:	4a07      	ldr	r2, [pc, #28]	; (461c <vPortFree+0x44>)
    4600:	f855 3c04 	ldr.w	r3, [r5, #-4]
    4604:	6811      	ldr	r1, [r2, #0]
    4606:	440b      	add	r3, r1
    4608:	6013      	str	r3, [r2, #0]
		( void ) xTaskResumeAll();
    460a:	4b05      	ldr	r3, [pc, #20]	; (4620 <vPortFree+0x48>)
    460c:	4798      	blx	r3
    460e:	bd70      	pop	{r4, r5, r6, pc}
    4610:	4770      	bx	lr
    4612:	bf00      	nop
    4614:	0000533d 	.word	0x0000533d
    4618:	20000b18 	.word	0x20000b18
    461c:	20000128 	.word	0x20000128
    4620:	00005485 	.word	0x00005485

00004624 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty(const Queue_t *pxQueue)
{
    4624:	b510      	push	{r4, lr}
    4626:	4604      	mov	r4, r0
	BaseType_t xReturn;

	taskENTER_CRITICAL();
    4628:	4b04      	ldr	r3, [pc, #16]	; (463c <prvIsQueueEmpty+0x18>)
    462a:	4798      	blx	r3
	{
		if (pxQueue->uxMessagesWaiting == (UBaseType_t)0) {
    462c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
			xReturn = pdTRUE;
		} else {
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    462e:	4b04      	ldr	r3, [pc, #16]	; (4640 <prvIsQueueEmpty+0x1c>)
    4630:	4798      	blx	r3

	return xReturn;
}
    4632:	fab4 f084 	clz	r0, r4
    4636:	0940      	lsrs	r0, r0, #5
    4638:	bd10      	pop	{r4, pc}
    463a:	bf00      	nop
    463c:	00004255 	.word	0x00004255
    4640:	00004299 	.word	0x00004299

00004644 <prvCopyDataToQueue>:
{
    4644:	b570      	push	{r4, r5, r6, lr}
    4646:	4604      	mov	r4, r0
    4648:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    464a:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if (pxQueue->uxItemSize == (UBaseType_t)0) {
    464c:	6c02      	ldr	r2, [r0, #64]	; 0x40
    464e:	b952      	cbnz	r2, 4666 <prvCopyDataToQueue+0x22>
			if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    4650:	6803      	ldr	r3, [r0, #0]
    4652:	2b00      	cmp	r3, #0
    4654:	d12a      	bne.n	46ac <prvCopyDataToQueue+0x68>
				xReturn                = xTaskPriorityDisinherit((void *)pxQueue->pxMutexHolder);
    4656:	6840      	ldr	r0, [r0, #4]
    4658:	4b18      	ldr	r3, [pc, #96]	; (46bc <prvCopyDataToQueue+0x78>)
    465a:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
    465c:	2300      	movs	r3, #0
    465e:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + (UBaseType_t)1;
    4660:	3501      	adds	r5, #1
    4662:	63a5      	str	r5, [r4, #56]	; 0x38
}
    4664:	bd70      	pop	{r4, r5, r6, pc}
	} else if (xPosition == queueSEND_TO_BACK) {
    4666:	b96e      	cbnz	r6, 4684 <prvCopyDataToQueue+0x40>
		(void)memcpy((void *)pxQueue->pcWriteTo,
    4668:	6880      	ldr	r0, [r0, #8]
    466a:	4b15      	ldr	r3, [pc, #84]	; (46c0 <prvCopyDataToQueue+0x7c>)
    466c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    466e:	68a3      	ldr	r3, [r4, #8]
    4670:	6c22      	ldr	r2, [r4, #64]	; 0x40
    4672:	4413      	add	r3, r2
    4674:	60a3      	str	r3, [r4, #8]
		if (pxQueue->pcWriteTo >= pxQueue->pcTail) /*lint !e946 MISRA exception justified as comparison of pointers is
    4676:	6862      	ldr	r2, [r4, #4]
    4678:	4293      	cmp	r3, r2
    467a:	d319      	bcc.n	46b0 <prvCopyDataToQueue+0x6c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
    467c:	6823      	ldr	r3, [r4, #0]
    467e:	60a3      	str	r3, [r4, #8]
	BaseType_t  xReturn = pdFALSE;
    4680:	2000      	movs	r0, #0
    4682:	e7ed      	b.n	4660 <prvCopyDataToQueue+0x1c>
		(void)memcpy((void *)pxQueue->u.pcReadFrom,
    4684:	68c0      	ldr	r0, [r0, #12]
    4686:	4b0e      	ldr	r3, [pc, #56]	; (46c0 <prvCopyDataToQueue+0x7c>)
    4688:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    468a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    468c:	425b      	negs	r3, r3
    468e:	68e2      	ldr	r2, [r4, #12]
    4690:	441a      	add	r2, r3
    4692:	60e2      	str	r2, [r4, #12]
		if (pxQueue->u.pcReadFrom
    4694:	6821      	ldr	r1, [r4, #0]
    4696:	428a      	cmp	r2, r1
    4698:	d202      	bcs.n	46a0 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = (pxQueue->pcTail - pxQueue->uxItemSize);
    469a:	6862      	ldr	r2, [r4, #4]
    469c:	4413      	add	r3, r2
    469e:	60e3      	str	r3, [r4, #12]
		if (xPosition == queueOVERWRITE) {
    46a0:	2e02      	cmp	r6, #2
    46a2:	d107      	bne.n	46b4 <prvCopyDataToQueue+0x70>
			if (uxMessagesWaiting > (UBaseType_t)0) {
    46a4:	b145      	cbz	r5, 46b8 <prvCopyDataToQueue+0x74>
				--uxMessagesWaiting;
    46a6:	3d01      	subs	r5, #1
	BaseType_t  xReturn = pdFALSE;
    46a8:	2000      	movs	r0, #0
    46aa:	e7d9      	b.n	4660 <prvCopyDataToQueue+0x1c>
    46ac:	2000      	movs	r0, #0
    46ae:	e7d7      	b.n	4660 <prvCopyDataToQueue+0x1c>
    46b0:	2000      	movs	r0, #0
    46b2:	e7d5      	b.n	4660 <prvCopyDataToQueue+0x1c>
    46b4:	2000      	movs	r0, #0
    46b6:	e7d3      	b.n	4660 <prvCopyDataToQueue+0x1c>
    46b8:	2000      	movs	r0, #0
    46ba:	e7d1      	b.n	4660 <prvCopyDataToQueue+0x1c>
    46bc:	000059d5 	.word	0x000059d5
    46c0:	00006197 	.word	0x00006197

000046c4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if (configUSE_QUEUE_SETS == 1)

static BaseType_t prvNotifyQueueSetContainer(const Queue_t *const pxQueue, const BaseType_t xCopyPosition)
{
    46c4:	b570      	push	{r4, r5, r6, lr}
    46c6:	b082      	sub	sp, #8
    46c8:	9001      	str	r0, [sp, #4]
	Queue_t *  pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    46ca:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn             = pdFALSE;

	/* This function must be called form a critical section. */

	configASSERT(pxQueueSetContainer);
    46cc:	b164      	cbz	r4, 46e8 <prvNotifyQueueSetContainer+0x24>
	configASSERT(pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength);
    46ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    46d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    46d2:	429a      	cmp	r2, r3
    46d4:	d311      	bcc.n	46fa <prvNotifyQueueSetContainer+0x36>
    46d6:	f04f 0380 	mov.w	r3, #128	; 0x80
    46da:	f383 8811 	msr	BASEPRI, r3
    46de:	f3bf 8f6f 	isb	sy
    46e2:	f3bf 8f4f 	dsb	sy
    46e6:	e7fe      	b.n	46e6 <prvNotifyQueueSetContainer+0x22>
    46e8:	f04f 0380 	mov.w	r3, #128	; 0x80
    46ec:	f383 8811 	msr	BASEPRI, r3
    46f0:	f3bf 8f6f 	isb	sy
    46f4:	f3bf 8f4f 	dsb	sy
    46f8:	e7fe      	b.n	46f8 <prvNotifyQueueSetContainer+0x34>

	if (pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength) {
    46fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    46fc:	4293      	cmp	r3, r2
    46fe:	d803      	bhi.n	4708 <prvNotifyQueueSetContainer+0x44>
	BaseType_t xReturn             = pdFALSE;
    4700:	2600      	movs	r6, #0
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
    4702:	4630      	mov	r0, r6
    4704:	b002      	add	sp, #8
    4706:	bd70      	pop	{r4, r5, r6, pc}
    4708:	460a      	mov	r2, r1
		const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    470a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    470e:	b26d      	sxtb	r5, r5
		xReturn = prvCopyDataToQueue(pxQueueSetContainer, &pxQueue, xCopyPosition);
    4710:	a901      	add	r1, sp, #4
    4712:	4620      	mov	r0, r4
    4714:	4b0a      	ldr	r3, [pc, #40]	; (4740 <prvNotifyQueueSetContainer+0x7c>)
    4716:	4798      	blx	r3
    4718:	4606      	mov	r6, r0
		if (cTxLock == queueUNLOCKED) {
    471a:	f1b5 3fff 	cmp.w	r5, #4294967295
    471e:	d10a      	bne.n	4736 <prvNotifyQueueSetContainer+0x72>
			if (listLIST_IS_EMPTY(&(pxQueueSetContainer->xTasksWaitingToReceive)) == pdFALSE) {
    4720:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4722:	2b00      	cmp	r3, #0
    4724:	d0ed      	beq.n	4702 <prvNotifyQueueSetContainer+0x3e>
				if (xTaskRemoveFromEventList(&(pxQueueSetContainer->xTasksWaitingToReceive)) != pdFALSE) {
    4726:	f104 0024 	add.w	r0, r4, #36	; 0x24
    472a:	4b06      	ldr	r3, [pc, #24]	; (4744 <prvNotifyQueueSetContainer+0x80>)
    472c:	4798      	blx	r3
    472e:	2800      	cmp	r0, #0
					xReturn = pdTRUE;
    4730:	bf18      	it	ne
    4732:	2601      	movne	r6, #1
    4734:	e7e5      	b.n	4702 <prvNotifyQueueSetContainer+0x3e>
			pxQueueSetContainer->cTxLock = (int8_t)(cTxLock + 1);
    4736:	1c6b      	adds	r3, r5, #1
    4738:	b25b      	sxtb	r3, r3
    473a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    473e:	e7e0      	b.n	4702 <prvNotifyQueueSetContainer+0x3e>
    4740:	00004645 	.word	0x00004645
    4744:	000057d1 	.word	0x000057d1

00004748 <prvCopyDataFromQueue>:
	if (pxQueue->uxItemSize != (UBaseType_t)0) {
    4748:	6c02      	ldr	r2, [r0, #64]	; 0x40
    474a:	b172      	cbz	r2, 476a <prvCopyDataFromQueue+0x22>
{
    474c:	b510      	push	{r4, lr}
    474e:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    4750:	68c4      	ldr	r4, [r0, #12]
    4752:	4414      	add	r4, r2
    4754:	60c4      	str	r4, [r0, #12]
		if (pxQueue->u.pcReadFrom >= pxQueue->pcTail) /*lint !e946 MISRA exception justified as use of the relational
    4756:	6840      	ldr	r0, [r0, #4]
    4758:	4284      	cmp	r4, r0
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    475a:	bf24      	itt	cs
    475c:	6818      	ldrcs	r0, [r3, #0]
    475e:	60d8      	strcs	r0, [r3, #12]
    4760:	4608      	mov	r0, r1
		(void)memcpy((void *)pvBuffer,
    4762:	68d9      	ldr	r1, [r3, #12]
    4764:	4b01      	ldr	r3, [pc, #4]	; (476c <prvCopyDataFromQueue+0x24>)
    4766:	4798      	blx	r3
    4768:	bd10      	pop	{r4, pc}
    476a:	4770      	bx	lr
    476c:	00006197 	.word	0x00006197

00004770 <prvUnlockQueue>:
{
    4770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4774:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
    4776:	4b23      	ldr	r3, [pc, #140]	; (4804 <prvUnlockQueue+0x94>)
    4778:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
    477a:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
    477e:	b264      	sxtb	r4, r4
		while (cTxLock > queueLOCKED_UNMODIFIED) {
    4780:	2c00      	cmp	r4, #0
    4782:	dd19      	ble.n	47b8 <prvUnlockQueue+0x48>
					if (prvNotifyQueueSetContainer(pxQueue, queueSEND_TO_BACK) != pdFALSE) {
    4784:	4e20      	ldr	r6, [pc, #128]	; (4808 <prvUnlockQueue+0x98>)
						vTaskMissedYield();
    4786:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4814 <prvUnlockQueue+0xa4>
						if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    478a:	4f20      	ldr	r7, [pc, #128]	; (480c <prvUnlockQueue+0x9c>)
    478c:	e008      	b.n	47a0 <prvUnlockQueue+0x30>
					if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    478e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4790:	b193      	cbz	r3, 47b8 <prvUnlockQueue+0x48>
						if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    4792:	f105 0024 	add.w	r0, r5, #36	; 0x24
    4796:	47b8      	blx	r7
    4798:	b960      	cbnz	r0, 47b4 <prvUnlockQueue+0x44>
    479a:	3c01      	subs	r4, #1
    479c:	b264      	sxtb	r4, r4
		while (cTxLock > queueLOCKED_UNMODIFIED) {
    479e:	b15c      	cbz	r4, 47b8 <prvUnlockQueue+0x48>
				if (pxQueue->pxQueueSetContainer != NULL) {
    47a0:	6cab      	ldr	r3, [r5, #72]	; 0x48
    47a2:	2b00      	cmp	r3, #0
    47a4:	d0f3      	beq.n	478e <prvUnlockQueue+0x1e>
					if (prvNotifyQueueSetContainer(pxQueue, queueSEND_TO_BACK) != pdFALSE) {
    47a6:	2100      	movs	r1, #0
    47a8:	4628      	mov	r0, r5
    47aa:	47b0      	blx	r6
    47ac:	2800      	cmp	r0, #0
    47ae:	d0f4      	beq.n	479a <prvUnlockQueue+0x2a>
						vTaskMissedYield();
    47b0:	47c0      	blx	r8
    47b2:	e7f2      	b.n	479a <prvUnlockQueue+0x2a>
							vTaskMissedYield();
    47b4:	47c0      	blx	r8
    47b6:	e7f0      	b.n	479a <prvUnlockQueue+0x2a>
		pxQueue->cTxLock = queueUNLOCKED;
    47b8:	23ff      	movs	r3, #255	; 0xff
    47ba:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
    47be:	4b14      	ldr	r3, [pc, #80]	; (4810 <prvUnlockQueue+0xa0>)
    47c0:	4798      	blx	r3
	taskENTER_CRITICAL();
    47c2:	4b10      	ldr	r3, [pc, #64]	; (4804 <prvUnlockQueue+0x94>)
    47c4:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
    47c6:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
    47ca:	b264      	sxtb	r4, r4
		while (cRxLock > queueLOCKED_UNMODIFIED) {
    47cc:	2c00      	cmp	r4, #0
    47ce:	dd12      	ble.n	47f6 <prvUnlockQueue+0x86>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    47d0:	692b      	ldr	r3, [r5, #16]
    47d2:	b183      	cbz	r3, 47f6 <prvUnlockQueue+0x86>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    47d4:	f105 0710 	add.w	r7, r5, #16
    47d8:	4e0c      	ldr	r6, [pc, #48]	; (480c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
    47da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4814 <prvUnlockQueue+0xa4>
    47de:	e004      	b.n	47ea <prvUnlockQueue+0x7a>
    47e0:	3c01      	subs	r4, #1
    47e2:	b264      	sxtb	r4, r4
		while (cRxLock > queueLOCKED_UNMODIFIED) {
    47e4:	b13c      	cbz	r4, 47f6 <prvUnlockQueue+0x86>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    47e6:	692b      	ldr	r3, [r5, #16]
    47e8:	b12b      	cbz	r3, 47f6 <prvUnlockQueue+0x86>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    47ea:	4638      	mov	r0, r7
    47ec:	47b0      	blx	r6
    47ee:	2800      	cmp	r0, #0
    47f0:	d0f6      	beq.n	47e0 <prvUnlockQueue+0x70>
					vTaskMissedYield();
    47f2:	47c0      	blx	r8
    47f4:	e7f4      	b.n	47e0 <prvUnlockQueue+0x70>
		pxQueue->cRxLock = queueUNLOCKED;
    47f6:	23ff      	movs	r3, #255	; 0xff
    47f8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
    47fc:	4b04      	ldr	r3, [pc, #16]	; (4810 <prvUnlockQueue+0xa0>)
    47fe:	4798      	blx	r3
    4800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4804:	00004255 	.word	0x00004255
    4808:	000046c5 	.word	0x000046c5
    480c:	000057d1 	.word	0x000057d1
    4810:	00004299 	.word	0x00004299
    4814:	00005901 	.word	0x00005901

00004818 <xQueueGenericReset>:
{
    4818:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxQueue);
    481a:	b330      	cbz	r0, 486a <xQueueGenericReset+0x52>
    481c:	4604      	mov	r4, r0
    481e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
    4820:	4b1c      	ldr	r3, [pc, #112]	; (4894 <xQueueGenericReset+0x7c>)
    4822:	4798      	blx	r3
		pxQueue->pcTail            = pxQueue->pcHead + (pxQueue->uxLength * pxQueue->uxItemSize);
    4824:	6822      	ldr	r2, [r4, #0]
    4826:	6c21      	ldr	r1, [r4, #64]	; 0x40
    4828:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    482a:	fb03 f301 	mul.w	r3, r3, r1
    482e:	18d0      	adds	r0, r2, r3
    4830:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = (UBaseType_t)0U;
    4832:	2000      	movs	r0, #0
    4834:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo         = pxQueue->pcHead;
    4836:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom      = pxQueue->pcHead + ((pxQueue->uxLength - (UBaseType_t)1U) * pxQueue->uxItemSize);
    4838:	1a5b      	subs	r3, r3, r1
    483a:	4413      	add	r3, r2
    483c:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock           = queueUNLOCKED;
    483e:	23ff      	movs	r3, #255	; 0xff
    4840:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock           = queueUNLOCKED;
    4844:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if (xNewQueue == pdFALSE) {
    4848:	b9c5      	cbnz	r5, 487c <xQueueGenericReset+0x64>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    484a:	6923      	ldr	r3, [r4, #16]
    484c:	b1eb      	cbz	r3, 488a <xQueueGenericReset+0x72>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    484e:	f104 0010 	add.w	r0, r4, #16
    4852:	4b11      	ldr	r3, [pc, #68]	; (4898 <xQueueGenericReset+0x80>)
    4854:	4798      	blx	r3
    4856:	b1c0      	cbz	r0, 488a <xQueueGenericReset+0x72>
					queueYIELD_IF_USING_PREEMPTION();
    4858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    485c:	4b0f      	ldr	r3, [pc, #60]	; (489c <xQueueGenericReset+0x84>)
    485e:	601a      	str	r2, [r3, #0]
    4860:	f3bf 8f4f 	dsb	sy
    4864:	f3bf 8f6f 	isb	sy
    4868:	e00f      	b.n	488a <xQueueGenericReset+0x72>
    486a:	f04f 0380 	mov.w	r3, #128	; 0x80
    486e:	f383 8811 	msr	BASEPRI, r3
    4872:	f3bf 8f6f 	isb	sy
    4876:	f3bf 8f4f 	dsb	sy
    487a:	e7fe      	b.n	487a <xQueueGenericReset+0x62>
			vListInitialise(&(pxQueue->xTasksWaitingToSend));
    487c:	f104 0010 	add.w	r0, r4, #16
    4880:	4d07      	ldr	r5, [pc, #28]	; (48a0 <xQueueGenericReset+0x88>)
    4882:	47a8      	blx	r5
			vListInitialise(&(pxQueue->xTasksWaitingToReceive));
    4884:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4888:	47a8      	blx	r5
	taskEXIT_CRITICAL();
    488a:	4b06      	ldr	r3, [pc, #24]	; (48a4 <xQueueGenericReset+0x8c>)
    488c:	4798      	blx	r3
}
    488e:	2001      	movs	r0, #1
    4890:	bd38      	pop	{r3, r4, r5, pc}
    4892:	bf00      	nop
    4894:	00004255 	.word	0x00004255
    4898:	000057d1 	.word	0x000057d1
    489c:	e000ed04 	.word	0xe000ed04
    48a0:	000040f5 	.word	0x000040f5
    48a4:	00004299 	.word	0x00004299

000048a8 <xQueueGenericCreate>:
{
    48a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT(uxQueueLength > (UBaseType_t)0);
    48aa:	b940      	cbnz	r0, 48be <xQueueGenericCreate+0x16>
    48ac:	f04f 0380 	mov.w	r3, #128	; 0x80
    48b0:	f383 8811 	msr	BASEPRI, r3
    48b4:	f3bf 8f6f 	isb	sy
    48b8:	f3bf 8f4f 	dsb	sy
    48bc:	e7fe      	b.n	48bc <xQueueGenericCreate+0x14>
    48be:	4606      	mov	r6, r0
    48c0:	4617      	mov	r7, r2
    48c2:	460d      	mov	r5, r1
		xQueueSizeInBytes = (size_t)(
    48c4:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = (Queue_t *)pvPortMalloc(sizeof(Queue_t) + xQueueSizeInBytes);
    48c8:	3054      	adds	r0, #84	; 0x54
    48ca:	4b0b      	ldr	r3, [pc, #44]	; (48f8 <xQueueGenericCreate+0x50>)
    48cc:	4798      	blx	r3
	if (pxNewQueue != NULL) {
    48ce:	4604      	mov	r4, r0
    48d0:	b178      	cbz	r0, 48f2 <xQueueGenericCreate+0x4a>
	if (uxItemSize == (UBaseType_t)0) {
    48d2:	b11d      	cbz	r5, 48dc <xQueueGenericCreate+0x34>
		pucQueueStorage = ((uint8_t *)pxNewQueue) + sizeof(Queue_t);
    48d4:	f100 0354 	add.w	r3, r0, #84	; 0x54
		pxNewQueue->pcHead = (int8_t *)pucQueueStorage;
    48d8:	6003      	str	r3, [r0, #0]
    48da:	e000      	b.n	48de <xQueueGenericCreate+0x36>
		pxNewQueue->pcHead = (int8_t *)pxNewQueue;
    48dc:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength   = uxQueueLength;
    48de:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    48e0:	6425      	str	r5, [r4, #64]	; 0x40
	(void)xQueueGenericReset(pxNewQueue, pdTRUE);
    48e2:	2101      	movs	r1, #1
    48e4:	4620      	mov	r0, r4
    48e6:	4b05      	ldr	r3, [pc, #20]	; (48fc <xQueueGenericCreate+0x54>)
    48e8:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
    48ea:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
    48ee:	2300      	movs	r3, #0
    48f0:	64a3      	str	r3, [r4, #72]	; 0x48
}
    48f2:	4620      	mov	r0, r4
    48f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48f6:	bf00      	nop
    48f8:	00004505 	.word	0x00004505
    48fc:	00004819 	.word	0x00004819

00004900 <xQueueGenericSend>:
{
    4900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4904:	b085      	sub	sp, #20
    4906:	9201      	str	r2, [sp, #4]
	configASSERT(pxQueue);
    4908:	b198      	cbz	r0, 4932 <xQueueGenericSend+0x32>
    490a:	4604      	mov	r4, r0
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    490c:	b1d1      	cbz	r1, 4944 <xQueueGenericSend+0x44>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    490e:	2b02      	cmp	r3, #2
    4910:	d024      	beq.n	495c <xQueueGenericSend+0x5c>
    4912:	461e      	mov	r6, r3
    4914:	460f      	mov	r7, r1
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    4916:	4b64      	ldr	r3, [pc, #400]	; (4aa8 <xQueueGenericSend+0x1a8>)
    4918:	4798      	blx	r3
    491a:	bb58      	cbnz	r0, 4974 <xQueueGenericSend+0x74>
    491c:	9b01      	ldr	r3, [sp, #4]
    491e:	b38b      	cbz	r3, 4984 <xQueueGenericSend+0x84>
    4920:	f04f 0380 	mov.w	r3, #128	; 0x80
    4924:	f383 8811 	msr	BASEPRI, r3
    4928:	f3bf 8f6f 	isb	sy
    492c:	f3bf 8f4f 	dsb	sy
    4930:	e7fe      	b.n	4930 <xQueueGenericSend+0x30>
    4932:	f04f 0380 	mov.w	r3, #128	; 0x80
    4936:	f383 8811 	msr	BASEPRI, r3
    493a:	f3bf 8f6f 	isb	sy
    493e:	f3bf 8f4f 	dsb	sy
    4942:	e7fe      	b.n	4942 <xQueueGenericSend+0x42>
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    4944:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4946:	2a00      	cmp	r2, #0
    4948:	d0e1      	beq.n	490e <xQueueGenericSend+0xe>
    494a:	f04f 0380 	mov.w	r3, #128	; 0x80
    494e:	f383 8811 	msr	BASEPRI, r3
    4952:	f3bf 8f6f 	isb	sy
    4956:	f3bf 8f4f 	dsb	sy
    495a:	e7fe      	b.n	495a <xQueueGenericSend+0x5a>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    495c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    495e:	2a01      	cmp	r2, #1
    4960:	d0d7      	beq.n	4912 <xQueueGenericSend+0x12>
    4962:	f04f 0380 	mov.w	r3, #128	; 0x80
    4966:	f383 8811 	msr	BASEPRI, r3
    496a:	f3bf 8f6f 	isb	sy
    496e:	f3bf 8f4f 	dsb	sy
    4972:	e7fe      	b.n	4972 <xQueueGenericSend+0x72>
    4974:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
    4976:	f8df 815c 	ldr.w	r8, [pc, #348]	; 4ad4 <xQueueGenericSend+0x1d4>
					vTaskInternalSetTimeOutState(&xTimeOut);
    497a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 4ad8 <xQueueGenericSend+0x1d8>
					portYIELD_WITHIN_API();
    497e:	f8df 9134 	ldr.w	r9, [pc, #308]	; 4ab4 <xQueueGenericSend+0x1b4>
    4982:	e041      	b.n	4a08 <xQueueGenericSend+0x108>
    4984:	2500      	movs	r5, #0
    4986:	e7f6      	b.n	4976 <xQueueGenericSend+0x76>
				xYieldRequired = prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
    4988:	4632      	mov	r2, r6
    498a:	4639      	mov	r1, r7
    498c:	4620      	mov	r0, r4
    498e:	4b47      	ldr	r3, [pc, #284]	; (4aac <xQueueGenericSend+0x1ac>)
    4990:	4798      	blx	r3
					if (pxQueue->pxQueueSetContainer != NULL) {
    4992:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    4994:	b193      	cbz	r3, 49bc <xQueueGenericSend+0xbc>
						if (prvNotifyQueueSetContainer(pxQueue, xCopyPosition) != pdFALSE) {
    4996:	4631      	mov	r1, r6
    4998:	4620      	mov	r0, r4
    499a:	4b45      	ldr	r3, [pc, #276]	; (4ab0 <xQueueGenericSend+0x1b0>)
    499c:	4798      	blx	r3
    499e:	b138      	cbz	r0, 49b0 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
    49a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    49a4:	4b43      	ldr	r3, [pc, #268]	; (4ab4 <xQueueGenericSend+0x1b4>)
    49a6:	601a      	str	r2, [r3, #0]
    49a8:	f3bf 8f4f 	dsb	sy
    49ac:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    49b0:	4b41      	ldr	r3, [pc, #260]	; (4ab8 <xQueueGenericSend+0x1b8>)
    49b2:	4798      	blx	r3
				return pdPASS;
    49b4:	2001      	movs	r0, #1
}
    49b6:	b005      	add	sp, #20
    49b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    49bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    49be:	b173      	cbz	r3, 49de <xQueueGenericSend+0xde>
							if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    49c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
    49c4:	4b3d      	ldr	r3, [pc, #244]	; (4abc <xQueueGenericSend+0x1bc>)
    49c6:	4798      	blx	r3
    49c8:	2800      	cmp	r0, #0
    49ca:	d0f1      	beq.n	49b0 <xQueueGenericSend+0xb0>
								queueYIELD_IF_USING_PREEMPTION();
    49cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    49d0:	4b38      	ldr	r3, [pc, #224]	; (4ab4 <xQueueGenericSend+0x1b4>)
    49d2:	601a      	str	r2, [r3, #0]
    49d4:	f3bf 8f4f 	dsb	sy
    49d8:	f3bf 8f6f 	isb	sy
    49dc:	e7e8      	b.n	49b0 <xQueueGenericSend+0xb0>
						} else if (xYieldRequired != pdFALSE) {
    49de:	2800      	cmp	r0, #0
    49e0:	d0e6      	beq.n	49b0 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
    49e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    49e6:	4b33      	ldr	r3, [pc, #204]	; (4ab4 <xQueueGenericSend+0x1b4>)
    49e8:	601a      	str	r2, [r3, #0]
    49ea:	f3bf 8f4f 	dsb	sy
    49ee:	f3bf 8f6f 	isb	sy
    49f2:	e7dd      	b.n	49b0 <xQueueGenericSend+0xb0>
					taskEXIT_CRITICAL();
    49f4:	4b30      	ldr	r3, [pc, #192]	; (4ab8 <xQueueGenericSend+0x1b8>)
    49f6:	4798      	blx	r3
					return errQUEUE_FULL;
    49f8:	2000      	movs	r0, #0
    49fa:	e7dc      	b.n	49b6 <xQueueGenericSend+0xb6>
				prvUnlockQueue(pxQueue);
    49fc:	4620      	mov	r0, r4
    49fe:	4b30      	ldr	r3, [pc, #192]	; (4ac0 <xQueueGenericSend+0x1c0>)
    4a00:	4798      	blx	r3
				(void)xTaskResumeAll();
    4a02:	4b30      	ldr	r3, [pc, #192]	; (4ac4 <xQueueGenericSend+0x1c4>)
    4a04:	4798      	blx	r3
    4a06:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
    4a08:	47c0      	blx	r8
			if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
    4a0a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    4a0c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4a0e:	429a      	cmp	r2, r3
    4a10:	d3ba      	bcc.n	4988 <xQueueGenericSend+0x88>
    4a12:	2e02      	cmp	r6, #2
    4a14:	d0b8      	beq.n	4988 <xQueueGenericSend+0x88>
				if (xTicksToWait == (TickType_t)0) {
    4a16:	9b01      	ldr	r3, [sp, #4]
    4a18:	2b00      	cmp	r3, #0
    4a1a:	d0eb      	beq.n	49f4 <xQueueGenericSend+0xf4>
				} else if (xEntryTimeSet == pdFALSE) {
    4a1c:	b90d      	cbnz	r5, 4a22 <xQueueGenericSend+0x122>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4a1e:	a802      	add	r0, sp, #8
    4a20:	47d0      	blx	sl
		taskEXIT_CRITICAL();
    4a22:	4b25      	ldr	r3, [pc, #148]	; (4ab8 <xQueueGenericSend+0x1b8>)
    4a24:	4798      	blx	r3
		vTaskSuspendAll();
    4a26:	4b28      	ldr	r3, [pc, #160]	; (4ac8 <xQueueGenericSend+0x1c8>)
    4a28:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4a2a:	47c0      	blx	r8
    4a2c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    4a30:	b25b      	sxtb	r3, r3
    4a32:	f1b3 3fff 	cmp.w	r3, #4294967295
    4a36:	bf04      	itt	eq
    4a38:	2300      	moveq	r3, #0
    4a3a:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    4a3e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4a42:	b25b      	sxtb	r3, r3
    4a44:	f1b3 3fff 	cmp.w	r3, #4294967295
    4a48:	bf04      	itt	eq
    4a4a:	2300      	moveq	r3, #0
    4a4c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4a50:	4b19      	ldr	r3, [pc, #100]	; (4ab8 <xQueueGenericSend+0x1b8>)
    4a52:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    4a54:	a901      	add	r1, sp, #4
    4a56:	a802      	add	r0, sp, #8
    4a58:	4b1c      	ldr	r3, [pc, #112]	; (4acc <xQueueGenericSend+0x1cc>)
    4a5a:	4798      	blx	r3
    4a5c:	b9e0      	cbnz	r0, 4a98 <xQueueGenericSend+0x198>
	taskENTER_CRITICAL();
    4a5e:	47c0      	blx	r8
		if (pxQueue->uxMessagesWaiting == pxQueue->uxLength) {
    4a60:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
    4a64:	6be5      	ldr	r5, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    4a66:	4b14      	ldr	r3, [pc, #80]	; (4ab8 <xQueueGenericSend+0x1b8>)
    4a68:	4798      	blx	r3
			if (prvIsQueueFull(pxQueue) != pdFALSE) {
    4a6a:	45ab      	cmp	fp, r5
    4a6c:	d1c6      	bne.n	49fc <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToSend), xTicksToWait);
    4a6e:	9901      	ldr	r1, [sp, #4]
    4a70:	f104 0010 	add.w	r0, r4, #16
    4a74:	4b16      	ldr	r3, [pc, #88]	; (4ad0 <xQueueGenericSend+0x1d0>)
    4a76:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    4a78:	4620      	mov	r0, r4
    4a7a:	4b11      	ldr	r3, [pc, #68]	; (4ac0 <xQueueGenericSend+0x1c0>)
    4a7c:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    4a7e:	4b11      	ldr	r3, [pc, #68]	; (4ac4 <xQueueGenericSend+0x1c4>)
    4a80:	4798      	blx	r3
    4a82:	2800      	cmp	r0, #0
    4a84:	d1bf      	bne.n	4a06 <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
    4a86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4a8a:	f8c9 3000 	str.w	r3, [r9]
    4a8e:	f3bf 8f4f 	dsb	sy
    4a92:	f3bf 8f6f 	isb	sy
    4a96:	e7b6      	b.n	4a06 <xQueueGenericSend+0x106>
			prvUnlockQueue(pxQueue);
    4a98:	4620      	mov	r0, r4
    4a9a:	4b09      	ldr	r3, [pc, #36]	; (4ac0 <xQueueGenericSend+0x1c0>)
    4a9c:	4798      	blx	r3
			(void)xTaskResumeAll();
    4a9e:	4b09      	ldr	r3, [pc, #36]	; (4ac4 <xQueueGenericSend+0x1c4>)
    4aa0:	4798      	blx	r3
			return errQUEUE_FULL;
    4aa2:	2000      	movs	r0, #0
    4aa4:	e787      	b.n	49b6 <xQueueGenericSend+0xb6>
    4aa6:	bf00      	nop
    4aa8:	00005911 	.word	0x00005911
    4aac:	00004645 	.word	0x00004645
    4ab0:	000046c5 	.word	0x000046c5
    4ab4:	e000ed04 	.word	0xe000ed04
    4ab8:	00004299 	.word	0x00004299
    4abc:	000057d1 	.word	0x000057d1
    4ac0:	00004771 	.word	0x00004771
    4ac4:	00005485 	.word	0x00005485
    4ac8:	0000533d 	.word	0x0000533d
    4acc:	00005875 	.word	0x00005875
    4ad0:	00005751 	.word	0x00005751
    4ad4:	00004255 	.word	0x00004255
    4ad8:	00005861 	.word	0x00005861

00004adc <xQueueCreateMutex>:
{
    4adc:	b538      	push	{r3, r4, r5, lr}
	pxNewQueue = (Queue_t *)xQueueGenericCreate(uxMutexLength, uxMutexSize, ucQueueType);
    4ade:	4602      	mov	r2, r0
    4ae0:	2100      	movs	r1, #0
    4ae2:	2001      	movs	r0, #1
    4ae4:	4b06      	ldr	r3, [pc, #24]	; (4b00 <xQueueCreateMutex+0x24>)
    4ae6:	4798      	blx	r3
	if (pxNewQueue != NULL) {
    4ae8:	4604      	mov	r4, r0
    4aea:	b138      	cbz	r0, 4afc <xQueueCreateMutex+0x20>
		pxNewQueue->pxMutexHolder = NULL;
    4aec:	2100      	movs	r1, #0
    4aee:	6041      	str	r1, [r0, #4]
		pxNewQueue->uxQueueType   = queueQUEUE_IS_MUTEX;
    4af0:	6001      	str	r1, [r0, #0]
		pxNewQueue->u.uxRecursiveCallCount = 0;
    4af2:	60c1      	str	r1, [r0, #12]
		(void)xQueueGenericSend(pxNewQueue, NULL, (TickType_t)0U, queueSEND_TO_BACK);
    4af4:	460b      	mov	r3, r1
    4af6:	460a      	mov	r2, r1
    4af8:	4d02      	ldr	r5, [pc, #8]	; (4b04 <xQueueCreateMutex+0x28>)
    4afa:	47a8      	blx	r5
}
    4afc:	4620      	mov	r0, r4
    4afe:	bd38      	pop	{r3, r4, r5, pc}
    4b00:	000048a9 	.word	0x000048a9
    4b04:	00004901 	.word	0x00004901

00004b08 <xQueueGenericSendFromISR>:
{
    4b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT(pxQueue);
    4b0c:	2800      	cmp	r0, #0
    4b0e:	d036      	beq.n	4b7e <xQueueGenericSendFromISR+0x76>
    4b10:	4604      	mov	r4, r0
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    4b12:	2900      	cmp	r1, #0
    4b14:	d03c      	beq.n	4b90 <xQueueGenericSendFromISR+0x88>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    4b16:	2b02      	cmp	r3, #2
    4b18:	d046      	beq.n	4ba8 <xQueueGenericSendFromISR+0xa0>
    4b1a:	461f      	mov	r7, r3
    4b1c:	4690      	mov	r8, r2
    4b1e:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    4b20:	4b37      	ldr	r3, [pc, #220]	; (4c00 <xQueueGenericSendFromISR+0xf8>)
    4b22:	4798      	blx	r3
	__asm volatile("	mrs %0, basepri											\n"
    4b24:	f3ef 8611 	mrs	r6, BASEPRI
    4b28:	f04f 0380 	mov.w	r3, #128	; 0x80
    4b2c:	f383 8811 	msr	BASEPRI, r3
    4b30:	f3bf 8f6f 	isb	sy
    4b34:	f3bf 8f4f 	dsb	sy
		if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
    4b38:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    4b3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4b3c:	429a      	cmp	r2, r3
    4b3e:	d301      	bcc.n	4b44 <xQueueGenericSendFromISR+0x3c>
    4b40:	2f02      	cmp	r7, #2
    4b42:	d151      	bne.n	4be8 <xQueueGenericSendFromISR+0xe0>
			const int8_t cTxLock = pxQueue->cTxLock;
    4b44:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    4b48:	b26d      	sxtb	r5, r5
			(void)prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
    4b4a:	463a      	mov	r2, r7
    4b4c:	4649      	mov	r1, r9
    4b4e:	4620      	mov	r0, r4
    4b50:	4b2c      	ldr	r3, [pc, #176]	; (4c04 <xQueueGenericSendFromISR+0xfc>)
    4b52:	4798      	blx	r3
			if (cTxLock == queueUNLOCKED) {
    4b54:	f1b5 3fff 	cmp.w	r5, #4294967295
    4b58:	d140      	bne.n	4bdc <xQueueGenericSendFromISR+0xd4>
					if (pxQueue->pxQueueSetContainer != NULL) {
    4b5a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    4b5c:	b383      	cbz	r3, 4bc0 <xQueueGenericSendFromISR+0xb8>
						if (prvNotifyQueueSetContainer(pxQueue, xCopyPosition) != pdFALSE) {
    4b5e:	4639      	mov	r1, r7
    4b60:	4620      	mov	r0, r4
    4b62:	4b29      	ldr	r3, [pc, #164]	; (4c08 <xQueueGenericSendFromISR+0x100>)
    4b64:	4798      	blx	r3
    4b66:	2800      	cmp	r0, #0
    4b68:	d040      	beq.n	4bec <xQueueGenericSendFromISR+0xe4>
							if (pxHigherPriorityTaskWoken != NULL) {
    4b6a:	f1b8 0f00 	cmp.w	r8, #0
    4b6e:	d03f      	beq.n	4bf0 <xQueueGenericSendFromISR+0xe8>
								*pxHigherPriorityTaskWoken = pdTRUE;
    4b70:	2001      	movs	r0, #1
    4b72:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    4b76:	f386 8811 	msr	BASEPRI, r6
}
    4b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile("	mov %0, %1												\n"
    4b7e:	f04f 0380 	mov.w	r3, #128	; 0x80
    4b82:	f383 8811 	msr	BASEPRI, r3
    4b86:	f3bf 8f6f 	isb	sy
    4b8a:	f3bf 8f4f 	dsb	sy
    4b8e:	e7fe      	b.n	4b8e <xQueueGenericSendFromISR+0x86>
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    4b90:	6c00      	ldr	r0, [r0, #64]	; 0x40
    4b92:	2800      	cmp	r0, #0
    4b94:	d0bf      	beq.n	4b16 <xQueueGenericSendFromISR+0xe>
    4b96:	f04f 0380 	mov.w	r3, #128	; 0x80
    4b9a:	f383 8811 	msr	BASEPRI, r3
    4b9e:	f3bf 8f6f 	isb	sy
    4ba2:	f3bf 8f4f 	dsb	sy
    4ba6:	e7fe      	b.n	4ba6 <xQueueGenericSendFromISR+0x9e>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    4ba8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    4baa:	2801      	cmp	r0, #1
    4bac:	d0b5      	beq.n	4b1a <xQueueGenericSendFromISR+0x12>
    4bae:	f04f 0380 	mov.w	r3, #128	; 0x80
    4bb2:	f383 8811 	msr	BASEPRI, r3
    4bb6:	f3bf 8f6f 	isb	sy
    4bba:	f3bf 8f4f 	dsb	sy
    4bbe:	e7fe      	b.n	4bbe <xQueueGenericSendFromISR+0xb6>
						if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    4bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4bc2:	b1bb      	cbz	r3, 4bf4 <xQueueGenericSendFromISR+0xec>
							if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    4bc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4bc8:	4b10      	ldr	r3, [pc, #64]	; (4c0c <xQueueGenericSendFromISR+0x104>)
    4bca:	4798      	blx	r3
    4bcc:	b1a0      	cbz	r0, 4bf8 <xQueueGenericSendFromISR+0xf0>
								if (pxHigherPriorityTaskWoken != NULL) {
    4bce:	f1b8 0f00 	cmp.w	r8, #0
    4bd2:	d013      	beq.n	4bfc <xQueueGenericSendFromISR+0xf4>
									*pxHigherPriorityTaskWoken = pdTRUE;
    4bd4:	2001      	movs	r0, #1
    4bd6:	f8c8 0000 	str.w	r0, [r8]
    4bda:	e7cc      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
				pxQueue->cTxLock = (int8_t)(cTxLock + 1);
    4bdc:	1c6b      	adds	r3, r5, #1
    4bde:	b25b      	sxtb	r3, r3
    4be0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
    4be4:	2001      	movs	r0, #1
    4be6:	e7c6      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
			xReturn = errQUEUE_FULL;
    4be8:	2000      	movs	r0, #0
    4bea:	e7c4      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
			xReturn = pdPASS;
    4bec:	2001      	movs	r0, #1
    4bee:	e7c2      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
    4bf0:	2001      	movs	r0, #1
    4bf2:	e7c0      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
    4bf4:	2001      	movs	r0, #1
    4bf6:	e7be      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
    4bf8:	2001      	movs	r0, #1
    4bfa:	e7bc      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
    4bfc:	2001      	movs	r0, #1
    4bfe:	e7ba      	b.n	4b76 <xQueueGenericSendFromISR+0x6e>
    4c00:	000044ad 	.word	0x000044ad
    4c04:	00004645 	.word	0x00004645
    4c08:	000046c5 	.word	0x000046c5
    4c0c:	000057d1 	.word	0x000057d1

00004c10 <xQueueReceive>:
{
    4c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4c14:	b084      	sub	sp, #16
    4c16:	9201      	str	r2, [sp, #4]
	configASSERT((pxQueue));
    4c18:	b180      	cbz	r0, 4c3c <xQueueReceive+0x2c>
    4c1a:	4604      	mov	r4, r0
	configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
    4c1c:	b1b9      	cbz	r1, 4c4e <xQueueReceive+0x3e>
    4c1e:	460e      	mov	r6, r1
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    4c20:	4b50      	ldr	r3, [pc, #320]	; (4d64 <xQueueReceive+0x154>)
    4c22:	4798      	blx	r3
    4c24:	b9f8      	cbnz	r0, 4c66 <xQueueReceive+0x56>
    4c26:	9b01      	ldr	r3, [sp, #4]
    4c28:	b32b      	cbz	r3, 4c76 <xQueueReceive+0x66>
    4c2a:	f04f 0380 	mov.w	r3, #128	; 0x80
    4c2e:	f383 8811 	msr	BASEPRI, r3
    4c32:	f3bf 8f6f 	isb	sy
    4c36:	f3bf 8f4f 	dsb	sy
    4c3a:	e7fe      	b.n	4c3a <xQueueReceive+0x2a>
    4c3c:	f04f 0380 	mov.w	r3, #128	; 0x80
    4c40:	f383 8811 	msr	BASEPRI, r3
    4c44:	f3bf 8f6f 	isb	sy
    4c48:	f3bf 8f4f 	dsb	sy
    4c4c:	e7fe      	b.n	4c4c <xQueueReceive+0x3c>
	configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
    4c4e:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4c50:	2b00      	cmp	r3, #0
    4c52:	d0e4      	beq.n	4c1e <xQueueReceive+0xe>
    4c54:	f04f 0380 	mov.w	r3, #128	; 0x80
    4c58:	f383 8811 	msr	BASEPRI, r3
    4c5c:	f3bf 8f6f 	isb	sy
    4c60:	f3bf 8f4f 	dsb	sy
    4c64:	e7fe      	b.n	4c64 <xQueueReceive+0x54>
    4c66:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
    4c68:	f8df 8124 	ldr.w	r8, [pc, #292]	; 4d90 <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4c6c:	f8df a124 	ldr.w	sl, [pc, #292]	; 4d94 <xQueueReceive+0x184>
					portYIELD_WITHIN_API();
    4c70:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4d70 <xQueueReceive+0x160>
    4c74:	e029      	b.n	4cca <xQueueReceive+0xba>
    4c76:	2700      	movs	r7, #0
    4c78:	e7f6      	b.n	4c68 <xQueueReceive+0x58>
				prvCopyDataFromQueue(pxQueue, pvBuffer);
    4c7a:	4631      	mov	r1, r6
    4c7c:	4620      	mov	r0, r4
    4c7e:	4b3a      	ldr	r3, [pc, #232]	; (4d68 <xQueueReceive+0x158>)
    4c80:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - (UBaseType_t)1;
    4c82:	3d01      	subs	r5, #1
    4c84:	63a5      	str	r5, [r4, #56]	; 0x38
				if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    4c86:	6923      	ldr	r3, [r4, #16]
    4c88:	b163      	cbz	r3, 4ca4 <xQueueReceive+0x94>
					if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    4c8a:	f104 0010 	add.w	r0, r4, #16
    4c8e:	4b37      	ldr	r3, [pc, #220]	; (4d6c <xQueueReceive+0x15c>)
    4c90:	4798      	blx	r3
    4c92:	b138      	cbz	r0, 4ca4 <xQueueReceive+0x94>
						queueYIELD_IF_USING_PREEMPTION();
    4c94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4c98:	4b35      	ldr	r3, [pc, #212]	; (4d70 <xQueueReceive+0x160>)
    4c9a:	601a      	str	r2, [r3, #0]
    4c9c:	f3bf 8f4f 	dsb	sy
    4ca0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    4ca4:	4b33      	ldr	r3, [pc, #204]	; (4d74 <xQueueReceive+0x164>)
    4ca6:	4798      	blx	r3
				return pdPASS;
    4ca8:	2001      	movs	r0, #1
}
    4caa:	b004      	add	sp, #16
    4cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					taskEXIT_CRITICAL();
    4cb0:	4b30      	ldr	r3, [pc, #192]	; (4d74 <xQueueReceive+0x164>)
    4cb2:	4798      	blx	r3
					return errQUEUE_EMPTY;
    4cb4:	2000      	movs	r0, #0
    4cb6:	e7f8      	b.n	4caa <xQueueReceive+0x9a>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4cb8:	a802      	add	r0, sp, #8
    4cba:	47d0      	blx	sl
    4cbc:	e00e      	b.n	4cdc <xQueueReceive+0xcc>
				prvUnlockQueue(pxQueue);
    4cbe:	4620      	mov	r0, r4
    4cc0:	4b2d      	ldr	r3, [pc, #180]	; (4d78 <xQueueReceive+0x168>)
    4cc2:	4798      	blx	r3
				(void)xTaskResumeAll();
    4cc4:	4b2d      	ldr	r3, [pc, #180]	; (4d7c <xQueueReceive+0x16c>)
    4cc6:	4798      	blx	r3
    4cc8:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
    4cca:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    4ccc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if (uxMessagesWaiting > (UBaseType_t)0) {
    4cce:	2d00      	cmp	r5, #0
    4cd0:	d1d3      	bne.n	4c7a <xQueueReceive+0x6a>
				if (xTicksToWait == (TickType_t)0) {
    4cd2:	9b01      	ldr	r3, [sp, #4]
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d0eb      	beq.n	4cb0 <xQueueReceive+0xa0>
				} else if (xEntryTimeSet == pdFALSE) {
    4cd8:	2f00      	cmp	r7, #0
    4cda:	d0ed      	beq.n	4cb8 <xQueueReceive+0xa8>
		taskEXIT_CRITICAL();
    4cdc:	4b25      	ldr	r3, [pc, #148]	; (4d74 <xQueueReceive+0x164>)
    4cde:	4798      	blx	r3
		vTaskSuspendAll();
    4ce0:	4b27      	ldr	r3, [pc, #156]	; (4d80 <xQueueReceive+0x170>)
    4ce2:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4ce4:	47c0      	blx	r8
    4ce6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    4cea:	b25b      	sxtb	r3, r3
    4cec:	f1b3 3fff 	cmp.w	r3, #4294967295
    4cf0:	bf04      	itt	eq
    4cf2:	2300      	moveq	r3, #0
    4cf4:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    4cf8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4cfc:	b25b      	sxtb	r3, r3
    4cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
    4d02:	bf04      	itt	eq
    4d04:	2300      	moveq	r3, #0
    4d06:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4d0a:	4b1a      	ldr	r3, [pc, #104]	; (4d74 <xQueueReceive+0x164>)
    4d0c:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    4d0e:	a901      	add	r1, sp, #4
    4d10:	a802      	add	r0, sp, #8
    4d12:	4b1c      	ldr	r3, [pc, #112]	; (4d84 <xQueueReceive+0x174>)
    4d14:	4798      	blx	r3
    4d16:	b9c8      	cbnz	r0, 4d4c <xQueueReceive+0x13c>
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4d18:	4620      	mov	r0, r4
    4d1a:	4b1b      	ldr	r3, [pc, #108]	; (4d88 <xQueueReceive+0x178>)
    4d1c:	4798      	blx	r3
    4d1e:	2800      	cmp	r0, #0
    4d20:	d0cd      	beq.n	4cbe <xQueueReceive+0xae>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
    4d22:	9901      	ldr	r1, [sp, #4]
    4d24:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4d28:	4b18      	ldr	r3, [pc, #96]	; (4d8c <xQueueReceive+0x17c>)
    4d2a:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    4d2c:	4620      	mov	r0, r4
    4d2e:	4b12      	ldr	r3, [pc, #72]	; (4d78 <xQueueReceive+0x168>)
    4d30:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    4d32:	4b12      	ldr	r3, [pc, #72]	; (4d7c <xQueueReceive+0x16c>)
    4d34:	4798      	blx	r3
    4d36:	2800      	cmp	r0, #0
    4d38:	d1c6      	bne.n	4cc8 <xQueueReceive+0xb8>
					portYIELD_WITHIN_API();
    4d3a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4d3e:	f8c9 3000 	str.w	r3, [r9]
    4d42:	f3bf 8f4f 	dsb	sy
    4d46:	f3bf 8f6f 	isb	sy
    4d4a:	e7bd      	b.n	4cc8 <xQueueReceive+0xb8>
			prvUnlockQueue(pxQueue);
    4d4c:	4620      	mov	r0, r4
    4d4e:	4b0a      	ldr	r3, [pc, #40]	; (4d78 <xQueueReceive+0x168>)
    4d50:	4798      	blx	r3
			(void)xTaskResumeAll();
    4d52:	4b0a      	ldr	r3, [pc, #40]	; (4d7c <xQueueReceive+0x16c>)
    4d54:	4798      	blx	r3
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4d56:	4620      	mov	r0, r4
    4d58:	4b0b      	ldr	r3, [pc, #44]	; (4d88 <xQueueReceive+0x178>)
    4d5a:	4798      	blx	r3
    4d5c:	2800      	cmp	r0, #0
    4d5e:	d0b3      	beq.n	4cc8 <xQueueReceive+0xb8>
				return errQUEUE_EMPTY;
    4d60:	2000      	movs	r0, #0
    4d62:	e7a2      	b.n	4caa <xQueueReceive+0x9a>
    4d64:	00005911 	.word	0x00005911
    4d68:	00004749 	.word	0x00004749
    4d6c:	000057d1 	.word	0x000057d1
    4d70:	e000ed04 	.word	0xe000ed04
    4d74:	00004299 	.word	0x00004299
    4d78:	00004771 	.word	0x00004771
    4d7c:	00005485 	.word	0x00005485
    4d80:	0000533d 	.word	0x0000533d
    4d84:	00005875 	.word	0x00005875
    4d88:	00004625 	.word	0x00004625
    4d8c:	00005751 	.word	0x00005751
    4d90:	00004255 	.word	0x00004255
    4d94:	00005861 	.word	0x00005861

00004d98 <xQueueSemaphoreTake>:
{
    4d98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4d9c:	b085      	sub	sp, #20
    4d9e:	9101      	str	r1, [sp, #4]
	configASSERT((pxQueue));
    4da0:	b158      	cbz	r0, 4dba <xQueueSemaphoreTake+0x22>
    4da2:	4604      	mov	r4, r0
	configASSERT(pxQueue->uxItemSize == 0);
    4da4:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4da6:	b18b      	cbz	r3, 4dcc <xQueueSemaphoreTake+0x34>
    4da8:	f04f 0380 	mov.w	r3, #128	; 0x80
    4dac:	f383 8811 	msr	BASEPRI, r3
    4db0:	f3bf 8f6f 	isb	sy
    4db4:	f3bf 8f4f 	dsb	sy
    4db8:	e7fe      	b.n	4db8 <xQueueSemaphoreTake+0x20>
    4dba:	f04f 0380 	mov.w	r3, #128	; 0x80
    4dbe:	f383 8811 	msr	BASEPRI, r3
    4dc2:	f3bf 8f6f 	isb	sy
    4dc6:	f3bf 8f4f 	dsb	sy
    4dca:	e7fe      	b.n	4dca <xQueueSemaphoreTake+0x32>
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    4dcc:	4b5b      	ldr	r3, [pc, #364]	; (4f3c <xQueueSemaphoreTake+0x1a4>)
    4dce:	4798      	blx	r3
    4dd0:	b950      	cbnz	r0, 4de8 <xQueueSemaphoreTake+0x50>
    4dd2:	9b01      	ldr	r3, [sp, #4]
    4dd4:	b183      	cbz	r3, 4df8 <xQueueSemaphoreTake+0x60>
    4dd6:	f04f 0380 	mov.w	r3, #128	; 0x80
    4dda:	f383 8811 	msr	BASEPRI, r3
    4dde:	f3bf 8f6f 	isb	sy
    4de2:	f3bf 8f4f 	dsb	sy
    4de6:	e7fe      	b.n	4de6 <xQueueSemaphoreTake+0x4e>
    4de8:	2500      	movs	r5, #0
    4dea:	462f      	mov	r7, r5
		taskENTER_CRITICAL();
    4dec:	4e54      	ldr	r6, [pc, #336]	; (4f40 <xQueueSemaphoreTake+0x1a8>)
					vTaskInternalSetTimeOutState(&xTimeOut);
    4dee:	f8df 9184 	ldr.w	r9, [pc, #388]	; 4f74 <xQueueSemaphoreTake+0x1dc>
					portYIELD_WITHIN_API();
    4df2:	f8df 8158 	ldr.w	r8, [pc, #344]	; 4f4c <xQueueSemaphoreTake+0x1b4>
    4df6:	e048      	b.n	4e8a <xQueueSemaphoreTake+0xf2>
    4df8:	2500      	movs	r5, #0
    4dfa:	462f      	mov	r7, r5
    4dfc:	e7f6      	b.n	4dec <xQueueSemaphoreTake+0x54>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - (UBaseType_t)1;
    4dfe:	3b01      	subs	r3, #1
    4e00:	63a3      	str	r3, [r4, #56]	; 0x38
					if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    4e02:	6823      	ldr	r3, [r4, #0]
    4e04:	b913      	cbnz	r3, 4e0c <xQueueSemaphoreTake+0x74>
						    = (int8_t *)pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as
    4e06:	4b4f      	ldr	r3, [pc, #316]	; (4f44 <xQueueSemaphoreTake+0x1ac>)
    4e08:	4798      	blx	r3
    4e0a:	6060      	str	r0, [r4, #4]
				if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    4e0c:	6923      	ldr	r3, [r4, #16]
    4e0e:	b163      	cbz	r3, 4e2a <xQueueSemaphoreTake+0x92>
					if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    4e10:	f104 0010 	add.w	r0, r4, #16
    4e14:	4b4c      	ldr	r3, [pc, #304]	; (4f48 <xQueueSemaphoreTake+0x1b0>)
    4e16:	4798      	blx	r3
    4e18:	b138      	cbz	r0, 4e2a <xQueueSemaphoreTake+0x92>
						queueYIELD_IF_USING_PREEMPTION();
    4e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4e1e:	4b4b      	ldr	r3, [pc, #300]	; (4f4c <xQueueSemaphoreTake+0x1b4>)
    4e20:	601a      	str	r2, [r3, #0]
    4e22:	f3bf 8f4f 	dsb	sy
    4e26:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    4e2a:	4b49      	ldr	r3, [pc, #292]	; (4f50 <xQueueSemaphoreTake+0x1b8>)
    4e2c:	4798      	blx	r3
				return pdPASS;
    4e2e:	2501      	movs	r5, #1
}
    4e30:	4628      	mov	r0, r5
    4e32:	b005      	add	sp, #20
    4e34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						configASSERT(xInheritanceOccurred == pdFALSE);
    4e38:	b145      	cbz	r5, 4e4c <xQueueSemaphoreTake+0xb4>
    4e3a:	f04f 0380 	mov.w	r3, #128	; 0x80
    4e3e:	f383 8811 	msr	BASEPRI, r3
    4e42:	f3bf 8f6f 	isb	sy
    4e46:	f3bf 8f4f 	dsb	sy
    4e4a:	e7fe      	b.n	4e4a <xQueueSemaphoreTake+0xb2>
					taskEXIT_CRITICAL();
    4e4c:	4b40      	ldr	r3, [pc, #256]	; (4f50 <xQueueSemaphoreTake+0x1b8>)
    4e4e:	4798      	blx	r3
					return errQUEUE_EMPTY;
    4e50:	e7ee      	b.n	4e30 <xQueueSemaphoreTake+0x98>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4e52:	a802      	add	r0, sp, #8
    4e54:	47c8      	blx	r9
    4e56:	e021      	b.n	4e9c <xQueueSemaphoreTake+0x104>
						taskENTER_CRITICAL();
    4e58:	47b0      	blx	r6
							xInheritanceOccurred = xTaskPriorityInherit((void *)pxQueue->pxMutexHolder);
    4e5a:	6860      	ldr	r0, [r4, #4]
    4e5c:	4b3d      	ldr	r3, [pc, #244]	; (4f54 <xQueueSemaphoreTake+0x1bc>)
    4e5e:	4798      	blx	r3
    4e60:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
    4e62:	4b3b      	ldr	r3, [pc, #236]	; (4f50 <xQueueSemaphoreTake+0x1b8>)
    4e64:	4798      	blx	r3
    4e66:	e040      	b.n	4eea <xQueueSemaphoreTake+0x152>
				prvUnlockQueue(pxQueue);
    4e68:	4620      	mov	r0, r4
    4e6a:	4b3b      	ldr	r3, [pc, #236]	; (4f58 <xQueueSemaphoreTake+0x1c0>)
    4e6c:	4798      	blx	r3
				(void)xTaskResumeAll();
    4e6e:	4b3b      	ldr	r3, [pc, #236]	; (4f5c <xQueueSemaphoreTake+0x1c4>)
    4e70:	4798      	blx	r3
    4e72:	e009      	b.n	4e88 <xQueueSemaphoreTake+0xf0>
			prvUnlockQueue(pxQueue);
    4e74:	4620      	mov	r0, r4
    4e76:	4b38      	ldr	r3, [pc, #224]	; (4f58 <xQueueSemaphoreTake+0x1c0>)
    4e78:	4798      	blx	r3
			(void)xTaskResumeAll();
    4e7a:	4b38      	ldr	r3, [pc, #224]	; (4f5c <xQueueSemaphoreTake+0x1c4>)
    4e7c:	4798      	blx	r3
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4e7e:	4620      	mov	r0, r4
    4e80:	4b37      	ldr	r3, [pc, #220]	; (4f60 <xQueueSemaphoreTake+0x1c8>)
    4e82:	4798      	blx	r3
    4e84:	2800      	cmp	r0, #0
    4e86:	d145      	bne.n	4f14 <xQueueSemaphoreTake+0x17c>
    4e88:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
    4e8a:	47b0      	blx	r6
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    4e8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if (uxSemaphoreCount > (UBaseType_t)0) {
    4e8e:	2b00      	cmp	r3, #0
    4e90:	d1b5      	bne.n	4dfe <xQueueSemaphoreTake+0x66>
				if (xTicksToWait == (TickType_t)0) {
    4e92:	9b01      	ldr	r3, [sp, #4]
    4e94:	2b00      	cmp	r3, #0
    4e96:	d0cf      	beq.n	4e38 <xQueueSemaphoreTake+0xa0>
				} else if (xEntryTimeSet == pdFALSE) {
    4e98:	2f00      	cmp	r7, #0
    4e9a:	d0da      	beq.n	4e52 <xQueueSemaphoreTake+0xba>
		taskEXIT_CRITICAL();
    4e9c:	4b2c      	ldr	r3, [pc, #176]	; (4f50 <xQueueSemaphoreTake+0x1b8>)
    4e9e:	4798      	blx	r3
		vTaskSuspendAll();
    4ea0:	4b30      	ldr	r3, [pc, #192]	; (4f64 <xQueueSemaphoreTake+0x1cc>)
    4ea2:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4ea4:	47b0      	blx	r6
    4ea6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    4eaa:	b25b      	sxtb	r3, r3
    4eac:	f1b3 3fff 	cmp.w	r3, #4294967295
    4eb0:	bf04      	itt	eq
    4eb2:	2300      	moveq	r3, #0
    4eb4:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    4eb8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4ebc:	b25b      	sxtb	r3, r3
    4ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
    4ec2:	bf04      	itt	eq
    4ec4:	2300      	moveq	r3, #0
    4ec6:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4eca:	4b21      	ldr	r3, [pc, #132]	; (4f50 <xQueueSemaphoreTake+0x1b8>)
    4ecc:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    4ece:	a901      	add	r1, sp, #4
    4ed0:	a802      	add	r0, sp, #8
    4ed2:	4b25      	ldr	r3, [pc, #148]	; (4f68 <xQueueSemaphoreTake+0x1d0>)
    4ed4:	4798      	blx	r3
    4ed6:	2800      	cmp	r0, #0
    4ed8:	d1cc      	bne.n	4e74 <xQueueSemaphoreTake+0xdc>
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4eda:	4620      	mov	r0, r4
    4edc:	4b20      	ldr	r3, [pc, #128]	; (4f60 <xQueueSemaphoreTake+0x1c8>)
    4ede:	4798      	blx	r3
    4ee0:	2800      	cmp	r0, #0
    4ee2:	d0c1      	beq.n	4e68 <xQueueSemaphoreTake+0xd0>
					if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    4ee4:	6823      	ldr	r3, [r4, #0]
    4ee6:	2b00      	cmp	r3, #0
    4ee8:	d0b6      	beq.n	4e58 <xQueueSemaphoreTake+0xc0>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
    4eea:	9901      	ldr	r1, [sp, #4]
    4eec:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4ef0:	4b1e      	ldr	r3, [pc, #120]	; (4f6c <xQueueSemaphoreTake+0x1d4>)
    4ef2:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    4ef4:	4620      	mov	r0, r4
    4ef6:	4b18      	ldr	r3, [pc, #96]	; (4f58 <xQueueSemaphoreTake+0x1c0>)
    4ef8:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    4efa:	4b18      	ldr	r3, [pc, #96]	; (4f5c <xQueueSemaphoreTake+0x1c4>)
    4efc:	4798      	blx	r3
    4efe:	2800      	cmp	r0, #0
    4f00:	d1c2      	bne.n	4e88 <xQueueSemaphoreTake+0xf0>
					portYIELD_WITHIN_API();
    4f02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4f06:	f8c8 3000 	str.w	r3, [r8]
    4f0a:	f3bf 8f4f 	dsb	sy
    4f0e:	f3bf 8f6f 	isb	sy
    4f12:	e7b9      	b.n	4e88 <xQueueSemaphoreTake+0xf0>
					if (xInheritanceOccurred != pdFALSE) {
    4f14:	2d00      	cmp	r5, #0
    4f16:	d08b      	beq.n	4e30 <xQueueSemaphoreTake+0x98>
						taskENTER_CRITICAL();
    4f18:	4b09      	ldr	r3, [pc, #36]	; (4f40 <xQueueSemaphoreTake+0x1a8>)
    4f1a:	4798      	blx	r3
	if (listCURRENT_LIST_LENGTH(&(pxQueue->xTasksWaitingToReceive)) > 0) {
    4f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4f1e:	b153      	cbz	r3, 4f36 <xQueueSemaphoreTake+0x19e>
		    = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY(&(pxQueue->xTasksWaitingToReceive));
    4f20:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4f22:	6819      	ldr	r1, [r3, #0]
    4f24:	f1c1 0105 	rsb	r1, r1, #5
							vTaskPriorityDisinheritAfterTimeout((void *)pxQueue->pxMutexHolder,
    4f28:	6860      	ldr	r0, [r4, #4]
    4f2a:	4b11      	ldr	r3, [pc, #68]	; (4f70 <xQueueSemaphoreTake+0x1d8>)
    4f2c:	4798      	blx	r3
						taskEXIT_CRITICAL();
    4f2e:	4b08      	ldr	r3, [pc, #32]	; (4f50 <xQueueSemaphoreTake+0x1b8>)
    4f30:	4798      	blx	r3
				return errQUEUE_EMPTY;
    4f32:	2500      	movs	r5, #0
    4f34:	e77c      	b.n	4e30 <xQueueSemaphoreTake+0x98>
		uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    4f36:	2100      	movs	r1, #0
    4f38:	e7f6      	b.n	4f28 <xQueueSemaphoreTake+0x190>
    4f3a:	bf00      	nop
    4f3c:	00005911 	.word	0x00005911
    4f40:	00004255 	.word	0x00004255
    4f44:	00005b1d 	.word	0x00005b1d
    4f48:	000057d1 	.word	0x000057d1
    4f4c:	e000ed04 	.word	0xe000ed04
    4f50:	00004299 	.word	0x00004299
    4f54:	00005931 	.word	0x00005931
    4f58:	00004771 	.word	0x00004771
    4f5c:	00005485 	.word	0x00005485
    4f60:	00004625 	.word	0x00004625
    4f64:	0000533d 	.word	0x0000533d
    4f68:	00005875 	.word	0x00005875
    4f6c:	00005751 	.word	0x00005751
    4f70:	00005a71 	.word	0x00005a71
    4f74:	00005861 	.word	0x00005861

00004f78 <uxQueueMessagesWaiting>:
	configASSERT(xQueue);
    4f78:	b940      	cbnz	r0, 4f8c <uxQueueMessagesWaiting+0x14>
    4f7a:	f04f 0380 	mov.w	r3, #128	; 0x80
    4f7e:	f383 8811 	msr	BASEPRI, r3
    4f82:	f3bf 8f6f 	isb	sy
    4f86:	f3bf 8f4f 	dsb	sy
    4f8a:	e7fe      	b.n	4f8a <uxQueueMessagesWaiting+0x12>
{
    4f8c:	b510      	push	{r4, lr}
    4f8e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
    4f90:	4b03      	ldr	r3, [pc, #12]	; (4fa0 <uxQueueMessagesWaiting+0x28>)
    4f92:	4798      	blx	r3
		uxReturn = ((Queue_t *)xQueue)->uxMessagesWaiting;
    4f94:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    4f96:	4b03      	ldr	r3, [pc, #12]	; (4fa4 <uxQueueMessagesWaiting+0x2c>)
    4f98:	4798      	blx	r3
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    4f9a:	4620      	mov	r0, r4
    4f9c:	bd10      	pop	{r4, pc}
    4f9e:	bf00      	nop
    4fa0:	00004255 	.word	0x00004255
    4fa4:	00004299 	.word	0x00004299

00004fa8 <vQueueWaitForMessageRestricted>:
{
    4fa8:	b570      	push	{r4, r5, r6, lr}
    4faa:	4604      	mov	r4, r0
    4fac:	460d      	mov	r5, r1
    4fae:	4616      	mov	r6, r2
	prvLockQueue(pxQueue);
    4fb0:	4b11      	ldr	r3, [pc, #68]	; (4ff8 <vQueueWaitForMessageRestricted+0x50>)
    4fb2:	4798      	blx	r3
    4fb4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    4fb8:	b25b      	sxtb	r3, r3
    4fba:	f1b3 3fff 	cmp.w	r3, #4294967295
    4fbe:	bf04      	itt	eq
    4fc0:	2300      	moveq	r3, #0
    4fc2:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    4fc6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4fca:	b25b      	sxtb	r3, r3
    4fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
    4fd0:	bf04      	itt	eq
    4fd2:	2300      	moveq	r3, #0
    4fd4:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    4fd8:	4b08      	ldr	r3, [pc, #32]	; (4ffc <vQueueWaitForMessageRestricted+0x54>)
    4fda:	4798      	blx	r3
	if (pxQueue->uxMessagesWaiting == (UBaseType_t)0U) {
    4fdc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4fde:	b11b      	cbz	r3, 4fe8 <vQueueWaitForMessageRestricted+0x40>
	prvUnlockQueue(pxQueue);
    4fe0:	4620      	mov	r0, r4
    4fe2:	4b07      	ldr	r3, [pc, #28]	; (5000 <vQueueWaitForMessageRestricted+0x58>)
    4fe4:	4798      	blx	r3
    4fe6:	bd70      	pop	{r4, r5, r6, pc}
		vTaskPlaceOnEventListRestricted(&(pxQueue->xTasksWaitingToReceive), xTicksToWait, xWaitIndefinitely);
    4fe8:	4632      	mov	r2, r6
    4fea:	4629      	mov	r1, r5
    4fec:	f104 0024 	add.w	r0, r4, #36	; 0x24
    4ff0:	4b04      	ldr	r3, [pc, #16]	; (5004 <vQueueWaitForMessageRestricted+0x5c>)
    4ff2:	4798      	blx	r3
    4ff4:	e7f4      	b.n	4fe0 <vQueueWaitForMessageRestricted+0x38>
    4ff6:	bf00      	nop
    4ff8:	00004255 	.word	0x00004255
    4ffc:	00004299 	.word	0x00004299
    5000:	00004771 	.word	0x00004771
    5004:	0000578d 	.word	0x0000578d

00005008 <prvIdleTask>:

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
    5008:	4a06      	ldr	r2, [pc, #24]	; (5024 <prvIdleTask+0x1c>)
				taskYIELD();
    500a:	4807      	ldr	r0, [pc, #28]	; (5028 <prvIdleTask+0x20>)
    500c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
    5010:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5012:	2b01      	cmp	r3, #1
    5014:	d9fc      	bls.n	5010 <prvIdleTask+0x8>
				taskYIELD();
    5016:	6001      	str	r1, [r0, #0]
    5018:	f3bf 8f4f 	dsb	sy
    501c:	f3bf 8f6f 	isb	sy
    5020:	e7f6      	b.n	5010 <prvIdleTask+0x8>
    5022:	bf00      	nop
    5024:	2000332c 	.word	0x2000332c
    5028:	e000ed04 	.word	0xe000ed04

0000502c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime(void)
{
	TCB_t *pxTCB;

	if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    502c:	4b09      	ldr	r3, [pc, #36]	; (5054 <prvResetNextTaskUnblockTime+0x28>)
    502e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    5032:	681b      	ldr	r3, [r3, #0]
    5034:	b143      	cbz	r3, 5048 <prvResetNextTaskUnblockTime+0x1c>
	} else {
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		(pxTCB)              = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    5036:	4b07      	ldr	r3, [pc, #28]	; (5054 <prvResetNextTaskUnblockTime+0x28>)
    5038:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    503c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
    503e:	68d2      	ldr	r2, [r2, #12]
    5040:	6852      	ldr	r2, [r2, #4]
    5042:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    5046:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    5048:	f04f 32ff 	mov.w	r2, #4294967295
    504c:	4b01      	ldr	r3, [pc, #4]	; (5054 <prvResetNextTaskUnblockTime+0x28>)
    504e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    5052:	4770      	bx	lr
    5054:	2000332c 	.word	0x2000332c

00005058 <prvAddCurrentTaskToDelayedList>:

#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList(TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely)
{
    5058:	b570      	push	{r4, r5, r6, lr}
    505a:	4604      	mov	r4, r0
    505c:	460e      	mov	r6, r1
	TickType_t       xTimeToWake;
	const TickType_t xConstTickCount = xTickCount;
    505e:	4b1a      	ldr	r3, [pc, #104]	; (50c8 <prvAddCurrentTaskToDelayedList+0x70>)
    5060:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
	}
#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if (uxListRemove(&(pxCurrentTCB->xStateListItem)) == (UBaseType_t)0) {
    5064:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
    5068:	3004      	adds	r0, #4
    506a:	4b18      	ldr	r3, [pc, #96]	; (50cc <prvAddCurrentTaskToDelayedList+0x74>)
    506c:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

#if (INCLUDE_vTaskSuspend == 1)
	{
		if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
    506e:	f1b4 3fff 	cmp.w	r4, #4294967295
    5072:	d016      	beq.n	50a2 <prvAddCurrentTaskToDelayedList+0x4a>
			vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
		} else {
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    5074:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE(&(pxCurrentTCB->xStateListItem), xTimeToWake);
    5076:	4b14      	ldr	r3, [pc, #80]	; (50c8 <prvAddCurrentTaskToDelayedList+0x70>)
    5078:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    507c:	605c      	str	r4, [r3, #4]

			if (xTimeToWake < xConstTickCount) {
    507e:	42a5      	cmp	r5, r4
    5080:	d818      	bhi.n	50b4 <prvAddCurrentTaskToDelayedList+0x5c>
				list. */
				vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
			} else {
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert(pxDelayedTaskList, &(pxCurrentTCB->xStateListItem));
    5082:	4d11      	ldr	r5, [pc, #68]	; (50c8 <prvAddCurrentTaskToDelayedList+0x70>)
    5084:	f8d5 008c 	ldr.w	r0, [r5, #140]	; 0x8c
    5088:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
    508c:	3104      	adds	r1, #4
    508e:	4b10      	ldr	r3, [pc, #64]	; (50d0 <prvAddCurrentTaskToDelayedList+0x78>)
    5090:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if (xTimeToWake < xNextTaskUnblockTime) {
    5092:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    5096:	429c      	cmp	r4, r3
					xNextTaskUnblockTime = xTimeToWake;
    5098:	bf3c      	itt	cc
    509a:	462b      	movcc	r3, r5
    509c:	f8c3 4090 	strcc.w	r4, [r3, #144]	; 0x90
    50a0:	bd70      	pop	{r4, r5, r6, pc}
		if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
    50a2:	2e00      	cmp	r6, #0
    50a4:	d0e6      	beq.n	5074 <prvAddCurrentTaskToDelayedList+0x1c>
			vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
    50a6:	4808      	ldr	r0, [pc, #32]	; (50c8 <prvAddCurrentTaskToDelayedList+0x70>)
    50a8:	f8d0 1098 	ldr.w	r1, [r0, #152]	; 0x98
    50ac:	3104      	adds	r1, #4
    50ae:	4b09      	ldr	r3, [pc, #36]	; (50d4 <prvAddCurrentTaskToDelayedList+0x7c>)
    50b0:	4798      	blx	r3
    50b2:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
    50b4:	4b04      	ldr	r3, [pc, #16]	; (50c8 <prvAddCurrentTaskToDelayedList+0x70>)
    50b6:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
    50ba:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    50be:	3104      	adds	r1, #4
    50c0:	4b03      	ldr	r3, [pc, #12]	; (50d0 <prvAddCurrentTaskToDelayedList+0x78>)
    50c2:	4798      	blx	r3
    50c4:	bd70      	pop	{r4, r5, r6, pc}
    50c6:	bf00      	nop
    50c8:	2000332c 	.word	0x2000332c
    50cc:	0000415d 	.word	0x0000415d
    50d0:	00004129 	.word	0x00004129
    50d4:	00004111 	.word	0x00004111

000050d8 <xTaskCreate>:
{
    50d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    50dc:	b083      	sub	sp, #12
    50de:	4683      	mov	fp, r0
    50e0:	460d      	mov	r5, r1
    50e2:	9301      	str	r3, [sp, #4]
    50e4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
		pxStack = (StackType_t *)pvPortMalloc(
    50e8:	0096      	lsls	r6, r2, #2
    50ea:	4630      	mov	r0, r6
    50ec:	4b66      	ldr	r3, [pc, #408]	; (5288 <xTaskCreate+0x1b0>)
    50ee:	4798      	blx	r3
		if (pxStack != NULL) {
    50f0:	2800      	cmp	r0, #0
    50f2:	f000 8096 	beq.w	5222 <xTaskCreate+0x14a>
    50f6:	4607      	mov	r7, r0
			pxNewTCB = (TCB_t *)pvPortMalloc(
    50f8:	2054      	movs	r0, #84	; 0x54
    50fa:	4b63      	ldr	r3, [pc, #396]	; (5288 <xTaskCreate+0x1b0>)
    50fc:	4798      	blx	r3
			if (pxNewTCB != NULL) {
    50fe:	4604      	mov	r4, r0
    5100:	2800      	cmp	r0, #0
    5102:	f000 808b 	beq.w	521c <xTaskCreate+0x144>
				pxNewTCB->pxStack = pxStack;
    5106:	6307      	str	r7, [r0, #48]	; 0x30
		(void)memset(pxNewTCB->pxStack, (int)tskSTACK_FILL_BYTE, (size_t)ulStackDepth * sizeof(StackType_t));
    5108:	4632      	mov	r2, r6
    510a:	21a5      	movs	r1, #165	; 0xa5
    510c:	4638      	mov	r0, r7
    510e:	4b5f      	ldr	r3, [pc, #380]	; (528c <xTaskCreate+0x1b4>)
    5110:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + (ulStackDepth - (uint32_t)1);
    5112:	3e04      	subs	r6, #4
    5114:	6b23      	ldr	r3, [r4, #48]	; 0x30
    5116:	441e      	add	r6, r3
		                      & (~(
    5118:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pcTaskName[x] = pcName[x];
    511c:	782b      	ldrb	r3, [r5, #0]
    511e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if (pcName[x] == 0x00) {
    5122:	782b      	ldrb	r3, [r5, #0]
    5124:	b15b      	cbz	r3, 513e <xTaskCreate+0x66>
    5126:	462b      	mov	r3, r5
    5128:	f104 0235 	add.w	r2, r4, #53	; 0x35
    512c:	1de9      	adds	r1, r5, #7
		pxNewTCB->pcTaskName[x] = pcName[x];
    512e:	7858      	ldrb	r0, [r3, #1]
    5130:	f802 0b01 	strb.w	r0, [r2], #1
		if (pcName[x] == 0x00) {
    5134:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    5138:	b108      	cbz	r0, 513e <xTaskCreate+0x66>
	for (x = (UBaseType_t)0; x < (UBaseType_t)configMAX_TASK_NAME_LEN; x++) {
    513a:	4299      	cmp	r1, r3
    513c:	d1f7      	bne.n	512e <xTaskCreate+0x56>
	pxNewTCB->pcTaskName[configMAX_TASK_NAME_LEN - 1] = '\0';
    513e:	2700      	movs	r7, #0
    5140:	f884 703b 	strb.w	r7, [r4, #59]	; 0x3b
    5144:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5146:	2d04      	cmp	r5, #4
    5148:	bf28      	it	cs
    514a:	2504      	movcs	r5, #4
	pxNewTCB->uxPriority = uxPriority;
    514c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
    514e:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld  = 0;
    5150:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem(&(pxNewTCB->xStateListItem));
    5152:	f104 0804 	add.w	r8, r4, #4
    5156:	4640      	mov	r0, r8
    5158:	f8df 9154 	ldr.w	r9, [pc, #340]	; 52b0 <xTaskCreate+0x1d8>
    515c:	47c8      	blx	r9
	vListInitialiseItem(&(pxNewTCB->xEventListItem));
    515e:	f104 0018 	add.w	r0, r4, #24
    5162:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER(&(pxNewTCB->xStateListItem), pxNewTCB);
    5164:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE(
    5166:	f1c5 0505 	rsb	r5, r5, #5
    516a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER(&(pxNewTCB->xEventListItem), pxNewTCB);
    516c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
    516e:	64e7      	str	r7, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState   = taskNOT_WAITING_NOTIFICATION;
    5170:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack(pxTopOfStack, pxTaskCode, pvParameters);
    5174:	9a01      	ldr	r2, [sp, #4]
    5176:	4659      	mov	r1, fp
    5178:	4630      	mov	r0, r6
    517a:	4b45      	ldr	r3, [pc, #276]	; (5290 <xTaskCreate+0x1b8>)
    517c:	4798      	blx	r3
    517e:	6020      	str	r0, [r4, #0]
	if ((void *)pxCreatedTask != NULL) {
    5180:	f1ba 0f00 	cmp.w	sl, #0
    5184:	d001      	beq.n	518a <xTaskCreate+0xb2>
		*pxCreatedTask = (TaskHandle_t)pxNewTCB;
    5186:	f8ca 4000 	str.w	r4, [sl]
	taskENTER_CRITICAL();
    518a:	4b42      	ldr	r3, [pc, #264]	; (5294 <xTaskCreate+0x1bc>)
    518c:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
    518e:	4b42      	ldr	r3, [pc, #264]	; (5298 <xTaskCreate+0x1c0>)
    5190:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    5194:	3201      	adds	r2, #1
    5196:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		if (pxCurrentTCB == NULL) {
    519a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    519e:	2b00      	cmp	r3, #0
    51a0:	d042      	beq.n	5228 <xTaskCreate+0x150>
			if (xSchedulerRunning == pdFALSE) {
    51a2:	4b3d      	ldr	r3, [pc, #244]	; (5298 <xTaskCreate+0x1c0>)
    51a4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    51a8:	b94b      	cbnz	r3, 51be <xTaskCreate+0xe6>
				if (pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority) {
    51aa:	4b3b      	ldr	r3, [pc, #236]	; (5298 <xTaskCreate+0x1c0>)
    51ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    51b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    51b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    51b4:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
    51b6:	bf9c      	itt	ls
    51b8:	4b37      	ldrls	r3, [pc, #220]	; (5298 <xTaskCreate+0x1c0>)
    51ba:	f8c3 4098 	strls.w	r4, [r3, #152]	; 0x98
		uxTaskNumber++;
    51be:	4a36      	ldr	r2, [pc, #216]	; (5298 <xTaskCreate+0x1c0>)
    51c0:	f8d2 30d0 	ldr.w	r3, [r2, #208]	; 0xd0
    51c4:	3301      	adds	r3, #1
    51c6:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    51ca:	63e3      	str	r3, [r4, #60]	; 0x3c
		prvAddTaskToReadyList(pxNewTCB);
    51cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    51ce:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
    51d2:	4293      	cmp	r3, r2
    51d4:	bf84      	itt	hi
    51d6:	4a30      	ldrhi	r2, [pc, #192]	; (5298 <xTaskCreate+0x1c0>)
    51d8:	f8c2 30d4 	strhi.w	r3, [r2, #212]	; 0xd4
    51dc:	4d2e      	ldr	r5, [pc, #184]	; (5298 <xTaskCreate+0x1c0>)
    51de:	f105 0028 	add.w	r0, r5, #40	; 0x28
    51e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    51e6:	4641      	mov	r1, r8
    51e8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    51ec:	4b2b      	ldr	r3, [pc, #172]	; (529c <xTaskCreate+0x1c4>)
    51ee:	4798      	blx	r3
	taskEXIT_CRITICAL();
    51f0:	4b2b      	ldr	r3, [pc, #172]	; (52a0 <xTaskCreate+0x1c8>)
    51f2:	4798      	blx	r3
	if (xSchedulerRunning != pdFALSE) {
    51f4:	f8d5 30cc 	ldr.w	r3, [r5, #204]	; 0xcc
    51f8:	2b00      	cmp	r3, #0
    51fa:	d03f      	beq.n	527c <xTaskCreate+0x1a4>
		if (pxCurrentTCB->uxPriority < pxNewTCB->uxPriority) {
    51fc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    5200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5202:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    5204:	429a      	cmp	r2, r3
    5206:	d23d      	bcs.n	5284 <xTaskCreate+0x1ac>
			taskYIELD_IF_USING_PREEMPTION();
    5208:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    520c:	4b25      	ldr	r3, [pc, #148]	; (52a4 <xTaskCreate+0x1cc>)
    520e:	601a      	str	r2, [r3, #0]
    5210:	f3bf 8f4f 	dsb	sy
    5214:	f3bf 8f6f 	isb	sy
		xReturn = pdPASS;
    5218:	2001      	movs	r0, #1
    521a:	e030      	b.n	527e <xTaskCreate+0x1a6>
				vPortFree(pxStack);
    521c:	4638      	mov	r0, r7
    521e:	4b22      	ldr	r3, [pc, #136]	; (52a8 <xTaskCreate+0x1d0>)
    5220:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    5222:	f04f 30ff 	mov.w	r0, #4294967295
    5226:	e02a      	b.n	527e <xTaskCreate+0x1a6>
			pxCurrentTCB = pxNewTCB;
    5228:	4b1b      	ldr	r3, [pc, #108]	; (5298 <xTaskCreate+0x1c0>)
    522a:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
			if (uxCurrentNumberOfTasks == (UBaseType_t)1) {
    522e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    5232:	2b01      	cmp	r3, #1
    5234:	d1c3      	bne.n	51be <xTaskCreate+0xe6>
		vListInitialise(&(pxReadyTasksLists[uxPriority]));
    5236:	4d18      	ldr	r5, [pc, #96]	; (5298 <xTaskCreate+0x1c0>)
    5238:	f105 0028 	add.w	r0, r5, #40	; 0x28
    523c:	4e1b      	ldr	r6, [pc, #108]	; (52ac <xTaskCreate+0x1d4>)
    523e:	47b0      	blx	r6
    5240:	f105 003c 	add.w	r0, r5, #60	; 0x3c
    5244:	47b0      	blx	r6
    5246:	f105 0050 	add.w	r0, r5, #80	; 0x50
    524a:	47b0      	blx	r6
    524c:	f105 0064 	add.w	r0, r5, #100	; 0x64
    5250:	47b0      	blx	r6
    5252:	f105 0078 	add.w	r0, r5, #120	; 0x78
    5256:	47b0      	blx	r6
	vListInitialise(&xDelayedTaskList1);
    5258:	f105 09a4 	add.w	r9, r5, #164	; 0xa4
    525c:	4648      	mov	r0, r9
    525e:	47b0      	blx	r6
	vListInitialise(&xDelayedTaskList2);
    5260:	f105 07b8 	add.w	r7, r5, #184	; 0xb8
    5264:	4638      	mov	r0, r7
    5266:	47b0      	blx	r6
	vListInitialise(&xPendingReadyList);
    5268:	f105 0014 	add.w	r0, r5, #20
    526c:	47b0      	blx	r6
		vListInitialise(&xSuspendedTaskList);
    526e:	4628      	mov	r0, r5
    5270:	47b0      	blx	r6
	pxDelayedTaskList         = &xDelayedTaskList1;
    5272:	f8c5 908c 	str.w	r9, [r5, #140]	; 0x8c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    5276:	f8c5 709c 	str.w	r7, [r5, #156]	; 0x9c
    527a:	e7a0      	b.n	51be <xTaskCreate+0xe6>
		xReturn = pdPASS;
    527c:	2001      	movs	r0, #1
}
    527e:	b003      	add	sp, #12
    5280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xReturn = pdPASS;
    5284:	2001      	movs	r0, #1
	return xReturn;
    5286:	e7fa      	b.n	527e <xTaskCreate+0x1a6>
    5288:	00004505 	.word	0x00004505
    528c:	000061e1 	.word	0x000061e1
    5290:	00004201 	.word	0x00004201
    5294:	00004255 	.word	0x00004255
    5298:	2000332c 	.word	0x2000332c
    529c:	00004111 	.word	0x00004111
    52a0:	00004299 	.word	0x00004299
    52a4:	e000ed04 	.word	0xe000ed04
    52a8:	000045d9 	.word	0x000045d9
    52ac:	000040f5 	.word	0x000040f5
    52b0:	0000410b 	.word	0x0000410b

000052b4 <vTaskStartScheduler>:
{
    52b4:	b510      	push	{r4, lr}
    52b6:	b082      	sub	sp, #8
		xReturn = xTaskCreate(prvIdleTask,
    52b8:	4b19      	ldr	r3, [pc, #100]	; (5320 <vTaskStartScheduler+0x6c>)
    52ba:	9301      	str	r3, [sp, #4]
    52bc:	2300      	movs	r3, #0
    52be:	9300      	str	r3, [sp, #0]
    52c0:	2280      	movs	r2, #128	; 0x80
    52c2:	4918      	ldr	r1, [pc, #96]	; (5324 <vTaskStartScheduler+0x70>)
    52c4:	4818      	ldr	r0, [pc, #96]	; (5328 <vTaskStartScheduler+0x74>)
    52c6:	4c19      	ldr	r4, [pc, #100]	; (532c <vTaskStartScheduler+0x78>)
    52c8:	47a0      	blx	r4
		if (xReturn == pdPASS) {
    52ca:	2801      	cmp	r0, #1
    52cc:	d004      	beq.n	52d8 <vTaskStartScheduler+0x24>
		configASSERT(xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY);
    52ce:	f1b0 3fff 	cmp.w	r0, #4294967295
    52d2:	d01b      	beq.n	530c <vTaskStartScheduler+0x58>
}
    52d4:	b002      	add	sp, #8
    52d6:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
    52d8:	4b15      	ldr	r3, [pc, #84]	; (5330 <vTaskStartScheduler+0x7c>)
    52da:	4798      	blx	r3
	if (xReturn == pdPASS) {
    52dc:	2801      	cmp	r0, #1
    52de:	d1f6      	bne.n	52ce <vTaskStartScheduler+0x1a>
    52e0:	f04f 0380 	mov.w	r3, #128	; 0x80
    52e4:	f383 8811 	msr	BASEPRI, r3
    52e8:	f3bf 8f6f 	isb	sy
    52ec:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
    52f0:	4b10      	ldr	r3, [pc, #64]	; (5334 <vTaskStartScheduler+0x80>)
    52f2:	f04f 32ff 	mov.w	r2, #4294967295
    52f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		xSchedulerRunning    = pdTRUE;
    52fa:	2201      	movs	r2, #1
    52fc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		xTickCount           = (TickType_t)0U;
    5300:	2200      	movs	r2, #0
    5302:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		if (xPortStartScheduler() != pdFALSE) {
    5306:	4b0c      	ldr	r3, [pc, #48]	; (5338 <vTaskStartScheduler+0x84>)
    5308:	4798      	blx	r3
    530a:	e7e3      	b.n	52d4 <vTaskStartScheduler+0x20>
    530c:	f04f 0380 	mov.w	r3, #128	; 0x80
    5310:	f383 8811 	msr	BASEPRI, r3
    5314:	f3bf 8f6f 	isb	sy
    5318:	f3bf 8f4f 	dsb	sy
    531c:	e7fe      	b.n	531c <vTaskStartScheduler+0x68>
    531e:	bf00      	nop
    5320:	20003408 	.word	0x20003408
    5324:	00007f20 	.word	0x00007f20
    5328:	00005009 	.word	0x00005009
    532c:	000050d9 	.word	0x000050d9
    5330:	00005da9 	.word	0x00005da9
    5334:	2000332c 	.word	0x2000332c
    5338:	00004389 	.word	0x00004389

0000533c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    533c:	4a03      	ldr	r2, [pc, #12]	; (534c <vTaskSuspendAll+0x10>)
    533e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
    5342:	3301      	adds	r3, #1
    5344:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
    5348:	4770      	bx	lr
    534a:	bf00      	nop
    534c:	2000332c 	.word	0x2000332c

00005350 <xTaskGetTickCount>:
		xTicks = xTickCount;
    5350:	4b01      	ldr	r3, [pc, #4]	; (5358 <xTaskGetTickCount+0x8>)
    5352:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
}
    5356:	4770      	bx	lr
    5358:	2000332c 	.word	0x2000332c

0000535c <xTaskIncrementTick>:
{
    535c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    5360:	4b44      	ldr	r3, [pc, #272]	; (5474 <xTaskIncrementTick+0x118>)
    5362:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5366:	2b00      	cmp	r3, #0
    5368:	d173      	bne.n	5452 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + (TickType_t)1;
    536a:	4b42      	ldr	r3, [pc, #264]	; (5474 <xTaskIncrementTick+0x118>)
    536c:	f8d3 6094 	ldr.w	r6, [r3, #148]	; 0x94
    5370:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
    5372:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
		if (xConstTickCount
    5376:	b9e6      	cbnz	r6, 53b2 <xTaskIncrementTick+0x56>
			taskSWITCH_DELAYED_LISTS();
    5378:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    537c:	681b      	ldr	r3, [r3, #0]
    537e:	b143      	cbz	r3, 5392 <xTaskIncrementTick+0x36>
    5380:	f04f 0380 	mov.w	r3, #128	; 0x80
    5384:	f383 8811 	msr	BASEPRI, r3
    5388:	f3bf 8f6f 	isb	sy
    538c:	f3bf 8f4f 	dsb	sy
    5390:	e7fe      	b.n	5390 <xTaskIncrementTick+0x34>
    5392:	4b38      	ldr	r3, [pc, #224]	; (5474 <xTaskIncrementTick+0x118>)
    5394:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    5398:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
    539c:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    53a0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    53a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    53a8:	3201      	adds	r2, #1
    53aa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    53ae:	4b32      	ldr	r3, [pc, #200]	; (5478 <xTaskIncrementTick+0x11c>)
    53b0:	4798      	blx	r3
		if (xConstTickCount >= xNextTaskUnblockTime) {
    53b2:	4b30      	ldr	r3, [pc, #192]	; (5474 <xTaskIncrementTick+0x118>)
    53b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    53b8:	429e      	cmp	r6, r3
    53ba:	d20d      	bcs.n	53d8 <xTaskIncrementTick+0x7c>
	BaseType_t xSwitchRequired = pdFALSE;
    53bc:	2400      	movs	r4, #0
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[pxCurrentTCB->uxPriority])) > (UBaseType_t)1) {
    53be:	4b2d      	ldr	r3, [pc, #180]	; (5474 <xTaskIncrementTick+0x118>)
    53c0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    53c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    53c6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    53ca:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    53ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				xSwitchRequired = pdTRUE;
    53d0:	2b02      	cmp	r3, #2
    53d2:	bf28      	it	cs
    53d4:	2401      	movcs	r4, #1
    53d6:	e043      	b.n	5460 <xTaskIncrementTick+0x104>
    53d8:	2400      	movs	r4, #0
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    53da:	4d26      	ldr	r5, [pc, #152]	; (5474 <xTaskIncrementTick+0x118>)
					(void)uxListRemove(&(pxTCB->xStateListItem));
    53dc:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 5480 <xTaskIncrementTick+0x124>
					prvAddTaskToReadyList(pxTCB);
    53e0:	f105 0a28 	add.w	sl, r5, #40	; 0x28
    53e4:	e021      	b.n	542a <xTaskIncrementTick+0xce>
					    = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    53e6:	f04f 32ff 	mov.w	r2, #4294967295
    53ea:	4b22      	ldr	r3, [pc, #136]	; (5474 <xTaskIncrementTick+0x118>)
    53ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
					break;
    53f0:	e7e5      	b.n	53be <xTaskIncrementTick+0x62>
						xNextTaskUnblockTime = xItemValue;
    53f2:	4a20      	ldr	r2, [pc, #128]	; (5474 <xTaskIncrementTick+0x118>)
    53f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
						break;
    53f8:	e7e1      	b.n	53be <xTaskIncrementTick+0x62>
						(void)uxListRemove(&(pxTCB->xEventListItem));
    53fa:	f107 0018 	add.w	r0, r7, #24
    53fe:	47c0      	blx	r8
					prvAddTaskToReadyList(pxTCB);
    5400:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    5402:	f8d5 30d4 	ldr.w	r3, [r5, #212]	; 0xd4
    5406:	4298      	cmp	r0, r3
    5408:	bf88      	it	hi
    540a:	f8c5 00d4 	strhi.w	r0, [r5, #212]	; 0xd4
    540e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5412:	4649      	mov	r1, r9
    5414:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    5418:	4b18      	ldr	r3, [pc, #96]	; (547c <xTaskIncrementTick+0x120>)
    541a:	4798      	blx	r3
						if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    541c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    5420:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    5422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
    5424:	429a      	cmp	r2, r3
    5426:	bf28      	it	cs
    5428:	2401      	movcs	r4, #1
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    542a:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    542e:	681b      	ldr	r3, [r3, #0]
    5430:	2b00      	cmp	r3, #0
    5432:	d0d8      	beq.n	53e6 <xTaskIncrementTick+0x8a>
					pxTCB      = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    5434:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    5438:	68db      	ldr	r3, [r3, #12]
    543a:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE(&(pxTCB->xStateListItem));
    543c:	687b      	ldr	r3, [r7, #4]
					if (xConstTickCount < xItemValue) {
    543e:	429e      	cmp	r6, r3
    5440:	d3d7      	bcc.n	53f2 <xTaskIncrementTick+0x96>
					(void)uxListRemove(&(pxTCB->xStateListItem));
    5442:	f107 0904 	add.w	r9, r7, #4
    5446:	4648      	mov	r0, r9
    5448:	47c0      	blx	r8
					if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
    544a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    544c:	2b00      	cmp	r3, #0
    544e:	d1d4      	bne.n	53fa <xTaskIncrementTick+0x9e>
    5450:	e7d6      	b.n	5400 <xTaskIncrementTick+0xa4>
		++uxPendedTicks;
    5452:	4a08      	ldr	r2, [pc, #32]	; (5474 <xTaskIncrementTick+0x118>)
    5454:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    5458:	3301      	adds	r3, #1
    545a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	BaseType_t xSwitchRequired = pdFALSE;
    545e:	2400      	movs	r4, #0
		if (xYieldPending != pdFALSE) {
    5460:	4b04      	ldr	r3, [pc, #16]	; (5474 <xTaskIncrementTick+0x118>)
    5462:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
			xSwitchRequired = pdTRUE;
    5466:	2b00      	cmp	r3, #0
}
    5468:	bf0c      	ite	eq
    546a:	4620      	moveq	r0, r4
    546c:	2001      	movne	r0, #1
    546e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5472:	bf00      	nop
    5474:	2000332c 	.word	0x2000332c
    5478:	0000502d 	.word	0x0000502d
    547c:	00004111 	.word	0x00004111
    5480:	0000415d 	.word	0x0000415d

00005484 <xTaskResumeAll>:
	configASSERT(uxSchedulerSuspended);
    5484:	4b3a      	ldr	r3, [pc, #232]	; (5570 <xTaskResumeAll+0xec>)
    5486:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    548a:	b943      	cbnz	r3, 549e <xTaskResumeAll+0x1a>
    548c:	f04f 0380 	mov.w	r3, #128	; 0x80
    5490:	f383 8811 	msr	BASEPRI, r3
    5494:	f3bf 8f6f 	isb	sy
    5498:	f3bf 8f4f 	dsb	sy
    549c:	e7fe      	b.n	549c <xTaskResumeAll+0x18>
{
    549e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
    54a2:	4b34      	ldr	r3, [pc, #208]	; (5574 <xTaskResumeAll+0xf0>)
    54a4:	4798      	blx	r3
		--uxSchedulerSuspended;
    54a6:	4b32      	ldr	r3, [pc, #200]	; (5570 <xTaskResumeAll+0xec>)
    54a8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    54ac:	3a01      	subs	r2, #1
    54ae:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    54b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    54b6:	2b00      	cmp	r3, #0
    54b8:	d155      	bne.n	5566 <xTaskResumeAll+0xe2>
			if (uxCurrentNumberOfTasks > (UBaseType_t)0U) {
    54ba:	4b2d      	ldr	r3, [pc, #180]	; (5570 <xTaskResumeAll+0xec>)
    54bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    54c0:	b92b      	cbnz	r3, 54ce <xTaskResumeAll+0x4a>
	BaseType_t xAlreadyYielded = pdFALSE;
    54c2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
    54c4:	4b2c      	ldr	r3, [pc, #176]	; (5578 <xTaskResumeAll+0xf4>)
    54c6:	4798      	blx	r3
}
    54c8:	4620      	mov	r0, r4
    54ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    54ce:	2500      	movs	r5, #0
				while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
    54d0:	4c27      	ldr	r4, [pc, #156]	; (5570 <xTaskResumeAll+0xec>)
					(void)uxListRemove(&(pxTCB->xEventListItem));
    54d2:	4e2a      	ldr	r6, [pc, #168]	; (557c <xTaskResumeAll+0xf8>)
					prvAddTaskToReadyList(pxTCB);
    54d4:	f104 0828 	add.w	r8, r4, #40	; 0x28
				while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
    54d8:	6963      	ldr	r3, [r4, #20]
    54da:	b1fb      	cbz	r3, 551c <xTaskResumeAll+0x98>
					pxTCB = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY((&xPendingReadyList));
    54dc:	6a23      	ldr	r3, [r4, #32]
    54de:	68dd      	ldr	r5, [r3, #12]
					(void)uxListRemove(&(pxTCB->xEventListItem));
    54e0:	f105 0018 	add.w	r0, r5, #24
    54e4:	47b0      	blx	r6
					(void)uxListRemove(&(pxTCB->xStateListItem));
    54e6:	1d2f      	adds	r7, r5, #4
    54e8:	4638      	mov	r0, r7
    54ea:	47b0      	blx	r6
					prvAddTaskToReadyList(pxTCB);
    54ec:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    54ee:	f8d4 30d4 	ldr.w	r3, [r4, #212]	; 0xd4
    54f2:	4298      	cmp	r0, r3
    54f4:	bf88      	it	hi
    54f6:	f8c4 00d4 	strhi.w	r0, [r4, #212]	; 0xd4
    54fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    54fe:	4639      	mov	r1, r7
    5500:	eb08 0080 	add.w	r0, r8, r0, lsl #2
    5504:	4b1e      	ldr	r3, [pc, #120]	; (5580 <xTaskResumeAll+0xfc>)
    5506:	4798      	blx	r3
					if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    5508:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    550c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    550e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5510:	429a      	cmp	r2, r3
    5512:	d3e1      	bcc.n	54d8 <xTaskResumeAll+0x54>
						xYieldPending = pdTRUE;
    5514:	2301      	movs	r3, #1
    5516:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    551a:	e7dd      	b.n	54d8 <xTaskResumeAll+0x54>
				if (pxTCB != NULL) {
    551c:	b10d      	cbz	r5, 5522 <xTaskResumeAll+0x9e>
					prvResetNextTaskUnblockTime();
    551e:	4b19      	ldr	r3, [pc, #100]	; (5584 <xTaskResumeAll+0x100>)
    5520:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    5522:	4b13      	ldr	r3, [pc, #76]	; (5570 <xTaskResumeAll+0xec>)
    5524:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
					if (uxPendedCounts > (UBaseType_t)0U) {
    5528:	b17c      	cbz	r4, 554a <xTaskResumeAll+0xc6>
							if (xTaskIncrementTick() != pdFALSE) {
    552a:	4f17      	ldr	r7, [pc, #92]	; (5588 <xTaskResumeAll+0x104>)
								xYieldPending = pdTRUE;
    552c:	461e      	mov	r6, r3
    552e:	2501      	movs	r5, #1
    5530:	e001      	b.n	5536 <xTaskResumeAll+0xb2>
						} while (uxPendedCounts > (UBaseType_t)0U);
    5532:	3c01      	subs	r4, #1
    5534:	d005      	beq.n	5542 <xTaskResumeAll+0xbe>
							if (xTaskIncrementTick() != pdFALSE) {
    5536:	47b8      	blx	r7
    5538:	2800      	cmp	r0, #0
    553a:	d0fa      	beq.n	5532 <xTaskResumeAll+0xae>
								xYieldPending = pdTRUE;
    553c:	f8c6 50e8 	str.w	r5, [r6, #232]	; 0xe8
    5540:	e7f7      	b.n	5532 <xTaskResumeAll+0xae>
						uxPendedTicks = 0;
    5542:	2200      	movs	r2, #0
    5544:	4b0a      	ldr	r3, [pc, #40]	; (5570 <xTaskResumeAll+0xec>)
    5546:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
				if (xYieldPending != pdFALSE) {
    554a:	4b09      	ldr	r3, [pc, #36]	; (5570 <xTaskResumeAll+0xec>)
    554c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
    5550:	b15b      	cbz	r3, 556a <xTaskResumeAll+0xe6>
					taskYIELD_IF_USING_PREEMPTION();
    5552:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5556:	4b0d      	ldr	r3, [pc, #52]	; (558c <xTaskResumeAll+0x108>)
    5558:	601a      	str	r2, [r3, #0]
    555a:	f3bf 8f4f 	dsb	sy
    555e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
    5562:	2401      	movs	r4, #1
    5564:	e7ae      	b.n	54c4 <xTaskResumeAll+0x40>
	BaseType_t xAlreadyYielded = pdFALSE;
    5566:	2400      	movs	r4, #0
    5568:	e7ac      	b.n	54c4 <xTaskResumeAll+0x40>
    556a:	2400      	movs	r4, #0
    556c:	e7aa      	b.n	54c4 <xTaskResumeAll+0x40>
    556e:	bf00      	nop
    5570:	2000332c 	.word	0x2000332c
    5574:	00004255 	.word	0x00004255
    5578:	00004299 	.word	0x00004299
    557c:	0000415d 	.word	0x0000415d
    5580:	00004111 	.word	0x00004111
    5584:	0000502d 	.word	0x0000502d
    5588:	0000535d 	.word	0x0000535d
    558c:	e000ed04 	.word	0xe000ed04

00005590 <vTaskDelayUntil>:
{
    5590:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxPreviousWakeTime);
    5592:	b150      	cbz	r0, 55aa <vTaskDelayUntil+0x1a>
    5594:	4605      	mov	r5, r0
	configASSERT((xTimeIncrement > 0U));
    5596:	b989      	cbnz	r1, 55bc <vTaskDelayUntil+0x2c>
    5598:	f04f 0380 	mov.w	r3, #128	; 0x80
    559c:	f383 8811 	msr	BASEPRI, r3
    55a0:	f3bf 8f6f 	isb	sy
    55a4:	f3bf 8f4f 	dsb	sy
    55a8:	e7fe      	b.n	55a8 <vTaskDelayUntil+0x18>
    55aa:	f04f 0380 	mov.w	r3, #128	; 0x80
    55ae:	f383 8811 	msr	BASEPRI, r3
    55b2:	f3bf 8f6f 	isb	sy
    55b6:	f3bf 8f4f 	dsb	sy
    55ba:	e7fe      	b.n	55ba <vTaskDelayUntil+0x2a>
	configASSERT(uxSchedulerSuspended == 0);
    55bc:	4b1a      	ldr	r3, [pc, #104]	; (5628 <vTaskDelayUntil+0x98>)
    55be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    55c2:	b143      	cbz	r3, 55d6 <vTaskDelayUntil+0x46>
    55c4:	f04f 0380 	mov.w	r3, #128	; 0x80
    55c8:	f383 8811 	msr	BASEPRI, r3
    55cc:	f3bf 8f6f 	isb	sy
    55d0:	f3bf 8f4f 	dsb	sy
    55d4:	e7fe      	b.n	55d4 <vTaskDelayUntil+0x44>
    55d6:	460c      	mov	r4, r1
	vTaskSuspendAll();
    55d8:	4b14      	ldr	r3, [pc, #80]	; (562c <vTaskDelayUntil+0x9c>)
    55da:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    55dc:	4b12      	ldr	r3, [pc, #72]	; (5628 <vTaskDelayUntil+0x98>)
    55de:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
		xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    55e2:	682a      	ldr	r2, [r5, #0]
    55e4:	4414      	add	r4, r2
		if (xConstTickCount < *pxPreviousWakeTime) {
    55e6:	4290      	cmp	r0, r2
    55e8:	d214      	bcs.n	5614 <vTaskDelayUntil+0x84>
			if ((xTimeToWake < *pxPreviousWakeTime) && (xTimeToWake > xConstTickCount)) {
    55ea:	42a2      	cmp	r2, r4
    55ec:	d916      	bls.n	561c <vTaskDelayUntil+0x8c>
		*pxPreviousWakeTime = xTimeToWake;
    55ee:	602c      	str	r4, [r5, #0]
		if (xShouldDelay != pdFALSE) {
    55f0:	42a0      	cmp	r0, r4
    55f2:	d203      	bcs.n	55fc <vTaskDelayUntil+0x6c>
			prvAddCurrentTaskToDelayedList(xTimeToWake - xConstTickCount, pdFALSE);
    55f4:	2100      	movs	r1, #0
    55f6:	1a20      	subs	r0, r4, r0
    55f8:	4b0d      	ldr	r3, [pc, #52]	; (5630 <vTaskDelayUntil+0xa0>)
    55fa:	4798      	blx	r3
	xAlreadyYielded = xTaskResumeAll();
    55fc:	4b0d      	ldr	r3, [pc, #52]	; (5634 <vTaskDelayUntil+0xa4>)
    55fe:	4798      	blx	r3
	if (xAlreadyYielded == pdFALSE) {
    5600:	b980      	cbnz	r0, 5624 <vTaskDelayUntil+0x94>
		portYIELD_WITHIN_API();
    5602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5606:	4b0c      	ldr	r3, [pc, #48]	; (5638 <vTaskDelayUntil+0xa8>)
    5608:	601a      	str	r2, [r3, #0]
    560a:	f3bf 8f4f 	dsb	sy
    560e:	f3bf 8f6f 	isb	sy
}
    5612:	bd38      	pop	{r3, r4, r5, pc}
			if ((xTimeToWake < *pxPreviousWakeTime) || (xTimeToWake > xConstTickCount)) {
    5614:	42a2      	cmp	r2, r4
    5616:	d803      	bhi.n	5620 <vTaskDelayUntil+0x90>
    5618:	42a0      	cmp	r0, r4
    561a:	d301      	bcc.n	5620 <vTaskDelayUntil+0x90>
		*pxPreviousWakeTime = xTimeToWake;
    561c:	602c      	str	r4, [r5, #0]
    561e:	e7ed      	b.n	55fc <vTaskDelayUntil+0x6c>
    5620:	602c      	str	r4, [r5, #0]
    5622:	e7e7      	b.n	55f4 <vTaskDelayUntil+0x64>
    5624:	bd38      	pop	{r3, r4, r5, pc}
    5626:	bf00      	nop
    5628:	2000332c 	.word	0x2000332c
    562c:	0000533d 	.word	0x0000533d
    5630:	00005059 	.word	0x00005059
    5634:	00005485 	.word	0x00005485
    5638:	e000ed04 	.word	0xe000ed04

0000563c <vTaskDelay>:
{
    563c:	b510      	push	{r4, lr}
	if (xTicksToDelay > (TickType_t)0U) {
    563e:	b1b0      	cbz	r0, 566e <vTaskDelay+0x32>
    5640:	4604      	mov	r4, r0
		configASSERT(uxSchedulerSuspended == 0);
    5642:	4b0f      	ldr	r3, [pc, #60]	; (5680 <vTaskDelay+0x44>)
    5644:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5648:	b143      	cbz	r3, 565c <vTaskDelay+0x20>
    564a:	f04f 0380 	mov.w	r3, #128	; 0x80
    564e:	f383 8811 	msr	BASEPRI, r3
    5652:	f3bf 8f6f 	isb	sy
    5656:	f3bf 8f4f 	dsb	sy
    565a:	e7fe      	b.n	565a <vTaskDelay+0x1e>
		vTaskSuspendAll();
    565c:	4b09      	ldr	r3, [pc, #36]	; (5684 <vTaskDelay+0x48>)
    565e:	4798      	blx	r3
			prvAddCurrentTaskToDelayedList(xTicksToDelay, pdFALSE);
    5660:	2100      	movs	r1, #0
    5662:	4620      	mov	r0, r4
    5664:	4b08      	ldr	r3, [pc, #32]	; (5688 <vTaskDelay+0x4c>)
    5666:	4798      	blx	r3
		xAlreadyYielded = xTaskResumeAll();
    5668:	4b08      	ldr	r3, [pc, #32]	; (568c <vTaskDelay+0x50>)
    566a:	4798      	blx	r3
	if (xAlreadyYielded == pdFALSE) {
    566c:	b938      	cbnz	r0, 567e <vTaskDelay+0x42>
		portYIELD_WITHIN_API();
    566e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5672:	4b07      	ldr	r3, [pc, #28]	; (5690 <vTaskDelay+0x54>)
    5674:	601a      	str	r2, [r3, #0]
    5676:	f3bf 8f4f 	dsb	sy
    567a:	f3bf 8f6f 	isb	sy
    567e:	bd10      	pop	{r4, pc}
    5680:	2000332c 	.word	0x2000332c
    5684:	0000533d 	.word	0x0000533d
    5688:	00005059 	.word	0x00005059
    568c:	00005485 	.word	0x00005485
    5690:	e000ed04 	.word	0xe000ed04

00005694 <vTaskSwitchContext>:
	if (uxSchedulerSuspended != (UBaseType_t)pdFALSE) {
    5694:	4b2c      	ldr	r3, [pc, #176]	; (5748 <vTaskSwitchContext+0xb4>)
    5696:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    569a:	bb8b      	cbnz	r3, 5700 <vTaskSwitchContext+0x6c>
{
    569c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
    569e:	4b2a      	ldr	r3, [pc, #168]	; (5748 <vTaskSwitchContext+0xb4>)
    56a0:	2200      	movs	r2, #0
    56a2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
		taskCHECK_FOR_STACK_OVERFLOW();
    56a6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    56aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    56ae:	6812      	ldr	r2, [r2, #0]
    56b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    56b2:	429a      	cmp	r2, r3
    56b4:	d807      	bhi.n	56c6 <vTaskSwitchContext+0x32>
    56b6:	4b24      	ldr	r3, [pc, #144]	; (5748 <vTaskSwitchContext+0xb4>)
    56b8:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
    56bc:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    56c0:	3134      	adds	r1, #52	; 0x34
    56c2:	4b22      	ldr	r3, [pc, #136]	; (574c <vTaskSwitchContext+0xb8>)
    56c4:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    56c6:	4a20      	ldr	r2, [pc, #128]	; (5748 <vTaskSwitchContext+0xb4>)
    56c8:	f8d2 30d4 	ldr.w	r3, [r2, #212]	; 0xd4
    56cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    56d0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    56d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    56d6:	b9c2      	cbnz	r2, 570a <vTaskSwitchContext+0x76>
    56d8:	b14b      	cbz	r3, 56ee <vTaskSwitchContext+0x5a>
    56da:	491b      	ldr	r1, [pc, #108]	; (5748 <vTaskSwitchContext+0xb4>)
    56dc:	3b01      	subs	r3, #1
    56de:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    56e2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    56e6:	6a92      	ldr	r2, [r2, #40]	; 0x28
    56e8:	b97a      	cbnz	r2, 570a <vTaskSwitchContext+0x76>
    56ea:	2b00      	cmp	r3, #0
    56ec:	d1f6      	bne.n	56dc <vTaskSwitchContext+0x48>
    56ee:	f04f 0380 	mov.w	r3, #128	; 0x80
    56f2:	f383 8811 	msr	BASEPRI, r3
    56f6:	f3bf 8f6f 	isb	sy
    56fa:	f3bf 8f4f 	dsb	sy
    56fe:	e7fe      	b.n	56fe <vTaskSwitchContext+0x6a>
		xYieldPending = pdTRUE;
    5700:	2201      	movs	r2, #1
    5702:	4b11      	ldr	r3, [pc, #68]	; (5748 <vTaskSwitchContext+0xb4>)
    5704:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    5708:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
    570a:	4a0f      	ldr	r2, [pc, #60]	; (5748 <vTaskSwitchContext+0xb4>)
    570c:	0099      	lsls	r1, r3, #2
    570e:	18c8      	adds	r0, r1, r3
    5710:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    5714:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    5716:	6864      	ldr	r4, [r4, #4]
    5718:	62c4      	str	r4, [r0, #44]	; 0x2c
    571a:	4419      	add	r1, r3
    571c:	4602      	mov	r2, r0
    571e:	3230      	adds	r2, #48	; 0x30
    5720:	4294      	cmp	r4, r2
    5722:	d00b      	beq.n	573c <vTaskSwitchContext+0xa8>
    5724:	4a08      	ldr	r2, [pc, #32]	; (5748 <vTaskSwitchContext+0xb4>)
    5726:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    572a:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    572e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    5730:	68c9      	ldr	r1, [r1, #12]
    5732:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
    5736:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    573a:	bd10      	pop	{r4, pc}
    573c:	6860      	ldr	r0, [r4, #4]
    573e:	4a02      	ldr	r2, [pc, #8]	; (5748 <vTaskSwitchContext+0xb4>)
    5740:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    5744:	62d0      	str	r0, [r2, #44]	; 0x2c
    5746:	e7ed      	b.n	5724 <vTaskSwitchContext+0x90>
    5748:	2000332c 	.word	0x2000332c
    574c:	000002d1 	.word	0x000002d1

00005750 <vTaskPlaceOnEventList>:
	configASSERT(pxEventList);
    5750:	b940      	cbnz	r0, 5764 <vTaskPlaceOnEventList+0x14>
    5752:	f04f 0380 	mov.w	r3, #128	; 0x80
    5756:	f383 8811 	msr	BASEPRI, r3
    575a:	f3bf 8f6f 	isb	sy
    575e:	f3bf 8f4f 	dsb	sy
    5762:	e7fe      	b.n	5762 <vTaskPlaceOnEventList+0x12>
{
    5764:	b510      	push	{r4, lr}
    5766:	460c      	mov	r4, r1
	vListInsert(pxEventList, &(pxCurrentTCB->xEventListItem));
    5768:	4b05      	ldr	r3, [pc, #20]	; (5780 <vTaskPlaceOnEventList+0x30>)
    576a:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    576e:	3118      	adds	r1, #24
    5770:	4b04      	ldr	r3, [pc, #16]	; (5784 <vTaskPlaceOnEventList+0x34>)
    5772:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
    5774:	2101      	movs	r1, #1
    5776:	4620      	mov	r0, r4
    5778:	4b03      	ldr	r3, [pc, #12]	; (5788 <vTaskPlaceOnEventList+0x38>)
    577a:	4798      	blx	r3
    577c:	bd10      	pop	{r4, pc}
    577e:	bf00      	nop
    5780:	2000332c 	.word	0x2000332c
    5784:	00004129 	.word	0x00004129
    5788:	00005059 	.word	0x00005059

0000578c <vTaskPlaceOnEventListRestricted>:
{
    578c:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxEventList);
    578e:	b180      	cbz	r0, 57b2 <vTaskPlaceOnEventListRestricted+0x26>
    5790:	4614      	mov	r4, r2
    5792:	460d      	mov	r5, r1
	vListInsertEnd(pxEventList, &(pxCurrentTCB->xEventListItem));
    5794:	4b0b      	ldr	r3, [pc, #44]	; (57c4 <vTaskPlaceOnEventListRestricted+0x38>)
    5796:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    579a:	3118      	adds	r1, #24
    579c:	4b0a      	ldr	r3, [pc, #40]	; (57c8 <vTaskPlaceOnEventListRestricted+0x3c>)
    579e:	4798      	blx	r3
		xTicksToWait = portMAX_DELAY;
    57a0:	2c00      	cmp	r4, #0
	prvAddCurrentTaskToDelayedList(xTicksToWait, xWaitIndefinitely);
    57a2:	4621      	mov	r1, r4
    57a4:	bf0c      	ite	eq
    57a6:	4628      	moveq	r0, r5
    57a8:	f04f 30ff 	movne.w	r0, #4294967295
    57ac:	4b07      	ldr	r3, [pc, #28]	; (57cc <vTaskPlaceOnEventListRestricted+0x40>)
    57ae:	4798      	blx	r3
    57b0:	bd38      	pop	{r3, r4, r5, pc}
    57b2:	f04f 0380 	mov.w	r3, #128	; 0x80
    57b6:	f383 8811 	msr	BASEPRI, r3
    57ba:	f3bf 8f6f 	isb	sy
    57be:	f3bf 8f4f 	dsb	sy
    57c2:	e7fe      	b.n	57c2 <vTaskPlaceOnEventListRestricted+0x36>
    57c4:	2000332c 	.word	0x2000332c
    57c8:	00004111 	.word	0x00004111
    57cc:	00005059 	.word	0x00005059

000057d0 <xTaskRemoveFromEventList>:
{
    57d0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxEventList);
    57d2:	68c3      	ldr	r3, [r0, #12]
    57d4:	68dc      	ldr	r4, [r3, #12]
	configASSERT(pxUnblockedTCB);
    57d6:	2c00      	cmp	r4, #0
    57d8:	d02a      	beq.n	5830 <xTaskRemoveFromEventList+0x60>
	(void)uxListRemove(&(pxUnblockedTCB->xEventListItem));
    57da:	f104 0518 	add.w	r5, r4, #24
    57de:	4628      	mov	r0, r5
    57e0:	4b1a      	ldr	r3, [pc, #104]	; (584c <xTaskRemoveFromEventList+0x7c>)
    57e2:	4798      	blx	r3
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    57e4:	4b1a      	ldr	r3, [pc, #104]	; (5850 <xTaskRemoveFromEventList+0x80>)
    57e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    57ea:	bb53      	cbnz	r3, 5842 <xTaskRemoveFromEventList+0x72>
		(void)uxListRemove(&(pxUnblockedTCB->xStateListItem));
    57ec:	1d25      	adds	r5, r4, #4
    57ee:	4628      	mov	r0, r5
    57f0:	4b16      	ldr	r3, [pc, #88]	; (584c <xTaskRemoveFromEventList+0x7c>)
    57f2:	4798      	blx	r3
		prvAddTaskToReadyList(pxUnblockedTCB);
    57f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    57f6:	4b16      	ldr	r3, [pc, #88]	; (5850 <xTaskRemoveFromEventList+0x80>)
    57f8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    57fc:	4298      	cmp	r0, r3
    57fe:	bf84      	itt	hi
    5800:	4b13      	ldrhi	r3, [pc, #76]	; (5850 <xTaskRemoveFromEventList+0x80>)
    5802:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5806:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    580a:	4629      	mov	r1, r5
    580c:	4b11      	ldr	r3, [pc, #68]	; (5854 <xTaskRemoveFromEventList+0x84>)
    580e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5812:	4b11      	ldr	r3, [pc, #68]	; (5858 <xTaskRemoveFromEventList+0x88>)
    5814:	4798      	blx	r3
	if (pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority) {
    5816:	4b0e      	ldr	r3, [pc, #56]	; (5850 <xTaskRemoveFromEventList+0x80>)
    5818:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    581c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    581e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5820:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
    5822:	bf83      	ittte	hi
    5824:	2001      	movhi	r0, #1
    5826:	4b0a      	ldrhi	r3, [pc, #40]	; (5850 <xTaskRemoveFromEventList+0x80>)
    5828:	f8c3 00e8 	strhi.w	r0, [r3, #232]	; 0xe8
		xReturn = pdFALSE;
    582c:	2000      	movls	r0, #0
}
    582e:	bd38      	pop	{r3, r4, r5, pc}
    5830:	f04f 0380 	mov.w	r3, #128	; 0x80
    5834:	f383 8811 	msr	BASEPRI, r3
    5838:	f3bf 8f6f 	isb	sy
    583c:	f3bf 8f4f 	dsb	sy
    5840:	e7fe      	b.n	5840 <xTaskRemoveFromEventList+0x70>
		vListInsertEnd(&(xPendingReadyList), &(pxUnblockedTCB->xEventListItem));
    5842:	4629      	mov	r1, r5
    5844:	4805      	ldr	r0, [pc, #20]	; (585c <xTaskRemoveFromEventList+0x8c>)
    5846:	4b04      	ldr	r3, [pc, #16]	; (5858 <xTaskRemoveFromEventList+0x88>)
    5848:	4798      	blx	r3
    584a:	e7e4      	b.n	5816 <xTaskRemoveFromEventList+0x46>
    584c:	0000415d 	.word	0x0000415d
    5850:	2000332c 	.word	0x2000332c
    5854:	20003354 	.word	0x20003354
    5858:	00004111 	.word	0x00004111
    585c:	20003340 	.word	0x20003340

00005860 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount  = xNumOfOverflows;
    5860:	4b03      	ldr	r3, [pc, #12]	; (5870 <vTaskInternalSetTimeOutState+0x10>)
    5862:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    5866:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    5868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    586c:	6043      	str	r3, [r0, #4]
    586e:	4770      	bx	lr
    5870:	2000332c 	.word	0x2000332c

00005874 <xTaskCheckForTimeOut>:
	configASSERT(pxTimeOut);
    5874:	b1f8      	cbz	r0, 58b6 <xTaskCheckForTimeOut+0x42>
{
    5876:	b570      	push	{r4, r5, r6, lr}
    5878:	4605      	mov	r5, r0
	configASSERT(pxTicksToWait);
    587a:	b329      	cbz	r1, 58c8 <xTaskCheckForTimeOut+0x54>
    587c:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
    587e:	4b1c      	ldr	r3, [pc, #112]	; (58f0 <xTaskCheckForTimeOut+0x7c>)
    5880:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    5882:	4b1c      	ldr	r3, [pc, #112]	; (58f4 <xTaskCheckForTimeOut+0x80>)
    5884:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
		const TickType_t xElapsedTime    = xConstTickCount - pxTimeOut->xTimeOnEntering;
    5888:	6869      	ldr	r1, [r5, #4]
		    if (*pxTicksToWait == portMAX_DELAY) {
    588a:	6823      	ldr	r3, [r4, #0]
    588c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5890:	d02a      	beq.n	58e8 <xTaskCheckForTimeOut+0x74>
		    if ((xNumOfOverflows != pxTimeOut->xOverflowCount)
    5892:	4818      	ldr	r0, [pc, #96]	; (58f4 <xTaskCheckForTimeOut+0x80>)
    5894:	f8d0 00e0 	ldr.w	r0, [r0, #224]	; 0xe0
    5898:	682e      	ldr	r6, [r5, #0]
    589a:	4286      	cmp	r6, r0
    589c:	d001      	beq.n	58a2 <xTaskCheckForTimeOut+0x2e>
		        && (xConstTickCount >= pxTimeOut->xTimeOnEntering)) /*lint !e525 Indentation preferred as is to make
    589e:	428a      	cmp	r2, r1
    58a0:	d224      	bcs.n	58ec <xTaskCheckForTimeOut+0x78>
		const TickType_t xElapsedTime    = xConstTickCount - pxTimeOut->xTimeOnEntering;
    58a2:	1a52      	subs	r2, r2, r1
		} else if (xElapsedTime < *pxTicksToWait) /*lint !e961 Explicit casting is only redundant with some compilers,
    58a4:	429a      	cmp	r2, r3
    58a6:	d318      	bcc.n	58da <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait = 0;
    58a8:	2300      	movs	r3, #0
    58aa:	6023      	str	r3, [r4, #0]
			xReturn        = pdTRUE;
    58ac:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
    58ae:	4b12      	ldr	r3, [pc, #72]	; (58f8 <xTaskCheckForTimeOut+0x84>)
    58b0:	4798      	blx	r3
}
    58b2:	4620      	mov	r0, r4
    58b4:	bd70      	pop	{r4, r5, r6, pc}
    58b6:	f04f 0380 	mov.w	r3, #128	; 0x80
    58ba:	f383 8811 	msr	BASEPRI, r3
    58be:	f3bf 8f6f 	isb	sy
    58c2:	f3bf 8f4f 	dsb	sy
    58c6:	e7fe      	b.n	58c6 <xTaskCheckForTimeOut+0x52>
    58c8:	f04f 0380 	mov.w	r3, #128	; 0x80
    58cc:	f383 8811 	msr	BASEPRI, r3
    58d0:	f3bf 8f6f 	isb	sy
    58d4:	f3bf 8f4f 	dsb	sy
    58d8:	e7fe      	b.n	58d8 <xTaskCheckForTimeOut+0x64>
			*pxTicksToWait -= xElapsedTime;
    58da:	1a9b      	subs	r3, r3, r2
    58dc:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState(pxTimeOut);
    58de:	4628      	mov	r0, r5
    58e0:	4b06      	ldr	r3, [pc, #24]	; (58fc <xTaskCheckForTimeOut+0x88>)
    58e2:	4798      	blx	r3
			xReturn = pdFALSE;
    58e4:	2400      	movs	r4, #0
    58e6:	e7e2      	b.n	58ae <xTaskCheckForTimeOut+0x3a>
			xReturn = pdFALSE;
    58e8:	2400      	movs	r4, #0
    58ea:	e7e0      	b.n	58ae <xTaskCheckForTimeOut+0x3a>
			xReturn = pdTRUE;
    58ec:	2401      	movs	r4, #1
    58ee:	e7de      	b.n	58ae <xTaskCheckForTimeOut+0x3a>
    58f0:	00004255 	.word	0x00004255
    58f4:	2000332c 	.word	0x2000332c
    58f8:	00004299 	.word	0x00004299
    58fc:	00005861 	.word	0x00005861

00005900 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
    5900:	2201      	movs	r2, #1
    5902:	4b02      	ldr	r3, [pc, #8]	; (590c <vTaskMissedYield+0xc>)
    5904:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    5908:	4770      	bx	lr
    590a:	bf00      	nop
    590c:	2000332c 	.word	0x2000332c

00005910 <xTaskGetSchedulerState>:
	if (xSchedulerRunning == pdFALSE) {
    5910:	4b06      	ldr	r3, [pc, #24]	; (592c <xTaskGetSchedulerState+0x1c>)
    5912:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    5916:	b13b      	cbz	r3, 5928 <xTaskGetSchedulerState+0x18>
		if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    5918:	4b04      	ldr	r3, [pc, #16]	; (592c <xTaskGetSchedulerState+0x1c>)
    591a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
			xReturn = taskSCHEDULER_SUSPENDED;
    591e:	2b00      	cmp	r3, #0
    5920:	bf0c      	ite	eq
    5922:	2002      	moveq	r0, #2
    5924:	2000      	movne	r0, #0
    5926:	4770      	bx	lr
		xReturn = taskSCHEDULER_NOT_STARTED;
    5928:	2001      	movs	r0, #1
}
    592a:	4770      	bx	lr
    592c:	2000332c 	.word	0x2000332c

00005930 <xTaskPriorityInherit>:
	if (pxMutexHolder != NULL) {
    5930:	2800      	cmp	r0, #0
    5932:	d045      	beq.n	59c0 <xTaskPriorityInherit+0x90>
{
    5934:	b538      	push	{r3, r4, r5, lr}
    5936:	4605      	mov	r5, r0
		if (pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority) {
    5938:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    593a:	4922      	ldr	r1, [pc, #136]	; (59c4 <xTaskPriorityInherit+0x94>)
    593c:	f8d1 1098 	ldr.w	r1, [r1, #152]	; 0x98
    5940:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    5942:	428a      	cmp	r2, r1
    5944:	d232      	bcs.n	59ac <xTaskPriorityInherit+0x7c>
			if ((listGET_LIST_ITEM_VALUE(&(pxMutexHolderTCB->xEventListItem)) & taskEVENT_LIST_ITEM_VALUE_IN_USE)
    5946:	6981      	ldr	r1, [r0, #24]
    5948:	2900      	cmp	r1, #0
    594a:	db06      	blt.n	595a <xTaskPriorityInherit+0x2a>
				listSET_LIST_ITEM_VALUE(
    594c:	491d      	ldr	r1, [pc, #116]	; (59c4 <xTaskPriorityInherit+0x94>)
    594e:	f8d1 1098 	ldr.w	r1, [r1, #152]	; 0x98
    5952:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    5954:	f1c1 0105 	rsb	r1, r1, #5
    5958:	6181      	str	r1, [r0, #24]
			if (listIS_CONTAINED_WITHIN(&(pxReadyTasksLists[pxMutexHolderTCB->uxPriority]),
    595a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    595e:	491a      	ldr	r1, [pc, #104]	; (59c8 <xTaskPriorityInherit+0x98>)
    5960:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    5964:	6969      	ldr	r1, [r5, #20]
    5966:	4291      	cmp	r1, r2
    5968:	d006      	beq.n	5978 <xTaskPriorityInherit+0x48>
				pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    596a:	4a16      	ldr	r2, [pc, #88]	; (59c4 <xTaskPriorityInherit+0x94>)
    596c:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    5970:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    5972:	62ea      	str	r2, [r5, #44]	; 0x2c
			xReturn = pdTRUE;
    5974:	2001      	movs	r0, #1
    5976:	bd38      	pop	{r3, r4, r5, pc}
				if (uxListRemove(&(pxMutexHolderTCB->xStateListItem)) == (UBaseType_t)0) {
    5978:	1d2c      	adds	r4, r5, #4
    597a:	4620      	mov	r0, r4
    597c:	4b13      	ldr	r3, [pc, #76]	; (59cc <xTaskPriorityInherit+0x9c>)
    597e:	4798      	blx	r3
				pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    5980:	4b10      	ldr	r3, [pc, #64]	; (59c4 <xTaskPriorityInherit+0x94>)
    5982:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    5986:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
    5988:	62e8      	str	r0, [r5, #44]	; 0x2c
				prvAddTaskToReadyList(pxMutexHolderTCB);
    598a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    598e:	4298      	cmp	r0, r3
    5990:	bf84      	itt	hi
    5992:	4b0c      	ldrhi	r3, [pc, #48]	; (59c4 <xTaskPriorityInherit+0x94>)
    5994:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5998:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    599c:	4621      	mov	r1, r4
    599e:	4b0a      	ldr	r3, [pc, #40]	; (59c8 <xTaskPriorityInherit+0x98>)
    59a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    59a4:	4b0a      	ldr	r3, [pc, #40]	; (59d0 <xTaskPriorityInherit+0xa0>)
    59a6:	4798      	blx	r3
			xReturn = pdTRUE;
    59a8:	2001      	movs	r0, #1
    59aa:	bd38      	pop	{r3, r4, r5, pc}
			if (pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority) {
    59ac:	4a05      	ldr	r2, [pc, #20]	; (59c4 <xTaskPriorityInherit+0x94>)
    59ae:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    59b2:	6c40      	ldr	r0, [r0, #68]	; 0x44
    59b4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    59b6:	4298      	cmp	r0, r3
    59b8:	bf2c      	ite	cs
    59ba:	2000      	movcs	r0, #0
    59bc:	2001      	movcc	r0, #1
    59be:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t   xReturn          = pdFALSE;
    59c0:	2000      	movs	r0, #0
	return xReturn;
    59c2:	4770      	bx	lr
    59c4:	2000332c 	.word	0x2000332c
    59c8:	20003354 	.word	0x20003354
    59cc:	0000415d 	.word	0x0000415d
    59d0:	00004111 	.word	0x00004111

000059d4 <xTaskPriorityDisinherit>:
	if (pxMutexHolder != NULL) {
    59d4:	2800      	cmp	r0, #0
    59d6:	d03c      	beq.n	5a52 <xTaskPriorityDisinherit+0x7e>
{
    59d8:	b538      	push	{r3, r4, r5, lr}
    59da:	4604      	mov	r4, r0
		configASSERT(pxTCB == pxCurrentTCB);
    59dc:	4a20      	ldr	r2, [pc, #128]	; (5a60 <xTaskPriorityDisinherit+0x8c>)
    59de:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    59e2:	4290      	cmp	r0, r2
    59e4:	d008      	beq.n	59f8 <xTaskPriorityDisinherit+0x24>
    59e6:	f04f 0380 	mov.w	r3, #128	; 0x80
    59ea:	f383 8811 	msr	BASEPRI, r3
    59ee:	f3bf 8f6f 	isb	sy
    59f2:	f3bf 8f4f 	dsb	sy
    59f6:	e7fe      	b.n	59f6 <xTaskPriorityDisinherit+0x22>
		configASSERT(pxTCB->uxMutexesHeld);
    59f8:	6c82      	ldr	r2, [r0, #72]	; 0x48
    59fa:	b942      	cbnz	r2, 5a0e <xTaskPriorityDisinherit+0x3a>
    59fc:	f04f 0380 	mov.w	r3, #128	; 0x80
    5a00:	f383 8811 	msr	BASEPRI, r3
    5a04:	f3bf 8f6f 	isb	sy
    5a08:	f3bf 8f4f 	dsb	sy
    5a0c:	e7fe      	b.n	5a0c <xTaskPriorityDisinherit+0x38>
		(pxTCB->uxMutexesHeld)--;
    5a0e:	3a01      	subs	r2, #1
    5a10:	6482      	str	r2, [r0, #72]	; 0x48
		if (pxTCB->uxPriority != pxTCB->uxBasePriority) {
    5a12:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    5a14:	6c61      	ldr	r1, [r4, #68]	; 0x44
    5a16:	4288      	cmp	r0, r1
    5a18:	d01d      	beq.n	5a56 <xTaskPriorityDisinherit+0x82>
			if (pxTCB->uxMutexesHeld == (UBaseType_t)0) {
    5a1a:	b9f2      	cbnz	r2, 5a5a <xTaskPriorityDisinherit+0x86>
				if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
    5a1c:	1d25      	adds	r5, r4, #4
    5a1e:	4628      	mov	r0, r5
    5a20:	4b10      	ldr	r3, [pc, #64]	; (5a64 <xTaskPriorityDisinherit+0x90>)
    5a22:	4798      	blx	r3
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    5a24:	6c60      	ldr	r0, [r4, #68]	; 0x44
    5a26:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE(
    5a28:	f1c0 0305 	rsb	r3, r0, #5
    5a2c:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyList(pxTCB);
    5a2e:	4b0c      	ldr	r3, [pc, #48]	; (5a60 <xTaskPriorityDisinherit+0x8c>)
    5a30:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5a34:	4298      	cmp	r0, r3
    5a36:	bf84      	itt	hi
    5a38:	4b09      	ldrhi	r3, [pc, #36]	; (5a60 <xTaskPriorityDisinherit+0x8c>)
    5a3a:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5a3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5a42:	4629      	mov	r1, r5
    5a44:	4b08      	ldr	r3, [pc, #32]	; (5a68 <xTaskPriorityDisinherit+0x94>)
    5a46:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5a4a:	4b08      	ldr	r3, [pc, #32]	; (5a6c <xTaskPriorityDisinherit+0x98>)
    5a4c:	4798      	blx	r3
				xReturn = pdTRUE;
    5a4e:	2001      	movs	r0, #1
    5a50:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t   xReturn = pdFALSE;
    5a52:	2000      	movs	r0, #0
    5a54:	4770      	bx	lr
    5a56:	2000      	movs	r0, #0
    5a58:	bd38      	pop	{r3, r4, r5, pc}
    5a5a:	2000      	movs	r0, #0
}
    5a5c:	bd38      	pop	{r3, r4, r5, pc}
    5a5e:	bf00      	nop
    5a60:	2000332c 	.word	0x2000332c
    5a64:	0000415d 	.word	0x0000415d
    5a68:	20003354 	.word	0x20003354
    5a6c:	00004111 	.word	0x00004111

00005a70 <vTaskPriorityDisinheritAfterTimeout>:
	if (pxMutexHolder != NULL) {
    5a70:	2800      	cmp	r0, #0
    5a72:	d049      	beq.n	5b08 <vTaskPriorityDisinheritAfterTimeout+0x98>
{
    5a74:	b538      	push	{r3, r4, r5, lr}
    5a76:	4604      	mov	r4, r0
		configASSERT(pxTCB->uxMutexesHeld);
    5a78:	6c80      	ldr	r0, [r0, #72]	; 0x48
    5a7a:	b940      	cbnz	r0, 5a8e <vTaskPriorityDisinheritAfterTimeout+0x1e>
    5a7c:	f04f 0380 	mov.w	r3, #128	; 0x80
    5a80:	f383 8811 	msr	BASEPRI, r3
    5a84:	f3bf 8f6f 	isb	sy
    5a88:	f3bf 8f4f 	dsb	sy
    5a8c:	e7fe      	b.n	5a8c <vTaskPriorityDisinheritAfterTimeout+0x1c>
    5a8e:	6c62      	ldr	r2, [r4, #68]	; 0x44
    5a90:	428a      	cmp	r2, r1
    5a92:	bf38      	it	cc
    5a94:	460a      	movcc	r2, r1
		if (pxTCB->uxPriority != uxPriorityToUse) {
    5a96:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    5a98:	4291      	cmp	r1, r2
    5a9a:	d001      	beq.n	5aa0 <vTaskPriorityDisinheritAfterTimeout+0x30>
			if (pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld) {
    5a9c:	2801      	cmp	r0, #1
    5a9e:	d000      	beq.n	5aa2 <vTaskPriorityDisinheritAfterTimeout+0x32>
    5aa0:	bd38      	pop	{r3, r4, r5, pc}
				configASSERT(pxTCB != pxCurrentTCB);
    5aa2:	481a      	ldr	r0, [pc, #104]	; (5b0c <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    5aa4:	f8d0 0098 	ldr.w	r0, [r0, #152]	; 0x98
    5aa8:	4284      	cmp	r4, r0
    5aaa:	d108      	bne.n	5abe <vTaskPriorityDisinheritAfterTimeout+0x4e>
    5aac:	f04f 0380 	mov.w	r3, #128	; 0x80
    5ab0:	f383 8811 	msr	BASEPRI, r3
    5ab4:	f3bf 8f6f 	isb	sy
    5ab8:	f3bf 8f4f 	dsb	sy
    5abc:	e7fe      	b.n	5abc <vTaskPriorityDisinheritAfterTimeout+0x4c>
				pxTCB->uxPriority     = uxPriorityToUse;
    5abe:	62e2      	str	r2, [r4, #44]	; 0x2c
				if ((listGET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem)) & taskEVENT_LIST_ITEM_VALUE_IN_USE) == 0UL) {
    5ac0:	69a0      	ldr	r0, [r4, #24]
    5ac2:	2800      	cmp	r0, #0
					listSET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem),
    5ac4:	bfa4      	itt	ge
    5ac6:	f1c2 0205 	rsbge	r2, r2, #5
    5aca:	61a2      	strge	r2, [r4, #24]
				if (listIS_CONTAINED_WITHIN(&(pxReadyTasksLists[uxPriorityUsedOnEntry]), &(pxTCB->xStateListItem))
    5acc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    5ad0:	4a0f      	ldr	r2, [pc, #60]	; (5b10 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
    5ad2:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    5ad6:	6962      	ldr	r2, [r4, #20]
    5ad8:	428a      	cmp	r2, r1
    5ada:	d1e1      	bne.n	5aa0 <vTaskPriorityDisinheritAfterTimeout+0x30>
					if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
    5adc:	1d25      	adds	r5, r4, #4
    5ade:	4628      	mov	r0, r5
    5ae0:	4b0c      	ldr	r3, [pc, #48]	; (5b14 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
    5ae2:	4798      	blx	r3
					prvAddTaskToReadyList(pxTCB);
    5ae4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    5ae6:	4b09      	ldr	r3, [pc, #36]	; (5b0c <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    5ae8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5aec:	4298      	cmp	r0, r3
    5aee:	bf84      	itt	hi
    5af0:	4b06      	ldrhi	r3, [pc, #24]	; (5b0c <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    5af2:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5af6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5afa:	4629      	mov	r1, r5
    5afc:	4b04      	ldr	r3, [pc, #16]	; (5b10 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
    5afe:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5b02:	4b05      	ldr	r3, [pc, #20]	; (5b18 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
    5b04:	4798      	blx	r3
}
    5b06:	e7cb      	b.n	5aa0 <vTaskPriorityDisinheritAfterTimeout+0x30>
    5b08:	4770      	bx	lr
    5b0a:	bf00      	nop
    5b0c:	2000332c 	.word	0x2000332c
    5b10:	20003354 	.word	0x20003354
    5b14:	0000415d 	.word	0x0000415d
    5b18:	00004111 	.word	0x00004111

00005b1c <pvTaskIncrementMutexHeldCount>:
	if (pxCurrentTCB != NULL) {
    5b1c:	4b06      	ldr	r3, [pc, #24]	; (5b38 <pvTaskIncrementMutexHeldCount+0x1c>)
    5b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5b22:	b12b      	cbz	r3, 5b30 <pvTaskIncrementMutexHeldCount+0x14>
		(pxCurrentTCB->uxMutexesHeld)++;
    5b24:	4b04      	ldr	r3, [pc, #16]	; (5b38 <pvTaskIncrementMutexHeldCount+0x1c>)
    5b26:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    5b2a:	6c93      	ldr	r3, [r2, #72]	; 0x48
    5b2c:	3301      	adds	r3, #1
    5b2e:	6493      	str	r3, [r2, #72]	; 0x48
	return pxCurrentTCB;
    5b30:	4b01      	ldr	r3, [pc, #4]	; (5b38 <pvTaskIncrementMutexHeldCount+0x1c>)
    5b32:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
}
    5b36:	4770      	bx	lr
    5b38:	2000332c 	.word	0x2000332c

00005b3c <xTaskNotifyWait>:
{
    5b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b3e:	4607      	mov	r7, r0
    5b40:	460d      	mov	r5, r1
    5b42:	4614      	mov	r4, r2
    5b44:	461e      	mov	r6, r3
	taskENTER_CRITICAL();
    5b46:	4b25      	ldr	r3, [pc, #148]	; (5bdc <xTaskNotifyWait+0xa0>)
    5b48:	4798      	blx	r3
		if (pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED) {
    5b4a:	4b25      	ldr	r3, [pc, #148]	; (5be0 <xTaskNotifyWait+0xa4>)
    5b4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5b50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    5b54:	b2db      	uxtb	r3, r3
    5b56:	2b02      	cmp	r3, #2
    5b58:	d00c      	beq.n	5b74 <xTaskNotifyWait+0x38>
			pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    5b5a:	4b21      	ldr	r3, [pc, #132]	; (5be0 <xTaskNotifyWait+0xa4>)
    5b5c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    5b60:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
    5b62:	ea20 0007 	bic.w	r0, r0, r7
    5b66:	64d0      	str	r0, [r2, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    5b68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5b6c:	2201      	movs	r2, #1
    5b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			if (xTicksToWait > (TickType_t)0) {
    5b72:	b9e6      	cbnz	r6, 5bae <xTaskNotifyWait+0x72>
	taskEXIT_CRITICAL();
    5b74:	4b1b      	ldr	r3, [pc, #108]	; (5be4 <xTaskNotifyWait+0xa8>)
    5b76:	4798      	blx	r3
	taskENTER_CRITICAL();
    5b78:	4b18      	ldr	r3, [pc, #96]	; (5bdc <xTaskNotifyWait+0xa0>)
    5b7a:	4798      	blx	r3
		if (pulNotificationValue != NULL) {
    5b7c:	b124      	cbz	r4, 5b88 <xTaskNotifyWait+0x4c>
			*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    5b7e:	4b18      	ldr	r3, [pc, #96]	; (5be0 <xTaskNotifyWait+0xa4>)
    5b80:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    5b86:	6023      	str	r3, [r4, #0]
		if (pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED) {
    5b88:	4b15      	ldr	r3, [pc, #84]	; (5be0 <xTaskNotifyWait+0xa4>)
    5b8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5b8e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    5b92:	b2db      	uxtb	r3, r3
    5b94:	2b02      	cmp	r3, #2
    5b96:	d017      	beq.n	5bc8 <xTaskNotifyWait+0x8c>
			xReturn = pdFALSE;
    5b98:	2400      	movs	r4, #0
		pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    5b9a:	4b11      	ldr	r3, [pc, #68]	; (5be0 <xTaskNotifyWait+0xa4>)
    5b9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5ba0:	2200      	movs	r2, #0
    5ba2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	taskEXIT_CRITICAL();
    5ba6:	4b0f      	ldr	r3, [pc, #60]	; (5be4 <xTaskNotifyWait+0xa8>)
    5ba8:	4798      	blx	r3
}
    5baa:	4620      	mov	r0, r4
    5bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
    5bae:	4611      	mov	r1, r2
    5bb0:	4630      	mov	r0, r6
    5bb2:	4b0d      	ldr	r3, [pc, #52]	; (5be8 <xTaskNotifyWait+0xac>)
    5bb4:	4798      	blx	r3
				portYIELD_WITHIN_API();
    5bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5bba:	4b0c      	ldr	r3, [pc, #48]	; (5bec <xTaskNotifyWait+0xb0>)
    5bbc:	601a      	str	r2, [r3, #0]
    5bbe:	f3bf 8f4f 	dsb	sy
    5bc2:	f3bf 8f6f 	isb	sy
    5bc6:	e7d5      	b.n	5b74 <xTaskNotifyWait+0x38>
			pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    5bc8:	4b05      	ldr	r3, [pc, #20]	; (5be0 <xTaskNotifyWait+0xa4>)
    5bca:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    5bce:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
    5bd0:	ea23 0505 	bic.w	r5, r3, r5
    5bd4:	64d5      	str	r5, [r2, #76]	; 0x4c
			xReturn = pdTRUE;
    5bd6:	2401      	movs	r4, #1
    5bd8:	e7df      	b.n	5b9a <xTaskNotifyWait+0x5e>
    5bda:	bf00      	nop
    5bdc:	00004255 	.word	0x00004255
    5be0:	2000332c 	.word	0x2000332c
    5be4:	00004299 	.word	0x00004299
    5be8:	00005059 	.word	0x00005059
    5bec:	e000ed04 	.word	0xe000ed04

00005bf0 <xTaskGenericNotifyFromISR>:
{
    5bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5bf4:	9e08      	ldr	r6, [sp, #32]
	configASSERT(xTaskToNotify);
    5bf6:	b310      	cbz	r0, 5c3e <xTaskGenericNotifyFromISR+0x4e>
    5bf8:	4604      	mov	r4, r0
    5bfa:	4699      	mov	r9, r3
    5bfc:	4617      	mov	r7, r2
    5bfe:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    5c00:	4b3e      	ldr	r3, [pc, #248]	; (5cfc <xTaskGenericNotifyFromISR+0x10c>)
    5c02:	4798      	blx	r3
	__asm volatile("	mrs %0, basepri											\n"
    5c04:	f3ef 8511 	mrs	r5, BASEPRI
    5c08:	f04f 0380 	mov.w	r3, #128	; 0x80
    5c0c:	f383 8811 	msr	BASEPRI, r3
    5c10:	f3bf 8f6f 	isb	sy
    5c14:	f3bf 8f4f 	dsb	sy
		if (pulPreviousNotificationValue != NULL) {
    5c18:	f1b9 0f00 	cmp.w	r9, #0
    5c1c:	d002      	beq.n	5c24 <xTaskGenericNotifyFromISR+0x34>
			*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    5c1e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    5c20:	f8c9 3000 	str.w	r3, [r9]
		ucOriginalNotifyState = pxTCB->ucNotifyState;
    5c24:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
    5c28:	b2db      	uxtb	r3, r3
		pxTCB->ucNotifyState  = taskNOTIFICATION_RECEIVED;
    5c2a:	2202      	movs	r2, #2
    5c2c:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
		switch (eAction) {
    5c30:	1e7a      	subs	r2, r7, #1
    5c32:	2a03      	cmp	r2, #3
    5c34:	d810      	bhi.n	5c58 <xTaskGenericNotifyFromISR+0x68>
    5c36:	e8df f002 	tbb	[pc, r2]
    5c3a:	1c0b      	.short	0x1c0b
    5c3c:	2320      	.short	0x2320
	__asm volatile("	mov %0, %1												\n"
    5c3e:	f04f 0380 	mov.w	r3, #128	; 0x80
    5c42:	f383 8811 	msr	BASEPRI, r3
    5c46:	f3bf 8f6f 	isb	sy
    5c4a:	f3bf 8f4f 	dsb	sy
    5c4e:	e7fe      	b.n	5c4e <xTaskGenericNotifyFromISR+0x5e>
			pxTCB->ulNotifiedValue |= ulValue;
    5c50:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    5c52:	ea42 0208 	orr.w	r2, r2, r8
    5c56:	64e2      	str	r2, [r4, #76]	; 0x4c
		if (ucOriginalNotifyState == taskWAITING_NOTIFICATION) {
    5c58:	2b01      	cmp	r3, #1
    5c5a:	d147      	bne.n	5cec <xTaskGenericNotifyFromISR+0xfc>
			configASSERT(listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) == NULL);
    5c5c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5c5e:	b1a3      	cbz	r3, 5c8a <xTaskGenericNotifyFromISR+0x9a>
    5c60:	f04f 0380 	mov.w	r3, #128	; 0x80
    5c64:	f383 8811 	msr	BASEPRI, r3
    5c68:	f3bf 8f6f 	isb	sy
    5c6c:	f3bf 8f4f 	dsb	sy
    5c70:	e7fe      	b.n	5c70 <xTaskGenericNotifyFromISR+0x80>
			(pxTCB->ulNotifiedValue)++;
    5c72:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    5c74:	3201      	adds	r2, #1
    5c76:	64e2      	str	r2, [r4, #76]	; 0x4c
			break;
    5c78:	e7ee      	b.n	5c58 <xTaskGenericNotifyFromISR+0x68>
			pxTCB->ulNotifiedValue = ulValue;
    5c7a:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
			break;
    5c7e:	e7eb      	b.n	5c58 <xTaskGenericNotifyFromISR+0x68>
			if (ucOriginalNotifyState != taskNOTIFICATION_RECEIVED) {
    5c80:	2b02      	cmp	r3, #2
    5c82:	d031      	beq.n	5ce8 <xTaskGenericNotifyFromISR+0xf8>
				pxTCB->ulNotifiedValue = ulValue;
    5c84:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
    5c88:	e7e6      	b.n	5c58 <xTaskGenericNotifyFromISR+0x68>
			if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    5c8a:	4b1d      	ldr	r3, [pc, #116]	; (5d00 <xTaskGenericNotifyFromISR+0x110>)
    5c8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5c90:	b9fb      	cbnz	r3, 5cd2 <xTaskGenericNotifyFromISR+0xe2>
				(void)uxListRemove(&(pxTCB->xStateListItem));
    5c92:	1d27      	adds	r7, r4, #4
    5c94:	4638      	mov	r0, r7
    5c96:	4b1b      	ldr	r3, [pc, #108]	; (5d04 <xTaskGenericNotifyFromISR+0x114>)
    5c98:	4798      	blx	r3
				prvAddTaskToReadyList(pxTCB);
    5c9a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    5c9c:	4b18      	ldr	r3, [pc, #96]	; (5d00 <xTaskGenericNotifyFromISR+0x110>)
    5c9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5ca2:	4298      	cmp	r0, r3
    5ca4:	bf84      	itt	hi
    5ca6:	4b16      	ldrhi	r3, [pc, #88]	; (5d00 <xTaskGenericNotifyFromISR+0x110>)
    5ca8:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5cac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5cb0:	4639      	mov	r1, r7
    5cb2:	4b15      	ldr	r3, [pc, #84]	; (5d08 <xTaskGenericNotifyFromISR+0x118>)
    5cb4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    5cb8:	4b14      	ldr	r3, [pc, #80]	; (5d0c <xTaskGenericNotifyFromISR+0x11c>)
    5cba:	4798      	blx	r3
			if (pxTCB->uxPriority > pxCurrentTCB->uxPriority) {
    5cbc:	4b10      	ldr	r3, [pc, #64]	; (5d00 <xTaskGenericNotifyFromISR+0x110>)
    5cbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5cc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5cc6:	429a      	cmp	r2, r3
    5cc8:	d915      	bls.n	5cf6 <xTaskGenericNotifyFromISR+0x106>
				if (pxHigherPriorityTaskWoken != NULL) {
    5cca:	b146      	cbz	r6, 5cde <xTaskGenericNotifyFromISR+0xee>
					*pxHigherPriorityTaskWoken = pdTRUE;
    5ccc:	2001      	movs	r0, #1
    5cce:	6030      	str	r0, [r6, #0]
    5cd0:	e00d      	b.n	5cee <xTaskGenericNotifyFromISR+0xfe>
				vListInsertEnd(&(xPendingReadyList), &(pxTCB->xEventListItem));
    5cd2:	f104 0118 	add.w	r1, r4, #24
    5cd6:	480e      	ldr	r0, [pc, #56]	; (5d10 <xTaskGenericNotifyFromISR+0x120>)
    5cd8:	4b0c      	ldr	r3, [pc, #48]	; (5d0c <xTaskGenericNotifyFromISR+0x11c>)
    5cda:	4798      	blx	r3
    5cdc:	e7ee      	b.n	5cbc <xTaskGenericNotifyFromISR+0xcc>
					xYieldPending = pdTRUE;
    5cde:	2001      	movs	r0, #1
    5ce0:	4b07      	ldr	r3, [pc, #28]	; (5d00 <xTaskGenericNotifyFromISR+0x110>)
    5ce2:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
    5ce6:	e002      	b.n	5cee <xTaskGenericNotifyFromISR+0xfe>
				xReturn = pdFAIL;
    5ce8:	2000      	movs	r0, #0
    5cea:	e000      	b.n	5cee <xTaskGenericNotifyFromISR+0xfe>
    5cec:	2001      	movs	r0, #1
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    5cee:	f385 8811 	msr	BASEPRI, r5
}
    5cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5cf6:	2001      	movs	r0, #1
    5cf8:	e7f9      	b.n	5cee <xTaskGenericNotifyFromISR+0xfe>
    5cfa:	bf00      	nop
    5cfc:	000044ad 	.word	0x000044ad
    5d00:	2000332c 	.word	0x2000332c
    5d04:	0000415d 	.word	0x0000415d
    5d08:	20003354 	.word	0x20003354
    5d0c:	00004111 	.word	0x00004111
    5d10:	20003340 	.word	0x20003340

00005d14 <prvInsertTimerInActiveList>:
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList(Timer_t *const pxTimer, const TickType_t xNextExpiryTime,
                                             const TickType_t xTimeNow, const TickType_t xCommandTime)
{
    5d14:	b508      	push	{r3, lr}
	BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xNextExpiryTime);
    5d16:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
    5d18:	6100      	str	r0, [r0, #16]

	if (xNextExpiryTime <= xTimeNow) {
    5d1a:	4291      	cmp	r1, r2
    5d1c:	d80c      	bhi.n	5d38 <prvInsertTimerInActiveList+0x24>
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if (((TickType_t)(xTimeNow - xCommandTime))
    5d1e:	1ad2      	subs	r2, r2, r3
    5d20:	6983      	ldr	r3, [r0, #24]
    5d22:	429a      	cmp	r2, r3
    5d24:	d301      	bcc.n	5d2a <prvInsertTimerInActiveList+0x16>
		    >= pxTimer->xTimerPeriodInTicks) /*lint !e961 MISRA exception as the casts are only redundant for some
		                                        ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    5d26:	2001      	movs	r0, #1
    5d28:	bd08      	pop	{r3, pc}
		} else {
			vListInsert(pxOverflowTimerList, &(pxTimer->xTimerListItem));
    5d2a:	1d01      	adds	r1, r0, #4
    5d2c:	4b09      	ldr	r3, [pc, #36]	; (5d54 <prvInsertTimerInActiveList+0x40>)
    5d2e:	6818      	ldr	r0, [r3, #0]
    5d30:	4b09      	ldr	r3, [pc, #36]	; (5d58 <prvInsertTimerInActiveList+0x44>)
    5d32:	4798      	blx	r3
	BaseType_t xProcessTimerNow = pdFALSE;
    5d34:	2000      	movs	r0, #0
    5d36:	bd08      	pop	{r3, pc}
		}
	} else {
		if ((xTimeNow < xCommandTime) && (xNextExpiryTime >= xCommandTime)) {
    5d38:	429a      	cmp	r2, r3
    5d3a:	d201      	bcs.n	5d40 <prvInsertTimerInActiveList+0x2c>
    5d3c:	4299      	cmp	r1, r3
    5d3e:	d206      	bcs.n	5d4e <prvInsertTimerInActiveList+0x3a>
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		} else {
			vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
    5d40:	1d01      	adds	r1, r0, #4
    5d42:	4b04      	ldr	r3, [pc, #16]	; (5d54 <prvInsertTimerInActiveList+0x40>)
    5d44:	6858      	ldr	r0, [r3, #4]
    5d46:	4b04      	ldr	r3, [pc, #16]	; (5d58 <prvInsertTimerInActiveList+0x44>)
    5d48:	4798      	blx	r3
	BaseType_t xProcessTimerNow = pdFALSE;
    5d4a:	2000      	movs	r0, #0
    5d4c:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
    5d4e:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
    5d50:	bd08      	pop	{r3, pc}
    5d52:	bf00      	nop
    5d54:	20003418 	.word	0x20003418
    5d58:	00004129 	.word	0x00004129

00005d5c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue(void)
{
    5d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5d5e:	4b0d      	ldr	r3, [pc, #52]	; (5d94 <prvCheckForValidListAndQueue+0x38>)
    5d60:	4798      	blx	r3
	{
		if (xTimerQueue == NULL) {
    5d62:	4b0d      	ldr	r3, [pc, #52]	; (5d98 <prvCheckForValidListAndQueue+0x3c>)
    5d64:	689b      	ldr	r3, [r3, #8]
    5d66:	b113      	cbz	r3, 5d6e <prvCheckForValidListAndQueue+0x12>
#endif /* configQUEUE_REGISTRY_SIZE */
		} else {
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5d68:	4b0c      	ldr	r3, [pc, #48]	; (5d9c <prvCheckForValidListAndQueue+0x40>)
    5d6a:	4798      	blx	r3
    5d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInitialise(&xActiveTimerList1);
    5d6e:	4c0a      	ldr	r4, [pc, #40]	; (5d98 <prvCheckForValidListAndQueue+0x3c>)
    5d70:	f104 060c 	add.w	r6, r4, #12
    5d74:	4630      	mov	r0, r6
    5d76:	4f0a      	ldr	r7, [pc, #40]	; (5da0 <prvCheckForValidListAndQueue+0x44>)
    5d78:	47b8      	blx	r7
			vListInitialise(&xActiveTimerList2);
    5d7a:	f104 0520 	add.w	r5, r4, #32
    5d7e:	4628      	mov	r0, r5
    5d80:	47b8      	blx	r7
			pxCurrentTimerList  = &xActiveTimerList1;
    5d82:	6066      	str	r6, [r4, #4]
			pxOverflowTimerList = &xActiveTimerList2;
    5d84:	6025      	str	r5, [r4, #0]
				xTimerQueue = xQueueCreate((UBaseType_t)configTIMER_QUEUE_LENGTH, sizeof(DaemonTaskMessage_t));
    5d86:	2200      	movs	r2, #0
    5d88:	210c      	movs	r1, #12
    5d8a:	2014      	movs	r0, #20
    5d8c:	4b05      	ldr	r3, [pc, #20]	; (5da4 <prvCheckForValidListAndQueue+0x48>)
    5d8e:	4798      	blx	r3
    5d90:	60a0      	str	r0, [r4, #8]
    5d92:	e7e9      	b.n	5d68 <prvCheckForValidListAndQueue+0xc>
    5d94:	00004255 	.word	0x00004255
    5d98:	20003418 	.word	0x20003418
    5d9c:	00004299 	.word	0x00004299
    5da0:	000040f5 	.word	0x000040f5
    5da4:	000048a9 	.word	0x000048a9

00005da8 <xTimerCreateTimerTask>:
{
    5da8:	b510      	push	{r4, lr}
    5daa:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
    5dac:	4b0d      	ldr	r3, [pc, #52]	; (5de4 <xTimerCreateTimerTask+0x3c>)
    5dae:	4798      	blx	r3
	if (xTimerQueue != NULL) {
    5db0:	4b0d      	ldr	r3, [pc, #52]	; (5de8 <xTimerCreateTimerTask+0x40>)
    5db2:	689b      	ldr	r3, [r3, #8]
    5db4:	b163      	cbz	r3, 5dd0 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate(prvTimerTask,
    5db6:	4b0d      	ldr	r3, [pc, #52]	; (5dec <xTimerCreateTimerTask+0x44>)
    5db8:	9301      	str	r3, [sp, #4]
    5dba:	2303      	movs	r3, #3
    5dbc:	9300      	str	r3, [sp, #0]
    5dbe:	2300      	movs	r3, #0
    5dc0:	2280      	movs	r2, #128	; 0x80
    5dc2:	490b      	ldr	r1, [pc, #44]	; (5df0 <xTimerCreateTimerTask+0x48>)
    5dc4:	480b      	ldr	r0, [pc, #44]	; (5df4 <xTimerCreateTimerTask+0x4c>)
    5dc6:	4c0c      	ldr	r4, [pc, #48]	; (5df8 <xTimerCreateTimerTask+0x50>)
    5dc8:	47a0      	blx	r4
	configASSERT(xReturn);
    5dca:	b108      	cbz	r0, 5dd0 <xTimerCreateTimerTask+0x28>
}
    5dcc:	b002      	add	sp, #8
    5dce:	bd10      	pop	{r4, pc}
	__asm volatile("	mov %0, %1												\n"
    5dd0:	f04f 0380 	mov.w	r3, #128	; 0x80
    5dd4:	f383 8811 	msr	BASEPRI, r3
    5dd8:	f3bf 8f6f 	isb	sy
    5ddc:	f3bf 8f4f 	dsb	sy
    5de0:	e7fe      	b.n	5de0 <xTimerCreateTimerTask+0x38>
    5de2:	bf00      	nop
    5de4:	00005d5d 	.word	0x00005d5d
    5de8:	20003418 	.word	0x20003418
    5dec:	2000344c 	.word	0x2000344c
    5df0:	00007f38 	.word	0x00007f38
    5df4:	00005f69 	.word	0x00005f69
    5df8:	000050d9 	.word	0x000050d9

00005dfc <xTimerCreate>:
{
    5dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5e00:	4680      	mov	r8, r0
    5e02:	460d      	mov	r5, r1
    5e04:	4617      	mov	r7, r2
    5e06:	461e      	mov	r6, r3
	pxNewTimer = (Timer_t *)pvPortMalloc(sizeof(Timer_t));
    5e08:	202c      	movs	r0, #44	; 0x2c
    5e0a:	4b0e      	ldr	r3, [pc, #56]	; (5e44 <xTimerCreate+0x48>)
    5e0c:	4798      	blx	r3
	if (pxNewTimer != NULL) {
    5e0e:	4604      	mov	r4, r0
    5e10:	b1a8      	cbz	r0, 5e3e <xTimerCreate+0x42>
	configASSERT((xTimerPeriodInTicks > 0));
    5e12:	b945      	cbnz	r5, 5e26 <xTimerCreate+0x2a>
    5e14:	f04f 0380 	mov.w	r3, #128	; 0x80
    5e18:	f383 8811 	msr	BASEPRI, r3
    5e1c:	f3bf 8f6f 	isb	sy
    5e20:	f3bf 8f4f 	dsb	sy
    5e24:	e7fe      	b.n	5e24 <xTimerCreate+0x28>
		prvCheckForValidListAndQueue();
    5e26:	4b08      	ldr	r3, [pc, #32]	; (5e48 <xTimerCreate+0x4c>)
    5e28:	4798      	blx	r3
		pxNewTimer->pcTimerName         = pcTimerName;
    5e2a:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    5e2e:	61a5      	str	r5, [r4, #24]
		pxNewTimer->uxAutoReload        = uxAutoReload;
    5e30:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pvTimerID           = pvTimerID;
    5e32:	6226      	str	r6, [r4, #32]
		pxNewTimer->pxCallbackFunction  = pxCallbackFunction;
    5e34:	9b06      	ldr	r3, [sp, #24]
    5e36:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem(&(pxNewTimer->xTimerListItem));
    5e38:	1d20      	adds	r0, r4, #4
    5e3a:	4b04      	ldr	r3, [pc, #16]	; (5e4c <xTimerCreate+0x50>)
    5e3c:	4798      	blx	r3
}
    5e3e:	4620      	mov	r0, r4
    5e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5e44:	00004505 	.word	0x00004505
    5e48:	00005d5d 	.word	0x00005d5d
    5e4c:	0000410b 	.word	0x0000410b

00005e50 <xTimerGenericCommand>:
	configASSERT(xTimer);
    5e50:	b1d8      	cbz	r0, 5e8a <xTimerGenericCommand+0x3a>
{
    5e52:	b530      	push	{r4, r5, lr}
    5e54:	b085      	sub	sp, #20
    5e56:	4615      	mov	r5, r2
    5e58:	4604      	mov	r4, r0
	if (xTimerQueue != NULL) {
    5e5a:	4a14      	ldr	r2, [pc, #80]	; (5eac <xTimerGenericCommand+0x5c>)
    5e5c:	6890      	ldr	r0, [r2, #8]
    5e5e:	b310      	cbz	r0, 5ea6 <xTimerGenericCommand+0x56>
    5e60:	461a      	mov	r2, r3
		xMessage.xMessageID                       = xCommandID;
    5e62:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    5e64:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer       = (Timer_t *)xTimer;
    5e66:	9403      	str	r4, [sp, #12]
		if (xCommandID < tmrFIRST_FROM_ISR_COMMAND) {
    5e68:	2905      	cmp	r1, #5
    5e6a:	dc17      	bgt.n	5e9c <xTimerGenericCommand+0x4c>
			if (xTaskGetSchedulerState() == taskSCHEDULER_RUNNING) {
    5e6c:	4b10      	ldr	r3, [pc, #64]	; (5eb0 <xTimerGenericCommand+0x60>)
    5e6e:	4798      	blx	r3
    5e70:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack(xTimerQueue, &xMessage, xTicksToWait);
    5e72:	f04f 0300 	mov.w	r3, #0
    5e76:	bf0c      	ite	eq
    5e78:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack(xTimerQueue, &xMessage, tmrNO_DELAY);
    5e7a:	461a      	movne	r2, r3
    5e7c:	a901      	add	r1, sp, #4
    5e7e:	480b      	ldr	r0, [pc, #44]	; (5eac <xTimerGenericCommand+0x5c>)
    5e80:	6880      	ldr	r0, [r0, #8]
    5e82:	4c0c      	ldr	r4, [pc, #48]	; (5eb4 <xTimerGenericCommand+0x64>)
    5e84:	47a0      	blx	r4
}
    5e86:	b005      	add	sp, #20
    5e88:	bd30      	pop	{r4, r5, pc}
    5e8a:	f04f 0380 	mov.w	r3, #128	; 0x80
    5e8e:	f383 8811 	msr	BASEPRI, r3
    5e92:	f3bf 8f6f 	isb	sy
    5e96:	f3bf 8f4f 	dsb	sy
    5e9a:	e7fe      	b.n	5e9a <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR(xTimerQueue, &xMessage, pxHigherPriorityTaskWoken);
    5e9c:	2300      	movs	r3, #0
    5e9e:	a901      	add	r1, sp, #4
    5ea0:	4c05      	ldr	r4, [pc, #20]	; (5eb8 <xTimerGenericCommand+0x68>)
    5ea2:	47a0      	blx	r4
    5ea4:	e7ef      	b.n	5e86 <xTimerGenericCommand+0x36>
	BaseType_t          xReturn = pdFAIL;
    5ea6:	2000      	movs	r0, #0
	return xReturn;
    5ea8:	e7ed      	b.n	5e86 <xTimerGenericCommand+0x36>
    5eaa:	bf00      	nop
    5eac:	20003418 	.word	0x20003418
    5eb0:	00005911 	.word	0x00005911
    5eb4:	00004901 	.word	0x00004901
    5eb8:	00004b09 	.word	0x00004b09

00005ebc <prvSampleTimeNow>:
{
    5ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5ec0:	b082      	sub	sp, #8
    5ec2:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
    5ec4:	4b23      	ldr	r3, [pc, #140]	; (5f54 <prvSampleTimeNow+0x98>)
    5ec6:	4798      	blx	r3
    5ec8:	4607      	mov	r7, r0
	if (xTimeNow < xLastTime) {
    5eca:	4b23      	ldr	r3, [pc, #140]	; (5f58 <prvSampleTimeNow+0x9c>)
    5ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5ece:	4298      	cmp	r0, r3
    5ed0:	d319      	bcc.n	5f06 <prvSampleTimeNow+0x4a>
		*pxTimerListsWereSwitched = pdFALSE;
    5ed2:	2300      	movs	r3, #0
    5ed4:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
    5ed8:	4b1f      	ldr	r3, [pc, #124]	; (5f58 <prvSampleTimeNow+0x9c>)
    5eda:	639f      	str	r7, [r3, #56]	; 0x38
}
    5edc:	4638      	mov	r0, r7
    5ede:	b002      	add	sp, #8
    5ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				    = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
    5ee4:	2100      	movs	r1, #0
    5ee6:	9100      	str	r1, [sp, #0]
    5ee8:	460b      	mov	r3, r1
    5eea:	4652      	mov	r2, sl
    5eec:	4620      	mov	r0, r4
    5eee:	4c1b      	ldr	r4, [pc, #108]	; (5f5c <prvSampleTimeNow+0xa0>)
    5ef0:	47a0      	blx	r4
				configASSERT(xResult);
    5ef2:	b950      	cbnz	r0, 5f0a <prvSampleTimeNow+0x4e>
    5ef4:	f04f 0380 	mov.w	r3, #128	; 0x80
    5ef8:	f383 8811 	msr	BASEPRI, r3
    5efc:	f3bf 8f6f 	isb	sy
    5f00:	f3bf 8f4f 	dsb	sy
    5f04:	e7fe      	b.n	5f04 <prvSampleTimeNow+0x48>
	while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
    5f06:	4d14      	ldr	r5, [pc, #80]	; (5f58 <prvSampleTimeNow+0x9c>)
		(void)uxListRemove(&(pxTimer->xTimerListItem));
    5f08:	4e15      	ldr	r6, [pc, #84]	; (5f60 <prvSampleTimeNow+0xa4>)
	while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
    5f0a:	686b      	ldr	r3, [r5, #4]
    5f0c:	681a      	ldr	r2, [r3, #0]
    5f0e:	b1c2      	cbz	r2, 5f42 <prvSampleTimeNow+0x86>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
    5f10:	68db      	ldr	r3, [r3, #12]
    5f12:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(pxCurrentTimerList);
    5f16:	68dc      	ldr	r4, [r3, #12]
		(void)uxListRemove(&(pxTimer->xTimerListItem));
    5f18:	f104 0904 	add.w	r9, r4, #4
    5f1c:	4648      	mov	r0, r9
    5f1e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    5f20:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5f22:	4620      	mov	r0, r4
    5f24:	4798      	blx	r3
		if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    5f26:	69e3      	ldr	r3, [r4, #28]
    5f28:	2b01      	cmp	r3, #1
    5f2a:	d1ee      	bne.n	5f0a <prvSampleTimeNow+0x4e>
			xReloadTime = (xNextExpireTime + pxTimer->xTimerPeriodInTicks);
    5f2c:	69a3      	ldr	r3, [r4, #24]
    5f2e:	4453      	add	r3, sl
			if (xReloadTime > xNextExpireTime) {
    5f30:	459a      	cmp	sl, r3
    5f32:	d2d7      	bcs.n	5ee4 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xReloadTime);
    5f34:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
    5f36:	6124      	str	r4, [r4, #16]
				vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
    5f38:	4649      	mov	r1, r9
    5f3a:	6868      	ldr	r0, [r5, #4]
    5f3c:	4b09      	ldr	r3, [pc, #36]	; (5f64 <prvSampleTimeNow+0xa8>)
    5f3e:	4798      	blx	r3
    5f40:	e7e3      	b.n	5f0a <prvSampleTimeNow+0x4e>
	pxCurrentTimerList  = pxOverflowTimerList;
    5f42:	4a05      	ldr	r2, [pc, #20]	; (5f58 <prvSampleTimeNow+0x9c>)
    5f44:	6811      	ldr	r1, [r2, #0]
    5f46:	6051      	str	r1, [r2, #4]
	pxOverflowTimerList = pxTemp;
    5f48:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
    5f4a:	2301      	movs	r3, #1
    5f4c:	f8c8 3000 	str.w	r3, [r8]
    5f50:	e7c2      	b.n	5ed8 <prvSampleTimeNow+0x1c>
    5f52:	bf00      	nop
    5f54:	00005351 	.word	0x00005351
    5f58:	20003418 	.word	0x20003418
    5f5c:	00005e51 	.word	0x00005e51
    5f60:	0000415d 	.word	0x0000415d
    5f64:	00004129 	.word	0x00004129

00005f68 <prvTimerTask>:
{
    5f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5f6c:	b086      	sub	sp, #24
	*pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
    5f6e:	4c65      	ldr	r4, [pc, #404]	; (6104 <prvTimerTask+0x19c>)
			(void)xTaskResumeAll();
    5f70:	4f65      	ldr	r7, [pc, #404]	; (6108 <prvTimerTask+0x1a0>)
					portYIELD_WITHIN_API();
    5f72:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 6128 <prvTimerTask+0x1c0>
	(void)uxListRemove(&(pxTimer->xTimerListItem));
    5f76:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 612c <prvTimerTask+0x1c4>
	*pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
    5f7a:	6863      	ldr	r3, [r4, #4]
    5f7c:	681a      	ldr	r2, [r3, #0]
	if (*pxListWasEmpty == pdFALSE) {
    5f7e:	b172      	cbz	r2, 5f9e <prvTimerTask+0x36>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
    5f80:	68db      	ldr	r3, [r3, #12]
    5f82:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
    5f84:	4b61      	ldr	r3, [pc, #388]	; (610c <prvTimerTask+0x1a4>)
    5f86:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5f88:	a803      	add	r0, sp, #12
    5f8a:	4b61      	ldr	r3, [pc, #388]	; (6110 <prvTimerTask+0x1a8>)
    5f8c:	4798      	blx	r3
    5f8e:	4606      	mov	r6, r0
		if (xTimerListsWereSwitched == pdFALSE) {
    5f90:	9b03      	ldr	r3, [sp, #12]
    5f92:	2b00      	cmp	r3, #0
    5f94:	d179      	bne.n	608a <prvTimerTask+0x122>
			if ((xListWasEmpty == pdFALSE) && (xNextExpireTime <= xTimeNow)) {
    5f96:	42a8      	cmp	r0, r5
    5f98:	d24a      	bcs.n	6030 <prvTimerTask+0xc8>
    5f9a:	2200      	movs	r2, #0
    5f9c:	e00e      	b.n	5fbc <prvTimerTask+0x54>
	vTaskSuspendAll();
    5f9e:	4b5b      	ldr	r3, [pc, #364]	; (610c <prvTimerTask+0x1a4>)
    5fa0:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5fa2:	a803      	add	r0, sp, #12
    5fa4:	4b5a      	ldr	r3, [pc, #360]	; (6110 <prvTimerTask+0x1a8>)
    5fa6:	4798      	blx	r3
    5fa8:	4606      	mov	r6, r0
		if (xTimerListsWereSwitched == pdFALSE) {
    5faa:	9b03      	ldr	r3, [sp, #12]
    5fac:	2b00      	cmp	r3, #0
    5fae:	d16c      	bne.n	608a <prvTimerTask+0x122>
					xListWasEmpty = listLIST_IS_EMPTY(pxOverflowTimerList);
    5fb0:	6823      	ldr	r3, [r4, #0]
    5fb2:	681a      	ldr	r2, [r3, #0]
    5fb4:	fab2 f282 	clz	r2, r2
    5fb8:	0952      	lsrs	r2, r2, #5
    5fba:	2500      	movs	r5, #0
				vQueueWaitForMessageRestricted(xTimerQueue, (xNextExpireTime - xTimeNow), xListWasEmpty);
    5fbc:	1ba9      	subs	r1, r5, r6
    5fbe:	68a0      	ldr	r0, [r4, #8]
    5fc0:	4b54      	ldr	r3, [pc, #336]	; (6114 <prvTimerTask+0x1ac>)
    5fc2:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    5fc4:	47b8      	blx	r7
    5fc6:	b938      	cbnz	r0, 5fd8 <prvTimerTask+0x70>
					portYIELD_WITHIN_API();
    5fc8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5fcc:	f8c9 3000 	str.w	r3, [r9]
    5fd0:	f3bf 8f4f 	dsb	sy
    5fd4:	f3bf 8f6f 	isb	sy
	while (xQueueReceive(xTimerQueue, &xMessage, tmrNO_DELAY)
    5fd8:	4d4f      	ldr	r5, [pc, #316]	; (6118 <prvTimerTask+0x1b0>)
    5fda:	2200      	movs	r2, #0
    5fdc:	a903      	add	r1, sp, #12
    5fde:	68a0      	ldr	r0, [r4, #8]
    5fe0:	47a8      	blx	r5
    5fe2:	2800      	cmp	r0, #0
    5fe4:	d0c9      	beq.n	5f7a <prvTimerTask+0x12>
		if (xMessage.xMessageID >= (BaseType_t)0) {
    5fe6:	9b03      	ldr	r3, [sp, #12]
    5fe8:	2b00      	cmp	r3, #0
    5fea:	dbf6      	blt.n	5fda <prvTimerTask+0x72>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    5fec:	9e05      	ldr	r6, [sp, #20]
			if (listIS_CONTAINED_WITHIN(NULL, &(pxTimer->xTimerListItem))
    5fee:	6973      	ldr	r3, [r6, #20]
    5ff0:	b10b      	cbz	r3, 5ff6 <prvTimerTask+0x8e>
				(void)uxListRemove(&(pxTimer->xTimerListItem));
    5ff2:	1d30      	adds	r0, r6, #4
    5ff4:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5ff6:	a802      	add	r0, sp, #8
    5ff8:	4b45      	ldr	r3, [pc, #276]	; (6110 <prvTimerTask+0x1a8>)
    5ffa:	4798      	blx	r3
			switch (xMessage.xMessageID) {
    5ffc:	9b03      	ldr	r3, [sp, #12]
    5ffe:	2b09      	cmp	r3, #9
    6000:	d8eb      	bhi.n	5fda <prvTimerTask+0x72>
    6002:	a201      	add	r2, pc, #4	; (adr r2, 6008 <prvTimerTask+0xa0>)
    6004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    6008:	0000608f 	.word	0x0000608f
    600c:	0000608f 	.word	0x0000608f
    6010:	0000608f 	.word	0x0000608f
    6014:	00005fdb 	.word	0x00005fdb
    6018:	000060d7 	.word	0x000060d7
    601c:	000060fd 	.word	0x000060fd
    6020:	0000608f 	.word	0x0000608f
    6024:	0000608f 	.word	0x0000608f
    6028:	00005fdb 	.word	0x00005fdb
    602c:	000060d7 	.word	0x000060d7
				(void)xTaskResumeAll();
    6030:	47b8      	blx	r7
	Timer_t *const pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(pxCurrentTimerList);
    6032:	6863      	ldr	r3, [r4, #4]
    6034:	68db      	ldr	r3, [r3, #12]
    6036:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	(void)uxListRemove(&(pxTimer->xTimerListItem));
    603a:	f10a 0004 	add.w	r0, sl, #4
    603e:	47c0      	blx	r8
	if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    6040:	f8da 301c 	ldr.w	r3, [sl, #28]
    6044:	2b01      	cmp	r3, #1
    6046:	d004      	beq.n	6052 <prvTimerTask+0xea>
	pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    6048:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
    604c:	4650      	mov	r0, sl
    604e:	4798      	blx	r3
    6050:	e7c2      	b.n	5fd8 <prvTimerTask+0x70>
		if (prvInsertTimerInActiveList(
    6052:	f8da 1018 	ldr.w	r1, [sl, #24]
    6056:	462b      	mov	r3, r5
    6058:	4632      	mov	r2, r6
    605a:	4429      	add	r1, r5
    605c:	4650      	mov	r0, sl
    605e:	4e2f      	ldr	r6, [pc, #188]	; (611c <prvTimerTask+0x1b4>)
    6060:	47b0      	blx	r6
    6062:	2800      	cmp	r0, #0
    6064:	d0f0      	beq.n	6048 <prvTimerTask+0xe0>
			xResult = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
    6066:	2100      	movs	r1, #0
    6068:	9100      	str	r1, [sp, #0]
    606a:	460b      	mov	r3, r1
    606c:	462a      	mov	r2, r5
    606e:	4650      	mov	r0, sl
    6070:	4d2b      	ldr	r5, [pc, #172]	; (6120 <prvTimerTask+0x1b8>)
    6072:	47a8      	blx	r5
			configASSERT(xResult);
    6074:	2800      	cmp	r0, #0
    6076:	d1e7      	bne.n	6048 <prvTimerTask+0xe0>
    6078:	f04f 0380 	mov.w	r3, #128	; 0x80
    607c:	f383 8811 	msr	BASEPRI, r3
    6080:	f3bf 8f6f 	isb	sy
    6084:	f3bf 8f4f 	dsb	sy
    6088:	e7fe      	b.n	6088 <prvTimerTask+0x120>
			(void)xTaskResumeAll();
    608a:	47b8      	blx	r7
    608c:	e7a4      	b.n	5fd8 <prvTimerTask+0x70>
				                               xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks,
    608e:	9d04      	ldr	r5, [sp, #16]
				if (prvInsertTimerInActiveList(pxTimer,
    6090:	69b1      	ldr	r1, [r6, #24]
    6092:	462b      	mov	r3, r5
    6094:	4602      	mov	r2, r0
    6096:	4429      	add	r1, r5
    6098:	4630      	mov	r0, r6
    609a:	4d20      	ldr	r5, [pc, #128]	; (611c <prvTimerTask+0x1b4>)
    609c:	47a8      	blx	r5
    609e:	2800      	cmp	r0, #0
    60a0:	d09a      	beq.n	5fd8 <prvTimerTask+0x70>
					pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    60a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    60a4:	4630      	mov	r0, r6
    60a6:	4798      	blx	r3
					if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    60a8:	69f3      	ldr	r3, [r6, #28]
    60aa:	2b01      	cmp	r3, #1
    60ac:	d194      	bne.n	5fd8 <prvTimerTask+0x70>
						xResult = xTimerGenericCommand(pxTimer,
    60ae:	69b2      	ldr	r2, [r6, #24]
    60b0:	2100      	movs	r1, #0
    60b2:	9100      	str	r1, [sp, #0]
    60b4:	460b      	mov	r3, r1
    60b6:	9804      	ldr	r0, [sp, #16]
    60b8:	4402      	add	r2, r0
    60ba:	4630      	mov	r0, r6
    60bc:	4d18      	ldr	r5, [pc, #96]	; (6120 <prvTimerTask+0x1b8>)
    60be:	47a8      	blx	r5
						configASSERT(xResult);
    60c0:	2800      	cmp	r0, #0
    60c2:	d189      	bne.n	5fd8 <prvTimerTask+0x70>
    60c4:	f04f 0380 	mov.w	r3, #128	; 0x80
    60c8:	f383 8811 	msr	BASEPRI, r3
    60cc:	f3bf 8f6f 	isb	sy
    60d0:	f3bf 8f4f 	dsb	sy
    60d4:	e7fe      	b.n	60d4 <prvTimerTask+0x16c>
				pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    60d6:	9904      	ldr	r1, [sp, #16]
    60d8:	61b1      	str	r1, [r6, #24]
				configASSERT((pxTimer->xTimerPeriodInTicks > 0));
    60da:	b131      	cbz	r1, 60ea <prvTimerTask+0x182>
				(void)prvInsertTimerInActiveList(
    60dc:	4603      	mov	r3, r0
    60de:	4602      	mov	r2, r0
    60e0:	4401      	add	r1, r0
    60e2:	4630      	mov	r0, r6
    60e4:	4d0d      	ldr	r5, [pc, #52]	; (611c <prvTimerTask+0x1b4>)
    60e6:	47a8      	blx	r5
    60e8:	e776      	b.n	5fd8 <prvTimerTask+0x70>
    60ea:	f04f 0380 	mov.w	r3, #128	; 0x80
    60ee:	f383 8811 	msr	BASEPRI, r3
    60f2:	f3bf 8f6f 	isb	sy
    60f6:	f3bf 8f4f 	dsb	sy
    60fa:	e7fe      	b.n	60fa <prvTimerTask+0x192>
				vPortFree(pxTimer);
    60fc:	4630      	mov	r0, r6
    60fe:	4b09      	ldr	r3, [pc, #36]	; (6124 <prvTimerTask+0x1bc>)
    6100:	4798      	blx	r3
    6102:	e769      	b.n	5fd8 <prvTimerTask+0x70>
    6104:	20003418 	.word	0x20003418
    6108:	00005485 	.word	0x00005485
    610c:	0000533d 	.word	0x0000533d
    6110:	00005ebd 	.word	0x00005ebd
    6114:	00004fa9 	.word	0x00004fa9
    6118:	00004c11 	.word	0x00004c11
    611c:	00005d15 	.word	0x00005d15
    6120:	00005e51 	.word	0x00005e51
    6124:	000045d9 	.word	0x000045d9
    6128:	e000ed04 	.word	0xe000ed04
    612c:	0000415d 	.word	0x0000415d

00006130 <__libc_init_array>:
    6130:	b570      	push	{r4, r5, r6, lr}
    6132:	4e0d      	ldr	r6, [pc, #52]	; (6168 <__libc_init_array+0x38>)
    6134:	4c0d      	ldr	r4, [pc, #52]	; (616c <__libc_init_array+0x3c>)
    6136:	1ba4      	subs	r4, r4, r6
    6138:	10a4      	asrs	r4, r4, #2
    613a:	2500      	movs	r5, #0
    613c:	42a5      	cmp	r5, r4
    613e:	d109      	bne.n	6154 <__libc_init_array+0x24>
    6140:	4e0b      	ldr	r6, [pc, #44]	; (6170 <__libc_init_array+0x40>)
    6142:	4c0c      	ldr	r4, [pc, #48]	; (6174 <__libc_init_array+0x44>)
    6144:	f001 ff46 	bl	7fd4 <_init>
    6148:	1ba4      	subs	r4, r4, r6
    614a:	10a4      	asrs	r4, r4, #2
    614c:	2500      	movs	r5, #0
    614e:	42a5      	cmp	r5, r4
    6150:	d105      	bne.n	615e <__libc_init_array+0x2e>
    6152:	bd70      	pop	{r4, r5, r6, pc}
    6154:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    6158:	4798      	blx	r3
    615a:	3501      	adds	r5, #1
    615c:	e7ee      	b.n	613c <__libc_init_array+0xc>
    615e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    6162:	4798      	blx	r3
    6164:	3501      	adds	r5, #1
    6166:	e7f2      	b.n	614e <__libc_init_array+0x1e>
    6168:	00007fe0 	.word	0x00007fe0
    616c:	00007fe0 	.word	0x00007fe0
    6170:	00007fe0 	.word	0x00007fe0
    6174:	00007fe4 	.word	0x00007fe4

00006178 <memcmp>:
    6178:	b510      	push	{r4, lr}
    617a:	3901      	subs	r1, #1
    617c:	4402      	add	r2, r0
    617e:	4290      	cmp	r0, r2
    6180:	d101      	bne.n	6186 <memcmp+0xe>
    6182:	2000      	movs	r0, #0
    6184:	bd10      	pop	{r4, pc}
    6186:	f810 3b01 	ldrb.w	r3, [r0], #1
    618a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    618e:	42a3      	cmp	r3, r4
    6190:	d0f5      	beq.n	617e <memcmp+0x6>
    6192:	1b18      	subs	r0, r3, r4
    6194:	bd10      	pop	{r4, pc}

00006196 <memcpy>:
    6196:	b510      	push	{r4, lr}
    6198:	1e43      	subs	r3, r0, #1
    619a:	440a      	add	r2, r1
    619c:	4291      	cmp	r1, r2
    619e:	d100      	bne.n	61a2 <memcpy+0xc>
    61a0:	bd10      	pop	{r4, pc}
    61a2:	f811 4b01 	ldrb.w	r4, [r1], #1
    61a6:	f803 4f01 	strb.w	r4, [r3, #1]!
    61aa:	e7f7      	b.n	619c <memcpy+0x6>

000061ac <memmove>:
    61ac:	4288      	cmp	r0, r1
    61ae:	b510      	push	{r4, lr}
    61b0:	eb01 0302 	add.w	r3, r1, r2
    61b4:	d803      	bhi.n	61be <memmove+0x12>
    61b6:	1e42      	subs	r2, r0, #1
    61b8:	4299      	cmp	r1, r3
    61ba:	d10c      	bne.n	61d6 <memmove+0x2a>
    61bc:	bd10      	pop	{r4, pc}
    61be:	4298      	cmp	r0, r3
    61c0:	d2f9      	bcs.n	61b6 <memmove+0xa>
    61c2:	1881      	adds	r1, r0, r2
    61c4:	1ad2      	subs	r2, r2, r3
    61c6:	42d3      	cmn	r3, r2
    61c8:	d100      	bne.n	61cc <memmove+0x20>
    61ca:	bd10      	pop	{r4, pc}
    61cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    61d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
    61d4:	e7f7      	b.n	61c6 <memmove+0x1a>
    61d6:	f811 4b01 	ldrb.w	r4, [r1], #1
    61da:	f802 4f01 	strb.w	r4, [r2, #1]!
    61de:	e7eb      	b.n	61b8 <memmove+0xc>

000061e0 <memset>:
    61e0:	4402      	add	r2, r0
    61e2:	4603      	mov	r3, r0
    61e4:	4293      	cmp	r3, r2
    61e6:	d100      	bne.n	61ea <memset+0xa>
    61e8:	4770      	bx	lr
    61ea:	f803 1b01 	strb.w	r1, [r3], #1
    61ee:	e7f9      	b.n	61e4 <memset+0x4>

000061f0 <_free_r>:
    61f0:	b538      	push	{r3, r4, r5, lr}
    61f2:	4605      	mov	r5, r0
    61f4:	2900      	cmp	r1, #0
    61f6:	d045      	beq.n	6284 <_free_r+0x94>
    61f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
    61fc:	1f0c      	subs	r4, r1, #4
    61fe:	2b00      	cmp	r3, #0
    6200:	bfb8      	it	lt
    6202:	18e4      	addlt	r4, r4, r3
    6204:	f000 f90b 	bl	641e <__malloc_lock>
    6208:	4a1f      	ldr	r2, [pc, #124]	; (6288 <_free_r+0x98>)
    620a:	6813      	ldr	r3, [r2, #0]
    620c:	4610      	mov	r0, r2
    620e:	b933      	cbnz	r3, 621e <_free_r+0x2e>
    6210:	6063      	str	r3, [r4, #4]
    6212:	6014      	str	r4, [r2, #0]
    6214:	4628      	mov	r0, r5
    6216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    621a:	f000 b901 	b.w	6420 <__malloc_unlock>
    621e:	42a3      	cmp	r3, r4
    6220:	d90c      	bls.n	623c <_free_r+0x4c>
    6222:	6821      	ldr	r1, [r4, #0]
    6224:	1862      	adds	r2, r4, r1
    6226:	4293      	cmp	r3, r2
    6228:	bf04      	itt	eq
    622a:	681a      	ldreq	r2, [r3, #0]
    622c:	685b      	ldreq	r3, [r3, #4]
    622e:	6063      	str	r3, [r4, #4]
    6230:	bf04      	itt	eq
    6232:	1852      	addeq	r2, r2, r1
    6234:	6022      	streq	r2, [r4, #0]
    6236:	6004      	str	r4, [r0, #0]
    6238:	e7ec      	b.n	6214 <_free_r+0x24>
    623a:	4613      	mov	r3, r2
    623c:	685a      	ldr	r2, [r3, #4]
    623e:	b10a      	cbz	r2, 6244 <_free_r+0x54>
    6240:	42a2      	cmp	r2, r4
    6242:	d9fa      	bls.n	623a <_free_r+0x4a>
    6244:	6819      	ldr	r1, [r3, #0]
    6246:	1858      	adds	r0, r3, r1
    6248:	42a0      	cmp	r0, r4
    624a:	d10b      	bne.n	6264 <_free_r+0x74>
    624c:	6820      	ldr	r0, [r4, #0]
    624e:	4401      	add	r1, r0
    6250:	1858      	adds	r0, r3, r1
    6252:	4282      	cmp	r2, r0
    6254:	6019      	str	r1, [r3, #0]
    6256:	d1dd      	bne.n	6214 <_free_r+0x24>
    6258:	6810      	ldr	r0, [r2, #0]
    625a:	6852      	ldr	r2, [r2, #4]
    625c:	605a      	str	r2, [r3, #4]
    625e:	4401      	add	r1, r0
    6260:	6019      	str	r1, [r3, #0]
    6262:	e7d7      	b.n	6214 <_free_r+0x24>
    6264:	d902      	bls.n	626c <_free_r+0x7c>
    6266:	230c      	movs	r3, #12
    6268:	602b      	str	r3, [r5, #0]
    626a:	e7d3      	b.n	6214 <_free_r+0x24>
    626c:	6820      	ldr	r0, [r4, #0]
    626e:	1821      	adds	r1, r4, r0
    6270:	428a      	cmp	r2, r1
    6272:	bf04      	itt	eq
    6274:	6811      	ldreq	r1, [r2, #0]
    6276:	6852      	ldreq	r2, [r2, #4]
    6278:	6062      	str	r2, [r4, #4]
    627a:	bf04      	itt	eq
    627c:	1809      	addeq	r1, r1, r0
    627e:	6021      	streq	r1, [r4, #0]
    6280:	605c      	str	r4, [r3, #4]
    6282:	e7c7      	b.n	6214 <_free_r+0x24>
    6284:	bd38      	pop	{r3, r4, r5, pc}
    6286:	bf00      	nop
    6288:	20003454 	.word	0x20003454

0000628c <_malloc_r>:
    628c:	b570      	push	{r4, r5, r6, lr}
    628e:	1ccd      	adds	r5, r1, #3
    6290:	f025 0503 	bic.w	r5, r5, #3
    6294:	3508      	adds	r5, #8
    6296:	2d0c      	cmp	r5, #12
    6298:	bf38      	it	cc
    629a:	250c      	movcc	r5, #12
    629c:	2d00      	cmp	r5, #0
    629e:	4606      	mov	r6, r0
    62a0:	db01      	blt.n	62a6 <_malloc_r+0x1a>
    62a2:	42a9      	cmp	r1, r5
    62a4:	d903      	bls.n	62ae <_malloc_r+0x22>
    62a6:	230c      	movs	r3, #12
    62a8:	6033      	str	r3, [r6, #0]
    62aa:	2000      	movs	r0, #0
    62ac:	bd70      	pop	{r4, r5, r6, pc}
    62ae:	f000 f8b6 	bl	641e <__malloc_lock>
    62b2:	4a23      	ldr	r2, [pc, #140]	; (6340 <_malloc_r+0xb4>)
    62b4:	6814      	ldr	r4, [r2, #0]
    62b6:	4621      	mov	r1, r4
    62b8:	b991      	cbnz	r1, 62e0 <_malloc_r+0x54>
    62ba:	4c22      	ldr	r4, [pc, #136]	; (6344 <_malloc_r+0xb8>)
    62bc:	6823      	ldr	r3, [r4, #0]
    62be:	b91b      	cbnz	r3, 62c8 <_malloc_r+0x3c>
    62c0:	4630      	mov	r0, r6
    62c2:	f000 f841 	bl	6348 <_sbrk_r>
    62c6:	6020      	str	r0, [r4, #0]
    62c8:	4629      	mov	r1, r5
    62ca:	4630      	mov	r0, r6
    62cc:	f000 f83c 	bl	6348 <_sbrk_r>
    62d0:	1c43      	adds	r3, r0, #1
    62d2:	d126      	bne.n	6322 <_malloc_r+0x96>
    62d4:	230c      	movs	r3, #12
    62d6:	6033      	str	r3, [r6, #0]
    62d8:	4630      	mov	r0, r6
    62da:	f000 f8a1 	bl	6420 <__malloc_unlock>
    62de:	e7e4      	b.n	62aa <_malloc_r+0x1e>
    62e0:	680b      	ldr	r3, [r1, #0]
    62e2:	1b5b      	subs	r3, r3, r5
    62e4:	d41a      	bmi.n	631c <_malloc_r+0x90>
    62e6:	2b0b      	cmp	r3, #11
    62e8:	d90f      	bls.n	630a <_malloc_r+0x7e>
    62ea:	600b      	str	r3, [r1, #0]
    62ec:	50cd      	str	r5, [r1, r3]
    62ee:	18cc      	adds	r4, r1, r3
    62f0:	4630      	mov	r0, r6
    62f2:	f000 f895 	bl	6420 <__malloc_unlock>
    62f6:	f104 000b 	add.w	r0, r4, #11
    62fa:	1d23      	adds	r3, r4, #4
    62fc:	f020 0007 	bic.w	r0, r0, #7
    6300:	1ac3      	subs	r3, r0, r3
    6302:	d01b      	beq.n	633c <_malloc_r+0xb0>
    6304:	425a      	negs	r2, r3
    6306:	50e2      	str	r2, [r4, r3]
    6308:	bd70      	pop	{r4, r5, r6, pc}
    630a:	428c      	cmp	r4, r1
    630c:	bf0d      	iteet	eq
    630e:	6863      	ldreq	r3, [r4, #4]
    6310:	684b      	ldrne	r3, [r1, #4]
    6312:	6063      	strne	r3, [r4, #4]
    6314:	6013      	streq	r3, [r2, #0]
    6316:	bf18      	it	ne
    6318:	460c      	movne	r4, r1
    631a:	e7e9      	b.n	62f0 <_malloc_r+0x64>
    631c:	460c      	mov	r4, r1
    631e:	6849      	ldr	r1, [r1, #4]
    6320:	e7ca      	b.n	62b8 <_malloc_r+0x2c>
    6322:	1cc4      	adds	r4, r0, #3
    6324:	f024 0403 	bic.w	r4, r4, #3
    6328:	42a0      	cmp	r0, r4
    632a:	d005      	beq.n	6338 <_malloc_r+0xac>
    632c:	1a21      	subs	r1, r4, r0
    632e:	4630      	mov	r0, r6
    6330:	f000 f80a 	bl	6348 <_sbrk_r>
    6334:	3001      	adds	r0, #1
    6336:	d0cd      	beq.n	62d4 <_malloc_r+0x48>
    6338:	6025      	str	r5, [r4, #0]
    633a:	e7d9      	b.n	62f0 <_malloc_r+0x64>
    633c:	bd70      	pop	{r4, r5, r6, pc}
    633e:	bf00      	nop
    6340:	20003454 	.word	0x20003454
    6344:	20003458 	.word	0x20003458

00006348 <_sbrk_r>:
    6348:	b538      	push	{r3, r4, r5, lr}
    634a:	4c06      	ldr	r4, [pc, #24]	; (6364 <_sbrk_r+0x1c>)
    634c:	2300      	movs	r3, #0
    634e:	4605      	mov	r5, r0
    6350:	4608      	mov	r0, r1
    6352:	6023      	str	r3, [r4, #0]
    6354:	f7fc fbae 	bl	2ab4 <_sbrk>
    6358:	1c43      	adds	r3, r0, #1
    635a:	d102      	bne.n	6362 <_sbrk_r+0x1a>
    635c:	6823      	ldr	r3, [r4, #0]
    635e:	b103      	cbz	r3, 6362 <_sbrk_r+0x1a>
    6360:	602b      	str	r3, [r5, #0]
    6362:	bd38      	pop	{r3, r4, r5, pc}
    6364:	20003e74 	.word	0x20003e74

00006368 <siprintf>:
    6368:	b40e      	push	{r1, r2, r3}
    636a:	b500      	push	{lr}
    636c:	b09c      	sub	sp, #112	; 0x70
    636e:	f44f 7102 	mov.w	r1, #520	; 0x208
    6372:	ab1d      	add	r3, sp, #116	; 0x74
    6374:	f8ad 1014 	strh.w	r1, [sp, #20]
    6378:	9002      	str	r0, [sp, #8]
    637a:	9006      	str	r0, [sp, #24]
    637c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    6380:	480a      	ldr	r0, [pc, #40]	; (63ac <siprintf+0x44>)
    6382:	9104      	str	r1, [sp, #16]
    6384:	9107      	str	r1, [sp, #28]
    6386:	f64f 71ff 	movw	r1, #65535	; 0xffff
    638a:	f853 2b04 	ldr.w	r2, [r3], #4
    638e:	f8ad 1016 	strh.w	r1, [sp, #22]
    6392:	6800      	ldr	r0, [r0, #0]
    6394:	9301      	str	r3, [sp, #4]
    6396:	a902      	add	r1, sp, #8
    6398:	f000 f89e 	bl	64d8 <_svfiprintf_r>
    639c:	9b02      	ldr	r3, [sp, #8]
    639e:	2200      	movs	r2, #0
    63a0:	701a      	strb	r2, [r3, #0]
    63a2:	b01c      	add	sp, #112	; 0x70
    63a4:	f85d eb04 	ldr.w	lr, [sp], #4
    63a8:	b003      	add	sp, #12
    63aa:	4770      	bx	lr
    63ac:	2000012c 	.word	0x2000012c

000063b0 <strcpy>:
    63b0:	4603      	mov	r3, r0
    63b2:	f811 2b01 	ldrb.w	r2, [r1], #1
    63b6:	f803 2b01 	strb.w	r2, [r3], #1
    63ba:	2a00      	cmp	r2, #0
    63bc:	d1f9      	bne.n	63b2 <strcpy+0x2>
    63be:	4770      	bx	lr

000063c0 <strlen>:
    63c0:	4603      	mov	r3, r0
    63c2:	f813 2b01 	ldrb.w	r2, [r3], #1
    63c6:	2a00      	cmp	r2, #0
    63c8:	d1fb      	bne.n	63c2 <strlen+0x2>
    63ca:	1a18      	subs	r0, r3, r0
    63cc:	3801      	subs	r0, #1
    63ce:	4770      	bx	lr

000063d0 <strncmp>:
    63d0:	b510      	push	{r4, lr}
    63d2:	b16a      	cbz	r2, 63f0 <strncmp+0x20>
    63d4:	3901      	subs	r1, #1
    63d6:	1884      	adds	r4, r0, r2
    63d8:	f810 3b01 	ldrb.w	r3, [r0], #1
    63dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    63e0:	4293      	cmp	r3, r2
    63e2:	d103      	bne.n	63ec <strncmp+0x1c>
    63e4:	42a0      	cmp	r0, r4
    63e6:	d001      	beq.n	63ec <strncmp+0x1c>
    63e8:	2b00      	cmp	r3, #0
    63ea:	d1f5      	bne.n	63d8 <strncmp+0x8>
    63ec:	1a98      	subs	r0, r3, r2
    63ee:	bd10      	pop	{r4, pc}
    63f0:	4610      	mov	r0, r2
    63f2:	bd10      	pop	{r4, pc}

000063f4 <strncpy>:
    63f4:	b570      	push	{r4, r5, r6, lr}
    63f6:	4604      	mov	r4, r0
    63f8:	b902      	cbnz	r2, 63fc <strncpy+0x8>
    63fa:	bd70      	pop	{r4, r5, r6, pc}
    63fc:	4623      	mov	r3, r4
    63fe:	f811 5b01 	ldrb.w	r5, [r1], #1
    6402:	f803 5b01 	strb.w	r5, [r3], #1
    6406:	1e56      	subs	r6, r2, #1
    6408:	b91d      	cbnz	r5, 6412 <strncpy+0x1e>
    640a:	4414      	add	r4, r2
    640c:	42a3      	cmp	r3, r4
    640e:	d103      	bne.n	6418 <strncpy+0x24>
    6410:	bd70      	pop	{r4, r5, r6, pc}
    6412:	461c      	mov	r4, r3
    6414:	4632      	mov	r2, r6
    6416:	e7ef      	b.n	63f8 <strncpy+0x4>
    6418:	f803 5b01 	strb.w	r5, [r3], #1
    641c:	e7f6      	b.n	640c <strncpy+0x18>

0000641e <__malloc_lock>:
    641e:	4770      	bx	lr

00006420 <__malloc_unlock>:
    6420:	4770      	bx	lr

00006422 <__ssputs_r>:
    6422:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6426:	688e      	ldr	r6, [r1, #8]
    6428:	429e      	cmp	r6, r3
    642a:	4682      	mov	sl, r0
    642c:	460c      	mov	r4, r1
    642e:	4691      	mov	r9, r2
    6430:	4698      	mov	r8, r3
    6432:	d835      	bhi.n	64a0 <__ssputs_r+0x7e>
    6434:	898a      	ldrh	r2, [r1, #12]
    6436:	f412 6f90 	tst.w	r2, #1152	; 0x480
    643a:	d031      	beq.n	64a0 <__ssputs_r+0x7e>
    643c:	6825      	ldr	r5, [r4, #0]
    643e:	6909      	ldr	r1, [r1, #16]
    6440:	1a6f      	subs	r7, r5, r1
    6442:	6965      	ldr	r5, [r4, #20]
    6444:	2302      	movs	r3, #2
    6446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    644a:	fb95 f5f3 	sdiv	r5, r5, r3
    644e:	f108 0301 	add.w	r3, r8, #1
    6452:	443b      	add	r3, r7
    6454:	429d      	cmp	r5, r3
    6456:	bf38      	it	cc
    6458:	461d      	movcc	r5, r3
    645a:	0553      	lsls	r3, r2, #21
    645c:	d531      	bpl.n	64c2 <__ssputs_r+0xa0>
    645e:	4629      	mov	r1, r5
    6460:	f7ff ff14 	bl	628c <_malloc_r>
    6464:	4606      	mov	r6, r0
    6466:	b950      	cbnz	r0, 647e <__ssputs_r+0x5c>
    6468:	230c      	movs	r3, #12
    646a:	f8ca 3000 	str.w	r3, [sl]
    646e:	89a3      	ldrh	r3, [r4, #12]
    6470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6474:	81a3      	strh	r3, [r4, #12]
    6476:	f04f 30ff 	mov.w	r0, #4294967295
    647a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    647e:	463a      	mov	r2, r7
    6480:	6921      	ldr	r1, [r4, #16]
    6482:	f7ff fe88 	bl	6196 <memcpy>
    6486:	89a3      	ldrh	r3, [r4, #12]
    6488:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    648c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    6490:	81a3      	strh	r3, [r4, #12]
    6492:	6126      	str	r6, [r4, #16]
    6494:	6165      	str	r5, [r4, #20]
    6496:	443e      	add	r6, r7
    6498:	1bed      	subs	r5, r5, r7
    649a:	6026      	str	r6, [r4, #0]
    649c:	60a5      	str	r5, [r4, #8]
    649e:	4646      	mov	r6, r8
    64a0:	4546      	cmp	r6, r8
    64a2:	bf28      	it	cs
    64a4:	4646      	movcs	r6, r8
    64a6:	4632      	mov	r2, r6
    64a8:	4649      	mov	r1, r9
    64aa:	6820      	ldr	r0, [r4, #0]
    64ac:	f7ff fe7e 	bl	61ac <memmove>
    64b0:	68a3      	ldr	r3, [r4, #8]
    64b2:	1b9b      	subs	r3, r3, r6
    64b4:	60a3      	str	r3, [r4, #8]
    64b6:	6823      	ldr	r3, [r4, #0]
    64b8:	441e      	add	r6, r3
    64ba:	6026      	str	r6, [r4, #0]
    64bc:	2000      	movs	r0, #0
    64be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    64c2:	462a      	mov	r2, r5
    64c4:	f000 fae4 	bl	6a90 <_realloc_r>
    64c8:	4606      	mov	r6, r0
    64ca:	2800      	cmp	r0, #0
    64cc:	d1e1      	bne.n	6492 <__ssputs_r+0x70>
    64ce:	6921      	ldr	r1, [r4, #16]
    64d0:	4650      	mov	r0, sl
    64d2:	f7ff fe8d 	bl	61f0 <_free_r>
    64d6:	e7c7      	b.n	6468 <__ssputs_r+0x46>

000064d8 <_svfiprintf_r>:
    64d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    64dc:	b09d      	sub	sp, #116	; 0x74
    64de:	4680      	mov	r8, r0
    64e0:	9303      	str	r3, [sp, #12]
    64e2:	898b      	ldrh	r3, [r1, #12]
    64e4:	061c      	lsls	r4, r3, #24
    64e6:	460d      	mov	r5, r1
    64e8:	4616      	mov	r6, r2
    64ea:	d50f      	bpl.n	650c <_svfiprintf_r+0x34>
    64ec:	690b      	ldr	r3, [r1, #16]
    64ee:	b96b      	cbnz	r3, 650c <_svfiprintf_r+0x34>
    64f0:	2140      	movs	r1, #64	; 0x40
    64f2:	f7ff fecb 	bl	628c <_malloc_r>
    64f6:	6028      	str	r0, [r5, #0]
    64f8:	6128      	str	r0, [r5, #16]
    64fa:	b928      	cbnz	r0, 6508 <_svfiprintf_r+0x30>
    64fc:	230c      	movs	r3, #12
    64fe:	f8c8 3000 	str.w	r3, [r8]
    6502:	f04f 30ff 	mov.w	r0, #4294967295
    6506:	e0c5      	b.n	6694 <_svfiprintf_r+0x1bc>
    6508:	2340      	movs	r3, #64	; 0x40
    650a:	616b      	str	r3, [r5, #20]
    650c:	2300      	movs	r3, #0
    650e:	9309      	str	r3, [sp, #36]	; 0x24
    6510:	2320      	movs	r3, #32
    6512:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    6516:	2330      	movs	r3, #48	; 0x30
    6518:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    651c:	f04f 0b01 	mov.w	fp, #1
    6520:	4637      	mov	r7, r6
    6522:	463c      	mov	r4, r7
    6524:	f814 3b01 	ldrb.w	r3, [r4], #1
    6528:	2b00      	cmp	r3, #0
    652a:	d13c      	bne.n	65a6 <_svfiprintf_r+0xce>
    652c:	ebb7 0a06 	subs.w	sl, r7, r6
    6530:	d00b      	beq.n	654a <_svfiprintf_r+0x72>
    6532:	4653      	mov	r3, sl
    6534:	4632      	mov	r2, r6
    6536:	4629      	mov	r1, r5
    6538:	4640      	mov	r0, r8
    653a:	f7ff ff72 	bl	6422 <__ssputs_r>
    653e:	3001      	adds	r0, #1
    6540:	f000 80a3 	beq.w	668a <_svfiprintf_r+0x1b2>
    6544:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6546:	4453      	add	r3, sl
    6548:	9309      	str	r3, [sp, #36]	; 0x24
    654a:	783b      	ldrb	r3, [r7, #0]
    654c:	2b00      	cmp	r3, #0
    654e:	f000 809c 	beq.w	668a <_svfiprintf_r+0x1b2>
    6552:	2300      	movs	r3, #0
    6554:	f04f 32ff 	mov.w	r2, #4294967295
    6558:	9304      	str	r3, [sp, #16]
    655a:	9307      	str	r3, [sp, #28]
    655c:	9205      	str	r2, [sp, #20]
    655e:	9306      	str	r3, [sp, #24]
    6560:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    6564:	931a      	str	r3, [sp, #104]	; 0x68
    6566:	2205      	movs	r2, #5
    6568:	7821      	ldrb	r1, [r4, #0]
    656a:	4850      	ldr	r0, [pc, #320]	; (66ac <_svfiprintf_r+0x1d4>)
    656c:	f000 fa40 	bl	69f0 <memchr>
    6570:	1c67      	adds	r7, r4, #1
    6572:	9b04      	ldr	r3, [sp, #16]
    6574:	b9d8      	cbnz	r0, 65ae <_svfiprintf_r+0xd6>
    6576:	06d9      	lsls	r1, r3, #27
    6578:	bf44      	itt	mi
    657a:	2220      	movmi	r2, #32
    657c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    6580:	071a      	lsls	r2, r3, #28
    6582:	bf44      	itt	mi
    6584:	222b      	movmi	r2, #43	; 0x2b
    6586:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    658a:	7822      	ldrb	r2, [r4, #0]
    658c:	2a2a      	cmp	r2, #42	; 0x2a
    658e:	d016      	beq.n	65be <_svfiprintf_r+0xe6>
    6590:	9a07      	ldr	r2, [sp, #28]
    6592:	2100      	movs	r1, #0
    6594:	200a      	movs	r0, #10
    6596:	4627      	mov	r7, r4
    6598:	3401      	adds	r4, #1
    659a:	783b      	ldrb	r3, [r7, #0]
    659c:	3b30      	subs	r3, #48	; 0x30
    659e:	2b09      	cmp	r3, #9
    65a0:	d951      	bls.n	6646 <_svfiprintf_r+0x16e>
    65a2:	b1c9      	cbz	r1, 65d8 <_svfiprintf_r+0x100>
    65a4:	e011      	b.n	65ca <_svfiprintf_r+0xf2>
    65a6:	2b25      	cmp	r3, #37	; 0x25
    65a8:	d0c0      	beq.n	652c <_svfiprintf_r+0x54>
    65aa:	4627      	mov	r7, r4
    65ac:	e7b9      	b.n	6522 <_svfiprintf_r+0x4a>
    65ae:	4a3f      	ldr	r2, [pc, #252]	; (66ac <_svfiprintf_r+0x1d4>)
    65b0:	1a80      	subs	r0, r0, r2
    65b2:	fa0b f000 	lsl.w	r0, fp, r0
    65b6:	4318      	orrs	r0, r3
    65b8:	9004      	str	r0, [sp, #16]
    65ba:	463c      	mov	r4, r7
    65bc:	e7d3      	b.n	6566 <_svfiprintf_r+0x8e>
    65be:	9a03      	ldr	r2, [sp, #12]
    65c0:	1d11      	adds	r1, r2, #4
    65c2:	6812      	ldr	r2, [r2, #0]
    65c4:	9103      	str	r1, [sp, #12]
    65c6:	2a00      	cmp	r2, #0
    65c8:	db01      	blt.n	65ce <_svfiprintf_r+0xf6>
    65ca:	9207      	str	r2, [sp, #28]
    65cc:	e004      	b.n	65d8 <_svfiprintf_r+0x100>
    65ce:	4252      	negs	r2, r2
    65d0:	f043 0302 	orr.w	r3, r3, #2
    65d4:	9207      	str	r2, [sp, #28]
    65d6:	9304      	str	r3, [sp, #16]
    65d8:	783b      	ldrb	r3, [r7, #0]
    65da:	2b2e      	cmp	r3, #46	; 0x2e
    65dc:	d10e      	bne.n	65fc <_svfiprintf_r+0x124>
    65de:	787b      	ldrb	r3, [r7, #1]
    65e0:	2b2a      	cmp	r3, #42	; 0x2a
    65e2:	f107 0101 	add.w	r1, r7, #1
    65e6:	d132      	bne.n	664e <_svfiprintf_r+0x176>
    65e8:	9b03      	ldr	r3, [sp, #12]
    65ea:	1d1a      	adds	r2, r3, #4
    65ec:	681b      	ldr	r3, [r3, #0]
    65ee:	9203      	str	r2, [sp, #12]
    65f0:	2b00      	cmp	r3, #0
    65f2:	bfb8      	it	lt
    65f4:	f04f 33ff 	movlt.w	r3, #4294967295
    65f8:	3702      	adds	r7, #2
    65fa:	9305      	str	r3, [sp, #20]
    65fc:	4c2c      	ldr	r4, [pc, #176]	; (66b0 <_svfiprintf_r+0x1d8>)
    65fe:	7839      	ldrb	r1, [r7, #0]
    6600:	2203      	movs	r2, #3
    6602:	4620      	mov	r0, r4
    6604:	f000 f9f4 	bl	69f0 <memchr>
    6608:	b138      	cbz	r0, 661a <_svfiprintf_r+0x142>
    660a:	2340      	movs	r3, #64	; 0x40
    660c:	1b00      	subs	r0, r0, r4
    660e:	fa03 f000 	lsl.w	r0, r3, r0
    6612:	9b04      	ldr	r3, [sp, #16]
    6614:	4303      	orrs	r3, r0
    6616:	9304      	str	r3, [sp, #16]
    6618:	3701      	adds	r7, #1
    661a:	7839      	ldrb	r1, [r7, #0]
    661c:	4825      	ldr	r0, [pc, #148]	; (66b4 <_svfiprintf_r+0x1dc>)
    661e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    6622:	2206      	movs	r2, #6
    6624:	1c7e      	adds	r6, r7, #1
    6626:	f000 f9e3 	bl	69f0 <memchr>
    662a:	2800      	cmp	r0, #0
    662c:	d035      	beq.n	669a <_svfiprintf_r+0x1c2>
    662e:	4b22      	ldr	r3, [pc, #136]	; (66b8 <_svfiprintf_r+0x1e0>)
    6630:	b9fb      	cbnz	r3, 6672 <_svfiprintf_r+0x19a>
    6632:	9b03      	ldr	r3, [sp, #12]
    6634:	3307      	adds	r3, #7
    6636:	f023 0307 	bic.w	r3, r3, #7
    663a:	3308      	adds	r3, #8
    663c:	9303      	str	r3, [sp, #12]
    663e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6640:	444b      	add	r3, r9
    6642:	9309      	str	r3, [sp, #36]	; 0x24
    6644:	e76c      	b.n	6520 <_svfiprintf_r+0x48>
    6646:	fb00 3202 	mla	r2, r0, r2, r3
    664a:	2101      	movs	r1, #1
    664c:	e7a3      	b.n	6596 <_svfiprintf_r+0xbe>
    664e:	2300      	movs	r3, #0
    6650:	9305      	str	r3, [sp, #20]
    6652:	4618      	mov	r0, r3
    6654:	240a      	movs	r4, #10
    6656:	460f      	mov	r7, r1
    6658:	3101      	adds	r1, #1
    665a:	783a      	ldrb	r2, [r7, #0]
    665c:	3a30      	subs	r2, #48	; 0x30
    665e:	2a09      	cmp	r2, #9
    6660:	d903      	bls.n	666a <_svfiprintf_r+0x192>
    6662:	2b00      	cmp	r3, #0
    6664:	d0ca      	beq.n	65fc <_svfiprintf_r+0x124>
    6666:	9005      	str	r0, [sp, #20]
    6668:	e7c8      	b.n	65fc <_svfiprintf_r+0x124>
    666a:	fb04 2000 	mla	r0, r4, r0, r2
    666e:	2301      	movs	r3, #1
    6670:	e7f1      	b.n	6656 <_svfiprintf_r+0x17e>
    6672:	ab03      	add	r3, sp, #12
    6674:	9300      	str	r3, [sp, #0]
    6676:	462a      	mov	r2, r5
    6678:	4b10      	ldr	r3, [pc, #64]	; (66bc <_svfiprintf_r+0x1e4>)
    667a:	a904      	add	r1, sp, #16
    667c:	4640      	mov	r0, r8
    667e:	f3af 8000 	nop.w
    6682:	f1b0 3fff 	cmp.w	r0, #4294967295
    6686:	4681      	mov	r9, r0
    6688:	d1d9      	bne.n	663e <_svfiprintf_r+0x166>
    668a:	89ab      	ldrh	r3, [r5, #12]
    668c:	065b      	lsls	r3, r3, #25
    668e:	f53f af38 	bmi.w	6502 <_svfiprintf_r+0x2a>
    6692:	9809      	ldr	r0, [sp, #36]	; 0x24
    6694:	b01d      	add	sp, #116	; 0x74
    6696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    669a:	ab03      	add	r3, sp, #12
    669c:	9300      	str	r3, [sp, #0]
    669e:	462a      	mov	r2, r5
    66a0:	4b06      	ldr	r3, [pc, #24]	; (66bc <_svfiprintf_r+0x1e4>)
    66a2:	a904      	add	r1, sp, #16
    66a4:	4640      	mov	r0, r8
    66a6:	f000 f881 	bl	67ac <_printf_i>
    66aa:	e7ea      	b.n	6682 <_svfiprintf_r+0x1aa>
    66ac:	00007fa0 	.word	0x00007fa0
    66b0:	00007fa6 	.word	0x00007fa6
    66b4:	00007faa 	.word	0x00007faa
    66b8:	00000000 	.word	0x00000000
    66bc:	00006423 	.word	0x00006423

000066c0 <_printf_common>:
    66c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    66c4:	4691      	mov	r9, r2
    66c6:	461f      	mov	r7, r3
    66c8:	688a      	ldr	r2, [r1, #8]
    66ca:	690b      	ldr	r3, [r1, #16]
    66cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
    66d0:	4293      	cmp	r3, r2
    66d2:	bfb8      	it	lt
    66d4:	4613      	movlt	r3, r2
    66d6:	f8c9 3000 	str.w	r3, [r9]
    66da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    66de:	4606      	mov	r6, r0
    66e0:	460c      	mov	r4, r1
    66e2:	b112      	cbz	r2, 66ea <_printf_common+0x2a>
    66e4:	3301      	adds	r3, #1
    66e6:	f8c9 3000 	str.w	r3, [r9]
    66ea:	6823      	ldr	r3, [r4, #0]
    66ec:	0699      	lsls	r1, r3, #26
    66ee:	bf42      	ittt	mi
    66f0:	f8d9 3000 	ldrmi.w	r3, [r9]
    66f4:	3302      	addmi	r3, #2
    66f6:	f8c9 3000 	strmi.w	r3, [r9]
    66fa:	6825      	ldr	r5, [r4, #0]
    66fc:	f015 0506 	ands.w	r5, r5, #6
    6700:	d107      	bne.n	6712 <_printf_common+0x52>
    6702:	f104 0a19 	add.w	sl, r4, #25
    6706:	68e3      	ldr	r3, [r4, #12]
    6708:	f8d9 2000 	ldr.w	r2, [r9]
    670c:	1a9b      	subs	r3, r3, r2
    670e:	429d      	cmp	r5, r3
    6710:	db29      	blt.n	6766 <_printf_common+0xa6>
    6712:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    6716:	6822      	ldr	r2, [r4, #0]
    6718:	3300      	adds	r3, #0
    671a:	bf18      	it	ne
    671c:	2301      	movne	r3, #1
    671e:	0692      	lsls	r2, r2, #26
    6720:	d42e      	bmi.n	6780 <_printf_common+0xc0>
    6722:	f104 0243 	add.w	r2, r4, #67	; 0x43
    6726:	4639      	mov	r1, r7
    6728:	4630      	mov	r0, r6
    672a:	47c0      	blx	r8
    672c:	3001      	adds	r0, #1
    672e:	d021      	beq.n	6774 <_printf_common+0xb4>
    6730:	6823      	ldr	r3, [r4, #0]
    6732:	68e5      	ldr	r5, [r4, #12]
    6734:	f8d9 2000 	ldr.w	r2, [r9]
    6738:	f003 0306 	and.w	r3, r3, #6
    673c:	2b04      	cmp	r3, #4
    673e:	bf08      	it	eq
    6740:	1aad      	subeq	r5, r5, r2
    6742:	68a3      	ldr	r3, [r4, #8]
    6744:	6922      	ldr	r2, [r4, #16]
    6746:	bf0c      	ite	eq
    6748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    674c:	2500      	movne	r5, #0
    674e:	4293      	cmp	r3, r2
    6750:	bfc4      	itt	gt
    6752:	1a9b      	subgt	r3, r3, r2
    6754:	18ed      	addgt	r5, r5, r3
    6756:	f04f 0900 	mov.w	r9, #0
    675a:	341a      	adds	r4, #26
    675c:	454d      	cmp	r5, r9
    675e:	d11b      	bne.n	6798 <_printf_common+0xd8>
    6760:	2000      	movs	r0, #0
    6762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6766:	2301      	movs	r3, #1
    6768:	4652      	mov	r2, sl
    676a:	4639      	mov	r1, r7
    676c:	4630      	mov	r0, r6
    676e:	47c0      	blx	r8
    6770:	3001      	adds	r0, #1
    6772:	d103      	bne.n	677c <_printf_common+0xbc>
    6774:	f04f 30ff 	mov.w	r0, #4294967295
    6778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    677c:	3501      	adds	r5, #1
    677e:	e7c2      	b.n	6706 <_printf_common+0x46>
    6780:	18e1      	adds	r1, r4, r3
    6782:	1c5a      	adds	r2, r3, #1
    6784:	2030      	movs	r0, #48	; 0x30
    6786:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    678a:	4422      	add	r2, r4
    678c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    6790:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    6794:	3302      	adds	r3, #2
    6796:	e7c4      	b.n	6722 <_printf_common+0x62>
    6798:	2301      	movs	r3, #1
    679a:	4622      	mov	r2, r4
    679c:	4639      	mov	r1, r7
    679e:	4630      	mov	r0, r6
    67a0:	47c0      	blx	r8
    67a2:	3001      	adds	r0, #1
    67a4:	d0e6      	beq.n	6774 <_printf_common+0xb4>
    67a6:	f109 0901 	add.w	r9, r9, #1
    67aa:	e7d7      	b.n	675c <_printf_common+0x9c>

000067ac <_printf_i>:
    67ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    67b0:	4617      	mov	r7, r2
    67b2:	7e0a      	ldrb	r2, [r1, #24]
    67b4:	b085      	sub	sp, #20
    67b6:	2a6e      	cmp	r2, #110	; 0x6e
    67b8:	4698      	mov	r8, r3
    67ba:	4606      	mov	r6, r0
    67bc:	460c      	mov	r4, r1
    67be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    67c0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    67c4:	f000 80bc 	beq.w	6940 <_printf_i+0x194>
    67c8:	d81a      	bhi.n	6800 <_printf_i+0x54>
    67ca:	2a63      	cmp	r2, #99	; 0x63
    67cc:	d02e      	beq.n	682c <_printf_i+0x80>
    67ce:	d80a      	bhi.n	67e6 <_printf_i+0x3a>
    67d0:	2a00      	cmp	r2, #0
    67d2:	f000 80c8 	beq.w	6966 <_printf_i+0x1ba>
    67d6:	2a58      	cmp	r2, #88	; 0x58
    67d8:	f000 808a 	beq.w	68f0 <_printf_i+0x144>
    67dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
    67e0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    67e4:	e02a      	b.n	683c <_printf_i+0x90>
    67e6:	2a64      	cmp	r2, #100	; 0x64
    67e8:	d001      	beq.n	67ee <_printf_i+0x42>
    67ea:	2a69      	cmp	r2, #105	; 0x69
    67ec:	d1f6      	bne.n	67dc <_printf_i+0x30>
    67ee:	6821      	ldr	r1, [r4, #0]
    67f0:	681a      	ldr	r2, [r3, #0]
    67f2:	f011 0f80 	tst.w	r1, #128	; 0x80
    67f6:	d023      	beq.n	6840 <_printf_i+0x94>
    67f8:	1d11      	adds	r1, r2, #4
    67fa:	6019      	str	r1, [r3, #0]
    67fc:	6813      	ldr	r3, [r2, #0]
    67fe:	e027      	b.n	6850 <_printf_i+0xa4>
    6800:	2a73      	cmp	r2, #115	; 0x73
    6802:	f000 80b4 	beq.w	696e <_printf_i+0x1c2>
    6806:	d808      	bhi.n	681a <_printf_i+0x6e>
    6808:	2a6f      	cmp	r2, #111	; 0x6f
    680a:	d02a      	beq.n	6862 <_printf_i+0xb6>
    680c:	2a70      	cmp	r2, #112	; 0x70
    680e:	d1e5      	bne.n	67dc <_printf_i+0x30>
    6810:	680a      	ldr	r2, [r1, #0]
    6812:	f042 0220 	orr.w	r2, r2, #32
    6816:	600a      	str	r2, [r1, #0]
    6818:	e003      	b.n	6822 <_printf_i+0x76>
    681a:	2a75      	cmp	r2, #117	; 0x75
    681c:	d021      	beq.n	6862 <_printf_i+0xb6>
    681e:	2a78      	cmp	r2, #120	; 0x78
    6820:	d1dc      	bne.n	67dc <_printf_i+0x30>
    6822:	2278      	movs	r2, #120	; 0x78
    6824:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    6828:	496e      	ldr	r1, [pc, #440]	; (69e4 <_printf_i+0x238>)
    682a:	e064      	b.n	68f6 <_printf_i+0x14a>
    682c:	681a      	ldr	r2, [r3, #0]
    682e:	f101 0542 	add.w	r5, r1, #66	; 0x42
    6832:	1d11      	adds	r1, r2, #4
    6834:	6019      	str	r1, [r3, #0]
    6836:	6813      	ldr	r3, [r2, #0]
    6838:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    683c:	2301      	movs	r3, #1
    683e:	e0a3      	b.n	6988 <_printf_i+0x1dc>
    6840:	f011 0f40 	tst.w	r1, #64	; 0x40
    6844:	f102 0104 	add.w	r1, r2, #4
    6848:	6019      	str	r1, [r3, #0]
    684a:	d0d7      	beq.n	67fc <_printf_i+0x50>
    684c:	f9b2 3000 	ldrsh.w	r3, [r2]
    6850:	2b00      	cmp	r3, #0
    6852:	da03      	bge.n	685c <_printf_i+0xb0>
    6854:	222d      	movs	r2, #45	; 0x2d
    6856:	425b      	negs	r3, r3
    6858:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    685c:	4962      	ldr	r1, [pc, #392]	; (69e8 <_printf_i+0x23c>)
    685e:	220a      	movs	r2, #10
    6860:	e017      	b.n	6892 <_printf_i+0xe6>
    6862:	6820      	ldr	r0, [r4, #0]
    6864:	6819      	ldr	r1, [r3, #0]
    6866:	f010 0f80 	tst.w	r0, #128	; 0x80
    686a:	d003      	beq.n	6874 <_printf_i+0xc8>
    686c:	1d08      	adds	r0, r1, #4
    686e:	6018      	str	r0, [r3, #0]
    6870:	680b      	ldr	r3, [r1, #0]
    6872:	e006      	b.n	6882 <_printf_i+0xd6>
    6874:	f010 0f40 	tst.w	r0, #64	; 0x40
    6878:	f101 0004 	add.w	r0, r1, #4
    687c:	6018      	str	r0, [r3, #0]
    687e:	d0f7      	beq.n	6870 <_printf_i+0xc4>
    6880:	880b      	ldrh	r3, [r1, #0]
    6882:	4959      	ldr	r1, [pc, #356]	; (69e8 <_printf_i+0x23c>)
    6884:	2a6f      	cmp	r2, #111	; 0x6f
    6886:	bf14      	ite	ne
    6888:	220a      	movne	r2, #10
    688a:	2208      	moveq	r2, #8
    688c:	2000      	movs	r0, #0
    688e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    6892:	6865      	ldr	r5, [r4, #4]
    6894:	60a5      	str	r5, [r4, #8]
    6896:	2d00      	cmp	r5, #0
    6898:	f2c0 809c 	blt.w	69d4 <_printf_i+0x228>
    689c:	6820      	ldr	r0, [r4, #0]
    689e:	f020 0004 	bic.w	r0, r0, #4
    68a2:	6020      	str	r0, [r4, #0]
    68a4:	2b00      	cmp	r3, #0
    68a6:	d13f      	bne.n	6928 <_printf_i+0x17c>
    68a8:	2d00      	cmp	r5, #0
    68aa:	f040 8095 	bne.w	69d8 <_printf_i+0x22c>
    68ae:	4675      	mov	r5, lr
    68b0:	2a08      	cmp	r2, #8
    68b2:	d10b      	bne.n	68cc <_printf_i+0x120>
    68b4:	6823      	ldr	r3, [r4, #0]
    68b6:	07da      	lsls	r2, r3, #31
    68b8:	d508      	bpl.n	68cc <_printf_i+0x120>
    68ba:	6923      	ldr	r3, [r4, #16]
    68bc:	6862      	ldr	r2, [r4, #4]
    68be:	429a      	cmp	r2, r3
    68c0:	bfde      	ittt	le
    68c2:	2330      	movle	r3, #48	; 0x30
    68c4:	f805 3c01 	strble.w	r3, [r5, #-1]
    68c8:	f105 35ff 	addle.w	r5, r5, #4294967295
    68cc:	ebae 0305 	sub.w	r3, lr, r5
    68d0:	6123      	str	r3, [r4, #16]
    68d2:	f8cd 8000 	str.w	r8, [sp]
    68d6:	463b      	mov	r3, r7
    68d8:	aa03      	add	r2, sp, #12
    68da:	4621      	mov	r1, r4
    68dc:	4630      	mov	r0, r6
    68de:	f7ff feef 	bl	66c0 <_printf_common>
    68e2:	3001      	adds	r0, #1
    68e4:	d155      	bne.n	6992 <_printf_i+0x1e6>
    68e6:	f04f 30ff 	mov.w	r0, #4294967295
    68ea:	b005      	add	sp, #20
    68ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    68f0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    68f4:	493c      	ldr	r1, [pc, #240]	; (69e8 <_printf_i+0x23c>)
    68f6:	6822      	ldr	r2, [r4, #0]
    68f8:	6818      	ldr	r0, [r3, #0]
    68fa:	f012 0f80 	tst.w	r2, #128	; 0x80
    68fe:	f100 0504 	add.w	r5, r0, #4
    6902:	601d      	str	r5, [r3, #0]
    6904:	d001      	beq.n	690a <_printf_i+0x15e>
    6906:	6803      	ldr	r3, [r0, #0]
    6908:	e002      	b.n	6910 <_printf_i+0x164>
    690a:	0655      	lsls	r5, r2, #25
    690c:	d5fb      	bpl.n	6906 <_printf_i+0x15a>
    690e:	8803      	ldrh	r3, [r0, #0]
    6910:	07d0      	lsls	r0, r2, #31
    6912:	bf44      	itt	mi
    6914:	f042 0220 	orrmi.w	r2, r2, #32
    6918:	6022      	strmi	r2, [r4, #0]
    691a:	b91b      	cbnz	r3, 6924 <_printf_i+0x178>
    691c:	6822      	ldr	r2, [r4, #0]
    691e:	f022 0220 	bic.w	r2, r2, #32
    6922:	6022      	str	r2, [r4, #0]
    6924:	2210      	movs	r2, #16
    6926:	e7b1      	b.n	688c <_printf_i+0xe0>
    6928:	4675      	mov	r5, lr
    692a:	fbb3 f0f2 	udiv	r0, r3, r2
    692e:	fb02 3310 	mls	r3, r2, r0, r3
    6932:	5ccb      	ldrb	r3, [r1, r3]
    6934:	f805 3d01 	strb.w	r3, [r5, #-1]!
    6938:	4603      	mov	r3, r0
    693a:	2800      	cmp	r0, #0
    693c:	d1f5      	bne.n	692a <_printf_i+0x17e>
    693e:	e7b7      	b.n	68b0 <_printf_i+0x104>
    6940:	6808      	ldr	r0, [r1, #0]
    6942:	681a      	ldr	r2, [r3, #0]
    6944:	6949      	ldr	r1, [r1, #20]
    6946:	f010 0f80 	tst.w	r0, #128	; 0x80
    694a:	d004      	beq.n	6956 <_printf_i+0x1aa>
    694c:	1d10      	adds	r0, r2, #4
    694e:	6018      	str	r0, [r3, #0]
    6950:	6813      	ldr	r3, [r2, #0]
    6952:	6019      	str	r1, [r3, #0]
    6954:	e007      	b.n	6966 <_printf_i+0x1ba>
    6956:	f010 0f40 	tst.w	r0, #64	; 0x40
    695a:	f102 0004 	add.w	r0, r2, #4
    695e:	6018      	str	r0, [r3, #0]
    6960:	6813      	ldr	r3, [r2, #0]
    6962:	d0f6      	beq.n	6952 <_printf_i+0x1a6>
    6964:	8019      	strh	r1, [r3, #0]
    6966:	2300      	movs	r3, #0
    6968:	6123      	str	r3, [r4, #16]
    696a:	4675      	mov	r5, lr
    696c:	e7b1      	b.n	68d2 <_printf_i+0x126>
    696e:	681a      	ldr	r2, [r3, #0]
    6970:	1d11      	adds	r1, r2, #4
    6972:	6019      	str	r1, [r3, #0]
    6974:	6815      	ldr	r5, [r2, #0]
    6976:	6862      	ldr	r2, [r4, #4]
    6978:	2100      	movs	r1, #0
    697a:	4628      	mov	r0, r5
    697c:	f000 f838 	bl	69f0 <memchr>
    6980:	b108      	cbz	r0, 6986 <_printf_i+0x1da>
    6982:	1b40      	subs	r0, r0, r5
    6984:	6060      	str	r0, [r4, #4]
    6986:	6863      	ldr	r3, [r4, #4]
    6988:	6123      	str	r3, [r4, #16]
    698a:	2300      	movs	r3, #0
    698c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    6990:	e79f      	b.n	68d2 <_printf_i+0x126>
    6992:	6923      	ldr	r3, [r4, #16]
    6994:	462a      	mov	r2, r5
    6996:	4639      	mov	r1, r7
    6998:	4630      	mov	r0, r6
    699a:	47c0      	blx	r8
    699c:	3001      	adds	r0, #1
    699e:	d0a2      	beq.n	68e6 <_printf_i+0x13a>
    69a0:	6823      	ldr	r3, [r4, #0]
    69a2:	079b      	lsls	r3, r3, #30
    69a4:	d507      	bpl.n	69b6 <_printf_i+0x20a>
    69a6:	2500      	movs	r5, #0
    69a8:	f104 0919 	add.w	r9, r4, #25
    69ac:	68e3      	ldr	r3, [r4, #12]
    69ae:	9a03      	ldr	r2, [sp, #12]
    69b0:	1a9b      	subs	r3, r3, r2
    69b2:	429d      	cmp	r5, r3
    69b4:	db05      	blt.n	69c2 <_printf_i+0x216>
    69b6:	68e0      	ldr	r0, [r4, #12]
    69b8:	9b03      	ldr	r3, [sp, #12]
    69ba:	4298      	cmp	r0, r3
    69bc:	bfb8      	it	lt
    69be:	4618      	movlt	r0, r3
    69c0:	e793      	b.n	68ea <_printf_i+0x13e>
    69c2:	2301      	movs	r3, #1
    69c4:	464a      	mov	r2, r9
    69c6:	4639      	mov	r1, r7
    69c8:	4630      	mov	r0, r6
    69ca:	47c0      	blx	r8
    69cc:	3001      	adds	r0, #1
    69ce:	d08a      	beq.n	68e6 <_printf_i+0x13a>
    69d0:	3501      	adds	r5, #1
    69d2:	e7eb      	b.n	69ac <_printf_i+0x200>
    69d4:	2b00      	cmp	r3, #0
    69d6:	d1a7      	bne.n	6928 <_printf_i+0x17c>
    69d8:	780b      	ldrb	r3, [r1, #0]
    69da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    69de:	f104 0542 	add.w	r5, r4, #66	; 0x42
    69e2:	e765      	b.n	68b0 <_printf_i+0x104>
    69e4:	00007fc2 	.word	0x00007fc2
    69e8:	00007fb1 	.word	0x00007fb1
    69ec:	00000000 	.word	0x00000000

000069f0 <memchr>:
    69f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69f4:	2a10      	cmp	r2, #16
    69f6:	db2b      	blt.n	6a50 <memchr+0x60>
    69f8:	f010 0f07 	tst.w	r0, #7
    69fc:	d008      	beq.n	6a10 <memchr+0x20>
    69fe:	f810 3b01 	ldrb.w	r3, [r0], #1
    6a02:	3a01      	subs	r2, #1
    6a04:	428b      	cmp	r3, r1
    6a06:	d02d      	beq.n	6a64 <memchr+0x74>
    6a08:	f010 0f07 	tst.w	r0, #7
    6a0c:	b342      	cbz	r2, 6a60 <memchr+0x70>
    6a0e:	d1f6      	bne.n	69fe <memchr+0xe>
    6a10:	b4f0      	push	{r4, r5, r6, r7}
    6a12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    6a16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    6a1a:	f022 0407 	bic.w	r4, r2, #7
    6a1e:	f07f 0700 	mvns.w	r7, #0
    6a22:	2300      	movs	r3, #0
    6a24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    6a28:	3c08      	subs	r4, #8
    6a2a:	ea85 0501 	eor.w	r5, r5, r1
    6a2e:	ea86 0601 	eor.w	r6, r6, r1
    6a32:	fa85 f547 	uadd8	r5, r5, r7
    6a36:	faa3 f587 	sel	r5, r3, r7
    6a3a:	fa86 f647 	uadd8	r6, r6, r7
    6a3e:	faa5 f687 	sel	r6, r5, r7
    6a42:	b98e      	cbnz	r6, 6a68 <memchr+0x78>
    6a44:	d1ee      	bne.n	6a24 <memchr+0x34>
    6a46:	bcf0      	pop	{r4, r5, r6, r7}
    6a48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a4c:	f002 0207 	and.w	r2, r2, #7
    6a50:	b132      	cbz	r2, 6a60 <memchr+0x70>
    6a52:	f810 3b01 	ldrb.w	r3, [r0], #1
    6a56:	3a01      	subs	r2, #1
    6a58:	ea83 0301 	eor.w	r3, r3, r1
    6a5c:	b113      	cbz	r3, 6a64 <memchr+0x74>
    6a5e:	d1f8      	bne.n	6a52 <memchr+0x62>
    6a60:	2000      	movs	r0, #0
    6a62:	4770      	bx	lr
    6a64:	3801      	subs	r0, #1
    6a66:	4770      	bx	lr
    6a68:	2d00      	cmp	r5, #0
    6a6a:	bf06      	itte	eq
    6a6c:	4635      	moveq	r5, r6
    6a6e:	3803      	subeq	r0, #3
    6a70:	3807      	subne	r0, #7
    6a72:	f015 0f01 	tst.w	r5, #1
    6a76:	d107      	bne.n	6a88 <memchr+0x98>
    6a78:	3001      	adds	r0, #1
    6a7a:	f415 7f80 	tst.w	r5, #256	; 0x100
    6a7e:	bf02      	ittt	eq
    6a80:	3001      	addeq	r0, #1
    6a82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    6a86:	3001      	addeq	r0, #1
    6a88:	bcf0      	pop	{r4, r5, r6, r7}
    6a8a:	3801      	subs	r0, #1
    6a8c:	4770      	bx	lr
    6a8e:	bf00      	nop

00006a90 <_realloc_r>:
    6a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a92:	4607      	mov	r7, r0
    6a94:	4614      	mov	r4, r2
    6a96:	460e      	mov	r6, r1
    6a98:	b921      	cbnz	r1, 6aa4 <_realloc_r+0x14>
    6a9a:	4611      	mov	r1, r2
    6a9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6aa0:	f7ff bbf4 	b.w	628c <_malloc_r>
    6aa4:	b922      	cbnz	r2, 6ab0 <_realloc_r+0x20>
    6aa6:	f7ff fba3 	bl	61f0 <_free_r>
    6aaa:	4625      	mov	r5, r4
    6aac:	4628      	mov	r0, r5
    6aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6ab0:	f000 f814 	bl	6adc <_malloc_usable_size_r>
    6ab4:	4284      	cmp	r4, r0
    6ab6:	d90f      	bls.n	6ad8 <_realloc_r+0x48>
    6ab8:	4621      	mov	r1, r4
    6aba:	4638      	mov	r0, r7
    6abc:	f7ff fbe6 	bl	628c <_malloc_r>
    6ac0:	4605      	mov	r5, r0
    6ac2:	2800      	cmp	r0, #0
    6ac4:	d0f2      	beq.n	6aac <_realloc_r+0x1c>
    6ac6:	4631      	mov	r1, r6
    6ac8:	4622      	mov	r2, r4
    6aca:	f7ff fb64 	bl	6196 <memcpy>
    6ace:	4631      	mov	r1, r6
    6ad0:	4638      	mov	r0, r7
    6ad2:	f7ff fb8d 	bl	61f0 <_free_r>
    6ad6:	e7e9      	b.n	6aac <_realloc_r+0x1c>
    6ad8:	4635      	mov	r5, r6
    6ada:	e7e7      	b.n	6aac <_realloc_r+0x1c>

00006adc <_malloc_usable_size_r>:
    6adc:	f851 0c04 	ldr.w	r0, [r1, #-4]
    6ae0:	2800      	cmp	r0, #0
    6ae2:	f1a0 0004 	sub.w	r0, r0, #4
    6ae6:	bfbc      	itt	lt
    6ae8:	580b      	ldrlt	r3, [r1, r0]
    6aea:	18c0      	addlt	r0, r0, r3
    6aec:	4770      	bx	lr
    6aee:	0000      	movs	r0, r0
    6af0:	2a2a2a2a 	.word	0x2a2a2a2a
    6af4:	2a2a2a2a 	.word	0x2a2a2a2a
    6af8:	2a2a2a2a 	.word	0x2a2a2a2a
    6afc:	2a2a2a2a 	.word	0x2a2a2a2a
    6b00:	2a2a2a2a 	.word	0x2a2a2a2a
    6b04:	2a2a2a2a 	.word	0x2a2a2a2a
    6b08:	2a2a2a2a 	.word	0x2a2a2a2a
    6b0c:	2a2a2a2a 	.word	0x2a2a2a2a
    6b10:	2a2a2a2a 	.word	0x2a2a2a2a
    6b14:	2a2a2a2a 	.word	0x2a2a2a2a
    6b18:	2a2a2a2a 	.word	0x2a2a2a2a
    6b1c:	2a2a2a2a 	.word	0x2a2a2a2a
    6b20:	2a2a2a2a 	.word	0x2a2a2a2a
    6b24:	2a2a2a2a 	.word	0x2a2a2a2a
    6b28:	00002a2a 	.word	0x00002a2a
    6b2c:	2a2a2a2a 	.word	0x2a2a2a2a
    6b30:	2a2a2a2a 	.word	0x2a2a2a2a
    6b34:	2a2a2a2a 	.word	0x2a2a2a2a
    6b38:	532a2a2a 	.word	0x532a2a2a
    6b3c:	4b434154 	.word	0x4b434154
    6b40:	45564f20 	.word	0x45564f20
    6b44:	4f4c4652 	.word	0x4f4c4652
    6b48:	45442057 	.word	0x45442057
    6b4c:	54434554 	.word	0x54434554
    6b50:	2a2a4445 	.word	0x2a2a4445
    6b54:	2a2a2a2a 	.word	0x2a2a2a2a
    6b58:	2a2a2a2a 	.word	0x2a2a2a2a
    6b5c:	2a2a2a2a 	.word	0x2a2a2a2a
    6b60:	2a2a2a2a 	.word	0x2a2a2a2a
    6b64:	00002a2a 	.word	0x00002a2a
    6b68:	6b736154 	.word	0x6b736154
    6b6c:	6e614820 	.word	0x6e614820
    6b70:	20656c64 	.word	0x20656c64
    6b74:	6425202d 	.word	0x6425202d
    6b78:	00000a0d 	.word	0x00000a0d

00006b7c <ModemCmdData>:
    6b7c:	00000200 00007668 00000000 00001935     ....hv......5...
    6b8c:	00000000 00000001 0000705c 00020003     ........\p......
    6b9c:	00001935 00000009 00000002 00007060     5...........`p..
    6bac:	000f0008 00001935 0000001b 00000003     ....5...........
    6bbc:	0000706c 000e000c 00001935 0000001e     lp......5.......
    6bcc:	00000004 0000707c 000c0008 00001935     ....|p......5...
    6bdc:	00000018 00000005 00007088 00080005     .........p......
    6bec:	00001935 00000011 00000006 00007094     5............p..
    6bfc:	000b000a 00001935 00000019 00000007     ....5...........
    6c0c:	000070a0 0015000a 00001935 00000023     .p......5...#...
    6c1c:	00000008 000070ac 00020005 00001935     .....p......5...
    6c2c:	0000000b 00000109 000070b4 000c0027     .........p..'...
    6c3c:	00001935 00000037 0000010a 000070dc     5...7........p..
    6c4c:	00020012 00001935 00000018 0000010b     ....5...........
    6c5c:	000070f0 00020012 00001935 00000018     .p......5.......
    6c6c:	0000010c 00007104 00020012 00001935     .....q......5...
    6c7c:	00000018 0000010d 00007118 00020012     .........q......
    6c8c:	00001935 00000018 0000010e 0000712c     5...........,q..
    6c9c:	00020012 00001935 00000018 0000010f     ....5...........
    6cac:	00007140 00020012 00001935 00000018     @q......5.......
    6cbc:	00000110 00007154 00020012 00001935     ....Tq......5...
    6ccc:	00000018 00000111 00007168 00020012     ........hq......
    6cdc:	00001935 00000018 00000112 0000717c     5...........|q..
    6cec:	00020012 00001935 00000018 00000113     ....5...........
    6cfc:	00007190 00020013 00001935 00000019     .q......5.......
    6d0c:	00000114 000071a4 0002001f 00001935     .....q......5...
    6d1c:	00000025 00000115 000071c4 00020023     %........q..#...
    6d2c:	00001935 00000029 00000116 000071e8     5...)........q..
    6d3c:	0002001a 00001935 00000020 00000117     ....5... .......
    6d4c:	20000000 00070011 00001935 0000001c     ... ....5.......
    6d5c:	00000118 200001ac 00bf003a 00001935     ....... :...5...
    6d6c:	000000fd 00000119 00007204 00020010     .........r......
    6d7c:	00001935 00000016 0000011a 00007218     5............r..
    6d8c:	00020010 00001935 00000016 0000011b     ....5...........
    6d9c:	0000722c 0002000b 00001935 00000011     ,r......5.......
	...
    702c:	3d693f22 39393533 37303839 38323230     "?i=359998070228
    703c:	26343637 31413d64 58323559 33593241     764&d=A1Y52XA2Y3
    704c:	3d622636 73263633 0d22323d 00000000     6&b=36&s=2".....
    705c:	000d5441 432b5441 0d4e5347 00000000     AT..AT+CGSN.....
    706c:	572b5441 52524143 0d524549 00000000     AT+WCARRIER.....
    707c:	492b5441 0d3f5250 00000000 432b5441     AT+IPR?.....AT+C
    708c:	3f4e4950 0000000d 432b5441 47455247     PIN?....AT+CGREG
    709c:	00000d3f 4b2b5441 3d4e5347 00000d33     ?...AT+KGSN=3...
    70ac:	31455441 0000000d 4b2b5441 50545448     ATE1....AT+KHTTP
    70bc:	3d474643 69222c33 7365676e 722e3174     CFG=3,"ingest1.r
    70cc:	6f707365 2e65736e 756f6c63 000d2264     esponse.cloud"..
    70dc:	4b2b5441 50545448 534f4c43 2c313d45     AT+KHTTPCLOSE=1,
    70ec:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    70fc:	2c323d45 00000d30 4b2b5441 50545448     E=2,0...AT+KHTTP
    710c:	534f4c43 2c333d45 00000d30 4b2b5441     CLOSE=3,0...AT+K
    711c:	50545448 534f4c43 2c343d45 00000d30     HTTPCLOSE=4,0...
    712c:	4b2b5441 50545448 534f4c43 2c353d45     AT+KHTTPCLOSE=5,
    713c:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    714c:	2c363d45 00000d30 4b2b5441 50545448     E=6,0...AT+KHTTP
    715c:	534f4c43 2c373d45 00000d30 4b2b5441     CLOSE=7,0...AT+K
    716c:	50545448 534f4c43 2c383d45 00000d30     HTTPCLOSE=8,0...
    717c:	4b2b5441 50545448 534f4c43 2c393d45     AT+KHTTPCLOSE=9,
    718c:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    719c:	30313d45 000d302c 4b2b5441 54544150     E=10,0..AT+KPATT
    71ac:	3d4e5245 452d2d22 2d2d464f 74746150     ERN="--EOF--Patt
    71bc:	2d6e7265 000d222d 4b2b5441 43584e43     ern--"..AT+KCNXC
    71cc:	333d4746 4722202c 22535250 5a56222c     FG=3, "GPRS","VZ
    71dc:	544e4957 454e5245 000d2254 4b2b5441     WINTERNET"..AT+K
    71ec:	54584e43 52454d49 362c333d 2c322c30     CNXTIMER=3,60,2,
    71fc:	362c3037 00000d30 4f452d2d 502d2d46     70,60...--EOF--P
    720c:	65747461 2d2d6e72 00000000 4b2b5441     attern--....AT+K
    721c:	44584e43 3d4e574f 0d312c33 00000000     CNXDOWN=3,1.....
    722c:	432b5441 54544147 000d303d 6f727245     AT+CGATT=0..Erro
    723c:	48203a72 20706165 6f6c6c61 69746163     r: Heap allocati
    724c:	66206e6f 7020726f 65737261 74616420     on for parse dat
    725c:	75622061 72656666 69616620 0064656c     a buffer failed.
    726c:	6f727245 4e203a72 6120746f 20656c62     Error: Not able 
    727c:	76206f74 66697265 68742079 6f632065     to verify the co
    728c:	6e616d6d 74732064 676e6972 72756420     mmand string dur
    729c:	20676e69 73726170 00676e69 6f727245     ing parsing.Erro
    72ac:	4e203a72 6120746f 20656c62 72206f74     r: Not able to r
    72bc:	20646165 61746164 6f726620 6572206d     ead data from re
    72cc:	76696563 69722065 6220676e 65666675     ceive ring buffe
    72dc:	75642072 676e6972 72617020 00726573     r during parser.
    72ec:	6f727245 48203a72 20706165 6f6c6c61     Error: Heap allo
    72fc:	69746163 66206e6f 7220726f 6f707365     cation for respo
    730c:	2065736e 61746164 66756220 20726566     nse data buffer 
    731c:	6c696166 00006465 6c696146 74206465     failed..Failed t
    732c:	6573206f 7420746e 53206568 69737365     o sent the Sessi
    733c:	43206e6f 65736f6c 71657220 74736575     on Close request
    734c:	206f7420 54207854 006b7361 6f727245      to Tx Task.Erro
    735c:	203a2072 20746f4e 656c6261 206f7420     r : Not able to 
    736c:	6174626f 54206e69 65532078 6170616d     obtain Tx Semapa
    737c:	65726f68 00000000 6e617254 74696d73     hore....Transmit
    738c:	65755120 69206575 6f6e2073 6d652074      Queue is not em
    739c:	00797470 4d206f4e 2065726f 69746341     pty.No More Acti
    73ac:	43206576 656e6e6f 6f697463 7420736e     ve Connections t
    73bc:	6c63206f 0065736f 736f6c43 41206465     o close.Closed A
    73cc:	41206c6c 76697463 6f432065 63656e6e     ll Active Connec
    73dc:	6e6f6974 000a0d73 6c696146 74206465     tions...Failed t
    73ec:	6572206f 76696563 6f632065 63656e6e     o receive connec
    73fc:	6e6f6974 73657220 736e6f70 6e692065     tion response in
    740c:	20585220 65646f6d 00000000 6c696146      RX mode....Fail
    741c:	74206465 6573206f 7420746e 45206568     ed to sent the E
    742c:	7020464f 65747461 74206e72 7854206f     OF pattern to Tx
    743c:	73615420 0000006b 20464f45 74746150      Task...EOF Patt
    744c:	206e7265 666e6f63 72756769 0a0d6465     ern configured..
    745c:	00000000 6c696146 74206465 6573206f     ....Failed to se
    746c:	6120746e 73656363 6f702073 20746e69     nt access point 
    747c:	20646d63 54206f74 61542078 00006b73     cmd to Tx Task..
    748c:	65636341 50207373 746e696f 6e6f6320     Access Point con
    749c:	75676966 0d646572 0000000a 6c696146     figured.....Fail
    74ac:	74206465 6573206f 6320746e 656e6e6f     ed to sent conne
    74bc:	6f697463 6974206e 2072656d 20646d63     ction timer cmd 
    74cc:	54206f74 61542078 00006b73 6e6e6f43     to Tx Task..Conn
    74dc:	69746365 54206e6f 72656d69 6f632073     ection Timers co
    74ec:	6769666e 64657275 00000a0d 756f6c43     nfigured....Clou
    74fc:	65532064 72657672 6e6f6320 75676966     d Server configu
    750c:	0d646572 0000000a 4e4e4f43 00544345     red.....CONNECT.
    751c:	63637553 66737365 796c6c75 74734520     Successfully Est
    752c:	696c6261 64656873 65687420 6e6f6320     ablished the con
    753c:	7463656e 206e6f69 68746977 72657320     nection with ser
    754c:	0d726576 0000000a 736f6c43 20676e69     ver.....Closing 
    755c:	69746341 43206576 656e6e6f 6f697463     Active Connectio
    756c:	0a0d736e 00000000 4e4e4f43 0d544345     ns......CONNECT.
    757c:	5454480a 2e312f50 30322031 4b4f2030     .HTTP/1.1 200 OK
    758c:	00000000 65500a0d 726f6672 676e696d     ......Performing
    759c:	65687420 72724520 5220726f 766f6365      the Error Recov
    75ac:	0d797265 0000000a 736f6c43 20676e69     ery.....Closing 
    75bc:	20656874 69746361 63206576 656e6e6f     the active conne
    75cc:	6f697463 0a0d2e6e 00000000 626f7250     ction.......Prob
    75dc:	206d656c 41206e69 206f7475 6f636552     lem in Auto Reco
    75ec:	79726576 6552202e 746f6f62 20676e69     very. Rebooting 
    75fc:	20656874 74737973 2e2e6d65 0a0d2e2e     the system......
    760c:	00000000 756f7242 20746867 20656874     ....Brought the 
    761c:	20504450 6e6e6f63 69746365 44206e6f     PDP connection D
    762c:	0d4e574f 0000000a 61746544 64656863     OWN.....Detached
    763c:	65687420 50445020 0d535020 0000000a      the PDP PS.....
    764c:	6f727245 65522072 65766f63 43207972     Error Recovery C
    765c:	6c706d6f 64657465 0a0d0a0d 00000000     ompleted........
    766c:	3d3d3d3d 3d3d3d3d 3d3d3d3d 3d3d3d3d     ================
    767c:	3d3d3d3d 3d3d3d3d 3d3d3d3d 3d3d3d3d     ================
    768c:	3d3d3d3d 3d3d3d3d 3d3d3d3d 3d3d3d3d     ================
    769c:	0d0a0d3d 0000000a 61747345 73696c62     =.......Establis
    76ac:	676e6968 6e206120 63207765 656e6e6f     hing a new conne
    76bc:	6f697463 6977206e 73206874 65767265     ction with serve
    76cc:	000a0d72 74737953 69206d65 75612073     r...System is au
    76dc:	72206f74 766f6365 64657265 726f6620     to recovered for
    76ec:	726f6d20 68742065 33206e61 6d697420      more than 3 tim
    76fc:	0d2e7365 0000000a 66726550 696d726f     es......Performi
    770c:	6120676e 73797320 206d6574 74736572     ng a system rest
    771c:	2e747261 2e2e2e2e 2e2e2e2e 2e2e2e2e     art.............
    772c:	2e2e2e2e 0d2e2e2e 0000000a 6c696146     ............Fail
    773c:	74206465 6573206f 7420746e 44206568     ed to sent the D
    774c:	20676169 61746164 206f7420 54207854     iag data to Tx T
    775c:	006b7361 72746552 65766569 68742064     ask.Retrieved th
    776c:	6f4d2065 206d6564 49454d49 6d754e20     e Modem IMEI Num
    777c:	00726562 72746552 65766569 68742064     ber.Retrieved th
    778c:	6f4d2065 206d6564 69726573 4e206c61     e Modem serial N
    779c:	65626d75 00000072 72756f48 5320796c     umber...Hourly S
    77ac:	65747379 6552206d 72617473 69742074     ystem Restart ti
    77bc:	2072656d 69707865 2e646572 62655220     mer expired. Reb
    77cc:	69746f6f 7420676e 73206568 65747379     ooting the syste
    77dc:	0a0d2e6d 00000000 72756f48 7953796c     m.......HourlySy
    77ec:	6d657473 74736552 54747261 72656d69     stemRestartTimer
    77fc:	00000000 72756f48 4d20796c 6d65646f     ....Hourly Modem
    780c:	73655220 74726174 6d697420 69207265      Restart timer i
    781c:	74732073 65747261 0a0d2e64 00000000     s started.......
    782c:	6c696146 74206465 6f70206f 74207473     Failed to post t
    783c:	63206568 656e6e6f 6f697463 6552206e     he connection Re
    784c:	6e6f7073 74206573 7551206f 00657565     sponse to Queue.
    785c:	6f727245 203a2072 6d6d6f43 20646e61     Error : Command 
    786c:	70736552 65736e6f 65755120 69206575     Response Queue i
    787c:	6f6e2073 6d652074 00797470 4f525245     s not empty.ERRO
    788c:	52203a52 69656365 20646576 65206e61     R: Received an e
    789c:	7974706d 73657220 736e6f70 74732065     mpty response st
    78ac:	676e6972 206e6920 6d6d6f63 20646e61     ring in command 
    78bc:	70736572 65736e6f 6e616820 72656c64     response handler
    78cc:	00000000 4f525245 43203a52 616d6d6f     ....ERROR: Comma
    78dc:	5020646e 69737261 4620676e 656c6961     nd Parsing Faile
    78ec:	00000064 73207854 61697265 6544206c     d...Tx serial De
    78fc:	20677562 656e6f44 00000a0d 44207852     bug Done....Rx D
    790c:	0d656e6f 0000000a 25207325 00000073     one.....%s %s...
    791c:	2d207325 20642520 00000a0d 682f2e2e     %s - %d ....../h
    792c:	692f6c61 756c636e 682f6564 775f6c61     al/include/hal_w
    793c:	682e7464 00000000 682f2e2e 732f6c61     dt.h....../hal/s
    794c:	682f6372 615f6c61 79735f63 632e636e     rc/hal_ac_sync.c
    795c:	00000000 682f2e2e 732f6c61 682f6372     ....../hal/src/h
    796c:	615f6c61 735f6364 2e636e79 00000063     al_adc_sync.c...
    797c:	682f2e2e 732f6c61 682f6372 645f6c61     ../hal/src/hal_d
    798c:	735f6361 2e636e79 00000063 682f2e2e     ac_sync.c...../h
    799c:	732f6c61 682f6372 665f6c61 6873616c     al/src/hal_flash
    79ac:	0000632e 682f2e2e 732f6c61 682f6372     .c..../hal/src/h
    79bc:	705f6c61 632e6d77 00000000 682f2e2e     al_pwm.c....../h
    79cc:	732f6c61 682f6372 745f6c61 72656d69     al/src/hal_timer
    79dc:	0000632e 682f2e2e 752f6c61 736c6974     .c..../hal/utils
    79ec:	6372732f 6974752f 6c5f736c 2e747369     /src/utils_list.
    79fc:	00000063 682f2e2e 752f6c61 736c6974     c...../hal/utils
    7a0c:	6372732f 6974752f 725f736c 62676e69     /src/utils_ringb
    7a1c:	65666675 00632e72 682f2e2e 612f6c70     uffer.c.../hpl/a
    7a2c:	70682f63 63615f6c 0000632e              c/hpl_ac.c..

00007a38 <_adcs>:
    7a38:	00c00000 00830002 00001900 00000000     ................
    7a48:	00000000 00010001 00000000 00000000     ................
	...
    7a64:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    7a74:	632e6364 00000000 682f2e2e 642f6c70     dc.c....../hpl/d
    7a84:	682f6361 645f6c70 632e6361 00000000     ac/hpl_dac.c....

00007a94 <_cfgs>:
	...

00007b94 <user_mux_confs>:
	...

00007bd8 <channel_confs>:
	...

00007c18 <interrupt_cfg>:
	...
    7c98:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    7ca8:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    7cb8:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    7cc8:	43000000 43000400                       ...C...C

00007cd0 <_usarts>:
    7cd0:	00000003 40200004 00030000 00700002     ...... @......p.
    7ce0:	0000f62b 00000000 00000004 40300184     +.............0@
    7cf0:	00030300 00700002 0000ff2e 00000000     ......p.........
    7d00:	00000005 40300004 00030000 00700002     ......0@......p.
    7d10:	0000f62b 00000000                       +.......

00007d18 <_i2cms>:
	...

00007d30 <sercomspi_regs>:
	...
    7d44:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    7d54:	65735f6c 6d6f6372 0000632e 41016000     l_sercom.c...`.A
    7d64:	41018000 42000c00 42001000 43001000     ...A...B...B...C

00007d74 <_tccs>:
    7d74:	00000000 00000300 00000000 00000000     ................
    7d84:	00001770 00000000 00000000 00000000     p...............
    7d94:	00000000 00000001 00000300 00000000     ................
    7da4:	00000000 00001770 00000000 00000000     ....p...........
	...
    7dbc:	00000002 00000300 00000000 00000000     ................
    7dcc:	00001770 00000000 00000000 00000000     p...............
    7ddc:	00000000 00000003 00000300 00000000     ................
    7dec:	00000000 00001770 00000000 00000000     ....p...........
	...
    7e04:	00000004 00000300 00000000 00000000     ................
    7e14:	00001770 00000000 00000000 00000000     p...............
    7e24:	00000000 682f2e2e 742f6c70 682f6363     ....../hpl/tcc/h
    7e34:	745f6c70 632e6363 00000000 40003800     pl_tcc.c.....8.@
    7e44:	40003c00 4101a000 4101c000 42001400     .<.@...A...A...B
    7e54:	42001800 682f2e2e 742f6c70 70682f63     ...B../hpl/tc/hp
    7e64:	63745f6c 0000632e 682f2e2e 772f6c70     l_tc.c..../hpl/w
    7e74:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    7e84:	70736944 68637461 6b736154 00000000     DispatchTask....
    7e94:	65646f4d 7361546d 0000006b 65646f4d     ModemTask...Mode
    7ea4:	5478526d 006b7361 65646f4d 6f72506d     mRxTask.ModemPro
    7eb4:	73736563 6b736154 00000000 65646f4d     cessTask....Mode
    7ec4:	6169446d 73615467 0000006b 65657246     mDiagTask...Free
    7ed4:	4f545220 63532053 75646568 2072656c      RTOS Scheduler 
    7ee4:	20746f6e 72617473 00646574 6c696146     not started.Fail
    7ef4:	74206465 7263206f 65746165 73617420     ed to create tas
    7f04:	0000736b 6f727245 53203a72 64656863     ks..Error: Sched
    7f14:	72656c75 69786520 00646574 454c4449     uler exited.IDLE
    7f24:	00000000 09632509 25097525 75250975     .....%c.%u.%u.%u
    7f34:	00000a0d 20726d54 00637653              ....Tmr Svc.

00007f40 <__sf_fake_stderr>:
	...

00007f60 <__sf_fake_stdin>:
	...

00007f80 <__sf_fake_stdout>:
	...
    7fa0:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    7fb0:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    7fc0:	31300046 35343332 39383736 64636261     F.0123456789abcd
    7fd0:	00006665                                ef..

00007fd4 <_init>:
    7fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7fd6:	bf00      	nop
    7fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7fda:	bc08      	pop	{r3}
    7fdc:	469e      	mov	lr, r3
    7fde:	4770      	bx	lr

00007fe0 <__init_array_start>:
    7fe0:	00000289 	.word	0x00000289

00007fe4 <_fini>:
    7fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7fe6:	bf00      	nop
    7fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7fea:	bc08      	pop	{r3}
    7fec:	469e      	mov	lr, r3
    7fee:	4770      	bx	lr

00007ff0 <__fini_array_start>:
    7ff0:	00000265 	.word	0x00000265
