Version 4
SHEET 1 2572 1600
WIRE 1728 464 1696 464
WIRE 1968 528 848 528
WIRE 1680 592 1616 592
WIRE 1728 592 1728 464
WIRE 1728 592 1680 592
WIRE 1824 592 1728 592
WIRE 1872 592 1824 592
WIRE 1616 688 1616 592
WIRE 1824 688 1824 592
WIRE 1552 720 1488 720
WIRE 1760 720 1696 720
WIRE 1680 752 1680 592
WIRE 1680 752 1632 752
WIRE 1872 752 1872 592
WIRE 1872 752 1840 752
WIRE 960 800 944 800
WIRE 1248 800 1216 800
WIRE 1968 800 1968 528
WIRE 2048 800 1968 800
WIRE 1616 832 1616 816
WIRE 1824 832 1824 816
WIRE 1824 832 1616 832
WIRE 1488 848 1488 720
WIRE 1696 848 1696 720
WIRE 1696 848 1488 848
WIRE 1824 848 1824 832
WIRE 1936 848 1824 848
WIRE 1968 848 1968 800
WIRE 1968 848 1936 848
WIRE 1616 864 1616 832
WIRE 1824 864 1824 848
WIRE 2048 864 2048 800
WIRE 848 896 848 528
WIRE 880 896 848 896
WIRE 944 896 944 800
WIRE 944 896 880 896
WIRE 1104 896 1072 896
WIRE 1120 896 1104 896
WIRE 1216 896 1216 800
WIRE 1216 896 1120 896
WIRE 1424 896 1360 896
WIRE 1440 896 1424 896
WIRE 1488 896 1488 848
WIRE 1488 896 1440 896
WIRE 1936 912 1936 848
WIRE 1984 912 1936 912
WIRE 1664 944 1648 944
WIRE 1872 944 1856 944
WIRE 1488 976 1488 896
WIRE 1696 976 1696 848
WIRE 944 992 944 896
WIRE 960 992 944 992
WIRE 1216 992 1216 896
WIRE 1248 992 1216 992
WIRE 1872 1024 1872 944
WIRE 2048 1024 2048 944
WIRE 2048 1024 1872 1024
WIRE 2144 1024 2048 1024
WIRE 1616 1072 1616 1040
WIRE 1664 1072 1664 944
WIRE 1664 1072 1616 1072
WIRE 1760 1072 1664 1072
WIRE 1824 1072 1824 1040
WIRE 1824 1072 1760 1072
WIRE 1872 1072 1872 1024
WIRE 1872 1072 1824 1072
WIRE 1120 1088 1120 896
WIRE 1440 1088 1440 896
WIRE 1984 1088 1984 912
WIRE 1760 1136 1760 1072
WIRE 1760 1136 1728 1136
WIRE 1120 1200 1120 1152
WIRE 1440 1200 1440 1152
WIRE 1440 1200 1120 1200
WIRE 1984 1200 1984 1152
WIRE 1984 1200 1440 1200
WIRE 2144 1200 2144 1024
WIRE 2144 1200 1984 1200
WIRE 896 1296 896 1248
WIRE 896 1424 896 1376
FLAG 880 896 BUS01
IOPIN 880 896 BiDir
FLAG 1728 464 BUS09
IOPIN 1728 464 BiDir
FLAG 1760 1136 BUS10
IOPIN 1760 1136 BiDir
FLAG 896 1248 VDD
IOPIN 896 1248 BiDir
FLAG 896 1424 0
FLAG 1104 896 BUS02
IOPIN 1104 896 BiDir
FLAG 1424 896 BUS03
IOPIN 1424 896 BiDir
SYMBOL DP_nMOS_4x_A 1568 896 R0
SYMATTR InstName X6
SYMBOL DP_nMOS_4x_B 1776 896 R0
SYMATTR InstName X7
SYMBOL voltage 896 1280 R0
SYMATTR InstName V1
SYMATTR Value {VDD}
SYMBOL DP_pMOS_4x_A 1552 704 R0
SYMATTR InstName X13
SYMBOL DP_pMOS_4x_B 1760 704 R0
SYMATTR InstName X14
SYMBOL inverter_A 1264 784 R0
SYMATTR InstName X17
SYMBOL inverter_B 976 784 R0
SYMATTR InstName X18
SYMBOL current 2048 864 R0
SYMATTR InstName I1
SYMATTR Value PWL(0 0 10n 1m 20n 0)
SYMBOL cap 1104 1088 R0
SYMATTR InstName C1
SYMATTR Value {Cpar}
SYMBOL cap 1424 1088 R0
SYMATTR InstName C2
SYMATTR Value {Cpar}
SYMBOL cap 1968 1088 R0
SYMATTR InstName C3
SYMATTR Value {Cpar}
SYMBOL Chip_VDD 1616 464 R0
SYMATTR InstName X1
SYMBOL Chip_VSS 1648 1136 R0
SYMATTR InstName X2
TEXT 1064 1336 Left 2 !.global VDD\n.param VDD = 2.5 \n.inc transistor_models_tsmc025_public.inc
TEXT 1064 1448 Left 2 !.tran .50m
TEXT 1696 1312 Left 2 !.meas tran zc1 find time when v(bus01) = 1.25 rise=20\n.meas tran zc2 find time when v(bus01) = 1.25 rise=21\n.meas tran freq param 1/(zc2-zc1)
TEXT 1696 1448 Left 2 !.param Cpar={200p+4.7n}
TEXT 1064 1280 Left 2 ;Models and Global Parameters
TEXT 1712 1280 Left 2 ;Measurements
TEXT 1704 1416 Left 2 ;Circuit Parameters
TEXT 1056 1416 Left 2 ;Simulation Command
TEXT 1640 320 Center 4 ;Three Stage Ring Oscillator 16-16-8\n3stage_RO_8x
TEXT 2144 896 Left 2 ;for startup
TEXT 1040 1504 Left 2 ;Note: Do not connect a BUS directly to VDD or VSS even with a jumper. Use the Chip_VDD and Chip_VSS.
RECTANGLE Normal 1692 1260 2336 1400 2
RECTANGLE Normal 1692 1404 2336 1468 2
RECTANGLE Normal 1036 1260 1680 1400 2
RECTANGLE Normal 1036 1404 1680 1468 2
